Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu May 29 17:37:24 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  99          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (42)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.756        0.000                      0                 3659        0.042        0.000                      0                 3659        3.458        0.000                       0                  1637  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.756        0.000                      0                 3659        0.042        0.000                      0                 3659        3.458        0.000                       0                  1637  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.756ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.480ns (46.573%)  route 1.698ns (53.427%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[19])
                                                      0.878     0.954 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[19]
                         net (fo=6, routed)           1.098     2.052    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[19]
    SLICE_X69Y78         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.162 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6/O
                         net (fo=2, routed)           0.172     2.334    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6_n_8
    SLICE_X69Y78         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     2.481 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14/O
                         net (fo=1, routed)           0.007     2.488    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.641 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.667    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2_n_8
    SLICE_X69Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.749 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.379     3.128    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[27]
    SLICE_X70Y82         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     3.238 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[27]_i_1/O
                         net (fo=1, routed)           0.016     3.254    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_140
    SLICE_X70Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[27]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X70Y82         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[27]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 1.528ns (48.312%)  route 1.635ns (51.688%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[19])
                                                      0.878     0.954 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[19]
                         net (fo=6, routed)           1.098     2.052    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[19]
    SLICE_X69Y78         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.162 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6/O
                         net (fo=2, routed)           0.172     2.334    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6_n_8
    SLICE_X69Y78         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     2.481 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14/O
                         net (fo=1, routed)           0.007     2.488    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.641 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.667    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2_n_8
    SLICE_X69Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.783 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.284     3.067    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[29]
    SLICE_X70Y81         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     3.191 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[29]_i_1/O
                         net (fo=1, routed)           0.048     3.239    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_138
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X70Y81         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.491ns (47.216%)  route 1.667ns (52.784%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[19])
                                                      0.878     0.954 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[19]
                         net (fo=6, routed)           1.098     2.052    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[19]
    SLICE_X69Y78         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.162 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6/O
                         net (fo=2, routed)           0.172     2.334    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6_n_8
    SLICE_X69Y78         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     2.481 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14/O
                         net (fo=1, routed)           0.007     2.488    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.641 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.667    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2_n_8
    SLICE_X69Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.734 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.348     3.082    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[26]
    SLICE_X70Y81         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.218 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[26]_i_1/O
                         net (fo=1, routed)           0.016     3.234    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_141
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[26]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X70Y81         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[26]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 1.439ns (45.637%)  route 1.714ns (54.363%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.915     0.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=6, routed)           0.953     1.944    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[6]
    SLICE_X69Y76         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     2.055 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3/O
                         net (fo=2, routed)           0.284     2.339    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3_n_8
    SLICE_X69Y76         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.429 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10/O
                         net (fo=1, routed)           0.010     2.439    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10_n_8
    SLICE_X69Y76         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.554 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.580    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2_n_8
    SLICE_X69Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.595 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.621    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.703 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.388     3.091    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[19]
    SLICE_X72Y80         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     3.202 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[19]_i_1/O
                         net (fo=1, routed)           0.027     3.229    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_148
    SLICE_X72Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[19]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y80         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[19]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 1.470ns (46.739%)  route 1.675ns (53.261%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.915     0.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=6, routed)           0.953     1.944    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[6]
    SLICE_X69Y76         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     2.055 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3/O
                         net (fo=2, routed)           0.284     2.339    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3_n_8
    SLICE_X69Y76         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.429 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10/O
                         net (fo=1, routed)           0.010     2.439    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10_n_8
    SLICE_X69Y76         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.554 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.580    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2_n_8
    SLICE_X69Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.696 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2/O[5]
                         net (fo=1, routed)           0.336     3.032    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[13]
    SLICE_X72Y80         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     3.155 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[13]_i_1/O
                         net (fo=1, routed)           0.066     3.221    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_154
    SLICE_X72Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[13]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y80         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[13]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.423ns (45.259%)  route 1.721ns (54.741%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.915     0.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=6, routed)           0.953     1.944    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[6]
    SLICE_X69Y76         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     2.055 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3/O
                         net (fo=2, routed)           0.284     2.339    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3_n_8
    SLICE_X69Y76         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.429 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10/O
                         net (fo=1, routed)           0.010     2.439    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10_n_8
    SLICE_X69Y76         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.554 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.580    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2_n_8
    SLICE_X69Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.595 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.621    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.688 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.406     3.094    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[18]
    SLICE_X70Y80         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     3.204 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[18]_i_1/O
                         net (fo=1, routed)           0.016     3.220    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_149
    SLICE_X70Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[18]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X70Y80         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[18]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 1.455ns (46.262%)  route 1.690ns (53.738%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.915     0.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=6, routed)           0.953     1.944    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[6]
    SLICE_X69Y76         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     2.055 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3/O
                         net (fo=2, routed)           0.284     2.339    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3_n_8
    SLICE_X69Y76         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.429 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10/O
                         net (fo=1, routed)           0.010     2.439    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10_n_8
    SLICE_X69Y76         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.554 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.580    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2_n_8
    SLICE_X69Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.595 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.621    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.707 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/O[4]
                         net (fo=1, routed)           0.325     3.032    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[20]
    SLICE_X71Y83         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     3.155 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[20]_i_1/O
                         net (fo=1, routed)           0.066     3.221    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_147
    SLICE_X71Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X71Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[20]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X71Y83         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[20]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.472ns (46.817%)  route 1.672ns (53.183%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.875     0.951 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTBDOUT[10]
                         net (fo=6, routed)           0.929     1.880    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTBDOUT[10]
    SLICE_X71Y79         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     1.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[15]_i_7/O
                         net (fo=2, routed)           0.239     2.230    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[15]_i_7_n_8
    SLICE_X71Y79         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.375 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[15]_i_15/O
                         net (fo=1, routed)           0.025     2.400    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[15]_i_15_n_8
    SLICE_X71Y79         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.563 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.589    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[15]_i_2_n_8
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.604 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.630    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[23]_i_2_n_8
    SLICE_X71Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.697 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.412     3.109    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_9_fu_655_p2[26]
    SLICE_X68Y82         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     3.205 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[26]_i_1/O
                         net (fo=1, routed)           0.015     3.220    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_174
    SLICE_X68Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X68Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[26]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y82         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[26]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.486ns (47.459%)  route 1.645ns (52.541%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.915     0.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=6, routed)           0.953     1.944    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[6]
    SLICE_X69Y76         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     2.055 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3/O
                         net (fo=2, routed)           0.284     2.339    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3_n_8
    SLICE_X69Y76         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.429 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10/O
                         net (fo=1, routed)           0.010     2.439    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10_n_8
    SLICE_X69Y76         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.554 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.580    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2_n_8
    SLICE_X69Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.595 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.621    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.737 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/O[7]
                         net (fo=1, routed)           0.297     3.034    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[23]
    SLICE_X70Y81         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     3.158 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_1/O
                         net (fo=1, routed)           0.049     3.207    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_144
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[23]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X70Y81         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[23]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.455ns (46.533%)  route 1.672ns (53.467%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[19])
                                                      0.878     0.954 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[19]
                         net (fo=6, routed)           1.098     2.052    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[19]
    SLICE_X69Y78         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.162 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6/O
                         net (fo=2, routed)           0.172     2.334    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6_n_8
    SLICE_X69Y78         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     2.481 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14/O
                         net (fo=1, routed)           0.007     2.488    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.641 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.667    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2_n_8
    SLICE_X69Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.723 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.342     3.065    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[24]
    SLICE_X71Y83         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     3.176 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[24]_i_1/O
                         net (fo=1, routed)           0.027     3.203    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_143
    SLICE_X71Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X71Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[24]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X71Y83         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[24]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  4.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sha_info_count_hi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.689%)  route 0.057ns (59.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y50         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[0]/Q
                         net (fo=2, routed)           0.057     0.108    bd_0_i/hls_inst/inst/sha_info_count_hi[0]
    SLICE_X59Y49         FDRE                                         r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y49         FDRE                                         r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X59Y49         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln162_reg_1186_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/idx_reg_337_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X68Y35         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln162_reg_1186_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y35         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/add_ln162_reg_1186_reg[11]/Q
                         net (fo=1, routed)           0.057     0.109    bd_0_i/hls_inst/inst/add_ln162_reg_1186[11]
    SLICE_X67Y35         FDRE                                         r  bd_0_i/hls_inst/inst/idx_reg_337_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y35         FDRE                                         r  bd_0_i/hls_inst/inst/idx_reg_337_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X67Y35         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/idx_reg_337_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.384%)  route 0.043ns (44.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y46         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/Q
                         net (fo=5, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_local_memset_label11_fu_427/flow_control_loop_pipe_sequential_init_U/Q[5]
    SLICE_X64Y46         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.092 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_local_memset_label11_fu_427/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[20]_i_1/O
                         net (fo=1, routed)           0.016     0.108    bd_0_i/hls_inst/inst/ap_NS_fsm[20]
    SLICE_X64Y46         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y46         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]/C
                         clock pessimism              0.000     0.018    
    SLICE_X64Y46         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.242%)  route 0.043ns (44.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X69Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[3]/Q
                         net (fo=5, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150[3]
    SLICE_X69Y71         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154[3]_i_1/O
                         net (fo=1, routed)           0.016     0.109    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154[3]_i_1_n_8
    SLICE_X69Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X69Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X69Y71         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.242%)  route 0.043ns (44.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[6]/Q
                         net (fo=5, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150[6]
    SLICE_X70Y71         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154[6]_i_1/O
                         net (fo=1, routed)           0.016     0.109    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154[6]_i_1_n_8
    SLICE_X70Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X70Y71         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/E_5_fu_154_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_1_fu_114_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_1_fu_118_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.691%)  route 0.038ns (39.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X75Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_1_fu_114_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_1_fu_114_reg[21]/Q
                         net (fo=4, routed)           0.032     0.084    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_1_fu_114[21]
    SLICE_X75Y80         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.104 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_1_fu_118[21]_i_1/O
                         net (fo=1, routed)           0.006     0.110    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_1_fu_118[21]_i_1_n_8
    SLICE_X75Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_1_fu_118_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X75Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_1_fu_118_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X75Y80         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_1_fu_118_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.269%)  route 0.058ns (59.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/Q
                         net (fo=2, routed)           0.058     0.110    bd_0_i/hls_inst/inst/sha_info_count_hi[31]
    SLICE_X59Y54         FDRE                                         r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y54         FDRE                                         r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[31]/C
                         clock pessimism              0.000     0.018    
    SLICE_X59Y54         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_7_fu_146_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.206%)  route 0.045ns (45.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X66Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_7_fu_146_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_7_fu_146_reg[1]/Q
                         net (fo=3, routed)           0.029     0.081    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_7_fu_146[1]
    SLICE_X66Y70         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150[1]_i_1/O
                         net (fo=1, routed)           0.016     0.111    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150[1]_i_1_n_8
    SLICE_X66Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X66Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X66Y70         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_7_fu_146_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.206%)  route 0.045ns (45.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_7_fu_146_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y72         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_7_fu_146_reg[2]/Q
                         net (fo=4, routed)           0.029     0.081    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/C_7_fu_146[2]
    SLICE_X70Y72         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150[2]_i_1/O
                         net (fo=1, routed)           0.016     0.111    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150[2]_i_1_n_8
    SLICE_X70Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X70Y72         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/D_5_fu_150_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln162_reg_1186_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/idx_reg_337_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X68Y35         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln162_reg_1186_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/add_ln162_reg_1186_reg[9]/Q
                         net (fo=1, routed)           0.060     0.112    bd_0_i/hls_inst/inst/add_ln162_reg_1186[9]
    SLICE_X67Y35         FDRE                                         r  bd_0_i/hls_inst/inst/idx_reg_337_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X67Y35         FDRE                                         r  bd_0_i/hls_inst/inst/idx_reg_337_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X67Y35         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/idx_reg_337_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y6   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y7   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y8   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y9   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y10  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y14  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y14  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB36_X4Y6   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y6   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y6   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y6   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y6   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y6   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y6   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y6   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y6   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.051ns  (logic 0.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X63Y66         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     0.051 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.051    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X63Y66         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.022    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.963ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     1.039 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=5, unset)            0.000     1.039    outdata_d0[0]
                                                                      r  outdata_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.916ns  (logic 0.916ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.916     0.992 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=5, unset)            0.000     0.992    outdata_d0[1]
                                                                      r  outdata_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.908ns  (logic 0.908ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.908     0.984 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=5, unset)            0.000     0.984    outdata_d0[3]
                                                                      r  outdata_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.906ns  (logic 0.906ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.906     0.982 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=5, unset)            0.000     0.982    outdata_d0[2]
                                                                      r  outdata_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.900ns  (logic 0.900ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.900     0.976 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=5, unset)            0.000     0.976    outdata_d0[5]
                                                                      r  outdata_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.899ns  (logic 0.899ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.899     0.975 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[6]
                         net (fo=5, unset)            0.000     0.975    outdata_d0[6]
                                                                      r  outdata_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.899ns  (logic 0.899ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.899     0.975 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=5, unset)            0.000     0.975    outdata_d0[7]
                                                                      r  outdata_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.890ns  (logic 0.890ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.890     0.966 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=5, unset)            0.000     0.966    outdata_d0[4]
                                                                      r  outdata_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.884ns  (logic 0.884ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.884     0.960 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=5, unset)            0.000     0.960    outdata_d0[9]
                                                                      r  outdata_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.882ns  (logic 0.882ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.882     0.958 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[11]
                         net (fo=5, unset)            0.000     0.958    outdata_d0[11]
                                                                      r  outdata_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/zext_ln225_reg_105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/ap_clk
    SLICE_X63Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/zext_ln225_reg_105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/zext_ln225_reg_105_reg[2]/Q
                         net (fo=0)                   0.000     0.050    outdata_address0[2]
                                                                      r  outdata_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_i_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y38         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=80, unset)           0.000     0.051    in_i_ce0
                                                                      r  in_i_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/zext_ln225_reg_105_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/ap_clk
    SLICE_X63Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/zext_ln225_reg_105_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/zext_ln225_reg_105_reg[0]/Q
                         net (fo=0)                   0.000     0.051    outdata_address0[0]
                                                                      r  outdata_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_fu_182_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_i_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y45         FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_182_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/j_fu_182_reg[0]/Q
                         net (fo=7, unset)            0.000     0.052    in_i_address0[0]
                                                                      r  in_i_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start_reg_reg/Q
                         net (fo=51, unset)           0.000     0.052    indata_ce0
                                                                      r  indata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/zext_ln225_reg_105_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/ap_clk
    SLICE_X63Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/zext_ln225_reg_105_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/zext_ln225_reg_105_reg[1]/Q
                         net (fo=0)                   0.000     0.052    outdata_address0[1]
                                                                      r  outdata_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/ap_clk
    SLICE_X63Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=0)                   0.000     0.052    outdata_ce0
                                                                      r  outdata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/ap_clk
    SLICE_X63Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_433/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=0)                   0.000     0.052    outdata_we0
                                                                      r  outdata_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/j_fu_48_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.107ns  (logic 0.073ns (68.406%)  route 0.034ns (31.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/ap_clk
    SLICE_X65Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/j_fu_48_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/j_fu_48_reg[0]/Q
                         net (fo=4, routed)           0.034     0.085    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/flow_control_loop_pipe_sequential_init_U/j_fu_48[0]
    SLICE_X65Y36         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.035     0.120 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/flow_control_loop_pipe_sequential_init_U/indata_address0[0]_INST_0/O
                         net (fo=1, unset)            0.000     0.120    indata_address0[0]
                                                                      r  indata_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/i_fu_52_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.080ns (72.171%)  route 0.031ns (27.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/ap_clk
    SLICE_X65Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/i_fu_52_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/i_fu_52_reg[0]/Q
                         net (fo=2, routed)           0.031     0.083    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/flow_control_loop_pipe_sequential_init_U/zext_ln209_reg_219_reg[13]_0
    SLICE_X65Y38         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.124 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0/O
                         net (fo=1, unset)            0.000     0.124    indata_address0[13]
                                                                      r  indata_address0[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           286 Endpoints
Min Delay           286 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.998ns  (logic 1.179ns (59.009%)  route 0.819ns (40.991%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y46         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y46         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     0.373 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[5]
                         net (fo=2, routed)           0.313     0.686    bd_0_i/hls_inst/inst/add_ln155_fu_558_p2[15]
    SLICE_X62Y50         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     0.835 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30/O
                         net (fo=1, routed)           0.008     0.843    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30_n_8
    SLICE_X62Y50         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.026     0.984    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X62Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092     1.076 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.324     1.400    bd_0_i/hls_inst/inst/icmp_ln155_fu_564_p2
    SLICE_X59Y50         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.549 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.009     1.558    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X59Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.748 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.774    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X59Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.789 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.815    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X59Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.830 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.856    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X59Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     1.972 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.026     1.998    bd_0_i/hls_inst/inst/add_ln159_fu_606_p2[31]
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.997ns  (logic 1.179ns (59.039%)  route 0.818ns (40.961%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y46         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y46         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     0.373 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[5]
                         net (fo=2, routed)           0.313     0.686    bd_0_i/hls_inst/inst/add_ln155_fu_558_p2[15]
    SLICE_X62Y50         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     0.835 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30/O
                         net (fo=1, routed)           0.008     0.843    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30_n_8
    SLICE_X62Y50         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.026     0.984    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X62Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092     1.076 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.324     1.400    bd_0_i/hls_inst/inst/icmp_ln155_fu_564_p2
    SLICE_X59Y50         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.549 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.009     1.558    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X59Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.748 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.774    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X59Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.789 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.815    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X59Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.830 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.856    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X59Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.972 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.025     1.997    bd_0_i/hls_inst/inst/add_ln159_fu_606_p2[29]
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[29]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.985ns  (logic 1.166ns (58.741%)  route 0.819ns (41.259%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y46         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y46         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     0.373 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[5]
                         net (fo=2, routed)           0.313     0.686    bd_0_i/hls_inst/inst/add_ln155_fu_558_p2[15]
    SLICE_X62Y50         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     0.835 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30/O
                         net (fo=1, routed)           0.008     0.843    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30_n_8
    SLICE_X62Y50         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.026     0.984    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X62Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092     1.076 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.324     1.400    bd_0_i/hls_inst/inst/icmp_ln155_fu_564_p2
    SLICE_X59Y50         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.549 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.009     1.558    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X59Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.748 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.774    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X59Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.789 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.815    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X59Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.830 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.856    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X59Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     1.959 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.026     1.985    bd_0_i/hls_inst/inst/add_ln159_fu_606_p2[30]
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[30]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.967ns  (logic 1.149ns (58.414%)  route 0.818ns (41.586%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y46         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y46         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     0.373 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[5]
                         net (fo=2, routed)           0.313     0.686    bd_0_i/hls_inst/inst/add_ln155_fu_558_p2[15]
    SLICE_X62Y50         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     0.835 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30/O
                         net (fo=1, routed)           0.008     0.843    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30_n_8
    SLICE_X62Y50         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.026     0.984    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X62Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092     1.076 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.324     1.400    bd_0_i/hls_inst/inst/icmp_ln155_fu_564_p2
    SLICE_X59Y50         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.549 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.009     1.558    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X59Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.748 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.774    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X59Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.789 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.815    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X59Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.830 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.856    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X59Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     1.942 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.025     1.967    bd_0_i/hls_inst/inst/add_ln159_fu_606_p2[28]
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[28]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.964ns  (logic 1.145ns (58.299%)  route 0.819ns (41.701%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y46         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y46         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     0.373 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[5]
                         net (fo=2, routed)           0.313     0.686    bd_0_i/hls_inst/inst/add_ln155_fu_558_p2[15]
    SLICE_X62Y50         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     0.835 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30/O
                         net (fo=1, routed)           0.008     0.843    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30_n_8
    SLICE_X62Y50         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.026     0.984    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X62Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092     1.076 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.324     1.400    bd_0_i/hls_inst/inst/icmp_ln155_fu_564_p2
    SLICE_X59Y50         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.549 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.009     1.558    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X59Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.748 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.774    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X59Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.789 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.815    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X59Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.830 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.856    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X59Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     1.938 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.026     1.964    bd_0_i/hls_inst/inst/add_ln159_fu_606_p2[27]
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.957ns  (logic 1.164ns (59.479%)  route 0.793ns (40.521%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y46         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y46         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     0.373 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[5]
                         net (fo=2, routed)           0.313     0.686    bd_0_i/hls_inst/inst/add_ln155_fu_558_p2[15]
    SLICE_X62Y50         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     0.835 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30/O
                         net (fo=1, routed)           0.008     0.843    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30_n_8
    SLICE_X62Y50         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.026     0.984    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X62Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092     1.076 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.324     1.400    bd_0_i/hls_inst/inst/icmp_ln155_fu_564_p2
    SLICE_X59Y50         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.549 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.009     1.558    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X59Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.748 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.774    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X59Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.789 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.815    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X59Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     1.931 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     1.957    bd_0_i/hls_inst/inst/add_ln159_fu_606_p2[23]
    SLICE_X59Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.957ns  (logic 1.139ns (58.201%)  route 0.818ns (41.799%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y46         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y46         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     0.373 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[5]
                         net (fo=2, routed)           0.313     0.686    bd_0_i/hls_inst/inst/add_ln155_fu_558_p2[15]
    SLICE_X62Y50         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     0.835 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30/O
                         net (fo=1, routed)           0.008     0.843    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30_n_8
    SLICE_X62Y50         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.026     0.984    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X62Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092     1.076 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.324     1.400    bd_0_i/hls_inst/inst/icmp_ln155_fu_564_p2
    SLICE_X59Y50         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.549 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.009     1.558    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X59Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.748 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.774    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X59Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.789 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.815    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X59Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.830 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.856    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X59Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     1.932 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.025     1.957    bd_0_i/hls_inst/inst/add_ln159_fu_606_p2[25]
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.956ns  (logic 1.164ns (59.509%)  route 0.792ns (40.491%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y46         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y46         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     0.373 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[5]
                         net (fo=2, routed)           0.313     0.686    bd_0_i/hls_inst/inst/add_ln155_fu_558_p2[15]
    SLICE_X62Y50         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     0.835 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30/O
                         net (fo=1, routed)           0.008     0.843    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30_n_8
    SLICE_X62Y50         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.026     0.984    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X62Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092     1.076 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.324     1.400    bd_0_i/hls_inst/inst/icmp_ln155_fu_564_p2
    SLICE_X59Y50         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.549 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.009     1.558    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X59Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.748 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.774    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X59Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.789 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.815    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X59Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.931 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.025     1.956    bd_0_i/hls_inst/inst/add_ln159_fu_606_p2[21]
    SLICE_X59Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[21]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.949ns  (logic 1.130ns (57.978%)  route 0.819ns (42.022%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y46         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y46         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     0.373 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[5]
                         net (fo=2, routed)           0.313     0.686    bd_0_i/hls_inst/inst/add_ln155_fu_558_p2[15]
    SLICE_X62Y50         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     0.835 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30/O
                         net (fo=1, routed)           0.008     0.843    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30_n_8
    SLICE_X62Y50         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.026     0.984    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X62Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092     1.076 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.324     1.400    bd_0_i/hls_inst/inst/icmp_ln155_fu_564_p2
    SLICE_X59Y50         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.549 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.009     1.558    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X59Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.748 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.774    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X59Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.789 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.815    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X59Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.830 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.856    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X59Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     1.923 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.026     1.949    bd_0_i/hls_inst/inst/add_ln159_fu_606_p2[26]
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y53         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[26]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.944ns  (logic 1.151ns (59.208%)  route 0.793ns (40.792%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y46         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y46         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y47         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     0.373 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[5]
                         net (fo=2, routed)           0.313     0.686    bd_0_i/hls_inst/inst/add_ln155_fu_558_p2[15]
    SLICE_X62Y50         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     0.835 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30/O
                         net (fo=1, routed)           0.008     0.843    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_30_n_8
    SLICE_X62Y50         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.026     0.984    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X62Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092     1.076 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.324     1.400    bd_0_i/hls_inst/inst/icmp_ln155_fu_564_p2
    SLICE_X59Y50         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     1.549 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.009     1.558    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X59Y50         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.748 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.774    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X59Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.789 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.815    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X59Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     1.918 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.026     1.944    bd_0_i/hls_inst/inst/add_ln159_fu_606_p2[22]
    SLICE_X59Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     0.020    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y52         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[0]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[1]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[2] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[2]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[3]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[4] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[4]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[5] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[5]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[6] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[6]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[7]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[0]
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[1]
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK





