# 16-bit ALU in Verilog

This project implements a **16-bit Arithmetic Logic Unit (ALU)** using Verilog HDL. It supports 16 operations, including arithmetic, logical, shift, and comparison functions. The design is fully verified using Verilog testbenches.

---

## ðŸš€ Features

- 16-bit data width
- Supports 16 operations:
  - Addition
  - Subtraction
  - Logical AND, OR, XOR, NOR
  - Logical shift left and right
  - Arithmetic shift right
  - Set Less Than (SLT)
  - Increment / Decrement
  - Pass-through operations
- Handles:
  - Zero flag
  - Carry-out flag
  - Overflow detection
- Designed for signed and unsigned operations
- Tested thoroughly using simulation waveforms
