[17:20:40.137] <TB2>     INFO: *** Welcome to pxar ***
[17:20:40.137] <TB2>     INFO: *** Today: 2016/06/09
[17:20:40.144] <TB2>     INFO: *** Version: b2a7-dirty
[17:20:40.144] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C15.dat
[17:20:40.145] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0b.dat
[17:20:40.145] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//defaultMaskFile.dat
[17:20:40.145] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters_C15.dat
[17:20:40.222] <TB2>     INFO:         clk: 4
[17:20:40.222] <TB2>     INFO:         ctr: 4
[17:20:40.222] <TB2>     INFO:         sda: 19
[17:20:40.222] <TB2>     INFO:         tin: 9
[17:20:40.222] <TB2>     INFO:         level: 15
[17:20:40.222] <TB2>     INFO:         triggerdelay: 0
[17:20:40.222] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[17:20:40.222] <TB2>     INFO: Log level: DEBUG
[17:20:40.230] <TB2>     INFO: Found DTB DTB_WWXLHF
[17:20:40.238] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[17:20:40.241] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[17:20:40.243] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[17:20:41.802] <TB2>     INFO: DUT info: 
[17:20:41.802] <TB2>     INFO: The DUT currently contains the following objects:
[17:20:41.802] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[17:20:41.802] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[17:20:41.802] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[17:20:41.802] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[17:20:41.802] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.802] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.802] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.802] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[17:20:41.803] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[17:20:41.804] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[17:20:41.805] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[17:20:41.806] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[17:20:41.806] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[17:20:41.806] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[17:20:41.806] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[17:20:41.806] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[17:20:41.806] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[17:20:41.806] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[17:20:41.806] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[17:20:41.806] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[17:20:41.806] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[17:20:41.808] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30875648
[17:20:41.808] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1324990
[17:20:41.808] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x10f9770
[17:20:41.808] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa6e1d94010
[17:20:41.808] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa6e7fff510
[17:20:41.808] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30941184 fPxarMemory = 0x7fa6e1d94010
[17:20:41.809] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[17:20:41.810] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[17:20:41.810] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[17:20:41.810] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[17:20:42.211] <TB2>     INFO: enter 'restricted' command line mode
[17:20:42.211] <TB2>     INFO: enter test to run
[17:20:42.211] <TB2>     INFO:   test: FPIXTest no parameter change
[17:20:42.211] <TB2>     INFO:   running: fpixtest
[17:20:42.211] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[17:20:42.214] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[17:20:42.214] <TB2>     INFO: ######################################################################
[17:20:42.214] <TB2>     INFO: PixTestFPIXTest::doTest()
[17:20:42.214] <TB2>     INFO: ######################################################################
[17:20:42.218] <TB2>     INFO: ######################################################################
[17:20:42.218] <TB2>     INFO: PixTestPretest::doTest()
[17:20:42.218] <TB2>     INFO: ######################################################################
[17:20:42.221] <TB2>     INFO:    ----------------------------------------------------------------------
[17:20:42.221] <TB2>     INFO:    PixTestPretest::programROC() 
[17:20:42.221] <TB2>     INFO:    ----------------------------------------------------------------------
[17:21:00.239] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[17:21:00.239] <TB2>     INFO: IA differences per ROC:  17.7 16.9 17.7 17.7 19.3 17.7 19.3 18.5 18.5 19.3 17.7 17.7 19.3 16.9 19.3 19.3
[17:21:00.308] <TB2>     INFO:    ----------------------------------------------------------------------
[17:21:00.308] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[17:21:00.308] <TB2>     INFO:    ----------------------------------------------------------------------
[17:21:00.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[17:21:00.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.2188 mA
[17:21:00.613] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 24.6187 mA
[17:21:00.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  86 Ia 24.6187 mA
[17:21:00.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  83 Ia 23.8187 mA
[17:21:00.915] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  84 Ia 23.8187 mA
[17:21:01.016] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 23.8187 mA
[17:21:01.117] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  86 Ia 24.6187 mA
[17:21:01.218] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  83 Ia 23.8187 mA
[17:21:01.319] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  84 Ia 23.8187 mA
[17:21:01.420] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 24.6187 mA
[17:21:01.521] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  82 Ia 23.8187 mA
[17:21:01.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  83 Ia 23.8187 mA
[17:21:01.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.4188 mA
[17:21:01.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 25.4188 mA
[17:21:01.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 23.8187 mA
[17:21:02.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  88 Ia 23.8187 mA
[17:21:02.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  89 Ia 23.8187 mA
[17:21:02.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  90 Ia 24.6187 mA
[17:21:02.329] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  87 Ia 23.8187 mA
[17:21:02.430] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  88 Ia 23.8187 mA
[17:21:02.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  89 Ia 23.8187 mA
[17:21:02.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  90 Ia 24.6187 mA
[17:21:02.732] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  87 Ia 23.8187 mA
[17:21:02.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  88 Ia 23.8187 mA
[17:21:02.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.2188 mA
[17:21:03.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.6187 mA
[17:21:03.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  86 Ia 24.6187 mA
[17:21:03.241] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  83 Ia 23.8187 mA
[17:21:03.342] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  84 Ia 23.8187 mA
[17:21:03.442] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 24.6187 mA
[17:21:03.543] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  82 Ia 23.8187 mA
[17:21:03.645] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  83 Ia 23.8187 mA
[17:21:03.745] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 23.8187 mA
[17:21:03.846] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 23.8187 mA
[17:21:03.947] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  86 Ia 24.6187 mA
[17:21:04.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  83 Ia 23.8187 mA
[17:21:04.149] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[17:21:04.250] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 23.8187 mA
[17:21:04.350] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  85 Ia 24.6187 mA
[17:21:04.451] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 23.8187 mA
[17:21:04.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 23.8187 mA
[17:21:04.652] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 23.8187 mA
[17:21:04.753] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  85 Ia 24.6187 mA
[17:21:04.854] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  82 Ia 23.8187 mA
[17:21:04.955] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  83 Ia 23.8187 mA
[17:21:05.056] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  84 Ia 24.6187 mA
[17:21:05.157] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 23.8187 mA
[17:21:05.257] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  82 Ia 23.8187 mA
[17:21:05.359] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[17:21:05.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[17:21:05.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 23.8187 mA
[17:21:05.661] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  81 Ia 24.6187 mA
[17:21:05.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 23.8187 mA
[17:21:05.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 23.8187 mA
[17:21:05.963] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  80 Ia 24.6187 mA
[17:21:06.063] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  77 Ia 23.0188 mA
[17:21:06.163] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  83 Ia 24.6187 mA
[17:21:06.264] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  80 Ia 23.8187 mA
[17:21:06.365] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  81 Ia 24.6187 mA
[17:21:06.483] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  78 Ia 23.8187 mA
[17:21:06.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[17:21:06.685] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 23.8187 mA
[17:21:06.786] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  85 Ia 24.6187 mA
[17:21:06.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  82 Ia 23.8187 mA
[17:21:06.988] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 23.8187 mA
[17:21:07.088] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  84 Ia 23.8187 mA
[17:21:07.189] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  85 Ia 24.6187 mA
[17:21:07.289] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  82 Ia 23.8187 mA
[17:21:07.390] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  83 Ia 23.8187 mA
[17:21:07.491] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  84 Ia 23.8187 mA
[17:21:07.592] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  85 Ia 24.6187 mA
[17:21:07.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  82 Ia 23.8187 mA
[17:21:07.795] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.8187 mA
[17:21:07.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 23.8187 mA
[17:21:07.996] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 24.6187 mA
[17:21:08.097] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  77 Ia 23.8187 mA
[17:21:08.198] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.8187 mA
[17:21:08.298] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  79 Ia 23.8187 mA
[17:21:08.399] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  80 Ia 25.4188 mA
[17:21:08.500] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  73 Ia 23.0188 mA
[17:21:08.601] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  79 Ia 24.6187 mA
[17:21:08.702] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  76 Ia 23.8187 mA
[17:21:08.802] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  77 Ia 23.8187 mA
[17:21:08.903] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  78 Ia 23.8187 mA
[17:21:09.005] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[17:21:09.105] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6187 mA
[17:21:09.206] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 23.8187 mA
[17:21:09.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[17:21:09.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 23.8187 mA
[17:21:09.508] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  84 Ia 24.6187 mA
[17:21:09.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  81 Ia 23.8187 mA
[17:21:09.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  82 Ia 23.8187 mA
[17:21:09.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 23.8187 mA
[17:21:09.911] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  84 Ia 24.6187 mA
[17:21:10.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  81 Ia 23.8187 mA
[17:21:10.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  82 Ia 23.8187 mA
[17:21:10.214] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[17:21:10.315] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  84 Ia 24.6187 mA
[17:21:10.415] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  81 Ia 23.8187 mA
[17:21:10.516] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  82 Ia 24.6187 mA
[17:21:10.618] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  79 Ia 23.8187 mA
[17:21:10.718] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  80 Ia 23.8187 mA
[17:21:10.819] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  81 Ia 24.6187 mA
[17:21:10.919] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  78 Ia 23.0188 mA
[17:21:11.020] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  84 Ia 24.6187 mA
[17:21:11.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  81 Ia 23.8187 mA
[17:21:11.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  82 Ia 23.8187 mA
[17:21:11.327] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  83 Ia 24.6187 mA
[17:21:11.428] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[17:21:11.529] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[17:21:11.629] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 24.6187 mA
[17:21:11.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[17:21:11.831] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[17:21:11.932] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[17:21:12.033] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 24.6187 mA
[17:21:12.133] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[17:21:12.234] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[17:21:12.335] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  79 Ia 24.6187 mA
[17:21:12.436] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  76 Ia 23.8187 mA
[17:21:12.537] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 23.8187 mA
[17:21:12.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.0188 mA
[17:21:12.739] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 23.8187 mA
[17:21:12.840] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  85 Ia 24.6187 mA
[17:21:12.940] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  82 Ia 23.8187 mA
[17:21:13.041] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 23.8187 mA
[17:21:13.142] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  84 Ia 23.8187 mA
[17:21:13.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  85 Ia 23.8187 mA
[17:21:13.344] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  86 Ia 24.6187 mA
[17:21:13.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 23.8187 mA
[17:21:13.546] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  84 Ia 23.8187 mA
[17:21:13.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  85 Ia 24.6187 mA
[17:21:13.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  82 Ia 23.8187 mA
[17:21:13.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[17:21:13.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 23.8187 mA
[17:21:14.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  85 Ia 24.6187 mA
[17:21:14.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 23.8187 mA
[17:21:14.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  83 Ia 23.8187 mA
[17:21:14.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  84 Ia 23.8187 mA
[17:21:14.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  85 Ia 24.6187 mA
[17:21:14.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  82 Ia 23.8187 mA
[17:21:14.654] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 23.8187 mA
[17:21:14.755] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  84 Ia 23.8187 mA
[17:21:14.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  85 Ia 24.6187 mA
[17:21:14.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  82 Ia 23.8187 mA
[17:21:15.057] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[17:21:15.158] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[17:21:15.259] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 24.6187 mA
[17:21:15.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[17:21:15.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.8187 mA
[17:21:15.562] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  79 Ia 23.8187 mA
[17:21:15.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  80 Ia 24.6187 mA
[17:21:15.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[17:21:15.867] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  78 Ia 23.8187 mA
[17:21:15.967] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  79 Ia 23.8187 mA
[17:21:16.068] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  80 Ia 24.6187 mA
[17:21:16.168] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  77 Ia 23.8187 mA
[17:21:16.270] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.4188 mA
[17:21:16.371] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  94 Ia 24.6187 mA
[17:21:16.472] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  91 Ia 23.8187 mA
[17:21:16.572] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  92 Ia 23.8187 mA
[17:21:16.673] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  93 Ia 24.6187 mA
[17:21:16.774] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  90 Ia 23.8187 mA
[17:21:16.875] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  91 Ia 23.8187 mA
[17:21:16.976] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  92 Ia 23.8187 mA
[17:21:17.076] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  93 Ia 24.6187 mA
[17:21:17.177] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  90 Ia 23.8187 mA
[17:21:17.277] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  91 Ia 23.8187 mA
[17:21:17.378] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  92 Ia 24.6187 mA
[17:21:17.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[17:21:17.580] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 23.8187 mA
[17:21:17.681] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 23.8187 mA
[17:21:17.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  81 Ia 24.6187 mA
[17:21:17.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 23.8187 mA
[17:21:17.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  79 Ia 23.8187 mA
[17:21:18.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  80 Ia 24.6187 mA
[17:21:18.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  77 Ia 23.0188 mA
[17:21:18.286] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  83 Ia 24.6187 mA
[17:21:18.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  80 Ia 23.8187 mA
[17:21:18.487] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  81 Ia 24.6187 mA
[17:21:18.588] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  78 Ia 23.8187 mA
[17:21:18.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8187 mA
[17:21:18.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 23.8187 mA
[17:21:18.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  80 Ia 24.6187 mA
[17:21:18.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  77 Ia 23.8187 mA
[17:21:19.092] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.8187 mA
[17:21:19.193] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  79 Ia 23.8187 mA
[17:21:19.293] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  80 Ia 24.6187 mA
[17:21:19.394] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  77 Ia 23.8187 mA
[17:21:19.495] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 23.8187 mA
[17:21:19.595] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  79 Ia 23.8187 mA
[17:21:19.696] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  80 Ia 23.8187 mA
[17:21:19.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  81 Ia 24.6187 mA
[17:21:19.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  83
[17:21:19.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  88
[17:21:19.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  83
[17:21:19.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[17:21:19.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[17:21:19.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  82
[17:21:19.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[17:21:19.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  82
[17:21:19.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[17:21:19.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[17:21:19.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  82
[17:21:19.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[17:21:19.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  77
[17:21:19.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  92
[17:21:19.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[17:21:19.826] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  81
[17:21:21.651] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 387.5 mA = 24.2188 mA/ROC
[17:21:21.652] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  19.3  19.3  20.1  20.1  19.3  20.1  20.1  19.3  19.3  19.3  19.3  18.5  20.1
[17:21:21.684] <TB2>     INFO:    ----------------------------------------------------------------------
[17:21:21.684] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[17:21:21.684] <TB2>     INFO:    ----------------------------------------------------------------------
[17:21:21.820] <TB2>     INFO: Expecting 231680 events.
[17:21:29.899] <TB2>     INFO: 231680 events read in total (7362ms).
[17:21:30.056] <TB2>     INFO: Test took 8369ms.
[17:21:30.258] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 90 and Delta(CalDel) = 60
[17:21:30.263] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 77 and Delta(CalDel) = 61
[17:21:30.266] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 61
[17:21:30.270] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 61
[17:21:30.273] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 90 and Delta(CalDel) = 59
[17:21:30.277] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 93 and Delta(CalDel) = 61
[17:21:30.281] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 109 and Delta(CalDel) = 63
[17:21:30.284] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 106 and Delta(CalDel) = 57
[17:21:30.288] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 83 and Delta(CalDel) = 64
[17:21:30.293] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 60
[17:21:30.297] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 90 and Delta(CalDel) = 60
[17:21:30.300] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 60
[17:21:30.304] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 63
[17:21:30.307] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 97 and Delta(CalDel) = 60
[17:21:30.311] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 87 and Delta(CalDel) = 66
[17:21:30.315] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 109 and Delta(CalDel) = 63
[17:21:30.355] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[17:21:30.392] <TB2>     INFO:    ----------------------------------------------------------------------
[17:21:30.392] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[17:21:30.392] <TB2>     INFO:    ----------------------------------------------------------------------
[17:21:30.528] <TB2>     INFO: Expecting 231680 events.
[17:21:38.722] <TB2>     INFO: 231680 events read in total (7479ms).
[17:21:38.727] <TB2>     INFO: Test took 8330ms.
[17:21:38.751] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[17:21:39.064] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30
[17:21:39.068] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[17:21:39.071] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30.5
[17:21:39.075] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[17:21:39.079] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[17:21:39.083] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[17:21:39.086] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29
[17:21:39.091] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 32
[17:21:39.095] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 30.5
[17:21:39.099] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 29
[17:21:39.103] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29
[17:21:39.107] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[17:21:39.111] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[17:21:39.114] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 33.5
[17:21:39.118] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[17:21:39.154] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[17:21:39.154] <TB2>     INFO: CalDel:      135   128   140   135   126   143   143   115   157   115   118   135   143   126   153   145
[17:21:39.154] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[17:21:39.158] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C0.dat
[17:21:39.159] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C1.dat
[17:21:39.159] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C2.dat
[17:21:39.159] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C3.dat
[17:21:39.159] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C4.dat
[17:21:39.159] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C5.dat
[17:21:39.159] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C6.dat
[17:21:39.160] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C7.dat
[17:21:39.160] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C8.dat
[17:21:39.160] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C9.dat
[17:21:39.160] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C10.dat
[17:21:39.160] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C11.dat
[17:21:39.160] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C12.dat
[17:21:39.160] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C13.dat
[17:21:39.161] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C14.dat
[17:21:39.161] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C15.dat
[17:21:39.161] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0a.dat
[17:21:39.161] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0b.dat
[17:21:39.161] <TB2>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[17:21:39.161] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[17:21:39.247] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[17:21:39.247] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[17:21:39.247] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[17:21:39.247] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[17:21:39.250] <TB2>     INFO: ######################################################################
[17:21:39.250] <TB2>     INFO: PixTestTiming::doTest()
[17:21:39.251] <TB2>     INFO: ######################################################################
[17:21:39.251] <TB2>     INFO:    ----------------------------------------------------------------------
[17:21:39.251] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[17:21:39.251] <TB2>     INFO:    ----------------------------------------------------------------------
[17:21:39.251] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[17:21:46.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[17:21:48.683] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[17:21:50.956] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[17:21:53.233] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[17:21:55.506] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[17:21:57.780] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[17:22:00.053] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[17:22:02.326] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[17:22:08.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[17:22:10.440] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[17:22:11.959] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[17:22:13.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[17:22:14.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[17:22:16.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[17:22:18.039] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[17:22:19.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[17:22:26.530] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[17:22:28.052] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[17:22:29.571] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[17:22:31.092] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[17:22:32.612] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[17:22:34.132] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[17:22:35.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[17:22:37.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[17:22:53.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[17:22:54.708] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[17:22:56.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[17:22:57.754] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[17:22:59.279] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[17:23:00.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[17:23:02.326] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[17:23:03.849] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[17:23:07.180] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[17:23:08.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[17:23:10.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[17:23:11.751] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[17:23:13.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[17:23:14.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[17:23:16.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[17:23:17.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[17:23:24.177] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[17:23:26.451] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[17:23:28.724] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[17:23:30.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[17:23:32.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[17:23:34.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[17:23:37.065] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[17:23:39.338] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[17:23:45.854] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[17:23:48.128] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[17:23:50.401] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[17:23:52.674] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[17:23:54.951] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[17:23:57.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[17:23:59.498] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[17:24:01.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[17:24:06.980] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[17:24:09.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[17:24:11.533] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[17:24:13.806] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[17:24:16.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[17:24:18.353] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[17:24:20.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[17:24:22.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[17:24:30.434] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[17:24:32.707] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[17:24:34.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[17:24:37.254] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[17:24:39.527] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[17:24:41.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[17:24:44.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[17:24:46.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[17:24:51.061] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[17:24:53.335] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[17:24:55.607] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[17:24:57.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[17:25:00.154] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[17:25:02.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[17:25:07.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[17:25:10.276] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[17:25:17.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[17:25:18.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[17:25:20.477] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[17:25:21.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[17:25:23.517] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[17:25:25.037] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[17:25:26.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[17:25:28.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[17:25:35.238] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[17:25:36.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[17:25:38.277] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[17:25:39.797] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[17:25:41.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[17:25:42.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[17:25:44.356] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[17:25:45.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[17:25:53.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[17:25:54.934] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[17:25:56.455] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[17:25:57.975] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[17:25:59.495] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[17:26:01.016] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[17:26:02.536] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[17:26:04.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[17:26:11.404] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[17:26:13.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[17:26:15.951] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[17:26:18.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[17:26:19.744] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[17:26:22.019] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[17:26:24.295] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[17:26:26.568] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[17:26:33.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[17:26:35.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[17:26:37.910] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[17:26:40.192] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[17:26:42.466] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[17:26:44.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[17:26:47.014] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[17:26:49.287] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[17:26:52.882] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[17:26:55.160] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[17:26:57.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[17:26:59.339] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[17:27:01.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[17:27:03.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[17:27:06.168] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[17:27:08.826] <TB2>     INFO: TBM Phase Settings: 244
[17:27:08.826] <TB2>     INFO: 400MHz Phase: 5
[17:27:08.826] <TB2>     INFO: 160MHz Phase: 7
[17:27:08.826] <TB2>     INFO: Functional Phase Area: 3
[17:27:08.828] <TB2>     INFO: Test took 329577 ms.
[17:27:08.829] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[17:27:08.829] <TB2>     INFO:    ----------------------------------------------------------------------
[17:27:08.829] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[17:27:08.829] <TB2>     INFO:    ----------------------------------------------------------------------
[17:27:08.829] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[17:27:09.972] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[17:27:13.376] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[17:27:16.778] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[17:27:20.185] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[17:27:23.588] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[17:27:26.988] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[17:27:30.388] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[17:27:33.788] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[17:27:35.314] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[17:27:36.835] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[17:27:38.355] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[17:27:39.875] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[17:27:41.396] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[17:27:42.925] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[17:27:44.448] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[17:27:45.970] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[17:27:47.502] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[17:27:49.022] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[17:27:50.542] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[17:27:52.061] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[17:27:53.583] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[17:27:55.103] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[17:27:56.624] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[17:27:58.152] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[17:27:59.677] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[17:28:01.198] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[17:28:02.718] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[17:28:04.991] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[17:28:07.264] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[17:28:09.539] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[17:28:11.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[17:28:12.586] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[17:28:14.108] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[17:28:15.634] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[17:28:17.153] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[17:28:19.426] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[17:28:21.700] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[17:28:23.974] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[17:28:25.493] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[17:28:27.013] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[17:28:28.533] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[17:28:30.053] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[17:28:31.573] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[17:28:33.847] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[17:28:36.120] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[17:28:38.393] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[17:28:39.913] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[17:28:41.432] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[17:28:42.953] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[17:28:44.473] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[17:28:45.992] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[17:28:48.266] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[17:28:50.540] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[17:28:52.813] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[17:28:54.332] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[17:28:55.853] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[17:28:57.374] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[17:28:58.894] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[17:29:00.415] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[17:29:01.935] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[17:29:03.455] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[17:29:04.975] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[17:29:06.495] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[17:29:08.397] <TB2>     INFO: ROC Delay Settings: 228
[17:29:08.398] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[17:29:08.398] <TB2>     INFO: ROC Port 0 Delay: 4
[17:29:08.398] <TB2>     INFO: ROC Port 1 Delay: 4
[17:29:08.398] <TB2>     INFO: Functional ROC Area: 3
[17:29:08.402] <TB2>     INFO: Test took 119573 ms.
[17:29:08.402] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[17:29:08.403] <TB2>     INFO:    ----------------------------------------------------------------------
[17:29:08.403] <TB2>     INFO:    PixTestTiming::TimingTest()
[17:29:08.403] <TB2>     INFO:    ----------------------------------------------------------------------
[17:29:09.542] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4c08 4c09 4c08 4c0b 4c08 4c08 4c08 4c08 e062 c000 a101 80c0 4c08 4c08 4c08 4c09 4c08 4c09 4c08 4c09 e062 c000 
[17:29:09.543] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4c08 4c0b 4c08 4c08 4c08 4c08 4c08 4c09 e022 c000 a102 8000 4c09 4c09 4c09 4c0b 4c09 4c0b 4c09 4c0b e022 c000 
[17:29:09.543] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4c09 4c08 4c09 4c08 4c09 4c09 4c09 4c0b e022 c000 a103 8040 4c0b 4c0b 4c0b 4c09 4c0b 4c09 4c0b 4c09 e022 c000 
[17:29:09.543] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[17:29:23.728] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:23.728] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[17:29:37.923] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:37.923] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[17:29:52.113] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:52.113] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[17:30:06.273] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:30:06.273] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[17:30:20.345] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:30:20.345] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[17:30:34.444] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:30:34.444] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[17:30:48.588] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:30:48.588] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[17:31:02.700] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:02.701] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[17:31:16.767] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:16.767] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[17:31:30.873] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:31.252] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:31.265] <TB2>     INFO: Decoding statistics:
[17:31:31.265] <TB2>     INFO:   General information:
[17:31:31.265] <TB2>     INFO: 	 16bit words read:         240000000
[17:31:31.265] <TB2>     INFO: 	 valid events total:       20000000
[17:31:31.265] <TB2>     INFO: 	 empty events:             20000000
[17:31:31.265] <TB2>     INFO: 	 valid events with pixels: 0
[17:31:31.265] <TB2>     INFO: 	 valid pixel hits:         0
[17:31:31.265] <TB2>     INFO:   Event errors: 	           0
[17:31:31.265] <TB2>     INFO: 	 start marker:             0
[17:31:31.265] <TB2>     INFO: 	 stop marker:              0
[17:31:31.265] <TB2>     INFO: 	 overflow:                 0
[17:31:31.265] <TB2>     INFO: 	 invalid 5bit words:       0
[17:31:31.265] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[17:31:31.265] <TB2>     INFO:   TBM errors: 		           0
[17:31:31.265] <TB2>     INFO: 	 flawed TBM headers:       0
[17:31:31.265] <TB2>     INFO: 	 flawed TBM trailers:      0
[17:31:31.265] <TB2>     INFO: 	 event ID mismatches:      0
[17:31:31.266] <TB2>     INFO:   ROC errors: 		           0
[17:31:31.266] <TB2>     INFO: 	 missing ROC header(s):    0
[17:31:31.266] <TB2>     INFO: 	 misplaced readback start: 0
[17:31:31.266] <TB2>     INFO:   Pixel decoding errors:	   0
[17:31:31.266] <TB2>     INFO: 	 pixel data incomplete:    0
[17:31:31.266] <TB2>     INFO: 	 pixel address:            0
[17:31:31.266] <TB2>     INFO: 	 pulse height fill bit:    0
[17:31:31.266] <TB2>     INFO: 	 buffer corruption:        0
[17:31:31.266] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:31.266] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[17:31:31.266] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:31.266] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:31.266] <TB2>     INFO:    Read back bit status: 1
[17:31:31.266] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:31.266] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:31.266] <TB2>     INFO:    Timings are good!
[17:31:31.266] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:31.266] <TB2>     INFO: Test took 142864 ms.
[17:31:31.266] <TB2>     INFO: PixTestTiming::TimingTest() done.
[17:31:31.266] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0a.dat
[17:31:31.266] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0b.dat
[17:31:31.266] <TB2>     INFO: PixTestTiming::doTest took 592019 ms.
[17:31:31.266] <TB2>     INFO: PixTestTiming::doTest() done
[17:31:31.266] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[17:31:31.266] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[17:31:31.267] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[17:31:31.267] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[17:31:31.267] <TB2>     INFO: Write out ROCDelayScan3_V0
[17:31:31.267] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[17:31:31.267] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[17:31:31.619] <TB2>     INFO: ######################################################################
[17:31:31.619] <TB2>     INFO: PixTestAlive::doTest()
[17:31:31.619] <TB2>     INFO: ######################################################################
[17:31:31.622] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:31.622] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[17:31:31.622] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:31.623] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:31:31.970] <TB2>     INFO: Expecting 41600 events.
[17:31:36.064] <TB2>     INFO: 41600 events read in total (3379ms).
[17:31:36.064] <TB2>     INFO: Test took 4441ms.
[17:31:36.073] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:36.073] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[17:31:36.073] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:31:36.450] <TB2>     INFO: PixTestAlive::aliveTest() done
[17:31:36.450] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    1    1    0    0
[17:31:36.450] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    1    1    0    0
[17:31:36.453] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:36.453] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[17:31:36.453] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:36.454] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:31:36.802] <TB2>     INFO: Expecting 41600 events.
[17:31:39.775] <TB2>     INFO: 41600 events read in total (2258ms).
[17:31:39.776] <TB2>     INFO: Test took 3322ms.
[17:31:39.776] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:39.776] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[17:31:39.776] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[17:31:39.776] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[17:31:40.183] <TB2>     INFO: PixTestAlive::maskTest() done
[17:31:40.183] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[17:31:40.186] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:40.186] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[17:31:40.186] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:40.187] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:31:40.531] <TB2>     INFO: Expecting 41600 events.
[17:31:44.607] <TB2>     INFO: 41600 events read in total (3361ms).
[17:31:44.608] <TB2>     INFO: Test took 4421ms.
[17:31:44.616] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:31:44.616] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[17:31:44.616] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[17:31:44.989] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[17:31:44.989] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[17:31:44.989] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[17:31:44.989] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[17:31:44.998] <TB2>     INFO: ######################################################################
[17:31:44.998] <TB2>     INFO: PixTestTrim::doTest()
[17:31:44.998] <TB2>     INFO: ######################################################################
[17:31:44.000] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:44.000] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[17:31:44.000] <TB2>     INFO:    ----------------------------------------------------------------------
[17:31:45.080] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[17:31:45.080] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[17:31:45.170] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:31:45.170] <TB2>     INFO:     run 1 of 1
[17:31:45.170] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:31:45.513] <TB2>     INFO: Expecting 5025280 events.
[17:32:30.541] <TB2>     INFO: 1387136 events read in total (44314ms).
[17:33:14.785] <TB2>     INFO: 2757536 events read in total (88558ms).
[17:33:58.356] <TB2>     INFO: 4138096 events read in total (132130ms).
[17:34:26.827] <TB2>     INFO: 5025280 events read in total (160600ms).
[17:34:26.875] <TB2>     INFO: Test took 161705ms.
[17:34:26.934] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:34:27.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:34:28.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:34:29.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:34:31.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:34:32.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:34:33.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:34:35.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:34:36.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:34:38.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:34:39.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:34:41.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:34:42.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:34:43.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:34:45.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:34:46.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:34:48.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:34:49.510] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300310528
[17:34:49.514] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6877 minThrLimit = 91.6856 minThrNLimit = 118.093 -> result = 91.6877 -> 91
[17:34:49.515] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.9046 minThrLimit = 84.9035 minThrNLimit = 111.177 -> result = 84.9046 -> 84
[17:34:49.515] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.1557 minThrLimit = 99.1268 minThrNLimit = 124.454 -> result = 99.1557 -> 99
[17:34:49.516] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9377 minThrLimit = 90.9152 minThrNLimit = 114.292 -> result = 90.9377 -> 90
[17:34:49.516] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.5891 minThrLimit = 90.5843 minThrNLimit = 115.671 -> result = 90.5891 -> 90
[17:34:49.516] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5125 minThrLimit = 88.4801 minThrNLimit = 109.739 -> result = 88.5125 -> 88
[17:34:49.517] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2054 minThrLimit = 96.205 minThrNLimit = 123.748 -> result = 96.2054 -> 96
[17:34:49.517] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.302 minThrLimit = 101.292 minThrNLimit = 128.872 -> result = 101.302 -> 101
[17:34:49.517] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.048 minThrLimit = 85.0178 minThrNLimit = 106.377 -> result = 85.048 -> 85
[17:34:49.518] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6534 minThrLimit = 97.5905 minThrNLimit = 120.323 -> result = 97.6534 -> 97
[17:34:49.518] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3198 minThrLimit = 93.2923 minThrNLimit = 121.242 -> result = 93.3198 -> 93
[17:34:49.519] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2498 minThrLimit = 86.2395 minThrNLimit = 112.385 -> result = 86.2498 -> 86
[17:34:49.519] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6104 minThrLimit = 90.583 minThrNLimit = 117.593 -> result = 90.6104 -> 90
[17:34:49.519] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3726 minThrLimit = 92.3564 minThrNLimit = 115.984 -> result = 92.3726 -> 92
[17:34:49.520] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.846 minThrLimit = 90.8347 minThrNLimit = 116.183 -> result = 90.846 -> 90
[17:34:49.520] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.6 minThrLimit = 101.597 minThrNLimit = 127.904 -> result = 101.6 -> 101
[17:34:49.520] <TB2>     INFO: ROC 0 VthrComp = 91
[17:34:49.521] <TB2>     INFO: ROC 1 VthrComp = 84
[17:34:49.521] <TB2>     INFO: ROC 2 VthrComp = 99
[17:34:49.521] <TB2>     INFO: ROC 3 VthrComp = 90
[17:34:49.521] <TB2>     INFO: ROC 4 VthrComp = 90
[17:34:49.521] <TB2>     INFO: ROC 5 VthrComp = 88
[17:34:49.521] <TB2>     INFO: ROC 6 VthrComp = 96
[17:34:49.522] <TB2>     INFO: ROC 7 VthrComp = 101
[17:34:49.522] <TB2>     INFO: ROC 8 VthrComp = 85
[17:34:49.522] <TB2>     INFO: ROC 9 VthrComp = 97
[17:34:49.522] <TB2>     INFO: ROC 10 VthrComp = 93
[17:34:49.522] <TB2>     INFO: ROC 11 VthrComp = 86
[17:34:49.522] <TB2>     INFO: ROC 12 VthrComp = 90
[17:34:49.522] <TB2>     INFO: ROC 13 VthrComp = 92
[17:34:49.522] <TB2>     INFO: ROC 14 VthrComp = 90
[17:34:49.523] <TB2>     INFO: ROC 15 VthrComp = 101
[17:34:49.523] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[17:34:49.523] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[17:34:49.541] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:34:49.541] <TB2>     INFO:     run 1 of 1
[17:34:49.541] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:34:49.884] <TB2>     INFO: Expecting 5025280 events.
[17:35:25.653] <TB2>     INFO: 884336 events read in total (35054ms).
[17:36:00.886] <TB2>     INFO: 1767280 events read in total (70288ms).
[17:36:36.218] <TB2>     INFO: 2650008 events read in total (105619ms).
[17:37:11.160] <TB2>     INFO: 3523696 events read in total (140561ms).
[17:37:45.840] <TB2>     INFO: 4393056 events read in total (175242ms).
[17:38:11.634] <TB2>     INFO: 5025280 events read in total (201035ms).
[17:38:11.711] <TB2>     INFO: Test took 202170ms.
[17:38:11.887] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:38:12.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:38:13.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:38:15.458] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:38:17.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:38:18.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:38:20.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:38:21.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:38:23.599] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:38:25.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:38:26.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:38:28.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:38:30.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:38:31.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:38:33.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:38:34.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:38:36.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:38:38.231] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245420032
[17:38:38.234] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.4813 for pixel 0/75 mean/min/max = 45.4286/33.3274/57.5298
[17:38:38.235] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 53.6499 for pixel 8/2 mean/min/max = 43.4882/33.2742/53.7022
[17:38:38.235] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.8174 for pixel 6/2 mean/min/max = 44.4453/30.9907/57.8999
[17:38:38.235] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.1641 for pixel 2/6 mean/min/max = 45.0875/33.9903/56.1846
[17:38:38.236] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.3246 for pixel 1/21 mean/min/max = 45.591/33.7172/57.4648
[17:38:38.236] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.6615 for pixel 0/33 mean/min/max = 45.9995/34.2599/57.7392
[17:38:38.236] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.9176 for pixel 0/28 mean/min/max = 43.6048/32.1152/55.0944
[17:38:38.237] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.1844 for pixel 0/1 mean/min/max = 45.1966/31.903/58.4903
[17:38:38.237] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.8162 for pixel 51/8 mean/min/max = 43.6229/32.4074/54.8384
[17:38:38.237] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 62.1825 for pixel 25/0 mean/min/max = 46.8955/31.3136/62.4774
[17:38:38.238] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.6426 for pixel 23/3 mean/min/max = 43.8985/33.1298/54.6672
[17:38:38.238] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.0436 for pixel 1/2 mean/min/max = 43.9507/31.6423/56.2591
[17:38:38.238] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.3777 for pixel 20/4 mean/min/max = 44.3227/34.1897/54.4557
[17:38:38.239] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.2977 for pixel 17/2 mean/min/max = 44.6353/32.8426/56.4281
[17:38:38.239] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.3222 for pixel 21/4 mean/min/max = 44.7883/34.2024/55.3743
[17:38:38.239] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.0697 for pixel 0/7 mean/min/max = 46.1941/32.215/60.1733
[17:38:38.240] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:38:38.372] <TB2>     INFO: Expecting 411648 events.
[17:38:45.000] <TB2>     INFO: 411648 events read in total (6913ms).
[17:38:46.005] <TB2>     INFO: Expecting 411648 events.
[17:38:53.650] <TB2>     INFO: 411648 events read in total (6976ms).
[17:38:53.659] <TB2>     INFO: Expecting 411648 events.
[17:39:01.166] <TB2>     INFO: 411648 events read in total (6849ms).
[17:39:01.179] <TB2>     INFO: Expecting 411648 events.
[17:39:08.636] <TB2>     INFO: 411648 events read in total (6798ms).
[17:39:08.651] <TB2>     INFO: Expecting 411648 events.
[17:39:16.091] <TB2>     INFO: 411648 events read in total (6780ms).
[17:39:16.107] <TB2>     INFO: Expecting 411648 events.
[17:39:23.538] <TB2>     INFO: 411648 events read in total (6767ms).
[17:39:23.556] <TB2>     INFO: Expecting 411648 events.
[17:39:31.169] <TB2>     INFO: 411648 events read in total (6954ms).
[17:39:31.190] <TB2>     INFO: Expecting 411648 events.
[17:39:38.771] <TB2>     INFO: 411648 events read in total (6931ms).
[17:39:38.794] <TB2>     INFO: Expecting 411648 events.
[17:39:46.383] <TB2>     INFO: 411648 events read in total (6936ms).
[17:39:46.409] <TB2>     INFO: Expecting 411648 events.
[17:39:54.020] <TB2>     INFO: 411648 events read in total (6962ms).
[17:39:54.049] <TB2>     INFO: Expecting 411648 events.
[17:40:01.686] <TB2>     INFO: 411648 events read in total (6992ms).
[17:40:01.716] <TB2>     INFO: Expecting 411648 events.
[17:40:09.345] <TB2>     INFO: 411648 events read in total (6988ms).
[17:40:09.379] <TB2>     INFO: Expecting 411648 events.
[17:40:17.026] <TB2>     INFO: 411648 events read in total (7007ms).
[17:40:17.061] <TB2>     INFO: Expecting 411648 events.
[17:40:24.703] <TB2>     INFO: 411648 events read in total (7006ms).
[17:40:24.741] <TB2>     INFO: Expecting 411648 events.
[17:40:32.350] <TB2>     INFO: 411648 events read in total (6978ms).
[17:40:32.391] <TB2>     INFO: Expecting 411648 events.
[17:40:39.963] <TB2>     INFO: 411648 events read in total (6942ms).
[17:40:40.068] <TB2>     INFO: Test took 121828ms.
[17:40:40.513] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1099 < 35 for itrim = 102; old thr = 34.0033 ... break
[17:40:40.557] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1766 < 35 for itrim = 91; old thr = 34.5587 ... break
[17:40:40.600] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1138 < 35 for itrim = 117; old thr = 34.5156 ... break
[17:40:40.635] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1334 < 35 for itrim = 103; old thr = 32.7573 ... break
[17:40:40.666] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3927 < 35 for itrim+1 = 91; old thr = 34.8021 ... break
[17:40:40.697] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1546 < 35 for itrim = 99; old thr = 34.6051 ... break
[17:40:40.729] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7361 < 35 for itrim+1 = 97; old thr = 34.7028 ... break
[17:40:40.757] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1149 < 35 for itrim = 106; old thr = 34.1093 ... break
[17:40:40.792] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4719 < 35 for itrim+1 = 86; old thr = 34.9058 ... break
[17:40:40.824] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1351 < 35 for itrim = 107; old thr = 33.9342 ... break
[17:40:40.863] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0619 < 35 for itrim = 95; old thr = 33.9531 ... break
[17:40:40.900] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2782 < 35 for itrim+1 = 95; old thr = 34.8864 ... break
[17:40:40.938] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0035 < 35 for itrim = 97; old thr = 32.6197 ... break
[17:40:40.981] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0712 < 35 for itrim = 110; old thr = 34.6066 ... break
[17:40:41.021] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1395 < 35 for itrim+1 = 100; old thr = 34.8755 ... break
[17:40:41.052] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8489 < 35 for itrim = 110; old thr = 34.0763 ... break
[17:40:41.129] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[17:40:41.140] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:40:41.140] <TB2>     INFO:     run 1 of 1
[17:40:41.140] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:40:41.483] <TB2>     INFO: Expecting 5025280 events.
[17:41:17.075] <TB2>     INFO: 869368 events read in total (34877ms).
[17:41:52.224] <TB2>     INFO: 1737800 events read in total (70026ms).
[17:42:27.352] <TB2>     INFO: 2606128 events read in total (105154ms).
[17:43:02.123] <TB2>     INFO: 3465192 events read in total (139925ms).
[17:43:36.062] <TB2>     INFO: 4320136 events read in total (173864ms).
[17:44:04.845] <TB2>     INFO: 5025280 events read in total (202647ms).
[17:44:04.927] <TB2>     INFO: Test took 203787ms.
[17:44:05.112] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:44:05.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:44:07.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:44:08.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:44:10.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:44:11.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:44:13.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:44:14.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:44:16.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:44:17.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:44:19.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:44:20.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:44:22.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:44:23.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:44:25.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:44:26.801] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:44:28.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:44:29.893] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313532416
[17:44:29.895] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.963252 .. 63.551177
[17:44:29.969] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 73 (-1/-1) hits flags = 528 (plus default)
[17:44:29.979] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:44:29.980] <TB2>     INFO:     run 1 of 1
[17:44:29.980] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:44:30.322] <TB2>     INFO: Expecting 2163200 events.
[17:45:07.643] <TB2>     INFO: 1006640 events read in total (36601ms).
[17:45:45.163] <TB2>     INFO: 2002712 events read in total (74122ms).
[17:45:51.603] <TB2>     INFO: 2163200 events read in total (80562ms).
[17:45:51.632] <TB2>     INFO: Test took 81653ms.
[17:45:51.696] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:45:51.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:45:52.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:45:54.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:45:55.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:45:56.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:45:57.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:45:58.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:45:59.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:46:00.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:46:01.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:46:02.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:46:03.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:46:05.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:46:06.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:46:07.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:46:08.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:46:09.511] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 375463936
[17:46:09.592] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.788784 .. 63.551177
[17:46:09.668] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 73 (-1/-1) hits flags = 528 (plus default)
[17:46:09.678] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:46:09.678] <TB2>     INFO:     run 1 of 1
[17:46:09.678] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:46:10.025] <TB2>     INFO: Expecting 2196480 events.
[17:46:48.410] <TB2>     INFO: 1002968 events read in total (37670ms).
[17:47:25.147] <TB2>     INFO: 2004736 events read in total (74408ms).
[17:47:32.837] <TB2>     INFO: 2196480 events read in total (82097ms).
[17:47:32.868] <TB2>     INFO: Test took 83191ms.
[17:47:32.932] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:47:33.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:47:34.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:47:35.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:47:36.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:47:37.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:47:38.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:47:39.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:47:40.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:47:41.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:47:43.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:47:44.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:47:45.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:47:46.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:47:47.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:47:48.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:47:49.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:47:50.813] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409792512
[17:47:50.894] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.037211 .. 51.507566
[17:47:50.970] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 61 (-1/-1) hits flags = 528 (plus default)
[17:47:50.980] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:47:50.980] <TB2>     INFO:     run 1 of 1
[17:47:50.981] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:47:51.328] <TB2>     INFO: Expecting 1597440 events.
[17:48:29.478] <TB2>     INFO: 1030240 events read in total (37435ms).
[17:48:50.927] <TB2>     INFO: 1597440 events read in total (58885ms).
[17:48:50.949] <TB2>     INFO: Test took 59969ms.
[17:48:50.993] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:48:51.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:48:52.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:48:53.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:48:54.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:48:55.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:48:56.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:48:57.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:48:58.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:48:59.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:49:00.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:49:01.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:49:02.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:49:03.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:49:04.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:49:05.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:49:06.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:49:07.306] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390135808
[17:49:07.386] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.831242 .. 51.507566
[17:49:07.461] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 61 (-1/-1) hits flags = 528 (plus default)
[17:49:07.471] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:49:07.471] <TB2>     INFO:     run 1 of 1
[17:49:07.471] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:49:07.813] <TB2>     INFO: Expecting 1564160 events.
[17:49:46.739] <TB2>     INFO: 1023696 events read in total (38211ms).
[17:50:07.169] <TB2>     INFO: 1564160 events read in total (58641ms).
[17:50:07.188] <TB2>     INFO: Test took 59717ms.
[17:50:07.231] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:50:07.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:50:08.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:50:09.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:50:10.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:50:11.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:50:12.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:50:13.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:50:14.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:50:15.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:50:16.790] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:50:17.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:50:18.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:50:19.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:50:20.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:50:21.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:50:23.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:50:24.039] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361893888
[17:50:24.121] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[17:50:24.121] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:50:24.132] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:50:24.132] <TB2>     INFO:     run 1 of 1
[17:50:24.132] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:50:24.476] <TB2>     INFO: Expecting 1364480 events.
[17:51:03.970] <TB2>     INFO: 1074000 events read in total (38779ms).
[17:51:14.336] <TB2>     INFO: 1364480 events read in total (49145ms).
[17:51:14.349] <TB2>     INFO: Test took 50217ms.
[17:51:14.382] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:51:14.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:51:15.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:51:16.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:51:17.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:51:18.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:51:19.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:51:20.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:51:21.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:51:22.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:51:23.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:51:24.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:51:25.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:51:25.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:51:26.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:51:27.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:51:28.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:51:29.840] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361897984
[17:51:29.879] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C0.dat
[17:51:29.879] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C1.dat
[17:51:29.879] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C2.dat
[17:51:29.879] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C3.dat
[17:51:29.880] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C4.dat
[17:51:29.880] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C5.dat
[17:51:29.880] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C6.dat
[17:51:29.880] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C7.dat
[17:51:29.880] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C8.dat
[17:51:29.880] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C9.dat
[17:51:29.880] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C10.dat
[17:51:29.880] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C11.dat
[17:51:29.880] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C12.dat
[17:51:29.880] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C13.dat
[17:51:29.880] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C14.dat
[17:51:29.881] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C15.dat
[17:51:29.881] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C0.dat
[17:51:29.888] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C1.dat
[17:51:29.895] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C2.dat
[17:51:29.902] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C3.dat
[17:51:29.909] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C4.dat
[17:51:29.916] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C5.dat
[17:51:29.924] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C6.dat
[17:51:29.931] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C7.dat
[17:51:29.938] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C8.dat
[17:51:29.945] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C9.dat
[17:51:29.953] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C10.dat
[17:51:29.960] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C11.dat
[17:51:29.967] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C12.dat
[17:51:29.974] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C13.dat
[17:51:29.981] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C14.dat
[17:51:29.988] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C15.dat
[17:51:29.995] <TB2>     INFO: PixTestTrim::trimTest() done
[17:51:29.995] <TB2>     INFO: vtrim:     102  91 117 103  91  99  97 106  86 107  95  95  97 110 100 110 
[17:51:29.995] <TB2>     INFO: vthrcomp:   91  84  99  90  90  88  96 101  85  97  93  86  90  92  90 101 
[17:51:29.995] <TB2>     INFO: vcal mean:  34.94  34.92  34.87  34.92  34.92  34.94  34.94  34.93  34.93  34.94  34.90  34.88  34.90  34.93  34.94  34.93 
[17:51:29.995] <TB2>     INFO: vcal RMS:    0.79   0.77   0.86   0.79   0.80   0.75   0.80   0.84   0.81   0.84   0.78   0.79   0.96   0.88   0.76   0.83 
[17:51:29.996] <TB2>     INFO: bits mean:   9.01  10.15  10.10   9.46   9.29   8.73   9.97   9.22   9.81   9.13  10.07   9.89   9.95  10.03   9.42   8.84 
[17:51:29.996] <TB2>     INFO: bits RMS:    2.81   2.33   2.65   2.46   2.58   2.69   2.61   2.84   2.67   2.83   2.38   2.64   2.29   2.36   2.42   2.90 
[17:51:30.008] <TB2>     INFO:    ----------------------------------------------------------------------
[17:51:30.008] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:51:30.008] <TB2>     INFO:    ----------------------------------------------------------------------
[17:51:30.011] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:51:30.011] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:51:30.022] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:51:30.022] <TB2>     INFO:     run 1 of 1
[17:51:30.022] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:51:30.367] <TB2>     INFO: Expecting 4160000 events.
[17:52:16.966] <TB2>     INFO: 1128995 events read in total (45884ms).
[17:53:01.073] <TB2>     INFO: 2243135 events read in total (89991ms).
[17:53:46.459] <TB2>     INFO: 3343795 events read in total (135377ms).
[17:54:20.079] <TB2>     INFO: 4160000 events read in total (168997ms).
[17:54:20.151] <TB2>     INFO: Test took 170129ms.
[17:54:20.290] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:54:20.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:54:22.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:54:24.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:54:26.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:54:28.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:54:29.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:54:31.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:54:33.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:54:35.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:54:37.484] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:54:39.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:54:41.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:54:43.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:54:44.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:54:46.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:54:48.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:54:50.690] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353652736
[17:54:50.691] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:54:50.765] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:54:50.765] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[17:54:50.776] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:54:50.776] <TB2>     INFO:     run 1 of 1
[17:54:50.777] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:54:51.124] <TB2>     INFO: Expecting 3473600 events.
[17:55:37.519] <TB2>     INFO: 1183780 events read in total (45680ms).
[17:56:24.660] <TB2>     INFO: 2346530 events read in total (92821ms).
[17:57:10.268] <TB2>     INFO: 3473600 events read in total (138430ms).
[17:57:10.320] <TB2>     INFO: Test took 139544ms.
[17:57:10.421] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:57:10.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:57:12.388] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:57:14.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:57:15.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:57:17.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:57:19.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:57:21.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:57:23.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:57:24.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:57:26.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:57:28.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:57:30.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:57:31.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:57:33.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:57:35.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:57:37.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:57:38.887] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372539392
[17:57:38.888] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:57:38.962] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:57:38.962] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[17:57:38.973] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:57:38.973] <TB2>     INFO:     run 1 of 1
[17:57:38.973] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:57:39.316] <TB2>     INFO: Expecting 3224000 events.
[17:58:27.549] <TB2>     INFO: 1237065 events read in total (47518ms).
[17:59:13.346] <TB2>     INFO: 2445370 events read in total (93315ms).
[17:59:44.450] <TB2>     INFO: 3224000 events read in total (124419ms).
[17:59:44.489] <TB2>     INFO: Test took 125517ms.
[17:59:44.572] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:59:44.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:59:46.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:59:48.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:59:49.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:59:51.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:59:52.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:59:54.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:59:56.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:59:57.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:59:59.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:00:01.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:00:02.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:00:04.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:00:05.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:00:07.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:00:09.300] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:00:10.893] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372539392
[18:00:10.894] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[18:00:10.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[18:00:10.967] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[18:00:10.977] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[18:00:10.978] <TB2>     INFO:     run 1 of 1
[18:00:10.978] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[18:00:11.321] <TB2>     INFO: Expecting 3224000 events.
[18:01:00.498] <TB2>     INFO: 1236895 events read in total (48462ms).
[18:01:48.126] <TB2>     INFO: 2444185 events read in total (96090ms).
[18:02:19.280] <TB2>     INFO: 3224000 events read in total (127244ms).
[18:02:19.314] <TB2>     INFO: Test took 128336ms.
[18:02:19.395] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:02:19.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:02:21.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:02:22.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:02:24.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:02:26.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:02:27.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:02:29.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:02:30.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:02:32.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:02:34.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:02:35.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:02:37.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:02:39.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:02:40.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:02:42.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:02:43.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:02:45.574] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 372543488
[18:02:45.575] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[18:02:45.649] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[18:02:45.649] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[18:02:45.660] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[18:02:45.660] <TB2>     INFO:     run 1 of 1
[18:02:45.660] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[18:02:46.008] <TB2>     INFO: Expecting 3203200 events.
[18:03:36.037] <TB2>     INFO: 1241720 events read in total (49315ms).
[18:04:23.563] <TB2>     INFO: 2452205 events read in total (96841ms).
[18:04:53.613] <TB2>     INFO: 3203200 events read in total (126892ms).
[18:04:53.652] <TB2>     INFO: Test took 127992ms.
[18:04:53.732] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:04:53.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:04:55.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:04:57.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:04:58.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:05:00.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:05:02.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:05:03.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:05:05.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:05:07.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:05:08.736] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:05:10.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:05:11.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:05:13.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:05:15.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:05:16.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:05:18.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:05:20.054] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380579840
[18:05:20.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.62561, thr difference RMS: 1.50461
[18:05:20.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.21044, thr difference RMS: 1.2057
[18:05:20.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.25985, thr difference RMS: 1.64562
[18:05:20.055] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.87899, thr difference RMS: 1.47247
[18:05:20.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.3253, thr difference RMS: 1.36578
[18:05:20.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.23568, thr difference RMS: 1.22932
[18:05:20.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.12028, thr difference RMS: 1.67408
[18:05:20.056] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.62593, thr difference RMS: 2.01339
[18:05:20.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.4836, thr difference RMS: 1.23766
[18:05:20.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.5979, thr difference RMS: 1.75449
[18:05:20.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.65849, thr difference RMS: 1.31952
[18:05:20.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.3382, thr difference RMS: 1.21421
[18:05:20.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.63737, thr difference RMS: 1.27072
[18:05:20.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.44821, thr difference RMS: 1.59914
[18:05:20.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.94107, thr difference RMS: 1.30175
[18:05:20.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.2998, thr difference RMS: 1.59505
[18:05:20.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.58778, thr difference RMS: 1.5064
[18:05:20.058] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.26849, thr difference RMS: 1.17298
[18:05:20.059] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.14332, thr difference RMS: 1.62138
[18:05:20.059] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.84819, thr difference RMS: 1.41656
[18:05:20.059] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.3859, thr difference RMS: 1.36369
[18:05:20.059] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.15126, thr difference RMS: 1.21352
[18:05:20.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.05609, thr difference RMS: 1.68635
[18:05:20.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.4749, thr difference RMS: 1.9847
[18:05:20.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.48815, thr difference RMS: 1.21466
[18:05:20.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.5574, thr difference RMS: 1.77555
[18:05:20.060] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.66703, thr difference RMS: 1.32954
[18:05:20.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.37849, thr difference RMS: 1.20885
[18:05:20.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.62956, thr difference RMS: 1.24995
[18:05:20.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.46401, thr difference RMS: 1.57732
[18:05:20.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.81581, thr difference RMS: 1.28497
[18:05:20.061] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.1765, thr difference RMS: 1.57852
[18:05:20.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.65835, thr difference RMS: 1.49731
[18:05:20.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.46414, thr difference RMS: 1.15193
[18:05:20.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.12098, thr difference RMS: 1.62216
[18:05:20.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.86068, thr difference RMS: 1.40637
[18:05:20.062] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.7037, thr difference RMS: 1.33618
[18:05:20.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.22223, thr difference RMS: 1.21049
[18:05:20.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.17393, thr difference RMS: 1.67536
[18:05:20.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.37436, thr difference RMS: 1.94396
[18:05:20.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.60238, thr difference RMS: 1.19927
[18:05:20.063] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.6975, thr difference RMS: 1.79656
[18:05:20.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.773, thr difference RMS: 1.32931
[18:05:20.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.51043, thr difference RMS: 1.17691
[18:05:20.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.70232, thr difference RMS: 1.24348
[18:05:20.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.52948, thr difference RMS: 1.58858
[18:05:20.064] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.87513, thr difference RMS: 1.29573
[18:05:20.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.1404, thr difference RMS: 1.58076
[18:05:20.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.75337, thr difference RMS: 1.47699
[18:05:20.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.69172, thr difference RMS: 1.12094
[18:05:20.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.06814, thr difference RMS: 1.62311
[18:05:20.065] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.92269, thr difference RMS: 1.41355
[18:05:20.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.991, thr difference RMS: 1.34219
[18:05:20.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.22343, thr difference RMS: 1.20569
[18:05:20.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.25868, thr difference RMS: 1.67632
[18:05:20.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.27071, thr difference RMS: 1.95315
[18:05:20.066] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.60431, thr difference RMS: 1.18021
[18:05:20.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.7397, thr difference RMS: 1.82282
[18:05:20.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.81006, thr difference RMS: 1.31675
[18:05:20.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.65704, thr difference RMS: 1.16695
[18:05:20.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.7888, thr difference RMS: 1.21121
[18:05:20.067] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.60178, thr difference RMS: 1.57456
[18:05:20.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.86815, thr difference RMS: 1.2669
[18:05:20.068] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.14, thr difference RMS: 1.56959
[18:05:20.177] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[18:05:20.180] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2015 seconds
[18:05:20.180] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[18:05:20.890] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[18:05:20.890] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[18:05:20.893] <TB2>     INFO: ######################################################################
[18:05:20.893] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[18:05:20.893] <TB2>     INFO: ######################################################################
[18:05:20.893] <TB2>     INFO:    ----------------------------------------------------------------------
[18:05:20.893] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[18:05:20.893] <TB2>     INFO:    ----------------------------------------------------------------------
[18:05:20.893] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[18:05:20.903] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[18:05:20.903] <TB2>     INFO:     run 1 of 1
[18:05:20.903] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[18:05:21.247] <TB2>     INFO: Expecting 59072000 events.
[18:05:50.195] <TB2>     INFO: 1072600 events read in total (28234ms).
[18:06:18.557] <TB2>     INFO: 2140400 events read in total (56596ms).
[18:06:46.762] <TB2>     INFO: 3208600 events read in total (84801ms).
[18:07:14.828] <TB2>     INFO: 4281400 events read in total (112867ms).
[18:07:42.248] <TB2>     INFO: 5350000 events read in total (140287ms).
[18:08:10.598] <TB2>     INFO: 6418400 events read in total (168637ms).
[18:08:38.921] <TB2>     INFO: 7490200 events read in total (196960ms).
[18:09:07.213] <TB2>     INFO: 8558600 events read in total (225252ms).
[18:09:35.548] <TB2>     INFO: 9627000 events read in total (253587ms).
[18:10:04.031] <TB2>     INFO: 10699400 events read in total (282070ms).
[18:10:32.416] <TB2>     INFO: 11767800 events read in total (310455ms).
[18:11:00.769] <TB2>     INFO: 12835800 events read in total (338808ms).
[18:11:29.140] <TB2>     INFO: 13907400 events read in total (367179ms).
[18:11:56.580] <TB2>     INFO: 14977000 events read in total (394619ms).
[18:12:24.546] <TB2>     INFO: 16045000 events read in total (422585ms).
[18:12:52.877] <TB2>     INFO: 17115200 events read in total (450916ms).
[18:13:21.250] <TB2>     INFO: 18184600 events read in total (479289ms).
[18:13:49.542] <TB2>     INFO: 19252800 events read in total (507581ms).
[18:14:17.899] <TB2>     INFO: 20322600 events read in total (535938ms).
[18:14:46.263] <TB2>     INFO: 21393600 events read in total (564302ms).
[18:15:14.575] <TB2>     INFO: 22461400 events read in total (592614ms).
[18:15:42.833] <TB2>     INFO: 23529200 events read in total (620872ms).
[18:16:10.963] <TB2>     INFO: 24602000 events read in total (649002ms).
[18:16:38.505] <TB2>     INFO: 25670600 events read in total (676544ms).
[18:17:06.883] <TB2>     INFO: 26738600 events read in total (704922ms).
[18:17:35.338] <TB2>     INFO: 27810400 events read in total (733377ms).
[18:18:03.694] <TB2>     INFO: 28878400 events read in total (761733ms).
[18:18:32.032] <TB2>     INFO: 29946800 events read in total (790071ms).
[18:19:00.368] <TB2>     INFO: 31017600 events read in total (818407ms).
[18:19:28.686] <TB2>     INFO: 32086600 events read in total (846725ms).
[18:19:56.943] <TB2>     INFO: 33154000 events read in total (874982ms).
[18:20:25.201] <TB2>     INFO: 34221800 events read in total (903240ms).
[18:20:52.695] <TB2>     INFO: 35293000 events read in total (930734ms).
[18:21:20.681] <TB2>     INFO: 36361600 events read in total (958720ms).
[18:21:49.124] <TB2>     INFO: 37429400 events read in total (987163ms).
[18:22:17.412] <TB2>     INFO: 38497600 events read in total (1015451ms).
[18:22:45.758] <TB2>     INFO: 39568400 events read in total (1043797ms).
[18:23:14.112] <TB2>     INFO: 40636400 events read in total (1072151ms).
[18:23:42.575] <TB2>     INFO: 41704200 events read in total (1100614ms).
[18:24:10.916] <TB2>     INFO: 42774000 events read in total (1128955ms).
[18:24:39.271] <TB2>     INFO: 43843600 events read in total (1157311ms).
[18:25:07.301] <TB2>     INFO: 44911200 events read in total (1185340ms).
[18:25:34.699] <TB2>     INFO: 45979400 events read in total (1212738ms).
[18:26:03.152] <TB2>     INFO: 47051400 events read in total (1241191ms).
[18:26:31.490] <TB2>     INFO: 48119000 events read in total (1269529ms).
[18:26:59.845] <TB2>     INFO: 49186200 events read in total (1297884ms).
[18:27:28.215] <TB2>     INFO: 50253800 events read in total (1326254ms).
[18:27:56.686] <TB2>     INFO: 51326200 events read in total (1354725ms).
[18:28:25.085] <TB2>     INFO: 52393800 events read in total (1383124ms).
[18:28:53.525] <TB2>     INFO: 53461200 events read in total (1411564ms).
[18:29:22.021] <TB2>     INFO: 54528800 events read in total (1440060ms).
[18:29:50.455] <TB2>     INFO: 55599800 events read in total (1468494ms).
[18:30:18.863] <TB2>     INFO: 56668200 events read in total (1496902ms).
[18:30:46.347] <TB2>     INFO: 57735600 events read in total (1524386ms).
[18:31:14.847] <TB2>     INFO: 58804800 events read in total (1552886ms).
[18:31:22.406] <TB2>     INFO: 59072000 events read in total (1560446ms).
[18:31:22.425] <TB2>     INFO: Test took 1561522ms.
[18:31:22.482] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:31:22.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:31:22.611] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:23.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:31:23.774] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:24.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:31:24.947] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:26.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:31:26.105] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:27.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:31:27.256] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:28.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:31:28.426] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:29.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:31:29.606] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:30.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:31:30.759] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:31.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:31:31.910] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:33.089] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:31:33.089] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:34.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:31:34.254] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:35.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:31:35.449] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:36.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:31:36.633] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:37.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:31:37.792] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:38.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:31:38.964] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:40.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:31:40.127] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[18:31:41.307] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500150272
[18:31:41.337] <TB2>     INFO: PixTestScurves::scurves() done 
[18:31:41.337] <TB2>     INFO: Vcal mean:  35.10  35.04  35.00  35.07  35.03  35.07  35.06  35.03  35.07  35.03  35.07  34.99  35.01  35.06  35.07  35.07 
[18:31:41.337] <TB2>     INFO: Vcal RMS:    0.65   0.63   0.73   0.67   0.69   0.63   0.66   0.69   0.69   0.74   0.65   0.68   0.85   0.73   0.63   0.71 
[18:31:41.337] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[18:31:41.412] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[18:31:41.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[18:31:41.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[18:31:41.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[18:31:41.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[18:31:41.412] <TB2>     INFO: ######################################################################
[18:31:41.412] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[18:31:41.412] <TB2>     INFO: ######################################################################
[18:31:41.416] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[18:31:41.759] <TB2>     INFO: Expecting 41600 events.
[18:31:45.868] <TB2>     INFO: 41600 events read in total (3380ms).
[18:31:45.868] <TB2>     INFO: Test took 4452ms.
[18:31:45.876] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:31:45.876] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[18:31:45.876] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[18:31:45.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 19, 46] has eff 0/10
[18:31:45.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 19, 46]
[18:31:45.885] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[18:31:45.885] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[18:31:45.885] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[18:31:45.885] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[18:31:46.222] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[18:31:46.570] <TB2>     INFO: Expecting 41600 events.
[18:31:50.702] <TB2>     INFO: 41600 events read in total (3417ms).
[18:31:50.703] <TB2>     INFO: Test took 4481ms.
[18:31:50.712] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:31:50.712] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[18:31:50.712] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[18:31:50.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.229
[18:31:50.716] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 196
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.095
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 187
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.32
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.36
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.307
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [9 ,16] phvalue 176
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.014
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.022
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 161
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.016
[18:31:50.717] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 172
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.135
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 173
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.014
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 162
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.526
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 182
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.458
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.241
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.606
[18:31:50.718] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 163
[18:31:50.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.149
[18:31:50.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 178
[18:31:50.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.901
[18:31:50.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 161
[18:31:50.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[18:31:50.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[18:31:50.719] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[18:31:50.805] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[18:31:51.153] <TB2>     INFO: Expecting 41600 events.
[18:31:55.288] <TB2>     INFO: 41600 events read in total (3420ms).
[18:31:55.288] <TB2>     INFO: Test took 4483ms.
[18:31:55.296] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:31:55.296] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[18:31:55.296] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[18:31:55.300] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[18:31:55.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 42minph_roc = 9
[18:31:55.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 94.5494
[18:31:55.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 95
[18:31:55.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.015
[18:31:55.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 86
[18:31:55.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9806
[18:31:55.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,24] phvalue 85
[18:31:55.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9977
[18:31:55.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,49] phvalue 75
[18:31:55.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7981
[18:31:55.301] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 76
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.5966
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,49] phvalue 89
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.4548
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 52
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1303
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 68
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.147
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 76
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 47.3188
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 48
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.1178
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 81
[18:31:55.302] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3037
[18:31:55.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 77
[18:31:55.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4633
[18:31:55.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 61
[18:31:55.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.6763
[18:31:55.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,49] phvalue 54
[18:31:55.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4101
[18:31:55.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 70
[18:31:55.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.0096
[18:31:55.303] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 57
[18:31:55.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 0 0
[18:31:55.715] <TB2>     INFO: Expecting 2560 events.
[18:31:56.672] <TB2>     INFO: 2560 events read in total (242ms).
[18:31:56.672] <TB2>     INFO: Test took 1366ms.
[18:31:56.672] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:56.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 1 1
[18:31:57.180] <TB2>     INFO: Expecting 2560 events.
[18:31:58.138] <TB2>     INFO: 2560 events read in total (243ms).
[18:31:58.138] <TB2>     INFO: Test took 1465ms.
[18:31:58.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:58.139] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 24, 2 2
[18:31:58.646] <TB2>     INFO: Expecting 2560 events.
[18:31:59.605] <TB2>     INFO: 2560 events read in total (244ms).
[18:31:59.606] <TB2>     INFO: Test took 1467ms.
[18:31:59.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:59.607] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 49, 3 3
[18:32:00.114] <TB2>     INFO: Expecting 2560 events.
[18:32:01.072] <TB2>     INFO: 2560 events read in total (243ms).
[18:32:01.072] <TB2>     INFO: Test took 1465ms.
[18:32:01.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:01.073] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 4 4
[18:32:01.580] <TB2>     INFO: Expecting 2560 events.
[18:32:02.538] <TB2>     INFO: 2560 events read in total (243ms).
[18:32:02.539] <TB2>     INFO: Test took 1466ms.
[18:32:02.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:02.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 49, 5 5
[18:32:03.046] <TB2>     INFO: Expecting 2560 events.
[18:32:03.004] <TB2>     INFO: 2560 events read in total (243ms).
[18:32:04.005] <TB2>     INFO: Test took 1466ms.
[18:32:04.006] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:04.007] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[18:32:04.512] <TB2>     INFO: Expecting 2560 events.
[18:32:05.469] <TB2>     INFO: 2560 events read in total (243ms).
[18:32:05.469] <TB2>     INFO: Test took 1462ms.
[18:32:05.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:05.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 7 7
[18:32:05.977] <TB2>     INFO: Expecting 2560 events.
[18:32:06.934] <TB2>     INFO: 2560 events read in total (242ms).
[18:32:06.934] <TB2>     INFO: Test took 1464ms.
[18:32:06.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:06.935] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 8 8
[18:32:07.450] <TB2>     INFO: Expecting 2560 events.
[18:32:08.409] <TB2>     INFO: 2560 events read in total (244ms).
[18:32:08.409] <TB2>     INFO: Test took 1474ms.
[18:32:08.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:08.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 9 9
[18:32:08.917] <TB2>     INFO: Expecting 2560 events.
[18:32:09.877] <TB2>     INFO: 2560 events read in total (245ms).
[18:32:09.877] <TB2>     INFO: Test took 1467ms.
[18:32:09.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:09.877] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 10 10
[18:32:10.386] <TB2>     INFO: Expecting 2560 events.
[18:32:11.344] <TB2>     INFO: 2560 events read in total (244ms).
[18:32:11.345] <TB2>     INFO: Test took 1468ms.
[18:32:11.345] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:11.345] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 11 11
[18:32:11.853] <TB2>     INFO: Expecting 2560 events.
[18:32:12.812] <TB2>     INFO: 2560 events read in total (244ms).
[18:32:12.812] <TB2>     INFO: Test took 1467ms.
[18:32:12.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:12.813] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 12 12
[18:32:13.321] <TB2>     INFO: Expecting 2560 events.
[18:32:14.278] <TB2>     INFO: 2560 events read in total (242ms).
[18:32:14.278] <TB2>     INFO: Test took 1465ms.
[18:32:14.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:14.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 49, 13 13
[18:32:14.786] <TB2>     INFO: Expecting 2560 events.
[18:32:15.745] <TB2>     INFO: 2560 events read in total (244ms).
[18:32:15.745] <TB2>     INFO: Test took 1466ms.
[18:32:15.746] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:15.746] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 14 14
[18:32:16.254] <TB2>     INFO: Expecting 2560 events.
[18:32:17.212] <TB2>     INFO: 2560 events read in total (243ms).
[18:32:17.212] <TB2>     INFO: Test took 1466ms.
[18:32:17.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:17.212] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 15 15
[18:32:17.720] <TB2>     INFO: Expecting 2560 events.
[18:32:18.679] <TB2>     INFO: 2560 events read in total (245ms).
[18:32:18.680] <TB2>     INFO: Test took 1468ms.
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC3
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC11
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[18:32:18.680] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[18:32:18.683] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:32:19.189] <TB2>     INFO: Expecting 655360 events.
[18:32:30.930] <TB2>     INFO: 655360 events read in total (11025ms).
[18:32:30.940] <TB2>     INFO: Expecting 655360 events.
[18:32:42.629] <TB2>     INFO: 655360 events read in total (11118ms).
[18:32:42.645] <TB2>     INFO: Expecting 655360 events.
[18:32:54.286] <TB2>     INFO: 655360 events read in total (11080ms).
[18:32:54.307] <TB2>     INFO: Expecting 655360 events.
[18:33:05.914] <TB2>     INFO: 655360 events read in total (11046ms).
[18:33:05.937] <TB2>     INFO: Expecting 655360 events.
[18:33:17.561] <TB2>     INFO: 655360 events read in total (11065ms).
[18:33:17.588] <TB2>     INFO: Expecting 655360 events.
[18:33:29.217] <TB2>     INFO: 655360 events read in total (11073ms).
[18:33:29.249] <TB2>     INFO: Expecting 655360 events.
[18:33:40.893] <TB2>     INFO: 655360 events read in total (11095ms).
[18:33:40.930] <TB2>     INFO: Expecting 655360 events.
[18:33:52.540] <TB2>     INFO: 655360 events read in total (11074ms).
[18:33:52.582] <TB2>     INFO: Expecting 655360 events.
[18:34:04.238] <TB2>     INFO: 655360 events read in total (11121ms).
[18:34:04.283] <TB2>     INFO: Expecting 655360 events.
[18:34:15.925] <TB2>     INFO: 655360 events read in total (11109ms).
[18:34:15.975] <TB2>     INFO: Expecting 655360 events.
[18:34:27.624] <TB2>     INFO: 655360 events read in total (11121ms).
[18:34:27.679] <TB2>     INFO: Expecting 655360 events.
[18:34:39.368] <TB2>     INFO: 655360 events read in total (11163ms).
[18:34:39.426] <TB2>     INFO: Expecting 655360 events.
[18:34:51.051] <TB2>     INFO: 655360 events read in total (11099ms).
[18:34:51.112] <TB2>     INFO: Expecting 655360 events.
[18:35:02.775] <TB2>     INFO: 655360 events read in total (11136ms).
[18:35:02.841] <TB2>     INFO: Expecting 655360 events.
[18:35:14.471] <TB2>     INFO: 655360 events read in total (11104ms).
[18:35:14.541] <TB2>     INFO: Expecting 655360 events.
[18:35:26.134] <TB2>     INFO: 655360 events read in total (11066ms).
[18:35:26.215] <TB2>     INFO: Test took 187532ms.
[18:35:26.310] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:35:26.614] <TB2>     INFO: Expecting 655360 events.
[18:35:38.366] <TB2>     INFO: 655360 events read in total (11037ms).
[18:35:38.377] <TB2>     INFO: Expecting 655360 events.
[18:35:49.999] <TB2>     INFO: 655360 events read in total (11052ms).
[18:35:50.015] <TB2>     INFO: Expecting 655360 events.
[18:36:01.675] <TB2>     INFO: 655360 events read in total (11094ms).
[18:36:01.695] <TB2>     INFO: Expecting 655360 events.
[18:36:13.138] <TB2>     INFO: 655360 events read in total (10883ms).
[18:36:13.162] <TB2>     INFO: Expecting 655360 events.
[18:36:24.792] <TB2>     INFO: 655360 events read in total (11052ms).
[18:36:24.820] <TB2>     INFO: Expecting 655360 events.
[18:36:36.449] <TB2>     INFO: 655360 events read in total (11076ms).
[18:36:36.481] <TB2>     INFO: Expecting 655360 events.
[18:36:48.130] <TB2>     INFO: 655360 events read in total (11098ms).
[18:36:48.169] <TB2>     INFO: Expecting 655360 events.
[18:36:59.795] <TB2>     INFO: 655360 events read in total (11083ms).
[18:36:59.835] <TB2>     INFO: Expecting 655360 events.
[18:37:11.432] <TB2>     INFO: 655360 events read in total (11055ms).
[18:37:11.478] <TB2>     INFO: Expecting 655360 events.
[18:37:23.161] <TB2>     INFO: 655360 events read in total (11150ms).
[18:37:23.212] <TB2>     INFO: Expecting 655360 events.
[18:37:34.839] <TB2>     INFO: 655360 events read in total (11100ms).
[18:37:34.893] <TB2>     INFO: Expecting 655360 events.
[18:37:46.560] <TB2>     INFO: 655360 events read in total (11138ms).
[18:37:46.619] <TB2>     INFO: Expecting 655360 events.
[18:37:58.389] <TB2>     INFO: 655360 events read in total (11243ms).
[18:37:58.451] <TB2>     INFO: Expecting 655360 events.
[18:38:10.099] <TB2>     INFO: 655360 events read in total (11121ms).
[18:38:10.165] <TB2>     INFO: Expecting 655360 events.
[18:38:21.931] <TB2>     INFO: 655360 events read in total (11239ms).
[18:38:21.001] <TB2>     INFO: Expecting 655360 events.
[18:38:33.658] <TB2>     INFO: 655360 events read in total (11131ms).
[18:38:33.733] <TB2>     INFO: Test took 187423ms.
[18:38:33.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[18:38:33.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[18:38:33.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[18:38:33.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[18:38:33.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[18:38:33.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[18:38:33.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[18:38:33.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[18:38:33.913] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[18:38:33.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[18:38:33.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[18:38:33.914] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[18:38:33.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[18:38:33.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[18:38:33.915] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[18:38:33.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:38:33.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[18:38:33.916] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:33.923] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:33.930] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:33.937] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:33.944] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:33.951] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:33.958] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[18:38:33.965] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:33.971] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:33.978] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:33.985] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:33.992] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:33.998] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:34.005] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:34.012] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:34.019] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:34.026] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:38:34.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[18:38:34.065] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C0.dat
[18:38:34.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C1.dat
[18:38:34.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C2.dat
[18:38:34.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C3.dat
[18:38:34.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C4.dat
[18:38:34.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C5.dat
[18:38:34.066] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C6.dat
[18:38:34.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C7.dat
[18:38:34.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C8.dat
[18:38:34.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C9.dat
[18:38:34.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C10.dat
[18:38:34.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C11.dat
[18:38:34.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C12.dat
[18:38:34.067] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C13.dat
[18:38:34.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C14.dat
[18:38:34.068] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C15.dat
[18:38:34.421] <TB2>     INFO: Expecting 41600 events.
[18:38:38.260] <TB2>     INFO: 41600 events read in total (3125ms).
[18:38:38.261] <TB2>     INFO: Test took 4189ms.
[18:38:38.914] <TB2>     INFO: Expecting 41600 events.
[18:38:42.746] <TB2>     INFO: 41600 events read in total (3117ms).
[18:38:42.747] <TB2>     INFO: Test took 4179ms.
[18:38:43.400] <TB2>     INFO: Expecting 41600 events.
[18:38:47.258] <TB2>     INFO: 41600 events read in total (3144ms).
[18:38:47.259] <TB2>     INFO: Test took 4205ms.
[18:38:47.564] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:47.697] <TB2>     INFO: Expecting 2560 events.
[18:38:48.657] <TB2>     INFO: 2560 events read in total (245ms).
[18:38:48.657] <TB2>     INFO: Test took 1093ms.
[18:38:48.659] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:49.166] <TB2>     INFO: Expecting 2560 events.
[18:38:50.126] <TB2>     INFO: 2560 events read in total (246ms).
[18:38:50.127] <TB2>     INFO: Test took 1468ms.
[18:38:50.129] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:50.635] <TB2>     INFO: Expecting 2560 events.
[18:38:51.593] <TB2>     INFO: 2560 events read in total (243ms).
[18:38:51.594] <TB2>     INFO: Test took 1465ms.
[18:38:51.596] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:52.102] <TB2>     INFO: Expecting 2560 events.
[18:38:53.061] <TB2>     INFO: 2560 events read in total (244ms).
[18:38:53.062] <TB2>     INFO: Test took 1466ms.
[18:38:53.063] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:53.570] <TB2>     INFO: Expecting 2560 events.
[18:38:54.526] <TB2>     INFO: 2560 events read in total (241ms).
[18:38:54.526] <TB2>     INFO: Test took 1463ms.
[18:38:54.528] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:55.036] <TB2>     INFO: Expecting 2560 events.
[18:38:55.994] <TB2>     INFO: 2560 events read in total (243ms).
[18:38:55.994] <TB2>     INFO: Test took 1466ms.
[18:38:55.996] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:56.503] <TB2>     INFO: Expecting 2560 events.
[18:38:57.462] <TB2>     INFO: 2560 events read in total (244ms).
[18:38:57.462] <TB2>     INFO: Test took 1466ms.
[18:38:57.464] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:57.970] <TB2>     INFO: Expecting 2560 events.
[18:38:58.928] <TB2>     INFO: 2560 events read in total (243ms).
[18:38:58.928] <TB2>     INFO: Test took 1464ms.
[18:38:58.931] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:59.437] <TB2>     INFO: Expecting 2560 events.
[18:39:00.394] <TB2>     INFO: 2560 events read in total (242ms).
[18:39:00.395] <TB2>     INFO: Test took 1464ms.
[18:39:00.397] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:00.903] <TB2>     INFO: Expecting 2560 events.
[18:39:01.861] <TB2>     INFO: 2560 events read in total (243ms).
[18:39:01.862] <TB2>     INFO: Test took 1465ms.
[18:39:01.864] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:02.370] <TB2>     INFO: Expecting 2560 events.
[18:39:03.330] <TB2>     INFO: 2560 events read in total (245ms).
[18:39:03.330] <TB2>     INFO: Test took 1466ms.
[18:39:03.332] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:03.838] <TB2>     INFO: Expecting 2560 events.
[18:39:04.797] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:04.797] <TB2>     INFO: Test took 1465ms.
[18:39:04.799] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:05.305] <TB2>     INFO: Expecting 2560 events.
[18:39:06.264] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:06.264] <TB2>     INFO: Test took 1465ms.
[18:39:06.266] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:06.773] <TB2>     INFO: Expecting 2560 events.
[18:39:07.730] <TB2>     INFO: 2560 events read in total (242ms).
[18:39:07.731] <TB2>     INFO: Test took 1465ms.
[18:39:07.734] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:08.240] <TB2>     INFO: Expecting 2560 events.
[18:39:09.198] <TB2>     INFO: 2560 events read in total (243ms).
[18:39:09.198] <TB2>     INFO: Test took 1465ms.
[18:39:09.200] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:09.707] <TB2>     INFO: Expecting 2560 events.
[18:39:10.666] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:10.666] <TB2>     INFO: Test took 1466ms.
[18:39:10.669] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:11.175] <TB2>     INFO: Expecting 2560 events.
[18:39:12.135] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:12.135] <TB2>     INFO: Test took 1467ms.
[18:39:12.137] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:12.644] <TB2>     INFO: Expecting 2560 events.
[18:39:13.603] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:13.603] <TB2>     INFO: Test took 1466ms.
[18:39:13.605] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:14.112] <TB2>     INFO: Expecting 2560 events.
[18:39:15.072] <TB2>     INFO: 2560 events read in total (245ms).
[18:39:15.072] <TB2>     INFO: Test took 1467ms.
[18:39:15.075] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:15.581] <TB2>     INFO: Expecting 2560 events.
[18:39:16.540] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:16.541] <TB2>     INFO: Test took 1467ms.
[18:39:16.543] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:17.049] <TB2>     INFO: Expecting 2560 events.
[18:39:18.006] <TB2>     INFO: 2560 events read in total (242ms).
[18:39:18.006] <TB2>     INFO: Test took 1463ms.
[18:39:18.009] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:18.516] <TB2>     INFO: Expecting 2560 events.
[18:39:19.477] <TB2>     INFO: 2560 events read in total (246ms).
[18:39:19.478] <TB2>     INFO: Test took 1469ms.
[18:39:19.480] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:19.986] <TB2>     INFO: Expecting 2560 events.
[18:39:20.946] <TB2>     INFO: 2560 events read in total (245ms).
[18:39:20.947] <TB2>     INFO: Test took 1467ms.
[18:39:20.949] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:21.455] <TB2>     INFO: Expecting 2560 events.
[18:39:22.414] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:22.414] <TB2>     INFO: Test took 1465ms.
[18:39:22.416] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:22.924] <TB2>     INFO: Expecting 2560 events.
[18:39:23.883] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:23.883] <TB2>     INFO: Test took 1467ms.
[18:39:23.885] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:24.391] <TB2>     INFO: Expecting 2560 events.
[18:39:25.350] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:25.350] <TB2>     INFO: Test took 1465ms.
[18:39:25.352] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:25.859] <TB2>     INFO: Expecting 2560 events.
[18:39:26.817] <TB2>     INFO: 2560 events read in total (243ms).
[18:39:26.818] <TB2>     INFO: Test took 1466ms.
[18:39:26.820] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:27.325] <TB2>     INFO: Expecting 2560 events.
[18:39:28.284] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:28.284] <TB2>     INFO: Test took 1465ms.
[18:39:28.287] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:28.793] <TB2>     INFO: Expecting 2560 events.
[18:39:29.751] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:29.752] <TB2>     INFO: Test took 1465ms.
[18:39:29.754] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:30.260] <TB2>     INFO: Expecting 2560 events.
[18:39:31.220] <TB2>     INFO: 2560 events read in total (245ms).
[18:39:31.220] <TB2>     INFO: Test took 1467ms.
[18:39:31.223] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:31.728] <TB2>     INFO: Expecting 2560 events.
[18:39:32.688] <TB2>     INFO: 2560 events read in total (245ms).
[18:39:32.688] <TB2>     INFO: Test took 1466ms.
[18:39:32.690] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:39:33.196] <TB2>     INFO: Expecting 2560 events.
[18:39:34.155] <TB2>     INFO: 2560 events read in total (244ms).
[18:39:34.155] <TB2>     INFO: Test took 1465ms.
[18:39:35.167] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[18:39:35.167] <TB2>     INFO: PH scale (per ROC):    80  86  79  83  81  80  83  76  80  75  85  83  80  82  86  77
[18:39:35.168] <TB2>     INFO: PH offset (per ROC):  155 156 163 172 172 161 189 181 171 201 164 167 182 188 174 190
[18:39:35.344] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[18:39:35.348] <TB2>     INFO: ######################################################################
[18:39:35.348] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[18:39:35.348] <TB2>     INFO: ######################################################################
[18:39:35.348] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[18:39:35.359] <TB2>     INFO: scanning low vcal = 10
[18:39:35.703] <TB2>     INFO: Expecting 41600 events.
[18:39:39.419] <TB2>     INFO: 41600 events read in total (3001ms).
[18:39:39.419] <TB2>     INFO: Test took 4060ms.
[18:39:39.421] <TB2>     INFO: scanning low vcal = 20
[18:39:39.926] <TB2>     INFO: Expecting 41600 events.
[18:39:43.654] <TB2>     INFO: 41600 events read in total (3013ms).
[18:39:43.655] <TB2>     INFO: Test took 4234ms.
[18:39:43.658] <TB2>     INFO: scanning low vcal = 30
[18:39:44.162] <TB2>     INFO: Expecting 41600 events.
[18:39:47.910] <TB2>     INFO: 41600 events read in total (3033ms).
[18:39:47.910] <TB2>     INFO: Test took 4252ms.
[18:39:47.912] <TB2>     INFO: scanning low vcal = 40
[18:39:48.413] <TB2>     INFO: Expecting 41600 events.
[18:39:52.655] <TB2>     INFO: 41600 events read in total (3527ms).
[18:39:52.656] <TB2>     INFO: Test took 4744ms.
[18:39:52.660] <TB2>     INFO: scanning low vcal = 50
[18:39:53.081] <TB2>     INFO: Expecting 41600 events.
[18:39:57.342] <TB2>     INFO: 41600 events read in total (3546ms).
[18:39:57.342] <TB2>     INFO: Test took 4682ms.
[18:39:57.347] <TB2>     INFO: scanning low vcal = 60
[18:39:57.767] <TB2>     INFO: Expecting 41600 events.
[18:40:02.024] <TB2>     INFO: 41600 events read in total (3542ms).
[18:40:02.025] <TB2>     INFO: Test took 4678ms.
[18:40:02.027] <TB2>     INFO: scanning low vcal = 70
[18:40:02.448] <TB2>     INFO: Expecting 41600 events.
[18:40:06.706] <TB2>     INFO: 41600 events read in total (3543ms).
[18:40:06.706] <TB2>     INFO: Test took 4679ms.
[18:40:06.709] <TB2>     INFO: scanning low vcal = 80
[18:40:07.133] <TB2>     INFO: Expecting 41600 events.
[18:40:11.401] <TB2>     INFO: 41600 events read in total (3553ms).
[18:40:11.401] <TB2>     INFO: Test took 4692ms.
[18:40:11.404] <TB2>     INFO: scanning low vcal = 90
[18:40:11.825] <TB2>     INFO: Expecting 41600 events.
[18:40:16.107] <TB2>     INFO: 41600 events read in total (3567ms).
[18:40:16.107] <TB2>     INFO: Test took 4703ms.
[18:40:16.111] <TB2>     INFO: scanning low vcal = 100
[18:40:16.530] <TB2>     INFO: Expecting 41600 events.
[18:40:20.914] <TB2>     INFO: 41600 events read in total (3669ms).
[18:40:20.914] <TB2>     INFO: Test took 4803ms.
[18:40:20.917] <TB2>     INFO: scanning low vcal = 110
[18:40:21.342] <TB2>     INFO: Expecting 41600 events.
[18:40:25.600] <TB2>     INFO: 41600 events read in total (3543ms).
[18:40:25.601] <TB2>     INFO: Test took 4684ms.
[18:40:25.604] <TB2>     INFO: scanning low vcal = 120
[18:40:26.027] <TB2>     INFO: Expecting 41600 events.
[18:40:30.284] <TB2>     INFO: 41600 events read in total (3542ms).
[18:40:30.284] <TB2>     INFO: Test took 4680ms.
[18:40:30.287] <TB2>     INFO: scanning low vcal = 130
[18:40:30.712] <TB2>     INFO: Expecting 41600 events.
[18:40:34.978] <TB2>     INFO: 41600 events read in total (3551ms).
[18:40:34.979] <TB2>     INFO: Test took 4691ms.
[18:40:34.982] <TB2>     INFO: scanning low vcal = 140
[18:40:35.404] <TB2>     INFO: Expecting 41600 events.
[18:40:39.649] <TB2>     INFO: 41600 events read in total (3529ms).
[18:40:39.650] <TB2>     INFO: Test took 4668ms.
[18:40:39.653] <TB2>     INFO: scanning low vcal = 150
[18:40:40.080] <TB2>     INFO: Expecting 41600 events.
[18:40:44.365] <TB2>     INFO: 41600 events read in total (3570ms).
[18:40:44.366] <TB2>     INFO: Test took 4713ms.
[18:40:44.368] <TB2>     INFO: scanning low vcal = 160
[18:40:44.790] <TB2>     INFO: Expecting 41600 events.
[18:40:49.052] <TB2>     INFO: 41600 events read in total (3547ms).
[18:40:49.053] <TB2>     INFO: Test took 4685ms.
[18:40:49.055] <TB2>     INFO: scanning low vcal = 170
[18:40:49.478] <TB2>     INFO: Expecting 41600 events.
[18:40:53.752] <TB2>     INFO: 41600 events read in total (3559ms).
[18:40:53.753] <TB2>     INFO: Test took 4698ms.
[18:40:53.758] <TB2>     INFO: scanning low vcal = 180
[18:40:54.178] <TB2>     INFO: Expecting 41600 events.
[18:40:58.388] <TB2>     INFO: 41600 events read in total (3495ms).
[18:40:58.389] <TB2>     INFO: Test took 4631ms.
[18:40:58.392] <TB2>     INFO: scanning low vcal = 190
[18:40:58.818] <TB2>     INFO: Expecting 41600 events.
[18:41:03.044] <TB2>     INFO: 41600 events read in total (3511ms).
[18:41:03.045] <TB2>     INFO: Test took 4653ms.
[18:41:03.050] <TB2>     INFO: scanning low vcal = 200
[18:41:03.471] <TB2>     INFO: Expecting 41600 events.
[18:41:07.702] <TB2>     INFO: 41600 events read in total (3516ms).
[18:41:07.702] <TB2>     INFO: Test took 4653ms.
[18:41:07.706] <TB2>     INFO: scanning low vcal = 210
[18:41:08.130] <TB2>     INFO: Expecting 41600 events.
[18:41:12.344] <TB2>     INFO: 41600 events read in total (3499ms).
[18:41:12.345] <TB2>     INFO: Test took 4639ms.
[18:41:12.349] <TB2>     INFO: scanning low vcal = 220
[18:41:12.773] <TB2>     INFO: Expecting 41600 events.
[18:41:16.003] <TB2>     INFO: 41600 events read in total (3514ms).
[18:41:16.004] <TB2>     INFO: Test took 4655ms.
[18:41:17.007] <TB2>     INFO: scanning low vcal = 230
[18:41:17.426] <TB2>     INFO: Expecting 41600 events.
[18:41:21.637] <TB2>     INFO: 41600 events read in total (3496ms).
[18:41:21.638] <TB2>     INFO: Test took 4631ms.
[18:41:21.643] <TB2>     INFO: scanning low vcal = 240
[18:41:22.066] <TB2>     INFO: Expecting 41600 events.
[18:41:26.276] <TB2>     INFO: 41600 events read in total (3495ms).
[18:41:26.277] <TB2>     INFO: Test took 4634ms.
[18:41:26.280] <TB2>     INFO: scanning low vcal = 250
[18:41:26.704] <TB2>     INFO: Expecting 41600 events.
[18:41:30.910] <TB2>     INFO: 41600 events read in total (3491ms).
[18:41:30.911] <TB2>     INFO: Test took 4631ms.
[18:41:30.918] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[18:41:31.341] <TB2>     INFO: Expecting 41600 events.
[18:41:35.558] <TB2>     INFO: 41600 events read in total (3502ms).
[18:41:35.558] <TB2>     INFO: Test took 4640ms.
[18:41:35.562] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[18:41:35.988] <TB2>     INFO: Expecting 41600 events.
[18:41:40.274] <TB2>     INFO: 41600 events read in total (3571ms).
[18:41:40.275] <TB2>     INFO: Test took 4713ms.
[18:41:40.278] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[18:41:40.699] <TB2>     INFO: Expecting 41600 events.
[18:41:44.968] <TB2>     INFO: 41600 events read in total (3554ms).
[18:41:44.968] <TB2>     INFO: Test took 4690ms.
[18:41:44.972] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[18:41:45.393] <TB2>     INFO: Expecting 41600 events.
[18:41:49.649] <TB2>     INFO: 41600 events read in total (3540ms).
[18:41:49.649] <TB2>     INFO: Test took 4676ms.
[18:41:49.652] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[18:41:50.077] <TB2>     INFO: Expecting 41600 events.
[18:41:54.334] <TB2>     INFO: 41600 events read in total (3543ms).
[18:41:54.335] <TB2>     INFO: Test took 4683ms.
[18:41:54.890] <TB2>     INFO: PixTestGainPedestal::measure() done 
[18:41:54.893] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[18:41:54.893] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[18:41:54.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[18:41:54.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[18:41:54.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[18:41:54.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[18:41:54.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[18:41:54.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[18:41:54.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[18:41:54.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[18:41:54.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[18:41:54.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[18:41:54.896] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[18:41:54.896] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[18:41:54.896] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[18:41:54.896] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[18:42:33.653] <TB2>     INFO: PixTestGainPedestal::fit() done
[18:42:33.653] <TB2>     INFO: non-linearity mean:  0.949 0.953 0.953 0.964 0.960 0.963 0.961 0.958 0.966 0.958 0.957 0.951 0.955 0.964 0.959 0.960
[18:42:33.653] <TB2>     INFO: non-linearity RMS:   0.007 0.006 0.005 0.005 0.005 0.005 0.005 0.005 0.005 0.006 0.005 0.006 0.006 0.005 0.006 0.006
[18:42:33.654] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[18:42:33.677] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[18:42:33.699] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[18:42:33.722] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[18:42:33.744] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[18:42:33.766] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[18:42:33.789] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[18:42:33.811] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[18:42:33.833] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[18:42:33.855] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[18:42:33.878] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[18:42:33.900] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[18:42:33.922] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[18:42:33.945] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[18:42:33.967] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[18:42:33.989] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-6-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[18:42:34.011] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[18:42:34.011] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[18:42:34.018] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[18:42:34.019] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[18:42:34.021] <TB2>     INFO: ######################################################################
[18:42:34.021] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[18:42:34.021] <TB2>     INFO: ######################################################################
[18:42:34.024] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[18:42:34.036] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[18:42:34.036] <TB2>     INFO:     run 1 of 1
[18:42:34.036] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[18:42:34.381] <TB2>     INFO: Expecting 3120000 events.
[18:43:24.827] <TB2>     INFO: 1278045 events read in total (49732ms).
[18:44:13.752] <TB2>     INFO: 2547580 events read in total (98657ms).
[18:44:36.459] <TB2>     INFO: 3120000 events read in total (121365ms).
[18:44:36.508] <TB2>     INFO: Test took 122472ms.
[18:44:36.588] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:44:36.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:44:38.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:44:39.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:44:41.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:44:42.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:44:43.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:44:45.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:44:46.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:44:48.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:44:49.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:44:51.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:44:52.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:44:53.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:44:55.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:44:56.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:44:58.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:44:59.910] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 370307072
[18:44:59.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[18:44:59.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9612, RMS = 1.17725
[18:44:59.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[18:44:59.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[18:44:59.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5565, RMS = 0.907654
[18:44:59.942] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:44:59.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[18:44:59.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8824, RMS = 1.06581
[18:44:59.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:44:59.943] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[18:44:59.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.918, RMS = 1.6269
[18:44:59.944] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:44:59.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[18:44:59.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.2808, RMS = 1.92515
[18:44:59.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[18:44:59.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[18:44:59.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3123, RMS = 1.24498
[18:44:59.945] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[18:44:59.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[18:44:59.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.2262, RMS = 1.8137
[18:44:59.946] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:44:59.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[18:44:59.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1164, RMS = 1.86329
[18:44:59.947] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:44:59.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[18:44:59.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3888, RMS = 1.64019
[18:44:59.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:44:59.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[18:44:59.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.6506, RMS = 2.03485
[18:44:59.948] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:44:59.949] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[18:44:59.949] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4616, RMS = 1.73552
[18:44:59.949] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:44:59.949] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[18:44:59.949] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.3109, RMS = 1.74375
[18:44:59.949] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:44:59.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[18:44:59.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9106, RMS = 1.90361
[18:44:59.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[18:44:59.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[18:44:59.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.3628, RMS = 1.94478
[18:44:59.951] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[18:44:59.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[18:44:59.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6375, RMS = 1.77681
[18:44:59.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[18:44:59.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[18:44:59.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2469, RMS = 1.94624
[18:44:59.952] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[18:44:59.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[18:44:59.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.0225, RMS = 1.69301
[18:44:59.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[18:44:59.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[18:44:59.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.9158, RMS = 1.81788
[18:44:59.954] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[18:44:59.955] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[18:44:59.955] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.754, RMS = 1.90192
[18:44:59.955] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[18:44:59.955] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[18:44:59.955] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9215, RMS = 1.71604
[18:44:59.955] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[18:44:59.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[18:44:59.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1685, RMS = 1.0947
[18:44:59.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[18:44:59.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[18:44:59.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7032, RMS = 1.1251
[18:44:59.956] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[18:44:59.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[18:44:59.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3337, RMS = 1.59563
[18:44:59.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[18:44:59.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[18:44:59.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0988, RMS = 1.80934
[18:44:59.957] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[18:44:59.958] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[18:44:59.958] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9998, RMS = 1.19551
[18:44:59.958] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[18:44:59.958] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[18:44:59.958] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6624, RMS = 1.1173
[18:44:59.958] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[18:44:59.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[18:44:59.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1319, RMS = 1.52774
[18:44:59.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:44:59.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[18:44:59.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9807, RMS = 1.54223
[18:44:59.959] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:44:59.960] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[18:44:59.960] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.4529, RMS = 1.90684
[18:44:59.960] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:44:59.960] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[18:44:59.960] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.412, RMS = 1.71599
[18:44:59.961] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[18:44:59.961] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[18:44:59.962] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8792, RMS = 1.76378
[18:44:59.962] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[18:44:59.962] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[18:44:59.962] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8572, RMS = 1.57925
[18:44:59.962] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[18:44:59.964] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[18:44:59.965] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    1    0    0    0    0    0    0
[18:44:59.965] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[18:45:00.060] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[18:45:00.060] <TB2>     INFO: enter test to run
[18:45:00.060] <TB2>     INFO:   test:  no parameter change
[18:45:00.061] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 388.3mA
[18:45:00.062] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[18:45:00.062] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[18:45:00.063] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[18:45:00.564] <TB2>    QUIET: Connection to board 141 closed.
[18:45:00.575] <TB2>     INFO: pXar: this is the end, my friend
[18:45:00.575] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
