--
-- Definition of a single port ROM for KCPSM program defined by 2031_example_4.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2031_example_4.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2031_example_4.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2031_example_4.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "052B60E66213052160D36213051061B561B561B560C0621305102001000061FD";
attribute INIT_01 of ram_256_x_16 : label is  "0000013F541AC00161802108010000FF620E61B561B561B561B561B560F56213";
attribute INIT_02 of ram_256_x_16 : label is  "0F00610054310F014024615D542C2F0F0F000F8062130521C0015C20C1010001";
attribute INIT_03 of ram_256_x_16 : label is  "614E4024615D503F0F0840410F026130543B0F0440410F01611454360F024041";
attribute INIT_04 of ram_256_x_16 : label is  "0E200FFF4024604E0619621305106094C0010518041003080200C0002F080F03";
attribute INIT_05 of ram_256_x_16 : label is  "052040610E4D61D3052E505F0FFF608C608805B8608C608805C0608C608805C8";
attribute INIT_06 of ram_256_x_16 : label is  "61D3052E50720FFF50720E4D608C608805A0608C608805A8608C608805B061D3";
attribute INIT_07 of ram_256_x_16 : label is  "057061D3052061D385300588608C60880590608C6088059861D3052040740E4B";
attribute INIT_08 of ram_256_x_16 : label is  "61D3853050910FFF40000F0050000500400061D3052061D3057A61D3054861D3";
attribute INIT_09 of ram_256_x_16 : label is  "0D280C200B180A1040005496CE018F01010F609C0F110E0A400061D305204000";
attribute INIT_0A of ram_256_x_16 : label is  "40B5820758B0ED48EC40EB38CA30001D06000700080009A00500040003000200";
attribute INIT_0B of ram_256_x_16 : label is  "4000015054A9C001860887088808890E8500840083008206AD48AC40AB388A30";
attribute INIT_0C of ram_256_x_16 : label is  "61D3057A61D3056161D3056C61D3054261D3056F61D3056361D3056961D30550";
attribute INIT_0D of ram_256_x_16 : label is  "056E61D3056561D3057561D3057161D3056561D3057261D30546400061D30565";
attribute INIT_0E of ram_256_x_16 : label is  "61D3057461D3056E61D3057561D3056F61D30543400061D3057961D3056361D3";
attribute INIT_0F of ram_256_x_16 : label is  "400061D3053061D3053061D3052E61D3053161D30576400061D3057261D30565";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"052B60E66213052160D36213051061B561B561B560C0621305102001000061FD",
               INIT_01 => X"0000013F541AC00161802108010000FF620E61B561B561B561B561B560F56213",
               INIT_02 => X"0F00610054310F014024615D542C2F0F0F000F8062130521C0015C20C1010001",
               INIT_03 => X"614E4024615D503F0F0840410F026130543B0F0440410F01611454360F024041",
               INIT_04 => X"0E200FFF4024604E0619621305106094C0010518041003080200C0002F080F03",
               INIT_05 => X"052040610E4D61D3052E505F0FFF608C608805B8608C608805C0608C608805C8",
               INIT_06 => X"61D3052E50720FFF50720E4D608C608805A0608C608805A8608C608805B061D3",
               INIT_07 => X"057061D3052061D385300588608C60880590608C6088059861D3052040740E4B",
               INIT_08 => X"61D3853050910FFF40000F0050000500400061D3052061D3057A61D3054861D3",
               INIT_09 => X"0D280C200B180A1040005496CE018F01010F609C0F110E0A400061D305204000",
               INIT_0A => X"40B5820758B0ED48EC40EB38CA30001D06000700080009A00500040003000200",
               INIT_0B => X"4000015054A9C001860887088808890E8500840083008206AD48AC40AB388A30",
               INIT_0C => X"61D3057A61D3056161D3056C61D3054261D3056F61D3056361D3056961D30550",
               INIT_0D => X"056E61D3056561D3057561D3057161D3056561D3057261D30546400061D30565",
               INIT_0E => X"61D3057461D3056E61D3057561D3056F61D30543400061D3057961D3056361D3",
               INIT_0F => X"400061D3053061D3053061D3052E61D3053161D30576400061D3057261D30565",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2031_example_4.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

