/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [35:0] _00_;
  reg [16:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 36'h000000000;
    else _00_ <= { in_data[140:131], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 17'h00000;
    else _01_ <= { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_0z = ~((in_data[32] & in_data[70]) | (in_data[4] & in_data[26]));
  assign celloutsig_0_20z = ~((celloutsig_0_18z & celloutsig_0_4z) | (celloutsig_0_9z & celloutsig_0_2z));
  assign celloutsig_0_21z = ~((celloutsig_0_7z & _01_[5]) | (celloutsig_0_3z & _01_[4]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_1z) | (in_data[2] & celloutsig_0_1z));
  assign celloutsig_0_25z = ~((_01_[13] & celloutsig_0_12z) | (celloutsig_0_14z & celloutsig_0_5z));
  assign celloutsig_0_27z = ~((celloutsig_0_11z & celloutsig_0_16z) | (in_data[64] & celloutsig_0_6z));
  assign celloutsig_0_28z = ~((celloutsig_0_3z & celloutsig_0_14z) | (_01_[10] & celloutsig_0_3z));
  assign celloutsig_0_29z = ~((celloutsig_0_1z & celloutsig_0_17z) | (celloutsig_0_12z & celloutsig_0_8z));
  assign celloutsig_0_30z = ~((celloutsig_0_15z & celloutsig_0_19z) | (celloutsig_0_21z & celloutsig_0_3z));
  assign celloutsig_0_3z = ~((in_data[30] & celloutsig_0_1z) | (in_data[26] & celloutsig_0_0z));
  assign celloutsig_0_34z = ~((celloutsig_0_3z & celloutsig_0_13z) | (celloutsig_0_28z & celloutsig_0_20z));
  assign celloutsig_0_35z = ~((celloutsig_0_8z & celloutsig_0_27z) | (celloutsig_0_12z & celloutsig_0_30z));
  assign celloutsig_0_36z = ~((celloutsig_0_12z & celloutsig_0_25z) | (celloutsig_0_11z & celloutsig_0_1z));
  assign celloutsig_0_37z = ~((celloutsig_0_15z & celloutsig_0_11z) | (celloutsig_0_35z & celloutsig_0_1z));
  assign celloutsig_0_39z = ~((celloutsig_0_36z & celloutsig_0_30z) | (celloutsig_0_18z & celloutsig_0_37z));
  assign celloutsig_0_40z = ~((celloutsig_0_34z & celloutsig_0_13z) | (celloutsig_0_29z & celloutsig_0_20z));
  assign celloutsig_0_41z = ~((in_data[42] & celloutsig_0_35z) | (celloutsig_0_16z & celloutsig_0_39z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_2z) | (celloutsig_0_3z & celloutsig_0_3z));
  assign celloutsig_1_0z = ~((in_data[149] & in_data[163]) | (in_data[100] & in_data[161]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_0z & in_data[101]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & in_data[120]) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_0z) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_2z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_3z) | (celloutsig_1_0z & celloutsig_1_4z));
  assign celloutsig_1_6z = ~((celloutsig_1_5z & celloutsig_1_1z) | (celloutsig_1_5z & celloutsig_1_1z));
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_1_9z = ~((celloutsig_1_7z & celloutsig_1_5z) | (celloutsig_1_2z & celloutsig_1_1z));
  assign celloutsig_0_5z = ~((in_data[11] & celloutsig_0_0z) | (celloutsig_0_3z & celloutsig_0_1z));
  assign celloutsig_1_10z = ~((in_data[184] & in_data[122]) | (celloutsig_1_7z & celloutsig_1_1z));
  assign celloutsig_1_11z = ~((celloutsig_1_2z & celloutsig_1_3z) | (in_data[133] & celloutsig_1_1z));
  assign celloutsig_1_12z = ~((celloutsig_1_3z & celloutsig_1_10z) | (celloutsig_1_9z & celloutsig_1_10z));
  assign celloutsig_1_14z = ~((celloutsig_1_4z & celloutsig_1_3z) | (celloutsig_1_6z & _00_[29]));
  assign celloutsig_1_18z = ~((celloutsig_1_12z & celloutsig_1_14z) | (celloutsig_1_14z & celloutsig_1_6z));
  assign celloutsig_1_19z = ~((celloutsig_1_2z & celloutsig_1_10z) | (celloutsig_1_11z & celloutsig_1_7z));
  assign celloutsig_0_6z = ~((celloutsig_0_2z & celloutsig_0_3z) | (celloutsig_0_3z & celloutsig_0_2z));
  assign celloutsig_0_7z = ~((celloutsig_0_1z & celloutsig_0_0z) | (celloutsig_0_5z & celloutsig_0_3z));
  assign celloutsig_0_8z = ~((celloutsig_0_7z & celloutsig_0_6z) | (celloutsig_0_4z & celloutsig_0_1z));
  assign celloutsig_0_9z = ~((celloutsig_0_4z & celloutsig_0_5z) | (celloutsig_0_8z & celloutsig_0_1z));
  assign celloutsig_0_11z = ~((celloutsig_0_3z & celloutsig_0_1z) | (celloutsig_0_8z & _01_[10]));
  assign celloutsig_0_1z = ~((in_data[20] & celloutsig_0_0z) | (in_data[92] & in_data[44]));
  assign celloutsig_0_12z = ~((celloutsig_0_0z & celloutsig_0_2z) | (celloutsig_0_2z & celloutsig_0_11z));
  assign celloutsig_0_13z = ~((_01_[9] & celloutsig_0_7z) | (_01_[10] & celloutsig_0_7z));
  assign celloutsig_0_14z = ~((celloutsig_0_11z & celloutsig_0_12z) | (in_data[87] & in_data[38]));
  assign celloutsig_0_15z = ~((in_data[91] & celloutsig_0_5z) | (celloutsig_0_8z & celloutsig_0_12z));
  assign celloutsig_0_16z = ~((_01_[6] & celloutsig_0_4z) | (celloutsig_0_0z & celloutsig_0_8z));
  assign celloutsig_0_17z = ~((celloutsig_0_14z & celloutsig_0_2z) | (celloutsig_0_3z & celloutsig_0_16z));
  assign celloutsig_0_18z = ~((celloutsig_0_15z & celloutsig_0_5z) | (_01_[7] & celloutsig_0_15z));
  assign celloutsig_0_19z = ~((celloutsig_0_8z & _01_[7]) | (celloutsig_0_15z & celloutsig_0_7z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
