/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  reg [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  reg [17:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [11:0] celloutsig_0_32z;
  wire [10:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  reg [4:0] celloutsig_0_3z;
  wire [6:0] celloutsig_0_42z;
  reg [8:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [15:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [29:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_4z & celloutsig_0_5z);
  assign celloutsig_1_19z = ~(celloutsig_1_0z & celloutsig_1_15z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z & celloutsig_0_0z);
  assign celloutsig_0_9z = ~(celloutsig_0_1z[1] & celloutsig_0_2z);
  assign celloutsig_0_30z = ~(celloutsig_0_5z & celloutsig_0_7z[3]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[147]) & in_data[175]);
  assign celloutsig_1_15z = ~((celloutsig_1_5z[10] | celloutsig_1_3z) & celloutsig_1_3z);
  assign celloutsig_0_4z = ~(in_data[61] ^ celloutsig_0_2z);
  assign celloutsig_1_8z = ~(in_data[130] ^ celloutsig_1_4z[7]);
  assign celloutsig_1_9z = ~(celloutsig_1_7z[8] ^ celloutsig_1_3z);
  assign celloutsig_1_10z = ~(celloutsig_1_5z[10] ^ celloutsig_1_5z[7]);
  assign celloutsig_0_20z = { celloutsig_0_16z[4:3], celloutsig_0_19z } > celloutsig_0_14z[3:1];
  assign celloutsig_1_0z = ! in_data[125:120];
  assign celloutsig_1_2z = ! { in_data[103:99], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_4z[11:10], celloutsig_1_2z } || celloutsig_1_5z[13:11];
  assign celloutsig_0_15z = { celloutsig_0_3z[4:2], celloutsig_0_13z, celloutsig_0_4z } || celloutsig_0_11z[11:1];
  assign celloutsig_0_7z = { celloutsig_0_3z[3:1], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = { in_data[63:57], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z } % { 1'h1, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_3z[4:1], celloutsig_0_8z, celloutsig_0_2z } % { 1'h1, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_12z[2:0], celloutsig_0_12z } % { 1'h1, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[69:65] != in_data[15:11];
  assign celloutsig_1_3z = in_data[102:99] !== in_data[157:154];
  assign celloutsig_1_11z = celloutsig_1_7z[21:4] !== { celloutsig_1_4z[10:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_12z[7:0] !== celloutsig_1_4z[10:3];
  assign celloutsig_0_2z = { in_data[95:90], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } !== { in_data[74:62], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_35z = { celloutsig_0_16z[5], celloutsig_0_31z, celloutsig_0_27z } | in_data[78:68];
  assign celloutsig_0_38z = { celloutsig_0_35z[5:4], celloutsig_0_30z } | { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_24z };
  assign celloutsig_0_12z = { celloutsig_0_1z[4:2], celloutsig_0_6z } | { celloutsig_0_10z[13:12], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_27z = celloutsig_0_21z | celloutsig_0_13z[3:1];
  assign celloutsig_0_28z = celloutsig_0_14z[6:2] | celloutsig_0_11z[6:2];
  assign celloutsig_0_5z = | { in_data[70:38], celloutsig_0_4z };
  assign celloutsig_0_24z = | { celloutsig_0_7z[6:4], celloutsig_0_2z };
  assign celloutsig_0_37z = ~^ { celloutsig_0_11z[2], celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_45z = ~^ { celloutsig_0_29z[14:4], celloutsig_0_24z, celloutsig_0_6z };
  assign celloutsig_0_19z = ~^ { in_data[63:49], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_7z = { celloutsig_1_5z[13:7], celloutsig_1_4z } >>> { celloutsig_1_5z[3:0], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_11z } >>> { celloutsig_1_4z[10:6], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_1z = in_data[64:60] >>> in_data[61:57];
  assign celloutsig_0_21z = { celloutsig_0_1z[3:2], celloutsig_0_20z } >>> { celloutsig_0_1z[3:2], celloutsig_0_5z };
  assign celloutsig_0_31z = { in_data[85:81], celloutsig_0_15z, celloutsig_0_4z } >>> celloutsig_0_29z[6:0];
  assign celloutsig_0_32z = { celloutsig_0_17z[9:2], celloutsig_0_27z, celloutsig_0_9z } >>> { celloutsig_0_18z[2:0], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_31z };
  assign celloutsig_0_47z = { celloutsig_0_14z[4:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_5z } - { celloutsig_0_42z[6:2], celloutsig_0_45z, celloutsig_0_43z, celloutsig_0_20z };
  assign celloutsig_1_4z = { in_data[154:138], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[136:126], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[106:97], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z } - { in_data[109:99], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z } - { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z } - { celloutsig_0_3z[2:1], celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_17z = in_data[50:41] - { celloutsig_0_14z[1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_42z = { celloutsig_0_12z[3:1], celloutsig_0_24z, celloutsig_0_27z } ~^ { celloutsig_0_7z[4:2], celloutsig_0_38z, celloutsig_0_37z };
  assign celloutsig_1_18z = { celloutsig_1_5z[9:7], celloutsig_1_6z } ~^ { celloutsig_1_5z[6:4], celloutsig_1_13z };
  assign celloutsig_0_46z = ~((celloutsig_0_38z[1] & celloutsig_0_3z[4]) | celloutsig_0_7z[0]);
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_3z = in_data[65:61];
  always_latch
    if (clkin_data[32]) celloutsig_0_43z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_43z = { celloutsig_0_32z[6:1], celloutsig_0_37z, celloutsig_0_8z, celloutsig_0_15z };
  always_latch
    if (clkin_data[0]) celloutsig_0_18z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_18z = celloutsig_0_3z;
  always_latch
    if (!clkin_data[0]) celloutsig_0_29z = 18'h00000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_29z = { celloutsig_0_11z[15:10], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_28z };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
