CS43130_DSD_PATH_CTL_2,VAR_0
CS43130_DSD_SPEED_MASK,VAR_1
CS43130_DSD_SPEED_SHIFT,VAR_2
CS43130_DSD_SRC_ASP,VAR_3
CS43130_DSD_SRC_MASK,VAR_4
CS43130_DSD_SRC_SHIFT,VAR_5
CS43130_DSD_SRC_XSP,VAR_6
CS43130_MCLK_22M,VAR_7
CS43130_MCLK_24M,VAR_8
CS43130_MCLK_SRC_EXT,VAR_9
CS43130_MCLK_SRC_PLL,VAR_10
CS43130_SP_SRATE,VAR_11
EINVAL,VAR_12
SND_SOC_DAIFMT_CBM_CFM,VAR_13
cs43130_change_clksrc,FUNC_0
cs43130_get_rate_table,FUNC_1
cs43130_pcm_dsd_mix,FUNC_2
cs43130_set_bitwidth,FUNC_3
cs43130_set_pll,FUNC_4
cs43130_set_sp_fmt,FUNC_5
dev_dbg,FUNC_6
dev_err,FUNC_7
mutex_lock,FUNC_8
mutex_unlock,FUNC_9
params_channels,FUNC_10
params_rate,FUNC_11
params_width,FUNC_12
regmap_update_bits,FUNC_13
regmap_write,FUNC_14
snd_soc_component_get_drvdata,FUNC_15
cs43130_hw_params,FUNC_16
substream,VAR_14
params,VAR_15
dai,VAR_16
component,VAR_17
cs43130,VAR_18
rate_map,VAR_19
sclk,VAR_20
bitwidth_sclk,VAR_21
bitwidth_dai,VAR_22
required_clk,VAR_23
dsd_speed,VAR_24
