Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jun 19 05:20:42 2019
| Host         : 310-2-30 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.462        0.000                      0                19641        0.024        0.000                      0                19641        7.000        0.000                       0                  6285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                             Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                             ------------       ----------      --------------
clk_fpga_0                                                                        {0.000 10.000}     20.000          50.000          
design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                              {10.000 20.000}    20.000          50.000          
  clkfbout_clk_wiz_0                                                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                              0.881        0.000                      0                19302        0.024        0.000                      0                19302        8.750        0.000                       0                  6267  
design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                   15.546        0.000                      0                   11        0.183        0.000                      0                   11        9.020        0.000                       0                    14  
  clkfbout_clk_wiz_0                                                                                                                                                                                                               17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_fpga_0                0.462        0.000                      0                 2096        9.889        0.000                      0                 2096  
clk_fpga_0          clk_out1_clk_wiz_0        0.622        0.000                      0                  136       10.130        0.000                      0                  136  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.982        0.000                      0                  192        0.499        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_fb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.356ns  (logic 8.073ns (43.981%)  route 10.283ns (56.019%))
  Logic Levels:           17  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.756     3.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    RAMB18_X3Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     5.504 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/DOBDO[10]
                         net (fo=8, routed)           2.011     7.516    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[15].u_pe/gdout[6]
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.153     7.669 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[15].u_pe/dout_cut3__0_carry_i_8__56/O
                         net (fo=128, routed)         2.413    10.081    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__0_carry_1
    SLICE_X107Y83        LUT6 (Prop_lut6_I1_O)        0.327    10.408 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__30_carry__0_i_3__50/O
                         net (fo=2, routed)           0.583    10.991    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_7452
    SLICE_X106Y82        LUT6 (Prop_lut6_I0_O)        0.124    11.115 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/dout_cut3__30_carry__0_i_7__50/O
                         net (fo=1, routed)           0.000    11.115    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_i_3__50_0[1]
    SLICE_X106Y82        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.695 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__30_carry__0/O[2]
                         net (fo=2, routed)           1.034    12.729    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__30_carry__0_n_5
    SLICE_X104Y82        LUT3 (Prop_lut3_I1_O)        0.331    13.060 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_i_1__50/O
                         net (fo=2, routed)           0.679    13.740    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_i_1__50_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.331    14.071 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_i_5__50/O
                         net (fo=1, routed)           0.000    14.071    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_i_5__50_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.447 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.447    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.666 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__1/O[0]
                         net (fo=1, routed)           0.629    15.295    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__1_n_7
    SLICE_X105Y79        LUT2 (Prop_lut2_I1_O)        0.295    15.590 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__1_i_1__50/O
                         net (fo=1, routed)           0.000    15.590    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__1_i_1__50_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.991 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.991    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__1_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.213 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__2/O[0]
                         net (fo=1, routed)           0.603    16.816    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__2_n_7
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.299    17.115 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__45_carry__2_i_4__50/O
                         net (fo=1, routed)           0.000    17.115    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__45_carry__2_i_4__50_n_0
    SLICE_X103Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.539 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__45_carry__2/O[1]
                         net (fo=1, routed)           0.609    18.148    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/C__50[13]
    SLICE_X95Y76         LUT2 (Prop_lut2_I1_O)        0.303    18.451 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__91_carry__2_i_3__50/O
                         net (fo=1, routed)           0.000    18.451    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__91_carry__2_i_3__50_n_0
    SLICE_X95Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.031 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__91_carry__2/O[2]
                         net (fo=1, routed)           1.119    20.150    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__91_carry__2_n_5
    SLICE_X81Y68         LUT2 (Prop_lut2_I1_O)        0.302    20.452 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/i__carry__2_i_2__50/O
                         net (fo=1, routed)           0.000    20.452    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/i__carry__2_i_2__50_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.804 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_inferred__0/i__carry__2/O[3]
                         net (fo=2, routed)           0.602    21.406    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/D[15]
    SLICE_X80Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_fb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.535    22.714    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/s00_axi_aclk
    SLICE_X80Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_fb_reg[15]/C
                         clock pessimism              0.115    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)       -0.240    22.287    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_fb_reg[15]
  -------------------------------------------------------------------
                         required time                         22.287    
                         arrival time                         -21.406    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_fb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.259ns  (logic 8.392ns (45.960%)  route 9.867ns (54.040%))
  Logic Levels:           16  (CARRY4=7 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.730 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.756     3.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    RAMB18_X3Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/DOADO[1]
                         net (fo=10, routed)          2.126     7.631    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/gdout[0]
    SLICE_X101Y28        LUT2 (Prop_lut2_I1_O)        0.117     7.748 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__0_carry_i_8__53/O
                         net (fo=133, routed)         1.975     9.722    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/calc_flag_reg_3
    SLICE_X108Y2         LUT6 (Prop_lut6_I1_O)        0.332    10.054 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__0_carry__0_i_4__21/O
                         net (fo=2, routed)           0.693    10.748    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_4440
    SLICE_X109Y2         LUT6 (Prop_lut6_I0_O)        0.124    10.872 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/dout_cut1__0_carry__0_i_8__21/O
                         net (fo=1, routed)           0.000    10.872    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry_i_6__21[0]
    SLICE_X109Y2         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.478 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__0_carry__0/O[3]
                         net (fo=2, routed)           0.798    12.275    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__0_carry__0_n_4
    SLICE_X110Y4         LUT3 (Prop_lut3_I2_O)        0.332    12.607 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0_i_3__21/O
                         net (fo=2, routed)           0.484    13.091    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0_i_3__21_n_0
    SLICE_X110Y4         LUT4 (Prop_lut4_I3_O)        0.326    13.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0_i_7__21/O
                         net (fo=1, routed)           0.000    13.417    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0_i_7__21_n_0
    SLICE_X110Y4         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.997 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0/O[2]
                         net (fo=2, routed)           0.583    14.580    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0_n_5
    SLICE_X109Y6         LUT2 (Prop_lut2_I0_O)        0.302    14.882 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut_carry__1_i_3__21/O
                         net (fo=1, routed)           0.000    14.882    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut_carry__1_i_3__21_n_0
    SLICE_X109Y6         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.462 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut_carry__1/O[2]
                         net (fo=1, routed)           0.829    16.291    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut_carry__1_n_5
    SLICE_X108Y12        LUT2 (Prop_lut2_I1_O)        0.302    16.593 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__45_carry__1_i_2__21/O
                         net (fo=1, routed)           0.000    16.593    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__45_carry__1_i_2__21_n_0
    SLICE_X108Y12        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.945 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__45_carry__1/O[3]
                         net (fo=1, routed)           0.575    17.520    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/C__21[11]
    SLICE_X107Y16        LUT2 (Prop_lut2_I1_O)        0.307    17.827 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__1_i_1__21/O
                         net (fo=1, routed)           0.000    17.827    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__1_i_1__21_n_0
    SLICE_X107Y16        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.228 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.228    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__1_n_0
    SLICE_X107Y17        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.562 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__2/O[1]
                         net (fo=1, routed)           1.203    19.765    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__2_n_6
    SLICE_X89Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.068 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/i__carry__2_i_3__21/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/i__carry__2_i_3__21_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.708 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut_inferred__0/i__carry__2/O[3]
                         net (fo=2, routed)           0.602    21.310    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/D[15]
    SLICE_X88Y21         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_fb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.551    22.730    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/s00_axi_aclk
    SLICE_X88Y21         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_fb_reg[15]/C
                         clock pessimism              0.230    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X88Y21         FDRE (Setup_fdre_C_D)       -0.240    22.418    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_fb_reg[15]
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -21.310    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_fb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.055ns  (logic 8.042ns (44.540%)  route 10.013ns (55.460%))
  Logic Levels:           17  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 22.675 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.756     3.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    RAMB18_X3Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.504 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/DOADO[2]
                         net (fo=8, routed)           1.431     6.935    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[31].u_pe/gdout[0]
    SLICE_X57Y40         LUT2 (Prop_lut2_I1_O)        0.149     7.084 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[31].u_pe/dout_cut1__0_carry_i_8__58/O
                         net (fo=128, routed)         2.656     9.741    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__0_carry_1
    SLICE_X4Y47          LUT6 (Prop_lut6_I1_O)        0.332    10.073 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__30_carry__0_i_3__36/O
                         net (fo=2, routed)           0.607    10.680    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_6021
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.804 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/dout_cut1__30_carry__0_i_7__36/O
                         net (fo=1, routed)           0.000    10.804    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__86_carry__0_i_3__36_0[1]
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.384 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__30_carry__0/O[2]
                         net (fo=2, routed)           1.018    12.402    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__30_carry__0_n_5
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.331    12.733 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__86_carry__0_i_1__36/O
                         net (fo=2, routed)           0.679    13.413    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__86_carry__0_i_1__36_n_0
    SLICE_X8Y46          LUT4 (Prop_lut4_I0_O)        0.331    13.744 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__86_carry__0_i_5__36/O
                         net (fo=1, routed)           0.000    13.744    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__86_carry__0_i_5__36_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.120 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.120    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__86_carry__0_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.339 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__86_carry__1/O[0]
                         net (fo=2, routed)           0.446    14.785    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut1__86_carry__1_n_7
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.295    15.080 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut_carry__1_i_1__36/O
                         net (fo=1, routed)           0.000    15.080    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut_carry__1_i_1__36_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.456 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.456    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut_carry__1_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.675 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut_carry__2/O[0]
                         net (fo=1, routed)           0.898    16.573    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut_carry__2_n_7
    SLICE_X21Y48         LUT2 (Prop_lut2_I1_O)        0.295    16.868 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut__45_carry__2_i_4__36/O
                         net (fo=1, routed)           0.000    16.868    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut__45_carry__2_i_4__36_n_0
    SLICE_X21Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.292 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut__45_carry__2/O[1]
                         net (fo=1, routed)           0.676    17.968    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/C__36[13]
    SLICE_X27Y49         LUT2 (Prop_lut2_I1_O)        0.303    18.271 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut__91_carry__2_i_3__36/O
                         net (fo=1, routed)           0.000    18.271    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut__91_carry__2_i_3__36_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.851 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut__91_carry__2/O[2]
                         net (fo=1, routed)           0.977    19.828    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut__91_carry__2_n_5
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.302    20.130 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/i__carry__2_i_2__36/O
                         net (fo=1, routed)           0.000    20.130    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/i__carry__2_i_2__36_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_cut_inferred__0/i__carry__2/O[3]
                         net (fo=2, routed)           0.624    21.106    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/D[15]
    SLICE_X38Y49         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_fb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.496    22.675    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/s00_axi_aclk
    SLICE_X38Y49         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_fb_reg[15]/C
                         clock pessimism              0.129    22.804    
                         clock uncertainty           -0.302    22.502    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)       -0.210    22.292    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/dout_fb_reg[15]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                         -21.106    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_fb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.934ns  (logic 8.166ns (45.534%)  route 9.768ns (54.466%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.756     3.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    RAMB18_X3Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.504 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/DOADO[6]
                         net (fo=10, routed)          1.385     6.889    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[55].u_pe/gdout[5]
    SLICE_X63Y39         LUT2 (Prop_lut2_I1_O)        0.117     7.006 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[55].u_pe/dout_cut1__0_carry__0_i_11__60/O
                         net (fo=133, routed)         2.379     9.385    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__59_carry__0_1
    SLICE_X25Y2          LUT6 (Prop_lut6_I5_O)        0.332     9.717 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0_i_1__8/O
                         net (fo=2, routed)           0.644    10.362    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0_i_1__8_n_0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.486 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0_i_5__8/O
                         net (fo=1, routed)           0.000    10.486    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0_i_5__8_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.887 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.887    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.221 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__1/O[1]
                         net (fo=2, routed)           0.744    11.964    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__1_n_6
    SLICE_X23Y3          LUT3 (Prop_lut3_I2_O)        0.332    12.296 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0_i_1__8/O
                         net (fo=2, routed)           0.690    12.986    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0_i_1__8_n_0
    SLICE_X23Y3          LUT4 (Prop_lut4_I0_O)        0.327    13.313 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0_i_5__8/O
                         net (fo=1, routed)           0.000    13.313    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0_i_5__8_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.714 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.714    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.936 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__1/O[0]
                         net (fo=2, routed)           0.799    14.735    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__1_n_7
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.299    15.034 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__1_i_1__8/O
                         net (fo=1, routed)           0.000    15.034    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__1_i_1__8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.435 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.435    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.769 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__2/O[1]
                         net (fo=1, routed)           0.572    16.340    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__2_n_6
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.303    16.643 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__45_carry__2_i_3__8/O
                         net (fo=1, routed)           0.000    16.643    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__45_carry__2_i_3__8_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.223 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__45_carry__2/O[2]
                         net (fo=1, routed)           1.060    18.283    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/C__8[14]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.302    18.585 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__91_carry__2_i_2__8/O
                         net (fo=1, routed)           0.000    18.585    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__91_carry__2_i_2__8_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.835 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__91_carry__2/O[2]
                         net (fo=1, routed)           0.857    19.692    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__91_carry__2_n_5
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.301    19.993 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/i__carry__2_i_2__8/O
                         net (fo=1, routed)           0.000    19.993    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/i__carry__2_i_2__8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    20.345 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_inferred__0/i__carry__2/O[3]
                         net (fo=2, routed)           0.639    20.984    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/D[15]
    SLICE_X43Y27         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_fb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.481    22.660    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/s00_axi_aclk
    SLICE_X43Y27         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_fb_reg[15]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X43Y27         FDRE (Setup_fdre_C_D)       -0.284    22.203    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_fb_reg[15]
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -20.984    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_fb_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.984ns  (logic 7.969ns (44.312%)  route 10.015ns (55.688%))
  Logic Levels:           17  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.756     3.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    RAMB18_X3Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     5.504 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/DOBDO[10]
                         net (fo=8, routed)           2.011     7.516    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[15].u_pe/gdout[6]
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.153     7.669 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[15].u_pe/dout_cut3__0_carry_i_8__56/O
                         net (fo=128, routed)         2.413    10.081    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__0_carry_1
    SLICE_X107Y83        LUT6 (Prop_lut6_I1_O)        0.327    10.408 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__30_carry__0_i_3__50/O
                         net (fo=2, routed)           0.583    10.991    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_7452
    SLICE_X106Y82        LUT6 (Prop_lut6_I0_O)        0.124    11.115 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/dout_cut3__30_carry__0_i_7__50/O
                         net (fo=1, routed)           0.000    11.115    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_i_3__50_0[1]
    SLICE_X106Y82        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.695 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__30_carry__0/O[2]
                         net (fo=2, routed)           1.034    12.729    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__30_carry__0_n_5
    SLICE_X104Y82        LUT3 (Prop_lut3_I1_O)        0.331    13.060 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_i_1__50/O
                         net (fo=2, routed)           0.679    13.740    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_i_1__50_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I0_O)        0.331    14.071 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_i_5__50/O
                         net (fo=1, routed)           0.000    14.071    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_i_5__50_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.447 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.447    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__0_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.666 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__1/O[0]
                         net (fo=1, routed)           0.629    15.295    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut3__86_carry__1_n_7
    SLICE_X105Y79        LUT2 (Prop_lut2_I1_O)        0.295    15.590 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__1_i_1__50/O
                         net (fo=1, routed)           0.000    15.590    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__1_i_1__50_n_0
    SLICE_X105Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.991 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.991    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__1_n_0
    SLICE_X105Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.213 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__2/O[0]
                         net (fo=1, routed)           0.603    16.816    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_carry__2_n_7
    SLICE_X103Y76        LUT2 (Prop_lut2_I1_O)        0.299    17.115 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__45_carry__2_i_4__50/O
                         net (fo=1, routed)           0.000    17.115    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__45_carry__2_i_4__50_n_0
    SLICE_X103Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.539 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__45_carry__2/O[1]
                         net (fo=1, routed)           0.609    18.148    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/C__50[13]
    SLICE_X95Y76         LUT2 (Prop_lut2_I1_O)        0.303    18.451 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__91_carry__2_i_3__50/O
                         net (fo=1, routed)           0.000    18.451    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__91_carry__2_i_3__50_n_0
    SLICE_X95Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.031 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__91_carry__2/O[2]
                         net (fo=1, routed)           1.119    20.150    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut__91_carry__2_n_5
    SLICE_X81Y68         LUT2 (Prop_lut2_I1_O)        0.302    20.452 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/i__carry__2_i_2__50/O
                         net (fo=1, routed)           0.000    20.452    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/i__carry__2_i_2__50_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.700 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_cut_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.334    21.034    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/D[14]
    SLICE_X80Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_fb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.535    22.714    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/s00_axi_aclk
    SLICE_X80Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_fb_reg[14]/C
                         clock pessimism              0.115    22.829    
                         clock uncertainty           -0.302    22.527    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)       -0.239    22.288    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[12].u_pe/dout_fb_reg[14]
  -------------------------------------------------------------------
                         required time                         22.288    
                         arrival time                         -21.034    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_fb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.901ns  (logic 8.575ns (47.903%)  route 9.326ns (52.097%))
  Logic Levels:           18  (CARRY4=10 LUT2=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 22.718 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.756     3.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    RAMB18_X3Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.454     5.504 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/DOBDO[10]
                         net (fo=8, routed)           2.011     7.516    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[15].u_pe/gdout[6]
    SLICE_X65Y58         LUT2 (Prop_lut2_I1_O)        0.153     7.669 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[15].u_pe/dout_cut3__0_carry_i_8__56/O
                         net (fo=128, routed)         2.275     9.943    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__0_carry_1
    SLICE_X109Y70        LUT6 (Prop_lut6_I1_O)        0.327    10.270 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__0_carry_i_1__52/O
                         net (fo=1, routed)           0.568    10.839    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__0_carry_i_1__52_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.235 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.235    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__0_carry_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.558 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__0_carry__0/O[1]
                         net (fo=2, routed)           0.678    12.235    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_7662
    SLICE_X104Y71        LUT2 (Prop_lut2_I1_O)        0.306    12.541 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/dout_cut3__86_carry_i_1__52/O
                         net (fo=2, routed)           0.641    13.182    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut_carry_i_1__52_0[0]
    SLICE_X107Y71        LUT4 (Prop_lut4_I3_O)        0.124    13.306 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__86_carry_i_4__52/O
                         net (fo=1, routed)           0.000    13.306    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__86_carry_i_4__52_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.707 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__86_carry/CO[3]
                         net (fo=1, routed)           0.000    13.707    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__86_carry_n_0
    SLICE_X107Y72        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.930 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__86_carry__0/O[0]
                         net (fo=1, routed)           0.304    14.234    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut3__86_carry__0_n_7
    SLICE_X106Y71        LUT2 (Prop_lut2_I1_O)        0.299    14.533 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut_carry__0_i_1__52/O
                         net (fo=1, routed)           0.000    14.533    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut_carry__0_i_1__52_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.934 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.934    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut_carry__0_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.268 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut_carry__1/O[1]
                         net (fo=1, routed)           0.729    15.997    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut_carry__1_n_6
    SLICE_X98Y71         LUT2 (Prop_lut2_I1_O)        0.303    16.300 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut__45_carry__1_i_3__52/O
                         net (fo=1, routed)           0.000    16.300    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut__45_carry__1_i_3__52_n_0
    SLICE_X98Y71         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.878 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut__45_carry__1/O[2]
                         net (fo=1, routed)           0.583    17.461    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/C__52[10]
    SLICE_X94Y69         LUT2 (Prop_lut2_I1_O)        0.301    17.762 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut__91_carry__1_i_2__52/O
                         net (fo=1, routed)           0.000    17.762    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut__91_carry__1_i_2__52_n_0
    SLICE_X94Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.142 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.142    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut__91_carry__1_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.465 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut__91_carry__2/O[1]
                         net (fo=1, routed)           0.898    19.363    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut__91_carry__2_n_6
    SLICE_X86Y66         LUT2 (Prop_lut2_I1_O)        0.306    19.669 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/i__carry__2_i_3__52/O
                         net (fo=1, routed)           0.000    19.669    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/i__carry__2_i_3__52_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.312 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_cut_inferred__0/i__carry__2/O[3]
                         net (fo=2, routed)           0.639    20.951    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/D[15]
    SLICE_X87Y66         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_fb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.539    22.718    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/s00_axi_aclk
    SLICE_X87Y66         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_fb_reg[15]/C
                         clock pessimism              0.115    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)       -0.284    22.247    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[10].u_pe/dout_fb_reg[15]
  -------------------------------------------------------------------
                         required time                         22.247    
                         arrival time                         -20.951    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.331ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_fb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.822ns  (logic 8.286ns (46.492%)  route 9.536ns (53.508%))
  Logic Levels:           16  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.756     3.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    RAMB18_X3Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.504 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/DOADO[2]
                         net (fo=8, routed)           0.947     6.451    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[63].u_pe/gdout[2]
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.117     6.568 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[63].u_pe/dout_cut1__0_carry_i_8__62/O
                         net (fo=128, routed)         2.763     9.331    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry_1
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.332     9.663 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry_i_1__3/O
                         net (fo=1, routed)           0.818    10.482    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry_i_1__3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.867 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.180 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry__0/O[3]
                         net (fo=2, routed)           0.603    11.783    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry__0_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.300    12.083 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0_i_3__3/O
                         net (fo=2, routed)           0.666    12.749    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0_i_3__3_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.326    13.075 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.075    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0_i_7__3_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.655 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0/O[2]
                         net (fo=2, routed)           0.613    14.267    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0_n_5
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.302    14.569 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    14.569    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut_carry__1_i_3__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.149 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut_carry__1/O[2]
                         net (fo=1, routed)           0.639    15.788    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut_carry__1_n_5
    SLICE_X9Y22          LUT2 (Prop_lut2_I1_O)        0.302    16.090 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__45_carry__1_i_2__3/O
                         net (fo=1, routed)           0.000    16.090    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__45_carry__1_i_2__3_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.488 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.488    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__45_carry__1_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.710 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__45_carry__2/O[0]
                         net (fo=1, routed)           0.668    17.378    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/C__3[12]
    SLICE_X16Y23         LUT2 (Prop_lut2_I1_O)        0.299    17.677 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__91_carry__2_i_4__3/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__91_carry__2_i_4__3_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.104 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__91_carry__2/O[1]
                         net (fo=1, routed)           1.181    19.285    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__91_carry__2_n_6
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.306    19.591 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/i__carry__2_i_3__3/O
                         net (fo=1, routed)           0.000    19.591    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/i__carry__2_i_3__3_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    20.234 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut_inferred__0/i__carry__2/O[3]
                         net (fo=2, routed)           0.639    20.873    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/D[15]
    SLICE_X35Y23         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_fb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.481    22.660    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/s00_axi_aclk
    SLICE_X35Y23         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_fb_reg[15]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)       -0.284    22.203    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_fb_reg[15]
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -20.873    
  -------------------------------------------------------------------
                         slack                                  1.331    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_fb_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.768ns  (logic 8.064ns (45.386%)  route 9.704ns (54.614%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.756     3.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    RAMB18_X3Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     5.504 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/DOADO[6]
                         net (fo=10, routed)          1.385     6.889    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[55].u_pe/gdout[5]
    SLICE_X63Y39         LUT2 (Prop_lut2_I1_O)        0.117     7.006 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[55].u_pe/dout_cut1__0_carry__0_i_11__60/O
                         net (fo=133, routed)         2.379     9.385    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__59_carry__0_1
    SLICE_X25Y2          LUT6 (Prop_lut6_I5_O)        0.332     9.717 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0_i_1__8/O
                         net (fo=2, routed)           0.644    10.362    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0_i_1__8_n_0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124    10.486 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0_i_5__8/O
                         net (fo=1, routed)           0.000    10.486    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0_i_5__8_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.887 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.887    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__0_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.221 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__1/O[1]
                         net (fo=2, routed)           0.744    11.964    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__0_carry__1_n_6
    SLICE_X23Y3          LUT3 (Prop_lut3_I2_O)        0.332    12.296 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0_i_1__8/O
                         net (fo=2, routed)           0.690    12.986    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0_i_1__8_n_0
    SLICE_X23Y3          LUT4 (Prop_lut4_I0_O)        0.327    13.313 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0_i_5__8/O
                         net (fo=1, routed)           0.000    13.313    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0_i_5__8_n_0
    SLICE_X23Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.714 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.714    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__0_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.936 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__1/O[0]
                         net (fo=2, routed)           0.799    14.735    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut1__86_carry__1_n_7
    SLICE_X29Y5          LUT2 (Prop_lut2_I0_O)        0.299    15.034 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__1_i_1__8/O
                         net (fo=1, routed)           0.000    15.034    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__1_i_1__8_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.435 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.435    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.769 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__2/O[1]
                         net (fo=1, routed)           0.572    16.340    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_carry__2_n_6
    SLICE_X31Y9          LUT2 (Prop_lut2_I1_O)        0.303    16.643 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__45_carry__2_i_3__8/O
                         net (fo=1, routed)           0.000    16.643    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__45_carry__2_i_3__8_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.223 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__45_carry__2/O[2]
                         net (fo=1, routed)           1.060    18.283    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/C__8[14]
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.302    18.585 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__91_carry__2_i_2__8/O
                         net (fo=1, routed)           0.000    18.585    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__91_carry__2_i_2__8_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.835 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__91_carry__2/O[2]
                         net (fo=1, routed)           0.857    19.692    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut__91_carry__2_n_5
    SLICE_X42Y27         LUT2 (Prop_lut2_I1_O)        0.301    19.993 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/i__carry__2_i_2__8/O
                         net (fo=1, routed)           0.000    19.993    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/i__carry__2_i_2__8_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    20.243 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_cut_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.575    20.818    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/D[14]
    SLICE_X43Y27         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_fb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.481    22.660    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/s00_axi_aclk
    SLICE_X43Y27         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_fb_reg[14]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X43Y27         FDRE (Setup_fdre_C_D)       -0.285    22.202    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/dout_fb_reg[14]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                         -20.818    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_fb_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.932ns  (logic 8.332ns (46.465%)  route 9.600ns (53.535%))
  Logic Levels:           16  (CARRY4=7 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.730 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.756     3.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    RAMB18_X3Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.504 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/DOADO[1]
                         net (fo=10, routed)          2.126     7.631    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/gdout[0]
    SLICE_X101Y28        LUT2 (Prop_lut2_I1_O)        0.117     7.748 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__0_carry_i_8__53/O
                         net (fo=133, routed)         1.975     9.722    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/calc_flag_reg_3
    SLICE_X108Y2         LUT6 (Prop_lut6_I1_O)        0.332    10.054 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__0_carry__0_i_4__21/O
                         net (fo=2, routed)           0.693    10.748    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_4440
    SLICE_X109Y2         LUT6 (Prop_lut6_I0_O)        0.124    10.872 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/dout_cut1__0_carry__0_i_8__21/O
                         net (fo=1, routed)           0.000    10.872    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry_i_6__21[0]
    SLICE_X109Y2         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.478 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__0_carry__0/O[3]
                         net (fo=2, routed)           0.798    12.275    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__0_carry__0_n_4
    SLICE_X110Y4         LUT3 (Prop_lut3_I2_O)        0.332    12.607 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0_i_3__21/O
                         net (fo=2, routed)           0.484    13.091    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0_i_3__21_n_0
    SLICE_X110Y4         LUT4 (Prop_lut4_I3_O)        0.326    13.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0_i_7__21/O
                         net (fo=1, routed)           0.000    13.417    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0_i_7__21_n_0
    SLICE_X110Y4         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.997 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0/O[2]
                         net (fo=2, routed)           0.583    14.580    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut1__86_carry__0_n_5
    SLICE_X109Y6         LUT2 (Prop_lut2_I0_O)        0.302    14.882 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut_carry__1_i_3__21/O
                         net (fo=1, routed)           0.000    14.882    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut_carry__1_i_3__21_n_0
    SLICE_X109Y6         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.462 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut_carry__1/O[2]
                         net (fo=1, routed)           0.829    16.291    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut_carry__1_n_5
    SLICE_X108Y12        LUT2 (Prop_lut2_I1_O)        0.302    16.593 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__45_carry__1_i_2__21/O
                         net (fo=1, routed)           0.000    16.593    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__45_carry__1_i_2__21_n_0
    SLICE_X108Y12        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    16.945 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__45_carry__1/O[3]
                         net (fo=1, routed)           0.575    17.520    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/C__21[11]
    SLICE_X107Y16        LUT2 (Prop_lut2_I1_O)        0.307    17.827 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__1_i_1__21/O
                         net (fo=1, routed)           0.000    17.827    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__1_i_1__21_n_0
    SLICE_X107Y16        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.228 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.228    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__1_n_0
    SLICE_X107Y17        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.562 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__2/O[1]
                         net (fo=1, routed)           1.203    19.765    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut__91_carry__2_n_6
    SLICE_X89Y21         LUT2 (Prop_lut2_I1_O)        0.303    20.068 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/i__carry__2_i_3__21/O
                         net (fo=1, routed)           0.000    20.068    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/i__carry__2_i_3__21_n_0
    SLICE_X89Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.648 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_cut_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.334    20.982    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/D[14]
    SLICE_X88Y21         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_fb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.551    22.730    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/s00_axi_aclk
    SLICE_X88Y21         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_fb_reg[14]/C
                         clock pessimism              0.230    22.960    
                         clock uncertainty           -0.302    22.658    
    SLICE_X88Y21         FDRE (Setup_fdre_C_D)       -0.239    22.419    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/dout_fb_reg[14]
  -------------------------------------------------------------------
                         required time                         22.419    
                         arrival time                         -20.982    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_fb_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.732ns  (logic 8.221ns (46.363%)  route 9.511ns (53.637%))
  Logic Levels:           16  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.756     3.050    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    RAMB18_X3Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y11         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.504 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/pearrayram_reg/DOADO[2]
                         net (fo=8, routed)           0.947     6.451    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[63].u_pe/gdout[2]
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.117     6.568 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[63].u_pe/dout_cut1__0_carry_i_8__62/O
                         net (fo=128, routed)         2.763     9.331    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry_1
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.332     9.663 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry_i_1__3/O
                         net (fo=1, routed)           0.818    10.482    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry_i_1__3_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.867 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.180 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry__0/O[3]
                         net (fo=2, routed)           0.603    11.783    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__0_carry__0_n_4
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.300    12.083 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0_i_3__3/O
                         net (fo=2, routed)           0.666    12.749    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0_i_3__3_n_0
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.326    13.075 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0_i_7__3/O
                         net (fo=1, routed)           0.000    13.075    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0_i_7__3_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.655 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0/O[2]
                         net (fo=2, routed)           0.613    14.267    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut1__86_carry__0_n_5
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.302    14.569 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    14.569    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut_carry__1_i_3__3_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.149 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut_carry__1/O[2]
                         net (fo=1, routed)           0.639    15.788    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut_carry__1_n_5
    SLICE_X9Y22          LUT2 (Prop_lut2_I1_O)        0.302    16.090 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__45_carry__1_i_2__3/O
                         net (fo=1, routed)           0.000    16.090    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__45_carry__1_i_2__3_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.488 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.488    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__45_carry__1_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.710 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__45_carry__2/O[0]
                         net (fo=1, routed)           0.668    17.378    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/C__3[12]
    SLICE_X16Y23         LUT2 (Prop_lut2_I1_O)        0.299    17.677 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__91_carry__2_i_4__3/O
                         net (fo=1, routed)           0.000    17.677    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__91_carry__2_i_4__3_n_0
    SLICE_X16Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    18.104 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__91_carry__2/O[1]
                         net (fo=1, routed)           1.181    19.285    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut__91_carry__2_n_6
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.306    19.591 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/i__carry__2_i_3__3/O
                         net (fo=1, routed)           0.000    19.591    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/i__carry__2_i_3__3_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.169 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_cut_inferred__0/i__carry__2/O[2]
                         net (fo=2, routed)           0.613    20.782    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/D[14]
    SLICE_X35Y23         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_fb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.481    22.660    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/s00_axi_aclk
    SLICE_X35Y23         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_fb_reg[14]/C
                         clock pessimism              0.129    22.789    
                         clock uncertainty           -0.302    22.487    
    SLICE_X35Y23         FDRE (Setup_fdre_C_D)       -0.238    22.249    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[59].u_pe/dout_fb_reg[14]
  -------------------------------------------------------------------
                         required time                         22.249    
                         arrival time                         -20.782    
  -------------------------------------------------------------------
                         slack                                  1.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.879%)  route 0.173ns (55.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.639     0.975    design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y100        FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.173     1.289    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X38Y98         SRLC32E                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.825     1.191    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y98         SRLC32E                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.265    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.564     0.900    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y73         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.247    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.829     1.195    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.223    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.564     0.900    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y73         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.247    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.829     1.195    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.223    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.564     0.900    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y73         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.247    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.829     1.195    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.223    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.564     0.900    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y73         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.247    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.829     1.195    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.223    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.564     0.900    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y73         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.247    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.829     1.195    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.223    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.564     0.900    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y73         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.247    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.829     1.195    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y73         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.223    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.564     0.900    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y73         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.247    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X30Y73         RAMS32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.829     1.195    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y73         RAMS32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y73         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.223    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.564     0.900    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y73         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=10, routed)          0.206     1.247    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD0
    SLICE_X30Y73         RAMS32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.829     1.195    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y73         RAMS32                                       r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y73         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.223    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.577     0.913    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y95         FDCE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=18, routed)          0.146     1.200    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD3
    SLICE_X58Y95         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.847     1.213    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X58Y95         RAMD32                                       r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
                         clock pessimism             -0.287     0.926    
    SLICE_X58Y95         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.166    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X5Y28  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[8].u_pe/peram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X5Y28  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[8].u_pe/peram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y6   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[56].u_pe/peram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y6   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[56].u_pe/peram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y3   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[46].u_pe/peram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y3   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[46].u_pe/peram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y18  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/peram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y18  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[26].u_pe/peram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X5Y13  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[36].u_pe/peram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X5Y13  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[36].u_pe/peram_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X54Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y95  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
  To Clock:  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.546ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.032ns  (logic 0.456ns (11.310%)  route 3.576ns (88.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 31.646 - 30.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 11.711 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.711    11.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    12.167 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           3.576    15.743    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.646    31.646    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.104    31.750    
                         clock uncertainty           -0.102    31.648    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    31.289    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.289    
                         arrival time                         -15.743    
  -------------------------------------------------------------------
                         slack                                 15.546    

Slack (MET) :             15.939ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        3.414ns  (logic 0.456ns (13.357%)  route 2.958ns (86.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 31.521 - 30.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 11.711 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.711    11.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    12.167 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           2.958    15.125    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.521    31.521    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.004    31.525    
                         clock uncertainty           -0.102    31.423    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    31.064    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.064    
                         arrival time                         -15.125    
  -------------------------------------------------------------------
                         slack                                 15.939    

Slack (MET) :             16.617ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        2.893ns  (logic 0.456ns (15.761%)  route 2.437ns (84.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 31.578 - 30.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 11.711 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.711    11.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    12.167 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           2.437    14.604    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.578    31.578    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.104    31.682    
                         clock uncertainty           -0.102    31.580    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    31.221    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.221    
                         arrival time                         -14.604    
  -------------------------------------------------------------------
                         slack                                 16.617    

Slack (MET) :             16.638ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        2.708ns  (logic 0.456ns (16.840%)  route 2.252ns (83.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 31.514 - 30.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 11.711 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.711    11.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    12.167 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           2.252    14.419    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.514    31.514    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.004    31.518    
                         clock uncertainty           -0.102    31.416    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    31.057    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.057    
                         arrival time                         -14.419    
  -------------------------------------------------------------------
                         slack                                 16.638    

Slack (MET) :             16.878ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        2.460ns  (logic 0.456ns (18.540%)  route 2.004ns (81.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 31.506 - 30.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 11.711 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.711    11.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    12.167 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           2.004    14.171    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/POR_A
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.506    31.506    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.004    31.510    
                         clock uncertainty           -0.102    31.408    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    31.049    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.049    
                         arrival time                         -14.171    
  -------------------------------------------------------------------
                         slack                                 16.878    

Slack (MET) :             17.069ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        2.436ns  (logic 0.456ns (18.719%)  route 1.980ns (81.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 31.573 - 30.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 11.711 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.711    11.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    12.167 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           1.980    14.147    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.573    31.573    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.104    31.677    
                         clock uncertainty           -0.102    31.575    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    31.216    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.216    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                 17.069    

Slack (MET) :             17.330ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        2.166ns  (logic 0.456ns (21.057%)  route 1.710ns (78.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 31.563 - 30.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 11.711 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.711    11.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    12.167 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           1.710    13.877    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.563    31.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.104    31.667    
                         clock uncertainty           -0.102    31.565    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    31.206    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.206    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                 17.330    

Slack (MET) :             17.958ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.541ns  (logic 0.456ns (29.600%)  route 1.085ns (70.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 31.566 - 30.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 11.711 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.711    11.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.456    12.167 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           1.085    13.252    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.566    31.566    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.104    31.670    
                         clock uncertainty           -0.102    31.568    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    31.209    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.209    
                         arrival time                         -13.252    
  -------------------------------------------------------------------
                         slack                                 17.958    

Slack (MET) :             18.264ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.630ns  (logic 0.773ns (47.410%)  route 0.857ns (52.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 31.537 - 30.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 11.711 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.711    11.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X66Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDRE (Prop_fdre_C_Q)         0.478    12.189 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.857    13.046    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]
    SLICE_X67Y87         LUT2 (Prop_lut2_I1_O)        0.295    13.341 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000    13.341    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.537    31.537    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism              0.142    31.679    
                         clock uncertainty           -0.102    31.577    
    SLICE_X67Y87         FDRE (Setup_fdre_C_D)        0.029    31.606    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         31.606    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                 18.264    

Slack (MET) :             18.389ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.617ns  (logic 1.617ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 31.537 - 30.000 ) 
    Source Clock Delay      (SCD):    1.711ns = ( 11.711 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.711    11.711    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X66Y87         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617    13.328 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000    13.328    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X66Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.537    31.537    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X66Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism              0.164    31.701    
                         clock uncertainty           -0.102    31.599    
    SLICE_X66Y87         FDRE (Setup_fdre_C_D)        0.118    31.717    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         31.717    
                         arrival time                         -13.328    
  -------------------------------------------------------------------
                         slack                                 18.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 10.844 - 10.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 10.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.576    10.576    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.128    10.704 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131    10.835    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X66Y87         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.844    10.844    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X66Y87         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.255    10.589    
    SLICE_X66Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    10.652    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                        -10.652    
                         arrival time                          10.835    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 10.844 - 10.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 10.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.576    10.576    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.128    10.704 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    10.774    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X67Y87         LUT2 (Prop_lut2_I0_O)        0.099    10.873 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000    10.873    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_i_1_n_0
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.844    10.844    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism             -0.268    10.576    
    SLICE_X67Y87         FDRE (Hold_fdre_C_D)         0.091    10.667    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                        -10.667    
                         arrival time                          10.873    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.957%)  route 0.448ns (76.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10.875 - 10.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 10.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.576    10.576    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    10.717 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           0.448    11.164    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.875    10.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.234    10.641    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    10.830    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.830    
                         arrival time                          11.164    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 10.844 - 10.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 10.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.576    10.576    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X66Y87         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    11.064 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000    11.064    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X66Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.844    10.844    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X66Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                         clock pessimism             -0.268    10.576    
    SLICE_X66Y87         FDRE (Hold_fdre_C_D)         0.131    10.707    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.707    
                         arrival time                          11.064    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.064ns  (logic 0.141ns (13.257%)  route 0.923ns (86.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 10.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.576    10.576    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    10.717 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           0.923    11.639    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/POR_A
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.852    10.852    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.005    10.847    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    11.036    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.036    
                         arrival time                          11.639    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.177ns  (logic 0.141ns (11.982%)  route 1.036ns (88.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 10.860 - 10.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 10.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.576    10.576    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    10.717 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           1.036    11.752    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.860    10.860    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.005    10.855    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    11.044    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.044    
                         arrival time                          11.752    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.968ns  (logic 0.141ns (14.573%)  route 0.827ns (85.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 10.872 - 10.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 10.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.576    10.576    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    10.717 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           0.827    11.543    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.872    10.872    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.234    10.638    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    10.827    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.827    
                         arrival time                          11.543    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.097ns  (logic 0.141ns (12.853%)  route 0.956ns (87.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 10.882 - 10.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 10.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.576    10.576    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    10.717 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           0.956    11.673    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.882    10.882    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.234    10.648    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    10.837    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.837    
                         arrival time                          11.673    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.435ns  (logic 0.141ns (9.826%)  route 1.294ns (90.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 10.867 - 10.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 10.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.576    10.576    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    10.717 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           1.294    12.011    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.867    10.867    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.005    10.862    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    11.051    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.051    
                         arrival time                          12.011    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.300ns  (logic 0.141ns (10.845%)  route 1.159ns (89.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 10.576 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.576    10.576    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clka
    SLICE_X67Y87         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    10.717 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=8, routed)           1.159    11.876    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.887    10.887    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.234    10.653    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    10.842    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.842    
                         arrival time                          11.876    
  -------------------------------------------------------------------
                         slack                                  1.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X66Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y87     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[39].u_pe/peram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.765ns  (logic 2.604ns (26.666%)  route 7.161ns (73.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 22.845 - 20.000 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 11.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.686    11.686    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    14.140 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[2]
                         net (fo=66, routed)          6.608    20.748    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[39].u_pe/m00_bram_rddata[26]
    SLICE_X106Y10        LUT2 (Prop_lut2_I1_O)        0.150    20.898 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[39].u_pe/peram_reg_i_27__38/O
                         net (fo=1, routed)           0.554    21.452    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[39].u_pe/peram_reg_i_27__38_n_0
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[39].u_pe/peram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.666    22.845    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[39].u_pe/s00_axi_aclk
    RAMB18_X5Y4          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[39].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.845    
                         clock uncertainty           -0.482    22.363    
    RAMB18_X5Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.449    21.914    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[39].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                         -21.452    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[44].u_pe/peram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.757ns  (logic 2.606ns (26.709%)  route 7.151ns (73.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 22.845 - 20.000 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 11.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.686    11.686    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    14.140 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[2]
                         net (fo=66, routed)          6.643    20.783    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[44].u_pe/m00_bram_rddata[26]
    SLICE_X93Y3          LUT2 (Prop_lut2_I1_O)        0.152    20.935 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[44].u_pe/peram_reg_i_27__43/O
                         net (fo=1, routed)           0.508    21.443    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[44].u_pe/peram_reg_i_27__43_n_0
    RAMB18_X4Y1          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[44].u_pe/peram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.666    22.845    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[44].u_pe/s00_axi_aclk
    RAMB18_X4Y1          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[44].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.845    
                         clock uncertainty           -0.482    22.363    
    RAMB18_X4Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.449    21.914    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[44].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                         -21.443    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.770ns  (logic 2.608ns (26.693%)  route 7.162ns (73.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 22.849 - 20.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 11.676 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.676    11.676    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    14.130 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[3]
                         net (fo=66, routed)          6.602    20.732    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/m00_bram_rddata[31]
    SLICE_X111Y2         LUT2 (Prop_lut2_I1_O)        0.154    20.886 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg_i_22__40/O
                         net (fo=1, routed)           0.560    21.447    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg_i_22__40_n_0
    RAMB18_X5Y0          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.670    22.849    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/s00_axi_aclk
    RAMB18_X5Y0          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.849    
                         clock uncertainty           -0.482    22.367    
    RAMB18_X5Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.444    21.923    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.923    
                         arrival time                         -21.447    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[38].u_pe/peram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.722ns  (logic 2.604ns (26.784%)  route 7.118ns (73.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 22.845 - 20.000 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 11.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.686    11.686    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    14.140 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[2]
                         net (fo=66, routed)          6.662    20.802    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[38].u_pe/m00_bram_rddata[26]
    SLICE_X105Y13        LUT2 (Prop_lut2_I1_O)        0.150    20.952 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[38].u_pe/peram_reg_i_27__37/O
                         net (fo=1, routed)           0.457    21.409    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[38].u_pe/peram_reg_i_27__37_n_0
    RAMB18_X5Y5          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[38].u_pe/peram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.666    22.845    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[38].u_pe/s00_axi_aclk
    RAMB18_X5Y5          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[38].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.845    
                         clock uncertainty           -0.482    22.363    
    RAMB18_X5Y5          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.443    21.920    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[38].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.920    
                         arrival time                         -21.409    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.675ns  (logic 2.604ns (26.914%)  route 7.071ns (73.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 22.849 - 20.000 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 11.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.686    11.686    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.140 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[1]
                         net (fo=66, routed)          6.474    20.614    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/m00_bram_rddata[25]
    SLICE_X107Y0         LUT2 (Prop_lut2_I1_O)        0.150    20.764 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg_i_28__40/O
                         net (fo=1, routed)           0.597    21.362    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg_i_28__40_n_0
    RAMB18_X5Y0          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.670    22.849    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/s00_axi_aclk
    RAMB18_X5Y0          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.849    
                         clock uncertainty           -0.482    22.367    
    RAMB18_X5Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.449    21.918    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                         -21.362    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/peram_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.569ns  (logic 2.607ns (27.245%)  route 6.962ns (72.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 22.801 - 20.000 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 11.735 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.735    11.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    14.189 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[2]
                         net (fo=66, routed)          6.370    20.560    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/m00_bram_rddata[18]
    SLICE_X26Y3          LUT2 (Prop_lut2_I1_O)        0.153    20.713 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/peram_reg_i_35__53/O
                         net (fo=1, routed)           0.592    21.304    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/peram_reg_i_35__53_n_0
    RAMB18_X1Y1          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/peram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.622    22.801    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/s00_axi_aclk
    RAMB18_X1Y1          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.801    
                         clock uncertainty           -0.482    22.319    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.448    21.871    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[54].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.871    
                         arrival time                         -21.304    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[45].u_pe/peram_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.653ns  (logic 2.604ns (26.977%)  route 7.049ns (73.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 22.844 - 20.000 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 11.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.686    11.686    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    14.140 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=66, routed)          6.425    20.565    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[45].u_pe/m00_bram_rddata[24]
    SLICE_X91Y7          LUT2 (Prop_lut2_I1_O)        0.150    20.715 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[45].u_pe/peram_reg_i_29__44/O
                         net (fo=1, routed)           0.624    21.339    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[45].u_pe/peram_reg_i_29__44_n_0
    RAMB18_X4Y3          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[45].u_pe/peram_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.665    22.844    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[45].u_pe/s00_axi_aclk
    RAMB18_X4Y3          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[45].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.844    
                         clock uncertainty           -0.482    22.362    
    RAMB18_X4Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.449    21.913    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[45].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.913    
                         arrival time                         -21.339    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.640ns  (logic 2.603ns (27.002%)  route 7.037ns (72.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 22.849 - 20.000 ) 
    Source Clock Delay      (SCD):    1.686ns = ( 11.686 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.686    11.686    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    14.140 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[2]
                         net (fo=66, routed)          6.443    20.583    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/m00_bram_rddata[26]
    SLICE_X106Y0         LUT2 (Prop_lut2_I1_O)        0.149    20.732 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg_i_27__40/O
                         net (fo=1, routed)           0.595    21.327    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg_i_27__40_n_0
    RAMB18_X5Y0          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.670    22.849    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/s00_axi_aclk
    RAMB18_X5Y0          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.849    
                         clock uncertainty           -0.482    22.367    
    RAMB18_X5Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.449    21.918    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         21.918    
                         arrival time                         -21.327    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.853ns  (logic 2.578ns (26.165%)  route 7.275ns (73.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 22.849 - 20.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 11.676 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.676    11.676    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    14.130 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[2]
                         net (fo=66, routed)          6.881    21.011    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/m00_bram_rddata[30]
    SLICE_X106Y1         LUT2 (Prop_lut2_I1_O)        0.124    21.135 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg_i_23__40/O
                         net (fo=1, routed)           0.394    21.529    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg_i_23__40_n_0
    RAMB18_X5Y0          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.670    22.849    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/s00_axi_aclk
    RAMB18_X5Y0          RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.849    
                         clock uncertainty           -0.482    22.367    
    RAMB18_X5Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    22.126    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[41].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                         -21.529    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[57].u_pe/peram_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.638ns  (logic 2.578ns (26.747%)  route 7.060ns (73.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 22.787 - 20.000 ) 
    Source Clock Delay      (SCD):    1.822ns = ( 11.822 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.822    11.822    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    14.276 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[1]
                         net (fo=66, routed)          6.386    20.662    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[57].u_pe/m00_bram_rddata[9]
    SLICE_X7Y28          LUT2 (Prop_lut2_I1_O)        0.124    20.786 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[57].u_pe/peram_reg_i_12__56/O
                         net (fo=1, routed)           0.675    21.461    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[57].u_pe/peram_reg_i_12__56_n_0
    RAMB18_X0Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[57].u_pe/peram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.608    22.787    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[57].u_pe/s00_axi_aclk
    RAMB18_X0Y11         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[57].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.787    
                         clock uncertainty           -0.482    22.305    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.241    22.064    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[57].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         22.064    
                         arrival time                         -21.461    
  -------------------------------------------------------------------
                         slack                                  0.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.889ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[16].u_pe/peram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.162ns  (logic 0.630ns (54.197%)  route 0.532ns (45.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.608ns = ( 10.608 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.608    10.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585    11.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[1]
                         net (fo=66, routed)          0.365    11.558    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[16].u_pe/m00_bram_rddata[21]
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.045    11.603 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[16].u_pe/peram_reg_i_32__15/O
                         net (fo=1, routed)           0.168    11.771    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[16].u_pe/peram_reg_i_32__15_n_0
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[16].u_pe/peram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.878     1.244    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[16].u_pe/s00_axi_aclk
    RAMB18_X3Y32         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[16].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.244    
                         clock uncertainty            0.482     1.726    
    RAMB18_X3Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.881    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[16].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                          11.771    
  -------------------------------------------------------------------
                         slack                                  9.889    

Slack (MET) :             9.905ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.113ns  (logic 0.634ns (56.962%)  route 0.479ns (43.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.614ns = ( 10.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.614    10.614    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    11.199 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[3]
                         net (fo=66, routed)          0.370    11.569    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/m00_bram_rddata[15]
    SLICE_X54Y58         LUT2 (Prop_lut2_I1_O)        0.049    11.618 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg_i_6__13/O
                         net (fo=1, routed)           0.110    11.727    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg_i_6__13_n_0
    RAMB18_X3Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.887     1.253    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/s00_axi_aclk
    RAMB18_X3Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.253    
                         clock uncertainty            0.482     1.735    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[15])
                                                      0.087     1.822    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                          11.727    
  -------------------------------------------------------------------
                         slack                                  9.905    

Slack (MET) :             9.907ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.177ns  (logic 0.630ns (53.518%)  route 0.547ns (46.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.600ns = ( 10.600 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.600    10.600    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585    11.185 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[2]
                         net (fo=66, routed)          0.441    11.627    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/m00_bram_rddata[6]
    SLICE_X32Y57         LUT2 (Prop_lut2_I1_O)        0.045    11.672 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg_i_15__23/O
                         net (fo=1, routed)           0.106    11.777    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg_i_15__23_n_0
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.867     1.233    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.233    
                         clock uncertainty            0.482     1.715    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[6])
                                                      0.155     1.870    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                          11.777    
  -------------------------------------------------------------------
                         slack                                  9.907    

Slack (MET) :             9.918ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[19].u_pe/peram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.196ns  (logic 0.630ns (52.686%)  route 0.566ns (47.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.618ns = ( 10.618 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.618    10.618    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585    11.203 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[2]
                         net (fo=66, routed)          0.399    11.602    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[19].u_pe/m00_bram_rddata[2]
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.045    11.647 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[19].u_pe/peram_reg_i_19__18/O
                         net (fo=1, routed)           0.167    11.814    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[19].u_pe/peram_reg_i_19__18_n_0
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[19].u_pe/peram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.892     1.258    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[19].u_pe/s00_axi_aclk
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[19].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.258    
                         clock uncertainty            0.482     1.740    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.155     1.895    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[19].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                          11.814    
  -------------------------------------------------------------------
                         slack                                  9.918    

Slack (MET) :             9.921ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[2].u_pe/peram_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.197ns  (logic 0.630ns (52.645%)  route 0.567ns (47.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.647ns = ( 10.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.647    10.647    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    11.232 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[3]
                         net (fo=66, routed)          0.398    11.630    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[2].u_pe/m00_bram_rddata[11]
    SLICE_X90Y51         LUT2 (Prop_lut2_I1_O)        0.045    11.675 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[2].u_pe/peram_reg_i_10__1/O
                         net (fo=1, routed)           0.168    11.844    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[2].u_pe/peram_reg_i_10__1_n_0
    RAMB18_X4Y20         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[2].u_pe/peram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.919     1.285    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[2].u_pe/s00_axi_aclk
    RAMB18_X4Y20         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[2].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.285    
                         clock uncertainty            0.482     1.767    
    RAMB18_X4Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.922    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[2].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                          11.844    
  -------------------------------------------------------------------
                         slack                                  9.921    

Slack (MET) :             9.927ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[21].u_pe/peram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.120ns  (logic 0.627ns (55.965%)  route 0.493ns (44.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.595ns = ( 10.595 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.595    10.595    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585    11.180 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[1]
                         net (fo=66, routed)          0.382    11.562    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[21].u_pe/m00_bram_rddata[25]
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.042    11.604 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[21].u_pe/peram_reg_i_28__20/O
                         net (fo=1, routed)           0.111    11.716    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[21].u_pe/peram_reg_i_28__20_n_0
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[21].u_pe/peram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.852     1.218    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[21].u_pe/s00_axi_aclk
    RAMB18_X2Y30         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[21].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.218    
                         clock uncertainty            0.482     1.700    
    RAMB18_X2Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.088     1.788    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[21].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                          11.716    
  -------------------------------------------------------------------
                         slack                                  9.927    

Slack (MET) :             9.928ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[17].u_pe/peram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.200ns  (logic 0.630ns (52.479%)  route 0.570ns (47.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns
    Source Clock Delay      (SCD):    0.647ns = ( 10.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.647    10.647    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585    11.232 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[2]
                         net (fo=66, routed)          0.409    11.642    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[17].u_pe/m00_bram_rddata[10]
    SLICE_X90Y60         LUT2 (Prop_lut2_I1_O)        0.045    11.687 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[17].u_pe/peram_reg_i_11__16/O
                         net (fo=1, routed)           0.161    11.848    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[17].u_pe/peram_reg_i_11__16_n_0
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[17].u_pe/peram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.916     1.282    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[17].u_pe/s00_axi_aclk
    RAMB18_X4Y24         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[17].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.282    
                         clock uncertainty            0.482     1.764    
    RAMB18_X4Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.919    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[17].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                          11.848    
  -------------------------------------------------------------------
                         slack                                  9.928    

Slack (MET) :             9.938ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.208ns  (logic 0.630ns (52.143%)  route 0.578ns (47.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.600ns = ( 10.600 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.600    10.600    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    11.185 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[3]
                         net (fo=66, routed)          0.472    11.657    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/m00_bram_rddata[7]
    SLICE_X32Y57         LUT2 (Prop_lut2_I1_O)        0.045    11.702 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg_i_14__23/O
                         net (fo=1, routed)           0.107    11.808    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg_i_14__23_n_0
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.867     1.233    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.233    
                         clock uncertainty            0.482     1.715    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.155     1.870    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[24].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                          11.808    
  -------------------------------------------------------------------
                         slack                                  9.938    

Slack (MET) :             9.940ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[23].u_pe/peram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.209ns  (logic 0.630ns (52.130%)  route 0.579ns (47.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.600ns = ( 10.600 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.600    10.600    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585    11.185 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[1]
                         net (fo=66, routed)          0.471    11.656    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[23].u_pe/m00_bram_rddata[5]
    SLICE_X32Y61         LUT2 (Prop_lut2_I1_O)        0.045    11.701 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[23].u_pe/peram_reg_i_16__22/O
                         net (fo=1, routed)           0.108    11.809    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[23].u_pe/peram_reg_i_16__22_n_0
    RAMB18_X2Y24         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[23].u_pe/peram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.865     1.231    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[23].u_pe/s00_axi_aclk
    RAMB18_X2Y24         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[23].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.231    
                         clock uncertainty            0.482     1.713    
    RAMB18_X2Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.868    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[23].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                          11.809    
  -------------------------------------------------------------------
                         slack                                  9.940    

Slack (MET) :             9.940ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.213ns  (logic 0.630ns (51.958%)  route 0.583ns (48.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.618ns = ( 10.618 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.618    10.618    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    11.203 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[3]
                         net (fo=66, routed)          0.385    11.588    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/m00_bram_rddata[3]
    SLICE_X55Y53         LUT2 (Prop_lut2_I1_O)        0.045    11.633 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg_i_18__13/O
                         net (fo=1, routed)           0.197    11.831    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg_i_18__13_n_0
    RAMB18_X3Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.887     1.253    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/s00_axi_aclk
    RAMB18_X3Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.253    
                         clock uncertainty            0.482     1.735    
    RAMB18_X3Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.155     1.890    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/INST_PE[14].u_pe/peram_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                          11.831    
  -------------------------------------------------------------------
                         slack                                  9.940    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 1.245ns (18.728%)  route 5.403ns (81.272%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.732     3.026    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X63Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/Q
                         net (fo=370, routed)         2.050     5.532    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/p_0_in[0]
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     5.656    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     5.901 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     5.901    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     6.005 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.755     7.760    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_8840
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.316     8.076 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[15]_INST_0/O
                         net (fo=17, routed)          1.597     9.674    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.514    11.514    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    11.514    
                         clock uncertainty           -0.482    11.032    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    10.295    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 1.245ns (18.791%)  route 5.380ns (81.209%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.732     3.026    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X63Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/Q
                         net (fo=370, routed)         2.050     5.532    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/p_0_in[0]
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     5.656    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     5.901 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     5.901    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     6.005 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.755     7.760    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_8840
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.316     8.076 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[15]_INST_0/O
                         net (fo=17, routed)          1.575     9.651    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.514    11.514    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    11.514    
                         clock uncertainty           -0.482    11.032    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    10.295    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 1.238ns (18.927%)  route 5.303ns (81.073%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.732     3.026    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X63Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/Q
                         net (fo=370, routed)         2.312     5.794    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/p_0_in[0]
    SLICE_X80Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.918 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[4]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     5.918    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[4]_INST_0_i_20_n_0
    SLICE_X80Y21         MUXF7 (Prop_muxf7_I0_O)      0.238     6.156 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[4]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.156    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[4]_INST_0_i_8_n_0
    SLICE_X80Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     6.260 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.940     8.201    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_8806
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.316     8.517 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[4]_INST_0/O
                         net (fo=1, routed)           1.050     9.567    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.521    11.521    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.482    11.039    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    10.302    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.302    
                         arrival time                          -9.567    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.245ns (19.089%)  route 5.277ns (80.911%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.732     3.026    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X63Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/Q
                         net (fo=370, routed)         2.050     5.532    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/p_0_in[0]
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     5.656    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     5.901 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     5.901    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     6.005 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.755     7.760    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_8840
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.316     8.076 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[15]_INST_0/O
                         net (fo=17, routed)          1.472     9.548    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.514    11.514    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    11.514    
                         clock uncertainty           -0.482    11.032    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    10.295    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.245ns (19.089%)  route 5.277ns (80.911%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.732     3.026    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X63Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/Q
                         net (fo=370, routed)         2.050     5.532    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/p_0_in[0]
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     5.656    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     5.901 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     5.901    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     6.005 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.755     7.760    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_8840
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.316     8.076 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[15]_INST_0/O
                         net (fo=17, routed)          1.472     9.548    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.514    11.514    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    11.514    
                         clock uncertainty           -0.482    11.032    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    10.295    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.295    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.238ns (19.052%)  route 5.260ns (80.948%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.732     3.026    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X63Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/Q
                         net (fo=370, routed)         2.409     5.891    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/p_0_in[0]
    SLICE_X81Y19         LUT6 (Prop_lut6_I2_O)        0.124     6.015 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[6]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     6.015    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[6]_INST_0_i_20_n_0
    SLICE_X81Y19         MUXF7 (Prop_muxf7_I0_O)      0.238     6.253 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     6.253    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[6]_INST_0_i_8_n_0
    SLICE_X81Y19         MUXF8 (Prop_muxf8_I0_O)      0.104     6.357 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.858     8.215    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_8812
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.316     8.531 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[6]_INST_0/O
                         net (fo=1, routed)           0.993     9.524    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.521    11.521    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.482    11.039    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    10.302    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.302    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.245ns (19.528%)  route 5.130ns (80.472%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.732     3.026    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X63Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/Q
                         net (fo=370, routed)         2.050     5.532    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/p_0_in[0]
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     5.656    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     5.901 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     5.901    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     6.005 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.755     7.760    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_8840
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.316     8.076 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[15]_INST_0/O
                         net (fo=17, routed)          1.325     9.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.506    11.506    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    11.506    
                         clock uncertainty           -0.482    11.024    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    10.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.375ns  (logic 1.245ns (19.528%)  route 5.130ns (80.472%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.732     3.026    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X63Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/Q
                         net (fo=370, routed)         2.050     5.532    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/p_0_in[0]
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     5.656    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     5.901 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     5.901    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     6.005 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.755     7.760    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_8840
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.316     8.076 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[15]_INST_0/O
                         net (fo=17, routed)          1.325     9.401    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.506    11.506    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    11.506    
                         clock uncertainty           -0.482    11.024    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    10.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 1.238ns (19.538%)  route 5.098ns (80.462%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.732     3.026    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X63Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/Q
                         net (fo=370, routed)         2.095     5.577    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/p_0_in[0]
    SLICE_X82Y19         LUT6 (Prop_lut6_I2_O)        0.124     5.701 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[7]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     5.701    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[7]_INST_0_i_20_n_0
    SLICE_X82Y19         MUXF7 (Prop_muxf7_I0_O)      0.241     5.942 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     5.942    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[7]_INST_0_i_8_n_0
    SLICE_X82Y19         MUXF8 (Prop_muxf8_I0_O)      0.098     6.040 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.936     7.976    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_8815
    SLICE_X52Y48         LUT6 (Prop_lut6_I3_O)        0.319     8.295 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[7]_INST_0/O
                         net (fo=1, routed)           1.067     9.362    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.521    11.521    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.482    11.039    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    10.302    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.302    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 1.245ns (19.715%)  route 5.070ns (80.285%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 11.506 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.732     3.026    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X63Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[1]/Q
                         net (fo=370, routed)         2.050     5.532    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/p_0_in[0]
    SLICE_X43Y30         LUT6 (Prop_lut6_I2_O)        0.124     5.656 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     5.656    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_25_n_0
    SLICE_X43Y30         MUXF7 (Prop_muxf7_I1_O)      0.245     5.901 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     5.901    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_10_n_0
    SLICE_X43Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     6.005 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_wrdata[15]_INST_0_i_3/O
                         net (fo=1, routed)           1.755     7.760    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_8840
    SLICE_X54Y63         LUT6 (Prop_lut6_I5_O)        0.316     8.076 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[15]_INST_0/O
                         net (fo=17, routed)          1.265     9.341    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          1.506    11.506    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    11.506    
                         clock uncertainty           -0.482    11.024    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    10.287    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.287    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  0.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.130ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.874ns  (logic 0.186ns (21.274%)  route 0.688ns (78.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 20.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.586    20.921    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X61Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141    21.062 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/Q
                         net (fo=48, routed)          0.484    21.546    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_2083
    SLICE_X56Y44         LUT6 (Prop_lut6_I2_O)        0.045    21.591 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[2]_INST_0/O
                         net (fo=1, routed)           0.204    21.796    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.887    10.887    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    10.887    
                         clock uncertainty            0.482    11.369    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    11.665    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.665    
                         arrival time                          21.796    
  -------------------------------------------------------------------
                         slack                                 10.130    

Slack (MET) :             10.162ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/harv_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.699ns  (logic 0.164ns (23.450%)  route 0.535ns (76.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 20.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.586    20.921    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X62Y47         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/harv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.164    21.085 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/harv_flag_reg/Q
                         net (fo=37, routed)          0.535    21.621    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.887    10.887    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    10.887    
                         clock uncertainty            0.482    11.369    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089    11.458    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.458    
                         arrival time                          21.621    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.201ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.945ns  (logic 0.186ns (19.680%)  route 0.759ns (80.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 20.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.586    20.921    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X61Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141    21.062 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/Q
                         net (fo=48, routed)          0.329    21.392    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_2083
    SLICE_X55Y47         LUT6 (Prop_lut6_I2_O)        0.045    21.437 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[3]_INST_0/O
                         net (fo=1, routed)           0.430    21.867    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.887    10.887    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    10.887    
                         clock uncertainty            0.482    11.369    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    11.665    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.665    
                         arrival time                          21.867    
  -------------------------------------------------------------------
                         slack                                 10.201    

Slack (MET) :             10.235ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.979ns  (logic 0.186ns (19.005%)  route 0.793ns (80.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 20.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.586    20.921    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X61Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141    21.062 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/Q
                         net (fo=48, routed)          0.494    21.557    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_2083
    SLICE_X56Y44         LUT6 (Prop_lut6_I2_O)        0.045    21.602 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[1]_INST_0/O
                         net (fo=1, routed)           0.299    21.900    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.887    10.887    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    10.887    
                         clock uncertainty            0.482    11.369    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    11.665    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.665    
                         arrival time                          21.900    
  -------------------------------------------------------------------
                         slack                                 10.235    

Slack (MET) :             10.238ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.982ns  (logic 0.186ns (18.948%)  route 0.796ns (81.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns = ( 10.887 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 20.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.586    20.921    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X61Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141    21.062 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/Q
                         net (fo=48, routed)          0.454    21.517    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_2083
    SLICE_X58Y43         LUT6 (Prop_lut6_I2_O)        0.045    21.562 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[0]_INST_0/O
                         net (fo=1, routed)           0.341    21.903    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.887    10.887    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    10.887    
                         clock uncertainty            0.482    11.369    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    11.665    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.665    
                         arrival time                          21.903    
  -------------------------------------------------------------------
                         slack                                 10.238    

Slack (MET) :             10.270ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.442%)  route 0.823ns (81.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 10.882 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 20.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.586    20.921    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X61Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141    21.062 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/Q
                         net (fo=48, routed)          0.497    21.559    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_2083
    SLICE_X56Y51         LUT6 (Prop_lut6_I2_O)        0.045    21.604 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[14]_INST_0/O
                         net (fo=1, routed)           0.326    21.930    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.882    10.882    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    10.882    
                         clock uncertainty            0.482    11.364    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    11.660    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.660    
                         arrival time                          21.930    
  -------------------------------------------------------------------
                         slack                                 10.270    

Slack (MET) :             10.294ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.068ns  (logic 0.186ns (17.411%)  route 0.882ns (82.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 10.917 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 20.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.586    20.921    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X61Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141    21.062 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/Q
                         net (fo=48, routed)          0.488    21.550    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_2083
    SLICE_X82Y48         LUT6 (Prop_lut6_I2_O)        0.045    21.595 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[8]_INST_0/O
                         net (fo=1, routed)           0.394    21.990    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    10.917    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    10.917    
                         clock uncertainty            0.482    11.399    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    11.695    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.695    
                         arrival time                          21.990    
  -------------------------------------------------------------------
                         slack                                 10.294    

Slack (MET) :             10.297ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.923ns  (logic 0.186ns (20.144%)  route 0.737ns (79.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 10.882 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 20.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.586    20.921    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X61Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141    21.062 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[6]/Q
                         net (fo=21, routed)          0.428    21.491    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[6]_0
    SLICE_X64Y65         LUT3 (Prop_lut3_I0_O)        0.045    21.536 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/m00_bram_addr[12]_INST_0/O
                         net (fo=8, routed)           0.309    21.845    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.882    10.882    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    10.882    
                         clock uncertainty            0.482    11.364    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    11.547    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.547    
                         arrival time                          21.845    
  -------------------------------------------------------------------
                         slack                                 10.297    

Slack (MET) :             10.361ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.135ns  (logic 0.186ns (16.389%)  route 0.949ns (83.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns = ( 10.917 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 20.921 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.586    20.921    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X61Y48         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141    21.062 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[5]/Q
                         net (fo=48, routed)          0.605    21.667    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427_n_2083
    SLICE_X84Y49         LUT6 (Prop_lut6_I2_O)        0.045    21.712 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[10]_INST_0/O
                         net (fo=1, routed)           0.344    22.056    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.917    10.917    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    10.917    
                         clock uncertainty            0.482    11.399    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    11.695    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.695    
                         arrival time                          22.056    
  -------------------------------------------------------------------
                         slack                                 10.361    

Slack (MET) :             10.386ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        1.126ns  (logic 0.209ns (18.567%)  route 0.917ns (81.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns = ( 10.882 - 10.000 ) 
    Source Clock Delay      (SCD):    0.921ns = ( 20.920 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.585    20.920    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/s00_axi_aclk
    SLICE_X62Y45         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.164    21.084 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/counter_reg[4]/Q
                         net (fo=71, routed)          0.688    21.772    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/p_0_in_0[3]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.045    21.817 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/m00_bram_wrdata[15]_INST_0/O
                         net (fo=17, routed)          0.229    22.046    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line427/u_clk/inst/clkout1_buf/O
                         net (fo=12, routed)          0.882    10.882    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.000    10.882    
                         clock uncertainty            0.482    11.364    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    11.660    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.660    
                         arrival time                          22.046    
  -------------------------------------------------------------------
                         slack                                 10.386    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.982ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.982ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.603%)  route 2.715ns (82.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.649     2.943    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.055    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.179 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.059     6.238    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y63         FDPE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.475    22.654    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y63         FDPE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X34Y63         FDPE (Recov_fdpe_C_PRE)     -0.361    22.220    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 15.982    

Slack (MET) :             15.982ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.603%)  route 2.715ns (82.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.649     2.943    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.055    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.179 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.059     6.238    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y63         FDPE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.475    22.654    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y63         FDPE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X34Y63         FDPE (Recov_fdpe_C_PRE)     -0.361    22.220    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 15.982    

Slack (MET) :             15.982ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.603%)  route 2.715ns (82.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.649     2.943    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.055    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.179 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.059     6.238    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y63         FDPE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.475    22.654    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y63         FDPE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X34Y63         FDPE (Recov_fdpe_C_PRE)     -0.361    22.220    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 15.982    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.603%)  route 2.715ns (82.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.649     2.943    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.055    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.179 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.059     6.238    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y63         FDPE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.475    22.654    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y63         FDPE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X34Y63         FDPE (Recov_fdpe_C_PRE)     -0.319    22.262    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.603%)  route 2.715ns (82.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.649     2.943    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.055    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.179 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.059     6.238    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y63         FDPE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.475    22.654    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y63         FDPE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X34Y63         FDPE (Recov_fdpe_C_PRE)     -0.319    22.262    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.603%)  route 2.715ns (82.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.649     2.943    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.055    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.179 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.059     6.238    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X34Y63         FDCE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.475    22.654    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y63         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X34Y63         FDCE (Recov_fdce_C_CLR)     -0.319    22.262    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.580ns (17.693%)  route 2.698ns (82.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.649     2.943    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.055    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.179 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.042     6.221    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X36Y61         FDCE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.476    22.655    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X36Y61         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X36Y61         FDCE (Recov_fdce_C_CLR)     -0.319    22.263    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.580ns (17.693%)  route 2.698ns (82.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.649     2.943    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.055    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.179 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          2.042     6.221    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X36Y61         FDCE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.476    22.655    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X36Y61         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X36Y61         FDCE (Recov_fdce_C_CLR)     -0.319    22.263    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.048ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.580ns (17.961%)  route 2.649ns (82.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.649     2.943    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.055    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.179 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.993     6.172    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X36Y62         FDPE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.475    22.654    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X36Y62         FDPE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X36Y62         FDPE (Recov_fdpe_C_PRE)     -0.361    22.220    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                 16.048    

Slack (MET) :             16.048ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.580ns (17.961%)  route 2.649ns (82.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.649     2.943    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     3.399 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.656     4.055    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y60         LUT3 (Prop_lut3_I0_O)        0.124     4.179 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.993     6.172    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X36Y62         FDPE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        1.475    22.654    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X36Y62         FDPE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X36Y62         FDPE (Recov_fdpe_C_PRE)     -0.361    22.220    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         22.220    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                 16.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.923%)  route 0.237ns (56.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.577     0.913    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y96         FDRE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.217 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.336    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y95         FDCE                                         f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.847     1.213    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y95         FDCE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.284     0.929    
    SLICE_X59Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.923%)  route 0.237ns (56.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.577     0.913    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y96         FDRE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.217 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.336    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y95         FDCE                                         f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.847     1.213    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y95         FDCE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.284     0.929    
    SLICE_X59Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.923%)  route 0.237ns (56.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.577     0.913    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y96         FDRE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.217 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.336    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y95         FDCE                                         f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.847     1.213    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y95         FDCE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.284     0.929    
    SLICE_X59Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.923%)  route 0.237ns (56.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.577     0.913    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y96         FDRE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.217 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.336    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y95         FDCE                                         f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.847     1.213    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y95         FDCE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.284     0.929    
    SLICE_X59Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.923%)  route 0.237ns (56.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.577     0.913    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y96         FDRE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.217 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.336    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y95         FDCE                                         f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.847     1.213    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X59Y95         FDCE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.284     0.929    
    SLICE_X59Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.837    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.667%)  route 0.293ns (58.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.548     0.884    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y71         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.152     1.200    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.245 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.140     1.385    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y70         FDCE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.814     1.180    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y70         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.264     0.916    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.667%)  route 0.293ns (58.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.548     0.884    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y71         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.152     1.200    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.245 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.140     1.385    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y70         FDCE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.814     1.180    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y70         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.264     0.916    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.067     0.849    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.914%)  route 0.362ns (66.086%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.577     0.913    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y96         FDRE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y96         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.118     1.172    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X59Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.217 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.244     1.461    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X58Y94         FDCE                                         f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.847     1.213    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X58Y94         FDCE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.284     0.929    
    SLICE_X58Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.862    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.989%)  route 0.361ns (66.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.575     0.911    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y90         FDRE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.145     1.197    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y90         LUT3 (Prop_lut3_I1_O)        0.045     1.242 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.216     1.458    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y90         FDCE                                         f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.846     1.212    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X57Y90         FDCE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.264     0.948    
    SLICE_X57Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.989%)  route 0.361ns (66.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.575     0.911    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y90         FDRE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.145     1.197    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X55Y90         LUT3 (Prop_lut3_I1_O)        0.045     1.242 f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.216     1.458    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y90         FDCE                                         f  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6269, routed)        0.846     1.212    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X57Y90         FDCE                                         r  design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.264     0.948    
    SLICE_X57Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.856    design_1_i/axi_mem_intercon_1/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.602    





