LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity adder4 IS
	port (bigCin :IN STD_LOGIC;
			x,y :IN STD_LOGIc_vector (3 DOWNTO 0);
			S :OUt STD_LOGIC_vector (3 DOWNTO 0);
			Cout : OUT STD_LOGIC);
		END adder4; 
		
ARCHITECTURE Structure OF adder4 IS
	SIGNAL C: STD_LOGIC_VECTor(1 TO 3);
	component Adder 
		PORT(Cin, x,y : IN STD_LOGIC;
	     s, Cout : OUT STD_LOGIC);
		 END component;
		 
	BEGIN 
	stage0: Adder PORT MAP (bigCin, X(0), Y(0), S(0),C(1)); 
	stage1: Adder PORT MAP (C(1), X(1), Y(1), S(1),C(2));
	stage2: Adder PORT MAP (C(2), X(2), Y(2), S(2),C(3));
	stage3: Adder PORT MAP (C(3), X(3), Y(3), S(3),Cout);
	END Structure;
