{
  "module_name": "tcic.h",
  "hash_id": "0c6706ca8c351647e516746daa178a5c62cd40351717e9b1a56e9373e7cf7965",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pcmcia/tcic.h",
  "human_readable_source": " \n\n#ifndef _LINUX_TCIC_H\n#define _LINUX_TCIC_H\n\n#define TCIC_BASE\t\t0x240\n\n \n#define TCIC_DATA\t\t0x00\n#define TCIC_ADDR\t\t0x02\n#define TCIC_SCTRL\t\t0x06\n#define TCIC_SSTAT\t\t0x07\n#define TCIC_MODE\t\t0x08\n#define TCIC_PWR\t\t0x09\n#define TCIC_EDC\t\t0x0A\n#define TCIC_ICSR\t\t0x0C\n#define TCIC_IENA\t\t0x0D\n#define TCIC_AUX\t\t0x0E\n\n#define TCIC_SS_SHFT\t\t12\n#define TCIC_SS_MASK\t\t0x7000\n\n \n#define TCIC_ADR2_REG\t\t0x8000\n#define TCIC_ADR2_INDREG\t0x0800\n\n#define TCIC_ADDR_REG\t\t0x80000000\n#define TCIC_ADDR_SS_SHFT\t(TCIC_SS_SHFT+16)\n#define TCIC_ADDR_SS_MASK\t(TCIC_SS_MASK<<16)\n#define TCIC_ADDR_INDREG\t0x08000000\n#define TCIC_ADDR_IO\t\t0x04000000\n#define TCIC_ADDR_MASK\t\t0x03ffffff\n\n \n#define TCIC_SCTRL_ENA\t\t0x01\n#define TCIC_SCTRL_INCMODE\t0x18\n#define TCIC_SCTRL_INCMODE_HOLD\t0x00\n#define TCIC_SCTRL_INCMODE_WORD\t0x08\n#define TCIC_SCTRL_INCMODE_REG\t0x10\n#define TCIC_SCTRL_INCMODE_AUTO\t0x18\n#define TCIC_SCTRL_EDCSUM\t0x20\n#define TCIC_SCTRL_RESET\t0x80\n\n \n#define TCIC_SSTAT_6US\t\t0x01\n#define TCIC_SSTAT_10US\t\t0x02\n#define TCIC_SSTAT_PROGTIME\t0x04\n#define TCIC_SSTAT_LBAT1\t0x08\n#define TCIC_SSTAT_LBAT2\t0x10\n#define TCIC_SSTAT_RDY\t\t0x20\t \n#define TCIC_SSTAT_WP\t\t0x40\n#define TCIC_SSTAT_CD\t\t0x80\t \n\n \n#define TCIC_MODE_PGMMASK\t0x1f\n#define TCIC_MODE_NORMAL\t0x00\n#define TCIC_MODE_PGMWR\t\t0x01\n#define TCIC_MODE_PGMRD\t\t0x02\n#define TCIC_MODE_PGMCE\t\t0x04\n#define TCIC_MODE_PGMDBW\t0x08\n#define TCIC_MODE_PGMWORD\t0x10\n#define TCIC_MODE_AUXSEL_MASK\t0xe0\n\n \n#define TCIC_AUX_TCTL\t\t(0<<5)\n#define TCIC_AUX_PCTL\t\t(1<<5)\n#define TCIC_AUX_WCTL\t\t(2<<5)\n#define TCIC_AUX_EXTERN\t\t(3<<5)\n#define TCIC_AUX_PDATA\t\t(4<<5)\n#define TCIC_AUX_SYSCFG\t\t(5<<5)\n#define TCIC_AUX_ILOCK\t\t(6<<5)\n#define TCIC_AUX_TEST\t\t(7<<5)\n\n \n#define TCIC_PWR_VCC(sock)\t(0x01<<(sock))\n#define TCIC_PWR_VCC_MASK\t0x03\n#define TCIC_PWR_VPP(sock)\t(0x08<<(sock))\n#define TCIC_PWR_VPP_MASK\t0x18\n#define TCIC_PWR_CLIMENA\t0x40\n#define TCIC_PWR_CLIMSTAT\t0x80\n\n \n#define TCIC_ICSR_CLEAR\t\t0x01\n#define TCIC_ICSR_SET\t\t0x02\n#define TCIC_ICSR_JAM\t\t(TCIC_ICSR_CLEAR|TCIC_ICSR_SET)\n#define TCIC_ICSR_STOPCPU\t0x04\n#define TCIC_ICSR_ILOCK\t\t0x08\n#define TCIC_ICSR_PROGTIME\t0x10\n#define TCIC_ICSR_ERR\t\t0x20\n#define TCIC_ICSR_CDCHG\t\t0x40\n#define TCIC_ICSR_IOCHK\t\t0x80\n\n \n#define TCIC_IENA_CFG_MASK\t0x03\n#define TCIC_IENA_CFG_OFF\t0x00\t \n#define TCIC_IENA_CFG_OD\t0x01\t \n#define TCIC_IENA_CFG_LOW\t0x02\t \n#define TCIC_IENA_CFG_HIGH\t0x03\t \n#define TCIC_IENA_ILOCK\t\t0x08\n#define TCIC_IENA_PROGTIME\t0x10\n#define TCIC_IENA_ERR\t\t0x20\t \n#define TCIC_IENA_CDCHG\t\t0x40\n\n \n#define TCIC_WAIT_COUNT_MASK\t0x001f\n#define TCIC_WAIT_ASYNC\t\t0x0020\n#define TCIC_WAIT_SENSE\t\t0x0040\n#define TCIC_WAIT_SRC\t\t0x0080\n#define TCIC_WCTL_WR\t\t0x0100\n#define TCIC_WCTL_RD\t\t0x0200\n#define TCIC_WCTL_CE\t\t0x0400\n#define TCIC_WCTL_LLBAT1\t0x0800\n#define TCIC_WCTL_LLBAT2\t0x1000\n#define TCIC_WCTL_LRDY\t\t0x2000\n#define TCIC_WCTL_LWP\t\t0x4000\n#define TCIC_WCTL_LCD\t\t0x8000\n\n \n#define TCIC_SYSCFG_IRQ_MASK\t0x000f\n#define TCIC_SYSCFG_MCSFULL\t0x0010\n#define TCIC_SYSCFG_IO1723\t0x0020\n#define TCIC_SYSCFG_MCSXB\t0x0040\n#define TCIC_SYSCFG_ICSXB\t0x0080\n#define TCIC_SYSCFG_NOPDN\t0x0100\n#define TCIC_SYSCFG_MPSEL_SHFT\t9\n#define TCIC_SYSCFG_MPSEL_MASK\t0x0e00\n#define TCIC_SYSCFG_MPSENSE\t0x2000\n#define TCIC_SYSCFG_AUTOBUSY\t0x4000\n#define TCIC_SYSCFG_ACC\t\t0x8000\n\n#define TCIC_ILOCK_OUT\t\t0x01\n#define TCIC_ILOCK_SENSE\t0x02\n#define TCIC_ILOCK_CRESET\t0x04\n#define TCIC_ILOCK_CRESENA\t0x08\n#define TCIC_ILOCK_CWAIT\t0x10\n#define TCIC_ILOCK_CWAITSNS\t0x20\n#define TCIC_ILOCK_HOLD_MASK\t0xc0\n#define TCIC_ILOCK_HOLD_CCLK\t0xc0\n\n#define TCIC_ILOCKTEST_ID_SH\t8\n#define TCIC_ILOCKTEST_ID_MASK\t0x7f00\n#define TCIC_ILOCKTEST_MCIC_1\t0x8000\n\n#define TCIC_ID_DB86082\t\t0x02\n#define TCIC_ID_DB86082A\t0x03\n#define TCIC_ID_DB86084\t\t0x04\n#define TCIC_ID_DB86084A\t0x08\n#define TCIC_ID_DB86072\t\t0x15\n#define TCIC_ID_DB86184\t\t0x14\n#define TCIC_ID_DB86082B\t0x17\n\n#define TCIC_TEST_DIAG\t\t0x8000\n\n \n\n#define TCIC_SCF1(sock)\t((sock)<<3)\n#define TCIC_SCF2(sock) (((sock)<<3)+2)\n\n \n#define TCIC_SCF1_IRQ_MASK\t0x000f\n#define TCIC_SCF1_IRQ_OFF\t0x0000\n#define TCIC_SCF1_IRQOC\t\t0x0010\n#define TCIC_SCF1_PCVT\t\t0x0020\n#define TCIC_SCF1_IRDY\t\t0x0040\n#define TCIC_SCF1_ATA\t\t0x0080\n#define TCIC_SCF1_DMA_SHIFT\t8\n#define TCIC_SCF1_DMA_MASK\t0x0700\n#define TCIC_SCF1_DMA_OFF\t0\n#define TCIC_SCF1_DREQ2\t\t2\n#define TCIC_SCF1_IOSTS\t\t0x0800\n#define TCIC_SCF1_SPKR\t\t0x1000\n#define TCIC_SCF1_FINPACK\t0x2000\n#define TCIC_SCF1_DELWR\t\t0x4000\n#define TCIC_SCF1_HD7IDE\t0x8000\n\n \n#define TCIC_SCF2_RI\t\t0x0001\n#define TCIC_SCF2_IDBR\t\t0x0002\n#define TCIC_SCF2_MDBR\t\t0x0004\n#define TCIC_SCF2_MLBAT1\t0x0008\n#define TCIC_SCF2_MLBAT2\t0x0010\n#define TCIC_SCF2_MRDY\t\t0x0020\n#define TCIC_SCF2_MWP\t\t0x0040\n#define TCIC_SCF2_MCD\t\t0x0080\n#define TCIC_SCF2_MALL\t\t0x00f8\n\n \n#define TCIC_MWIN(sock,map)\t(0x100+(((map)+((sock)<<2))<<3))\n#define TCIC_MBASE_X\t\t2\n#define TCIC_MMAP_X\t\t4\n#define TCIC_MCTL_X\t\t6\n\n#define TCIC_MBASE_4K_BIT\t0x4000\n#define TCIC_MBASE_HA_SHFT\t12\n#define TCIC_MBASE_HA_MASK\t0x0fff\n\n#define TCIC_MMAP_REG\t\t0x8000\n#define TCIC_MMAP_CA_SHFT\t12\n#define TCIC_MMAP_CA_MASK\t0x3fff\n\n#define TCIC_MCTL_WSCNT_MASK\t0x001f\n#define TCIC_MCTL_WCLK\t\t0x0020\n#define TCIC_MCTL_WCLK_CCLK\t0x0000\n#define TCIC_MCTL_WCLK_BCLK\t0x0020\n#define TCIC_MCTL_QUIET\t\t0x0040\n#define TCIC_MCTL_WP\t\t0x0080\n#define TCIC_MCTL_ACC\t\t0x0100\n#define TCIC_MCTL_KE\t\t0x0200\n#define TCIC_MCTL_EDC\t\t0x0400\n#define TCIC_MCTL_B8\t\t0x0800\n#define TCIC_MCTL_SS_SHFT\tTCIC_SS_SHFT\n#define TCIC_MCTL_SS_MASK\tTCIC_SS_MASK\n#define TCIC_MCTL_ENA\t\t0x8000\n\n \n#define TCIC_IWIN(sock,map)\t(0x200+(((map)+((sock)<<1))<<2))\n#define TCIC_IBASE_X\t\t0\n#define TCIC_ICTL_X\t\t2\n\n#define TCIC_ICTL_WSCNT_MASK\tTCIC_MCTL_WSCNT_MASK\n#define TCIC_ICTL_QUIET\t\tTCIC_MCTL_QUIET\n#define TCIC_ICTL_1K\t\t0x0080\n#define TCIC_ICTL_PASS16\t0x0100\n#define TCIC_ICTL_ACC\t\tTCIC_MCTL_ACC\n#define TCIC_ICTL_TINY\t\t0x0200\n#define TCIC_ICTL_B16\t\t0x0400\n#define TCIC_ICTL_B8\t\tTCIC_MCTL_B8\n#define TCIC_ICTL_BW_MASK\t(TCIC_ICTL_B16|TCIC_ICTL_B8)\n#define TCIC_ICTL_BW_DYN\t0\n#define TCIC_ICTL_BW_8\t\tTCIC_ICTL_B8\n#define TCIC_ICTL_BW_16\t\tTCIC_ICTL_B16\n#define TCIC_ICTL_BW_ATA\t(TCIC_ICTL_B16|TCIC_ICTL_B8)\n#define TCIC_ICTL_SS_SHFT\tTCIC_SS_SHFT\n#define TCIC_ICTL_SS_MASK\tTCIC_SS_MASK\n#define TCIC_ICTL_ENA\t\tTCIC_MCTL_ENA\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}