// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="app_intg_rdc_32to16,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.762000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1322,HLS_SYN_LUT=1871}" *)

module app_intg_rdc_32to16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        reset_app_intg_rdc_32to16_V_dout,
        reset_app_intg_rdc_32to16_V_empty_n,
        reset_app_intg_rdc_32to16_V_read,
        app_intg_rdc_input_32to16_V_overlap_0_dout,
        app_intg_rdc_input_32to16_V_overlap_0_empty_n,
        app_intg_rdc_input_32to16_V_overlap_0_read,
        app_intg_rdc_input_32to16_V_overlap_1_dout,
        app_intg_rdc_input_32to16_V_overlap_1_empty_n,
        app_intg_rdc_input_32to16_V_overlap_1_read,
        app_intg_rdc_input_32to16_V_overlap_2_dout,
        app_intg_rdc_input_32to16_V_overlap_2_empty_n,
        app_intg_rdc_input_32to16_V_overlap_2_read,
        app_intg_rdc_input_32to16_V_overlap_3_dout,
        app_intg_rdc_input_32to16_V_overlap_3_empty_n,
        app_intg_rdc_input_32to16_V_overlap_3_read,
        app_intg_rdc_input_32to16_V_overlap_4_dout,
        app_intg_rdc_input_32to16_V_overlap_4_empty_n,
        app_intg_rdc_input_32to16_V_overlap_4_read,
        app_intg_rdc_input_32to16_V_overlap_5_dout,
        app_intg_rdc_input_32to16_V_overlap_5_empty_n,
        app_intg_rdc_input_32to16_V_overlap_5_read,
        app_intg_rdc_input_32to16_V_overlap_6_dout,
        app_intg_rdc_input_32to16_V_overlap_6_empty_n,
        app_intg_rdc_input_32to16_V_overlap_6_read,
        app_intg_rdc_input_32to16_V_overlap_7_dout,
        app_intg_rdc_input_32to16_V_overlap_7_empty_n,
        app_intg_rdc_input_32to16_V_overlap_7_read,
        app_intg_rdc_input_32to16_V_overlap_8_dout,
        app_intg_rdc_input_32to16_V_overlap_8_empty_n,
        app_intg_rdc_input_32to16_V_overlap_8_read,
        app_intg_rdc_input_32to16_V_overlap_9_dout,
        app_intg_rdc_input_32to16_V_overlap_9_empty_n,
        app_intg_rdc_input_32to16_V_overlap_9_read,
        app_intg_rdc_input_32to16_V_overlap_10_dout,
        app_intg_rdc_input_32to16_V_overlap_10_empty_n,
        app_intg_rdc_input_32to16_V_overlap_10_read,
        app_intg_rdc_input_32to16_V_overlap_11_dout,
        app_intg_rdc_input_32to16_V_overlap_11_empty_n,
        app_intg_rdc_input_32to16_V_overlap_11_read,
        app_intg_rdc_input_32to16_V_overlap_12_dout,
        app_intg_rdc_input_32to16_V_overlap_12_empty_n,
        app_intg_rdc_input_32to16_V_overlap_12_read,
        app_intg_rdc_input_32to16_V_overlap_13_dout,
        app_intg_rdc_input_32to16_V_overlap_13_empty_n,
        app_intg_rdc_input_32to16_V_overlap_13_read,
        app_intg_rdc_input_32to16_V_overlap_14_dout,
        app_intg_rdc_input_32to16_V_overlap_14_empty_n,
        app_intg_rdc_input_32to16_V_overlap_14_read,
        app_intg_rdc_input_32to16_V_overlap_15_dout,
        app_intg_rdc_input_32to16_V_overlap_15_empty_n,
        app_intg_rdc_input_32to16_V_overlap_15_read,
        app_intg_rdc_input_32to16_V_overlap_16_dout,
        app_intg_rdc_input_32to16_V_overlap_16_empty_n,
        app_intg_rdc_input_32to16_V_overlap_16_read,
        app_intg_rdc_input_32to16_V_overlap_17_dout,
        app_intg_rdc_input_32to16_V_overlap_17_empty_n,
        app_intg_rdc_input_32to16_V_overlap_17_read,
        app_intg_rdc_input_32to16_V_overlap_18_dout,
        app_intg_rdc_input_32to16_V_overlap_18_empty_n,
        app_intg_rdc_input_32to16_V_overlap_18_read,
        app_intg_rdc_input_32to16_V_overlap_19_dout,
        app_intg_rdc_input_32to16_V_overlap_19_empty_n,
        app_intg_rdc_input_32to16_V_overlap_19_read,
        app_intg_rdc_input_32to16_V_overlap_20_dout,
        app_intg_rdc_input_32to16_V_overlap_20_empty_n,
        app_intg_rdc_input_32to16_V_overlap_20_read,
        app_intg_rdc_input_32to16_V_overlap_21_dout,
        app_intg_rdc_input_32to16_V_overlap_21_empty_n,
        app_intg_rdc_input_32to16_V_overlap_21_read,
        app_intg_rdc_input_32to16_V_overlap_22_dout,
        app_intg_rdc_input_32to16_V_overlap_22_empty_n,
        app_intg_rdc_input_32to16_V_overlap_22_read,
        app_intg_rdc_input_32to16_V_overlap_23_dout,
        app_intg_rdc_input_32to16_V_overlap_23_empty_n,
        app_intg_rdc_input_32to16_V_overlap_23_read,
        app_intg_rdc_input_32to16_V_overlap_24_dout,
        app_intg_rdc_input_32to16_V_overlap_24_empty_n,
        app_intg_rdc_input_32to16_V_overlap_24_read,
        app_intg_rdc_input_32to16_V_overlap_25_dout,
        app_intg_rdc_input_32to16_V_overlap_25_empty_n,
        app_intg_rdc_input_32to16_V_overlap_25_read,
        app_intg_rdc_input_32to16_V_overlap_26_dout,
        app_intg_rdc_input_32to16_V_overlap_26_empty_n,
        app_intg_rdc_input_32to16_V_overlap_26_read,
        app_intg_rdc_input_32to16_V_overlap_27_dout,
        app_intg_rdc_input_32to16_V_overlap_27_empty_n,
        app_intg_rdc_input_32to16_V_overlap_27_read,
        app_intg_rdc_input_32to16_V_overlap_28_dout,
        app_intg_rdc_input_32to16_V_overlap_28_empty_n,
        app_intg_rdc_input_32to16_V_overlap_28_read,
        app_intg_rdc_input_32to16_V_overlap_29_dout,
        app_intg_rdc_input_32to16_V_overlap_29_empty_n,
        app_intg_rdc_input_32to16_V_overlap_29_read,
        app_intg_rdc_input_32to16_V_overlap_30_dout,
        app_intg_rdc_input_32to16_V_overlap_30_empty_n,
        app_intg_rdc_input_32to16_V_overlap_30_read,
        app_intg_rdc_input_32to16_V_overlap_31_dout,
        app_intg_rdc_input_32to16_V_overlap_31_empty_n,
        app_intg_rdc_input_32to16_V_overlap_31_read,
        app_intg_rdc_input_32to16_V_record_0_dout,
        app_intg_rdc_input_32to16_V_record_0_empty_n,
        app_intg_rdc_input_32to16_V_record_0_read,
        app_intg_rdc_input_32to16_V_record_1_dout,
        app_intg_rdc_input_32to16_V_record_1_empty_n,
        app_intg_rdc_input_32to16_V_record_1_read,
        app_intg_rdc_input_32to16_V_record_2_dout,
        app_intg_rdc_input_32to16_V_record_2_empty_n,
        app_intg_rdc_input_32to16_V_record_2_read,
        app_intg_rdc_input_32to16_V_record_3_dout,
        app_intg_rdc_input_32to16_V_record_3_empty_n,
        app_intg_rdc_input_32to16_V_record_3_read,
        app_intg_rdc_input_32to16_V_record_4_dout,
        app_intg_rdc_input_32to16_V_record_4_empty_n,
        app_intg_rdc_input_32to16_V_record_4_read,
        app_intg_rdc_input_32to16_V_record_5_dout,
        app_intg_rdc_input_32to16_V_record_5_empty_n,
        app_intg_rdc_input_32to16_V_record_5_read,
        app_intg_rdc_input_32to16_V_record_6_dout,
        app_intg_rdc_input_32to16_V_record_6_empty_n,
        app_intg_rdc_input_32to16_V_record_6_read,
        app_intg_rdc_input_32to16_V_record_7_dout,
        app_intg_rdc_input_32to16_V_record_7_empty_n,
        app_intg_rdc_input_32to16_V_record_7_read,
        app_intg_rdc_input_32to16_V_record_8_dout,
        app_intg_rdc_input_32to16_V_record_8_empty_n,
        app_intg_rdc_input_32to16_V_record_8_read,
        app_intg_rdc_input_32to16_V_record_9_dout,
        app_intg_rdc_input_32to16_V_record_9_empty_n,
        app_intg_rdc_input_32to16_V_record_9_read,
        app_intg_rdc_input_32to16_V_record_10_dout,
        app_intg_rdc_input_32to16_V_record_10_empty_n,
        app_intg_rdc_input_32to16_V_record_10_read,
        app_intg_rdc_input_32to16_V_record_11_dout,
        app_intg_rdc_input_32to16_V_record_11_empty_n,
        app_intg_rdc_input_32to16_V_record_11_read,
        app_intg_rdc_input_32to16_V_record_12_dout,
        app_intg_rdc_input_32to16_V_record_12_empty_n,
        app_intg_rdc_input_32to16_V_record_12_read,
        app_intg_rdc_input_32to16_V_record_13_dout,
        app_intg_rdc_input_32to16_V_record_13_empty_n,
        app_intg_rdc_input_32to16_V_record_13_read,
        app_intg_rdc_input_32to16_V_record_14_dout,
        app_intg_rdc_input_32to16_V_record_14_empty_n,
        app_intg_rdc_input_32to16_V_record_14_read,
        app_intg_rdc_input_32to16_V_record_15_dout,
        app_intg_rdc_input_32to16_V_record_15_empty_n,
        app_intg_rdc_input_32to16_V_record_15_read,
        app_intg_rdc_input_32to16_V_record_16_dout,
        app_intg_rdc_input_32to16_V_record_16_empty_n,
        app_intg_rdc_input_32to16_V_record_16_read,
        app_intg_rdc_input_32to16_V_record_17_dout,
        app_intg_rdc_input_32to16_V_record_17_empty_n,
        app_intg_rdc_input_32to16_V_record_17_read,
        app_intg_rdc_input_32to16_V_record_18_dout,
        app_intg_rdc_input_32to16_V_record_18_empty_n,
        app_intg_rdc_input_32to16_V_record_18_read,
        app_intg_rdc_input_32to16_V_record_19_dout,
        app_intg_rdc_input_32to16_V_record_19_empty_n,
        app_intg_rdc_input_32to16_V_record_19_read,
        app_intg_rdc_input_32to16_V_record_20_dout,
        app_intg_rdc_input_32to16_V_record_20_empty_n,
        app_intg_rdc_input_32to16_V_record_20_read,
        app_intg_rdc_input_32to16_V_record_21_dout,
        app_intg_rdc_input_32to16_V_record_21_empty_n,
        app_intg_rdc_input_32to16_V_record_21_read,
        app_intg_rdc_input_32to16_V_record_22_dout,
        app_intg_rdc_input_32to16_V_record_22_empty_n,
        app_intg_rdc_input_32to16_V_record_22_read,
        app_intg_rdc_input_32to16_V_record_23_dout,
        app_intg_rdc_input_32to16_V_record_23_empty_n,
        app_intg_rdc_input_32to16_V_record_23_read,
        app_intg_rdc_input_32to16_V_record_24_dout,
        app_intg_rdc_input_32to16_V_record_24_empty_n,
        app_intg_rdc_input_32to16_V_record_24_read,
        app_intg_rdc_input_32to16_V_record_25_dout,
        app_intg_rdc_input_32to16_V_record_25_empty_n,
        app_intg_rdc_input_32to16_V_record_25_read,
        app_intg_rdc_input_32to16_V_record_26_dout,
        app_intg_rdc_input_32to16_V_record_26_empty_n,
        app_intg_rdc_input_32to16_V_record_26_read,
        app_intg_rdc_input_32to16_V_record_27_dout,
        app_intg_rdc_input_32to16_V_record_27_empty_n,
        app_intg_rdc_input_32to16_V_record_27_read,
        app_intg_rdc_input_32to16_V_record_28_dout,
        app_intg_rdc_input_32to16_V_record_28_empty_n,
        app_intg_rdc_input_32to16_V_record_28_read,
        app_intg_rdc_input_32to16_V_record_29_dout,
        app_intg_rdc_input_32to16_V_record_29_empty_n,
        app_intg_rdc_input_32to16_V_record_29_read,
        app_intg_rdc_input_32to16_V_record_30_dout,
        app_intg_rdc_input_32to16_V_record_30_empty_n,
        app_intg_rdc_input_32to16_V_record_30_read,
        app_intg_rdc_input_32to16_V_record_31_dout,
        app_intg_rdc_input_32to16_V_record_31_empty_n,
        app_intg_rdc_input_32to16_V_record_31_read,
        app_intg_rdc_input_32to16_V_record_32_dout,
        app_intg_rdc_input_32to16_V_record_32_empty_n,
        app_intg_rdc_input_32to16_V_record_32_read,
        app_intg_rdc_input_32to16_V_record_33_dout,
        app_intg_rdc_input_32to16_V_record_33_empty_n,
        app_intg_rdc_input_32to16_V_record_33_read,
        app_intg_rdc_input_32to16_V_record_34_dout,
        app_intg_rdc_input_32to16_V_record_34_empty_n,
        app_intg_rdc_input_32to16_V_record_34_read,
        app_intg_rdc_input_32to16_V_record_35_dout,
        app_intg_rdc_input_32to16_V_record_35_empty_n,
        app_intg_rdc_input_32to16_V_record_35_read,
        app_intg_rdc_input_32to16_V_record_36_dout,
        app_intg_rdc_input_32to16_V_record_36_empty_n,
        app_intg_rdc_input_32to16_V_record_36_read,
        app_intg_rdc_input_32to16_V_record_37_dout,
        app_intg_rdc_input_32to16_V_record_37_empty_n,
        app_intg_rdc_input_32to16_V_record_37_read,
        app_intg_rdc_input_32to16_V_record_38_dout,
        app_intg_rdc_input_32to16_V_record_38_empty_n,
        app_intg_rdc_input_32to16_V_record_38_read,
        app_intg_rdc_input_32to16_V_record_39_dout,
        app_intg_rdc_input_32to16_V_record_39_empty_n,
        app_intg_rdc_input_32to16_V_record_39_read,
        app_intg_rdc_input_32to16_V_record_40_dout,
        app_intg_rdc_input_32to16_V_record_40_empty_n,
        app_intg_rdc_input_32to16_V_record_40_read,
        app_intg_rdc_input_32to16_V_record_41_dout,
        app_intg_rdc_input_32to16_V_record_41_empty_n,
        app_intg_rdc_input_32to16_V_record_41_read,
        app_intg_rdc_input_32to16_V_record_42_dout,
        app_intg_rdc_input_32to16_V_record_42_empty_n,
        app_intg_rdc_input_32to16_V_record_42_read,
        app_intg_rdc_input_32to16_V_record_43_dout,
        app_intg_rdc_input_32to16_V_record_43_empty_n,
        app_intg_rdc_input_32to16_V_record_43_read,
        app_intg_rdc_input_32to16_V_record_44_dout,
        app_intg_rdc_input_32to16_V_record_44_empty_n,
        app_intg_rdc_input_32to16_V_record_44_read,
        app_intg_rdc_input_32to16_V_record_45_dout,
        app_intg_rdc_input_32to16_V_record_45_empty_n,
        app_intg_rdc_input_32to16_V_record_45_read,
        app_intg_rdc_input_32to16_V_record_46_dout,
        app_intg_rdc_input_32to16_V_record_46_empty_n,
        app_intg_rdc_input_32to16_V_record_46_read,
        app_intg_rdc_input_32to16_V_record_47_dout,
        app_intg_rdc_input_32to16_V_record_47_empty_n,
        app_intg_rdc_input_32to16_V_record_47_read,
        app_intg_rdc_input_32to16_V_record_48_dout,
        app_intg_rdc_input_32to16_V_record_48_empty_n,
        app_intg_rdc_input_32to16_V_record_48_read,
        app_intg_rdc_input_32to16_V_record_49_dout,
        app_intg_rdc_input_32to16_V_record_49_empty_n,
        app_intg_rdc_input_32to16_V_record_49_read,
        app_intg_rdc_input_32to16_V_record_50_dout,
        app_intg_rdc_input_32to16_V_record_50_empty_n,
        app_intg_rdc_input_32to16_V_record_50_read,
        app_intg_rdc_input_32to16_V_record_51_dout,
        app_intg_rdc_input_32to16_V_record_51_empty_n,
        app_intg_rdc_input_32to16_V_record_51_read,
        app_intg_rdc_input_32to16_V_record_52_dout,
        app_intg_rdc_input_32to16_V_record_52_empty_n,
        app_intg_rdc_input_32to16_V_record_52_read,
        app_intg_rdc_input_32to16_V_record_53_dout,
        app_intg_rdc_input_32to16_V_record_53_empty_n,
        app_intg_rdc_input_32to16_V_record_53_read,
        app_intg_rdc_input_32to16_V_record_54_dout,
        app_intg_rdc_input_32to16_V_record_54_empty_n,
        app_intg_rdc_input_32to16_V_record_54_read,
        app_intg_rdc_input_32to16_V_record_55_dout,
        app_intg_rdc_input_32to16_V_record_55_empty_n,
        app_intg_rdc_input_32to16_V_record_55_read,
        app_intg_rdc_input_32to16_V_record_56_dout,
        app_intg_rdc_input_32to16_V_record_56_empty_n,
        app_intg_rdc_input_32to16_V_record_56_read,
        app_intg_rdc_input_32to16_V_record_57_dout,
        app_intg_rdc_input_32to16_V_record_57_empty_n,
        app_intg_rdc_input_32to16_V_record_57_read,
        app_intg_rdc_input_32to16_V_record_58_dout,
        app_intg_rdc_input_32to16_V_record_58_empty_n,
        app_intg_rdc_input_32to16_V_record_58_read,
        app_intg_rdc_input_32to16_V_record_59_dout,
        app_intg_rdc_input_32to16_V_record_59_empty_n,
        app_intg_rdc_input_32to16_V_record_59_read,
        app_intg_rdc_input_32to16_V_record_60_dout,
        app_intg_rdc_input_32to16_V_record_60_empty_n,
        app_intg_rdc_input_32to16_V_record_60_read,
        app_intg_rdc_input_32to16_V_record_61_dout,
        app_intg_rdc_input_32to16_V_record_61_empty_n,
        app_intg_rdc_input_32to16_V_record_61_read,
        app_intg_rdc_input_32to16_V_record_62_dout,
        app_intg_rdc_input_32to16_V_record_62_empty_n,
        app_intg_rdc_input_32to16_V_record_62_read,
        app_intg_rdc_input_32to16_V_record_63_dout,
        app_intg_rdc_input_32to16_V_record_63_empty_n,
        app_intg_rdc_input_32to16_V_record_63_read,
        app_intg_rdc_input_32to16_V_valid_dout,
        app_intg_rdc_input_32to16_V_valid_empty_n,
        app_intg_rdc_input_32to16_V_valid_read,
        app_intg_rdc_input_32to16_V_eop_dout,
        app_intg_rdc_input_32to16_V_eop_empty_n,
        app_intg_rdc_input_32to16_V_eop_read,
        app_intg_rdc_input_16to8_V_overlap_0_din,
        app_intg_rdc_input_16to8_V_overlap_0_full_n,
        app_intg_rdc_input_16to8_V_overlap_0_write,
        app_intg_rdc_input_16to8_V_overlap_1_din,
        app_intg_rdc_input_16to8_V_overlap_1_full_n,
        app_intg_rdc_input_16to8_V_overlap_1_write,
        app_intg_rdc_input_16to8_V_overlap_2_din,
        app_intg_rdc_input_16to8_V_overlap_2_full_n,
        app_intg_rdc_input_16to8_V_overlap_2_write,
        app_intg_rdc_input_16to8_V_overlap_3_din,
        app_intg_rdc_input_16to8_V_overlap_3_full_n,
        app_intg_rdc_input_16to8_V_overlap_3_write,
        app_intg_rdc_input_16to8_V_overlap_4_din,
        app_intg_rdc_input_16to8_V_overlap_4_full_n,
        app_intg_rdc_input_16to8_V_overlap_4_write,
        app_intg_rdc_input_16to8_V_overlap_5_din,
        app_intg_rdc_input_16to8_V_overlap_5_full_n,
        app_intg_rdc_input_16to8_V_overlap_5_write,
        app_intg_rdc_input_16to8_V_overlap_6_din,
        app_intg_rdc_input_16to8_V_overlap_6_full_n,
        app_intg_rdc_input_16to8_V_overlap_6_write,
        app_intg_rdc_input_16to8_V_overlap_7_din,
        app_intg_rdc_input_16to8_V_overlap_7_full_n,
        app_intg_rdc_input_16to8_V_overlap_7_write,
        app_intg_rdc_input_16to8_V_overlap_8_din,
        app_intg_rdc_input_16to8_V_overlap_8_full_n,
        app_intg_rdc_input_16to8_V_overlap_8_write,
        app_intg_rdc_input_16to8_V_overlap_9_din,
        app_intg_rdc_input_16to8_V_overlap_9_full_n,
        app_intg_rdc_input_16to8_V_overlap_9_write,
        app_intg_rdc_input_16to8_V_overlap_10_din,
        app_intg_rdc_input_16to8_V_overlap_10_full_n,
        app_intg_rdc_input_16to8_V_overlap_10_write,
        app_intg_rdc_input_16to8_V_overlap_11_din,
        app_intg_rdc_input_16to8_V_overlap_11_full_n,
        app_intg_rdc_input_16to8_V_overlap_11_write,
        app_intg_rdc_input_16to8_V_overlap_12_din,
        app_intg_rdc_input_16to8_V_overlap_12_full_n,
        app_intg_rdc_input_16to8_V_overlap_12_write,
        app_intg_rdc_input_16to8_V_overlap_13_din,
        app_intg_rdc_input_16to8_V_overlap_13_full_n,
        app_intg_rdc_input_16to8_V_overlap_13_write,
        app_intg_rdc_input_16to8_V_overlap_14_din,
        app_intg_rdc_input_16to8_V_overlap_14_full_n,
        app_intg_rdc_input_16to8_V_overlap_14_write,
        app_intg_rdc_input_16to8_V_overlap_15_din,
        app_intg_rdc_input_16to8_V_overlap_15_full_n,
        app_intg_rdc_input_16to8_V_overlap_15_write,
        app_intg_rdc_input_16to8_V_record_0_din,
        app_intg_rdc_input_16to8_V_record_0_full_n,
        app_intg_rdc_input_16to8_V_record_0_write,
        app_intg_rdc_input_16to8_V_record_1_din,
        app_intg_rdc_input_16to8_V_record_1_full_n,
        app_intg_rdc_input_16to8_V_record_1_write,
        app_intg_rdc_input_16to8_V_record_2_din,
        app_intg_rdc_input_16to8_V_record_2_full_n,
        app_intg_rdc_input_16to8_V_record_2_write,
        app_intg_rdc_input_16to8_V_record_3_din,
        app_intg_rdc_input_16to8_V_record_3_full_n,
        app_intg_rdc_input_16to8_V_record_3_write,
        app_intg_rdc_input_16to8_V_record_4_din,
        app_intg_rdc_input_16to8_V_record_4_full_n,
        app_intg_rdc_input_16to8_V_record_4_write,
        app_intg_rdc_input_16to8_V_record_5_din,
        app_intg_rdc_input_16to8_V_record_5_full_n,
        app_intg_rdc_input_16to8_V_record_5_write,
        app_intg_rdc_input_16to8_V_record_6_din,
        app_intg_rdc_input_16to8_V_record_6_full_n,
        app_intg_rdc_input_16to8_V_record_6_write,
        app_intg_rdc_input_16to8_V_record_7_din,
        app_intg_rdc_input_16to8_V_record_7_full_n,
        app_intg_rdc_input_16to8_V_record_7_write,
        app_intg_rdc_input_16to8_V_record_8_din,
        app_intg_rdc_input_16to8_V_record_8_full_n,
        app_intg_rdc_input_16to8_V_record_8_write,
        app_intg_rdc_input_16to8_V_record_9_din,
        app_intg_rdc_input_16to8_V_record_9_full_n,
        app_intg_rdc_input_16to8_V_record_9_write,
        app_intg_rdc_input_16to8_V_record_10_din,
        app_intg_rdc_input_16to8_V_record_10_full_n,
        app_intg_rdc_input_16to8_V_record_10_write,
        app_intg_rdc_input_16to8_V_record_11_din,
        app_intg_rdc_input_16to8_V_record_11_full_n,
        app_intg_rdc_input_16to8_V_record_11_write,
        app_intg_rdc_input_16to8_V_record_12_din,
        app_intg_rdc_input_16to8_V_record_12_full_n,
        app_intg_rdc_input_16to8_V_record_12_write,
        app_intg_rdc_input_16to8_V_record_13_din,
        app_intg_rdc_input_16to8_V_record_13_full_n,
        app_intg_rdc_input_16to8_V_record_13_write,
        app_intg_rdc_input_16to8_V_record_14_din,
        app_intg_rdc_input_16to8_V_record_14_full_n,
        app_intg_rdc_input_16to8_V_record_14_write,
        app_intg_rdc_input_16to8_V_record_15_din,
        app_intg_rdc_input_16to8_V_record_15_full_n,
        app_intg_rdc_input_16to8_V_record_15_write,
        app_intg_rdc_input_16to8_V_record_16_din,
        app_intg_rdc_input_16to8_V_record_16_full_n,
        app_intg_rdc_input_16to8_V_record_16_write,
        app_intg_rdc_input_16to8_V_record_17_din,
        app_intg_rdc_input_16to8_V_record_17_full_n,
        app_intg_rdc_input_16to8_V_record_17_write,
        app_intg_rdc_input_16to8_V_record_18_din,
        app_intg_rdc_input_16to8_V_record_18_full_n,
        app_intg_rdc_input_16to8_V_record_18_write,
        app_intg_rdc_input_16to8_V_record_19_din,
        app_intg_rdc_input_16to8_V_record_19_full_n,
        app_intg_rdc_input_16to8_V_record_19_write,
        app_intg_rdc_input_16to8_V_record_20_din,
        app_intg_rdc_input_16to8_V_record_20_full_n,
        app_intg_rdc_input_16to8_V_record_20_write,
        app_intg_rdc_input_16to8_V_record_21_din,
        app_intg_rdc_input_16to8_V_record_21_full_n,
        app_intg_rdc_input_16to8_V_record_21_write,
        app_intg_rdc_input_16to8_V_record_22_din,
        app_intg_rdc_input_16to8_V_record_22_full_n,
        app_intg_rdc_input_16to8_V_record_22_write,
        app_intg_rdc_input_16to8_V_record_23_din,
        app_intg_rdc_input_16to8_V_record_23_full_n,
        app_intg_rdc_input_16to8_V_record_23_write,
        app_intg_rdc_input_16to8_V_record_24_din,
        app_intg_rdc_input_16to8_V_record_24_full_n,
        app_intg_rdc_input_16to8_V_record_24_write,
        app_intg_rdc_input_16to8_V_record_25_din,
        app_intg_rdc_input_16to8_V_record_25_full_n,
        app_intg_rdc_input_16to8_V_record_25_write,
        app_intg_rdc_input_16to8_V_record_26_din,
        app_intg_rdc_input_16to8_V_record_26_full_n,
        app_intg_rdc_input_16to8_V_record_26_write,
        app_intg_rdc_input_16to8_V_record_27_din,
        app_intg_rdc_input_16to8_V_record_27_full_n,
        app_intg_rdc_input_16to8_V_record_27_write,
        app_intg_rdc_input_16to8_V_record_28_din,
        app_intg_rdc_input_16to8_V_record_28_full_n,
        app_intg_rdc_input_16to8_V_record_28_write,
        app_intg_rdc_input_16to8_V_record_29_din,
        app_intg_rdc_input_16to8_V_record_29_full_n,
        app_intg_rdc_input_16to8_V_record_29_write,
        app_intg_rdc_input_16to8_V_record_30_din,
        app_intg_rdc_input_16to8_V_record_30_full_n,
        app_intg_rdc_input_16to8_V_record_30_write,
        app_intg_rdc_input_16to8_V_record_31_din,
        app_intg_rdc_input_16to8_V_record_31_full_n,
        app_intg_rdc_input_16to8_V_record_31_write,
        app_intg_rdc_input_16to8_V_record_32_din,
        app_intg_rdc_input_16to8_V_record_32_full_n,
        app_intg_rdc_input_16to8_V_record_32_write,
        app_intg_rdc_input_16to8_V_record_33_din,
        app_intg_rdc_input_16to8_V_record_33_full_n,
        app_intg_rdc_input_16to8_V_record_33_write,
        app_intg_rdc_input_16to8_V_record_34_din,
        app_intg_rdc_input_16to8_V_record_34_full_n,
        app_intg_rdc_input_16to8_V_record_34_write,
        app_intg_rdc_input_16to8_V_record_35_din,
        app_intg_rdc_input_16to8_V_record_35_full_n,
        app_intg_rdc_input_16to8_V_record_35_write,
        app_intg_rdc_input_16to8_V_record_36_din,
        app_intg_rdc_input_16to8_V_record_36_full_n,
        app_intg_rdc_input_16to8_V_record_36_write,
        app_intg_rdc_input_16to8_V_record_37_din,
        app_intg_rdc_input_16to8_V_record_37_full_n,
        app_intg_rdc_input_16to8_V_record_37_write,
        app_intg_rdc_input_16to8_V_record_38_din,
        app_intg_rdc_input_16to8_V_record_38_full_n,
        app_intg_rdc_input_16to8_V_record_38_write,
        app_intg_rdc_input_16to8_V_record_39_din,
        app_intg_rdc_input_16to8_V_record_39_full_n,
        app_intg_rdc_input_16to8_V_record_39_write,
        app_intg_rdc_input_16to8_V_record_40_din,
        app_intg_rdc_input_16to8_V_record_40_full_n,
        app_intg_rdc_input_16to8_V_record_40_write,
        app_intg_rdc_input_16to8_V_record_41_din,
        app_intg_rdc_input_16to8_V_record_41_full_n,
        app_intg_rdc_input_16to8_V_record_41_write,
        app_intg_rdc_input_16to8_V_record_42_din,
        app_intg_rdc_input_16to8_V_record_42_full_n,
        app_intg_rdc_input_16to8_V_record_42_write,
        app_intg_rdc_input_16to8_V_record_43_din,
        app_intg_rdc_input_16to8_V_record_43_full_n,
        app_intg_rdc_input_16to8_V_record_43_write,
        app_intg_rdc_input_16to8_V_record_44_din,
        app_intg_rdc_input_16to8_V_record_44_full_n,
        app_intg_rdc_input_16to8_V_record_44_write,
        app_intg_rdc_input_16to8_V_record_45_din,
        app_intg_rdc_input_16to8_V_record_45_full_n,
        app_intg_rdc_input_16to8_V_record_45_write,
        app_intg_rdc_input_16to8_V_record_46_din,
        app_intg_rdc_input_16to8_V_record_46_full_n,
        app_intg_rdc_input_16to8_V_record_46_write,
        app_intg_rdc_input_16to8_V_record_47_din,
        app_intg_rdc_input_16to8_V_record_47_full_n,
        app_intg_rdc_input_16to8_V_record_47_write,
        app_intg_rdc_input_16to8_V_record_48_din,
        app_intg_rdc_input_16to8_V_record_48_full_n,
        app_intg_rdc_input_16to8_V_record_48_write,
        app_intg_rdc_input_16to8_V_record_49_din,
        app_intg_rdc_input_16to8_V_record_49_full_n,
        app_intg_rdc_input_16to8_V_record_49_write,
        app_intg_rdc_input_16to8_V_record_50_din,
        app_intg_rdc_input_16to8_V_record_50_full_n,
        app_intg_rdc_input_16to8_V_record_50_write,
        app_intg_rdc_input_16to8_V_record_51_din,
        app_intg_rdc_input_16to8_V_record_51_full_n,
        app_intg_rdc_input_16to8_V_record_51_write,
        app_intg_rdc_input_16to8_V_record_52_din,
        app_intg_rdc_input_16to8_V_record_52_full_n,
        app_intg_rdc_input_16to8_V_record_52_write,
        app_intg_rdc_input_16to8_V_record_53_din,
        app_intg_rdc_input_16to8_V_record_53_full_n,
        app_intg_rdc_input_16to8_V_record_53_write,
        app_intg_rdc_input_16to8_V_record_54_din,
        app_intg_rdc_input_16to8_V_record_54_full_n,
        app_intg_rdc_input_16to8_V_record_54_write,
        app_intg_rdc_input_16to8_V_record_55_din,
        app_intg_rdc_input_16to8_V_record_55_full_n,
        app_intg_rdc_input_16to8_V_record_55_write,
        app_intg_rdc_input_16to8_V_record_56_din,
        app_intg_rdc_input_16to8_V_record_56_full_n,
        app_intg_rdc_input_16to8_V_record_56_write,
        app_intg_rdc_input_16to8_V_record_57_din,
        app_intg_rdc_input_16to8_V_record_57_full_n,
        app_intg_rdc_input_16to8_V_record_57_write,
        app_intg_rdc_input_16to8_V_record_58_din,
        app_intg_rdc_input_16to8_V_record_58_full_n,
        app_intg_rdc_input_16to8_V_record_58_write,
        app_intg_rdc_input_16to8_V_record_59_din,
        app_intg_rdc_input_16to8_V_record_59_full_n,
        app_intg_rdc_input_16to8_V_record_59_write,
        app_intg_rdc_input_16to8_V_record_60_din,
        app_intg_rdc_input_16to8_V_record_60_full_n,
        app_intg_rdc_input_16to8_V_record_60_write,
        app_intg_rdc_input_16to8_V_record_61_din,
        app_intg_rdc_input_16to8_V_record_61_full_n,
        app_intg_rdc_input_16to8_V_record_61_write,
        app_intg_rdc_input_16to8_V_record_62_din,
        app_intg_rdc_input_16to8_V_record_62_full_n,
        app_intg_rdc_input_16to8_V_record_62_write,
        app_intg_rdc_input_16to8_V_record_63_din,
        app_intg_rdc_input_16to8_V_record_63_full_n,
        app_intg_rdc_input_16to8_V_record_63_write,
        app_intg_rdc_input_16to8_V_valid_din,
        app_intg_rdc_input_16to8_V_valid_full_n,
        app_intg_rdc_input_16to8_V_valid_write,
        app_intg_rdc_input_16to8_V_eop_din,
        app_intg_rdc_input_16to8_V_eop_full_n,
        app_intg_rdc_input_16to8_V_eop_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   reset_app_intg_rdc_32to16_V_dout;
input   reset_app_intg_rdc_32to16_V_empty_n;
output   reset_app_intg_rdc_32to16_V_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_0_dout;
input   app_intg_rdc_input_32to16_V_overlap_0_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_0_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_1_dout;
input   app_intg_rdc_input_32to16_V_overlap_1_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_1_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_2_dout;
input   app_intg_rdc_input_32to16_V_overlap_2_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_2_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_3_dout;
input   app_intg_rdc_input_32to16_V_overlap_3_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_3_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_4_dout;
input   app_intg_rdc_input_32to16_V_overlap_4_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_4_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_5_dout;
input   app_intg_rdc_input_32to16_V_overlap_5_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_5_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_6_dout;
input   app_intg_rdc_input_32to16_V_overlap_6_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_6_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_7_dout;
input   app_intg_rdc_input_32to16_V_overlap_7_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_7_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_8_dout;
input   app_intg_rdc_input_32to16_V_overlap_8_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_8_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_9_dout;
input   app_intg_rdc_input_32to16_V_overlap_9_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_9_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_10_dout;
input   app_intg_rdc_input_32to16_V_overlap_10_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_10_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_11_dout;
input   app_intg_rdc_input_32to16_V_overlap_11_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_11_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_12_dout;
input   app_intg_rdc_input_32to16_V_overlap_12_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_12_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_13_dout;
input   app_intg_rdc_input_32to16_V_overlap_13_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_13_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_14_dout;
input   app_intg_rdc_input_32to16_V_overlap_14_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_14_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_15_dout;
input   app_intg_rdc_input_32to16_V_overlap_15_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_15_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_16_dout;
input   app_intg_rdc_input_32to16_V_overlap_16_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_16_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_17_dout;
input   app_intg_rdc_input_32to16_V_overlap_17_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_17_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_18_dout;
input   app_intg_rdc_input_32to16_V_overlap_18_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_18_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_19_dout;
input   app_intg_rdc_input_32to16_V_overlap_19_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_19_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_20_dout;
input   app_intg_rdc_input_32to16_V_overlap_20_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_20_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_21_dout;
input   app_intg_rdc_input_32to16_V_overlap_21_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_21_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_22_dout;
input   app_intg_rdc_input_32to16_V_overlap_22_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_22_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_23_dout;
input   app_intg_rdc_input_32to16_V_overlap_23_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_23_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_24_dout;
input   app_intg_rdc_input_32to16_V_overlap_24_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_24_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_25_dout;
input   app_intg_rdc_input_32to16_V_overlap_25_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_25_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_26_dout;
input   app_intg_rdc_input_32to16_V_overlap_26_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_26_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_27_dout;
input   app_intg_rdc_input_32to16_V_overlap_27_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_27_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_28_dout;
input   app_intg_rdc_input_32to16_V_overlap_28_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_28_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_29_dout;
input   app_intg_rdc_input_32to16_V_overlap_29_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_29_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_30_dout;
input   app_intg_rdc_input_32to16_V_overlap_30_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_30_read;
input  [7:0] app_intg_rdc_input_32to16_V_overlap_31_dout;
input   app_intg_rdc_input_32to16_V_overlap_31_empty_n;
output   app_intg_rdc_input_32to16_V_overlap_31_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_0_dout;
input   app_intg_rdc_input_32to16_V_record_0_empty_n;
output   app_intg_rdc_input_32to16_V_record_0_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_1_dout;
input   app_intg_rdc_input_32to16_V_record_1_empty_n;
output   app_intg_rdc_input_32to16_V_record_1_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_2_dout;
input   app_intg_rdc_input_32to16_V_record_2_empty_n;
output   app_intg_rdc_input_32to16_V_record_2_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_3_dout;
input   app_intg_rdc_input_32to16_V_record_3_empty_n;
output   app_intg_rdc_input_32to16_V_record_3_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_4_dout;
input   app_intg_rdc_input_32to16_V_record_4_empty_n;
output   app_intg_rdc_input_32to16_V_record_4_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_5_dout;
input   app_intg_rdc_input_32to16_V_record_5_empty_n;
output   app_intg_rdc_input_32to16_V_record_5_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_6_dout;
input   app_intg_rdc_input_32to16_V_record_6_empty_n;
output   app_intg_rdc_input_32to16_V_record_6_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_7_dout;
input   app_intg_rdc_input_32to16_V_record_7_empty_n;
output   app_intg_rdc_input_32to16_V_record_7_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_8_dout;
input   app_intg_rdc_input_32to16_V_record_8_empty_n;
output   app_intg_rdc_input_32to16_V_record_8_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_9_dout;
input   app_intg_rdc_input_32to16_V_record_9_empty_n;
output   app_intg_rdc_input_32to16_V_record_9_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_10_dout;
input   app_intg_rdc_input_32to16_V_record_10_empty_n;
output   app_intg_rdc_input_32to16_V_record_10_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_11_dout;
input   app_intg_rdc_input_32to16_V_record_11_empty_n;
output   app_intg_rdc_input_32to16_V_record_11_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_12_dout;
input   app_intg_rdc_input_32to16_V_record_12_empty_n;
output   app_intg_rdc_input_32to16_V_record_12_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_13_dout;
input   app_intg_rdc_input_32to16_V_record_13_empty_n;
output   app_intg_rdc_input_32to16_V_record_13_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_14_dout;
input   app_intg_rdc_input_32to16_V_record_14_empty_n;
output   app_intg_rdc_input_32to16_V_record_14_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_15_dout;
input   app_intg_rdc_input_32to16_V_record_15_empty_n;
output   app_intg_rdc_input_32to16_V_record_15_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_16_dout;
input   app_intg_rdc_input_32to16_V_record_16_empty_n;
output   app_intg_rdc_input_32to16_V_record_16_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_17_dout;
input   app_intg_rdc_input_32to16_V_record_17_empty_n;
output   app_intg_rdc_input_32to16_V_record_17_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_18_dout;
input   app_intg_rdc_input_32to16_V_record_18_empty_n;
output   app_intg_rdc_input_32to16_V_record_18_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_19_dout;
input   app_intg_rdc_input_32to16_V_record_19_empty_n;
output   app_intg_rdc_input_32to16_V_record_19_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_20_dout;
input   app_intg_rdc_input_32to16_V_record_20_empty_n;
output   app_intg_rdc_input_32to16_V_record_20_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_21_dout;
input   app_intg_rdc_input_32to16_V_record_21_empty_n;
output   app_intg_rdc_input_32to16_V_record_21_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_22_dout;
input   app_intg_rdc_input_32to16_V_record_22_empty_n;
output   app_intg_rdc_input_32to16_V_record_22_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_23_dout;
input   app_intg_rdc_input_32to16_V_record_23_empty_n;
output   app_intg_rdc_input_32to16_V_record_23_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_24_dout;
input   app_intg_rdc_input_32to16_V_record_24_empty_n;
output   app_intg_rdc_input_32to16_V_record_24_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_25_dout;
input   app_intg_rdc_input_32to16_V_record_25_empty_n;
output   app_intg_rdc_input_32to16_V_record_25_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_26_dout;
input   app_intg_rdc_input_32to16_V_record_26_empty_n;
output   app_intg_rdc_input_32to16_V_record_26_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_27_dout;
input   app_intg_rdc_input_32to16_V_record_27_empty_n;
output   app_intg_rdc_input_32to16_V_record_27_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_28_dout;
input   app_intg_rdc_input_32to16_V_record_28_empty_n;
output   app_intg_rdc_input_32to16_V_record_28_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_29_dout;
input   app_intg_rdc_input_32to16_V_record_29_empty_n;
output   app_intg_rdc_input_32to16_V_record_29_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_30_dout;
input   app_intg_rdc_input_32to16_V_record_30_empty_n;
output   app_intg_rdc_input_32to16_V_record_30_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_31_dout;
input   app_intg_rdc_input_32to16_V_record_31_empty_n;
output   app_intg_rdc_input_32to16_V_record_31_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_32_dout;
input   app_intg_rdc_input_32to16_V_record_32_empty_n;
output   app_intg_rdc_input_32to16_V_record_32_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_33_dout;
input   app_intg_rdc_input_32to16_V_record_33_empty_n;
output   app_intg_rdc_input_32to16_V_record_33_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_34_dout;
input   app_intg_rdc_input_32to16_V_record_34_empty_n;
output   app_intg_rdc_input_32to16_V_record_34_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_35_dout;
input   app_intg_rdc_input_32to16_V_record_35_empty_n;
output   app_intg_rdc_input_32to16_V_record_35_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_36_dout;
input   app_intg_rdc_input_32to16_V_record_36_empty_n;
output   app_intg_rdc_input_32to16_V_record_36_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_37_dout;
input   app_intg_rdc_input_32to16_V_record_37_empty_n;
output   app_intg_rdc_input_32to16_V_record_37_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_38_dout;
input   app_intg_rdc_input_32to16_V_record_38_empty_n;
output   app_intg_rdc_input_32to16_V_record_38_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_39_dout;
input   app_intg_rdc_input_32to16_V_record_39_empty_n;
output   app_intg_rdc_input_32to16_V_record_39_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_40_dout;
input   app_intg_rdc_input_32to16_V_record_40_empty_n;
output   app_intg_rdc_input_32to16_V_record_40_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_41_dout;
input   app_intg_rdc_input_32to16_V_record_41_empty_n;
output   app_intg_rdc_input_32to16_V_record_41_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_42_dout;
input   app_intg_rdc_input_32to16_V_record_42_empty_n;
output   app_intg_rdc_input_32to16_V_record_42_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_43_dout;
input   app_intg_rdc_input_32to16_V_record_43_empty_n;
output   app_intg_rdc_input_32to16_V_record_43_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_44_dout;
input   app_intg_rdc_input_32to16_V_record_44_empty_n;
output   app_intg_rdc_input_32to16_V_record_44_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_45_dout;
input   app_intg_rdc_input_32to16_V_record_45_empty_n;
output   app_intg_rdc_input_32to16_V_record_45_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_46_dout;
input   app_intg_rdc_input_32to16_V_record_46_empty_n;
output   app_intg_rdc_input_32to16_V_record_46_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_47_dout;
input   app_intg_rdc_input_32to16_V_record_47_empty_n;
output   app_intg_rdc_input_32to16_V_record_47_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_48_dout;
input   app_intg_rdc_input_32to16_V_record_48_empty_n;
output   app_intg_rdc_input_32to16_V_record_48_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_49_dout;
input   app_intg_rdc_input_32to16_V_record_49_empty_n;
output   app_intg_rdc_input_32to16_V_record_49_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_50_dout;
input   app_intg_rdc_input_32to16_V_record_50_empty_n;
output   app_intg_rdc_input_32to16_V_record_50_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_51_dout;
input   app_intg_rdc_input_32to16_V_record_51_empty_n;
output   app_intg_rdc_input_32to16_V_record_51_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_52_dout;
input   app_intg_rdc_input_32to16_V_record_52_empty_n;
output   app_intg_rdc_input_32to16_V_record_52_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_53_dout;
input   app_intg_rdc_input_32to16_V_record_53_empty_n;
output   app_intg_rdc_input_32to16_V_record_53_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_54_dout;
input   app_intg_rdc_input_32to16_V_record_54_empty_n;
output   app_intg_rdc_input_32to16_V_record_54_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_55_dout;
input   app_intg_rdc_input_32to16_V_record_55_empty_n;
output   app_intg_rdc_input_32to16_V_record_55_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_56_dout;
input   app_intg_rdc_input_32to16_V_record_56_empty_n;
output   app_intg_rdc_input_32to16_V_record_56_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_57_dout;
input   app_intg_rdc_input_32to16_V_record_57_empty_n;
output   app_intg_rdc_input_32to16_V_record_57_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_58_dout;
input   app_intg_rdc_input_32to16_V_record_58_empty_n;
output   app_intg_rdc_input_32to16_V_record_58_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_59_dout;
input   app_intg_rdc_input_32to16_V_record_59_empty_n;
output   app_intg_rdc_input_32to16_V_record_59_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_60_dout;
input   app_intg_rdc_input_32to16_V_record_60_empty_n;
output   app_intg_rdc_input_32to16_V_record_60_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_61_dout;
input   app_intg_rdc_input_32to16_V_record_61_empty_n;
output   app_intg_rdc_input_32to16_V_record_61_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_62_dout;
input   app_intg_rdc_input_32to16_V_record_62_empty_n;
output   app_intg_rdc_input_32to16_V_record_62_read;
input  [7:0] app_intg_rdc_input_32to16_V_record_63_dout;
input   app_intg_rdc_input_32to16_V_record_63_empty_n;
output   app_intg_rdc_input_32to16_V_record_63_read;
input   app_intg_rdc_input_32to16_V_valid_dout;
input   app_intg_rdc_input_32to16_V_valid_empty_n;
output   app_intg_rdc_input_32to16_V_valid_read;
input   app_intg_rdc_input_32to16_V_eop_dout;
input   app_intg_rdc_input_32to16_V_eop_empty_n;
output   app_intg_rdc_input_32to16_V_eop_read;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_0_din;
input   app_intg_rdc_input_16to8_V_overlap_0_full_n;
output   app_intg_rdc_input_16to8_V_overlap_0_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_1_din;
input   app_intg_rdc_input_16to8_V_overlap_1_full_n;
output   app_intg_rdc_input_16to8_V_overlap_1_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_2_din;
input   app_intg_rdc_input_16to8_V_overlap_2_full_n;
output   app_intg_rdc_input_16to8_V_overlap_2_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_3_din;
input   app_intg_rdc_input_16to8_V_overlap_3_full_n;
output   app_intg_rdc_input_16to8_V_overlap_3_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_4_din;
input   app_intg_rdc_input_16to8_V_overlap_4_full_n;
output   app_intg_rdc_input_16to8_V_overlap_4_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_5_din;
input   app_intg_rdc_input_16to8_V_overlap_5_full_n;
output   app_intg_rdc_input_16to8_V_overlap_5_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_6_din;
input   app_intg_rdc_input_16to8_V_overlap_6_full_n;
output   app_intg_rdc_input_16to8_V_overlap_6_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_7_din;
input   app_intg_rdc_input_16to8_V_overlap_7_full_n;
output   app_intg_rdc_input_16to8_V_overlap_7_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_8_din;
input   app_intg_rdc_input_16to8_V_overlap_8_full_n;
output   app_intg_rdc_input_16to8_V_overlap_8_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_9_din;
input   app_intg_rdc_input_16to8_V_overlap_9_full_n;
output   app_intg_rdc_input_16to8_V_overlap_9_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_10_din;
input   app_intg_rdc_input_16to8_V_overlap_10_full_n;
output   app_intg_rdc_input_16to8_V_overlap_10_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_11_din;
input   app_intg_rdc_input_16to8_V_overlap_11_full_n;
output   app_intg_rdc_input_16to8_V_overlap_11_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_12_din;
input   app_intg_rdc_input_16to8_V_overlap_12_full_n;
output   app_intg_rdc_input_16to8_V_overlap_12_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_13_din;
input   app_intg_rdc_input_16to8_V_overlap_13_full_n;
output   app_intg_rdc_input_16to8_V_overlap_13_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_14_din;
input   app_intg_rdc_input_16to8_V_overlap_14_full_n;
output   app_intg_rdc_input_16to8_V_overlap_14_write;
output  [7:0] app_intg_rdc_input_16to8_V_overlap_15_din;
input   app_intg_rdc_input_16to8_V_overlap_15_full_n;
output   app_intg_rdc_input_16to8_V_overlap_15_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_0_din;
input   app_intg_rdc_input_16to8_V_record_0_full_n;
output   app_intg_rdc_input_16to8_V_record_0_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_1_din;
input   app_intg_rdc_input_16to8_V_record_1_full_n;
output   app_intg_rdc_input_16to8_V_record_1_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_2_din;
input   app_intg_rdc_input_16to8_V_record_2_full_n;
output   app_intg_rdc_input_16to8_V_record_2_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_3_din;
input   app_intg_rdc_input_16to8_V_record_3_full_n;
output   app_intg_rdc_input_16to8_V_record_3_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_4_din;
input   app_intg_rdc_input_16to8_V_record_4_full_n;
output   app_intg_rdc_input_16to8_V_record_4_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_5_din;
input   app_intg_rdc_input_16to8_V_record_5_full_n;
output   app_intg_rdc_input_16to8_V_record_5_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_6_din;
input   app_intg_rdc_input_16to8_V_record_6_full_n;
output   app_intg_rdc_input_16to8_V_record_6_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_7_din;
input   app_intg_rdc_input_16to8_V_record_7_full_n;
output   app_intg_rdc_input_16to8_V_record_7_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_8_din;
input   app_intg_rdc_input_16to8_V_record_8_full_n;
output   app_intg_rdc_input_16to8_V_record_8_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_9_din;
input   app_intg_rdc_input_16to8_V_record_9_full_n;
output   app_intg_rdc_input_16to8_V_record_9_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_10_din;
input   app_intg_rdc_input_16to8_V_record_10_full_n;
output   app_intg_rdc_input_16to8_V_record_10_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_11_din;
input   app_intg_rdc_input_16to8_V_record_11_full_n;
output   app_intg_rdc_input_16to8_V_record_11_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_12_din;
input   app_intg_rdc_input_16to8_V_record_12_full_n;
output   app_intg_rdc_input_16to8_V_record_12_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_13_din;
input   app_intg_rdc_input_16to8_V_record_13_full_n;
output   app_intg_rdc_input_16to8_V_record_13_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_14_din;
input   app_intg_rdc_input_16to8_V_record_14_full_n;
output   app_intg_rdc_input_16to8_V_record_14_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_15_din;
input   app_intg_rdc_input_16to8_V_record_15_full_n;
output   app_intg_rdc_input_16to8_V_record_15_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_16_din;
input   app_intg_rdc_input_16to8_V_record_16_full_n;
output   app_intg_rdc_input_16to8_V_record_16_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_17_din;
input   app_intg_rdc_input_16to8_V_record_17_full_n;
output   app_intg_rdc_input_16to8_V_record_17_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_18_din;
input   app_intg_rdc_input_16to8_V_record_18_full_n;
output   app_intg_rdc_input_16to8_V_record_18_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_19_din;
input   app_intg_rdc_input_16to8_V_record_19_full_n;
output   app_intg_rdc_input_16to8_V_record_19_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_20_din;
input   app_intg_rdc_input_16to8_V_record_20_full_n;
output   app_intg_rdc_input_16to8_V_record_20_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_21_din;
input   app_intg_rdc_input_16to8_V_record_21_full_n;
output   app_intg_rdc_input_16to8_V_record_21_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_22_din;
input   app_intg_rdc_input_16to8_V_record_22_full_n;
output   app_intg_rdc_input_16to8_V_record_22_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_23_din;
input   app_intg_rdc_input_16to8_V_record_23_full_n;
output   app_intg_rdc_input_16to8_V_record_23_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_24_din;
input   app_intg_rdc_input_16to8_V_record_24_full_n;
output   app_intg_rdc_input_16to8_V_record_24_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_25_din;
input   app_intg_rdc_input_16to8_V_record_25_full_n;
output   app_intg_rdc_input_16to8_V_record_25_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_26_din;
input   app_intg_rdc_input_16to8_V_record_26_full_n;
output   app_intg_rdc_input_16to8_V_record_26_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_27_din;
input   app_intg_rdc_input_16to8_V_record_27_full_n;
output   app_intg_rdc_input_16to8_V_record_27_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_28_din;
input   app_intg_rdc_input_16to8_V_record_28_full_n;
output   app_intg_rdc_input_16to8_V_record_28_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_29_din;
input   app_intg_rdc_input_16to8_V_record_29_full_n;
output   app_intg_rdc_input_16to8_V_record_29_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_30_din;
input   app_intg_rdc_input_16to8_V_record_30_full_n;
output   app_intg_rdc_input_16to8_V_record_30_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_31_din;
input   app_intg_rdc_input_16to8_V_record_31_full_n;
output   app_intg_rdc_input_16to8_V_record_31_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_32_din;
input   app_intg_rdc_input_16to8_V_record_32_full_n;
output   app_intg_rdc_input_16to8_V_record_32_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_33_din;
input   app_intg_rdc_input_16to8_V_record_33_full_n;
output   app_intg_rdc_input_16to8_V_record_33_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_34_din;
input   app_intg_rdc_input_16to8_V_record_34_full_n;
output   app_intg_rdc_input_16to8_V_record_34_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_35_din;
input   app_intg_rdc_input_16to8_V_record_35_full_n;
output   app_intg_rdc_input_16to8_V_record_35_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_36_din;
input   app_intg_rdc_input_16to8_V_record_36_full_n;
output   app_intg_rdc_input_16to8_V_record_36_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_37_din;
input   app_intg_rdc_input_16to8_V_record_37_full_n;
output   app_intg_rdc_input_16to8_V_record_37_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_38_din;
input   app_intg_rdc_input_16to8_V_record_38_full_n;
output   app_intg_rdc_input_16to8_V_record_38_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_39_din;
input   app_intg_rdc_input_16to8_V_record_39_full_n;
output   app_intg_rdc_input_16to8_V_record_39_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_40_din;
input   app_intg_rdc_input_16to8_V_record_40_full_n;
output   app_intg_rdc_input_16to8_V_record_40_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_41_din;
input   app_intg_rdc_input_16to8_V_record_41_full_n;
output   app_intg_rdc_input_16to8_V_record_41_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_42_din;
input   app_intg_rdc_input_16to8_V_record_42_full_n;
output   app_intg_rdc_input_16to8_V_record_42_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_43_din;
input   app_intg_rdc_input_16to8_V_record_43_full_n;
output   app_intg_rdc_input_16to8_V_record_43_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_44_din;
input   app_intg_rdc_input_16to8_V_record_44_full_n;
output   app_intg_rdc_input_16to8_V_record_44_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_45_din;
input   app_intg_rdc_input_16to8_V_record_45_full_n;
output   app_intg_rdc_input_16to8_V_record_45_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_46_din;
input   app_intg_rdc_input_16to8_V_record_46_full_n;
output   app_intg_rdc_input_16to8_V_record_46_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_47_din;
input   app_intg_rdc_input_16to8_V_record_47_full_n;
output   app_intg_rdc_input_16to8_V_record_47_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_48_din;
input   app_intg_rdc_input_16to8_V_record_48_full_n;
output   app_intg_rdc_input_16to8_V_record_48_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_49_din;
input   app_intg_rdc_input_16to8_V_record_49_full_n;
output   app_intg_rdc_input_16to8_V_record_49_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_50_din;
input   app_intg_rdc_input_16to8_V_record_50_full_n;
output   app_intg_rdc_input_16to8_V_record_50_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_51_din;
input   app_intg_rdc_input_16to8_V_record_51_full_n;
output   app_intg_rdc_input_16to8_V_record_51_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_52_din;
input   app_intg_rdc_input_16to8_V_record_52_full_n;
output   app_intg_rdc_input_16to8_V_record_52_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_53_din;
input   app_intg_rdc_input_16to8_V_record_53_full_n;
output   app_intg_rdc_input_16to8_V_record_53_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_54_din;
input   app_intg_rdc_input_16to8_V_record_54_full_n;
output   app_intg_rdc_input_16to8_V_record_54_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_55_din;
input   app_intg_rdc_input_16to8_V_record_55_full_n;
output   app_intg_rdc_input_16to8_V_record_55_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_56_din;
input   app_intg_rdc_input_16to8_V_record_56_full_n;
output   app_intg_rdc_input_16to8_V_record_56_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_57_din;
input   app_intg_rdc_input_16to8_V_record_57_full_n;
output   app_intg_rdc_input_16to8_V_record_57_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_58_din;
input   app_intg_rdc_input_16to8_V_record_58_full_n;
output   app_intg_rdc_input_16to8_V_record_58_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_59_din;
input   app_intg_rdc_input_16to8_V_record_59_full_n;
output   app_intg_rdc_input_16to8_V_record_59_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_60_din;
input   app_intg_rdc_input_16to8_V_record_60_full_n;
output   app_intg_rdc_input_16to8_V_record_60_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_61_din;
input   app_intg_rdc_input_16to8_V_record_61_full_n;
output   app_intg_rdc_input_16to8_V_record_61_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_62_din;
input   app_intg_rdc_input_16to8_V_record_62_full_n;
output   app_intg_rdc_input_16to8_V_record_62_write;
output  [7:0] app_intg_rdc_input_16to8_V_record_63_din;
input   app_intg_rdc_input_16to8_V_record_63_full_n;
output   app_intg_rdc_input_16to8_V_record_63_write;
output   app_intg_rdc_input_16to8_V_valid_din;
input   app_intg_rdc_input_16to8_V_valid_full_n;
output   app_intg_rdc_input_16to8_V_valid_write;
output   app_intg_rdc_input_16to8_V_eop_din;
input   app_intg_rdc_input_16to8_V_eop_full_n;
output   app_intg_rdc_input_16to8_V_eop_write;

reg ap_idle;
reg reset_app_intg_rdc_32to16_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    app_intg_rdc_input_16to8_V_overlap_0_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_3358;
reg   [0:0] empty_n_3_reg_5625;
reg   [0:0] empty_n_2_reg_5629;
reg    app_intg_rdc_input_16to8_V_overlap_1_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_2_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_3_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_4_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_5_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_6_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_7_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_8_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_9_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_10_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_11_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_12_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_13_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_14_blk_n;
reg    app_intg_rdc_input_16to8_V_overlap_15_blk_n;
reg    app_intg_rdc_input_16to8_V_record_0_blk_n;
reg    app_intg_rdc_input_16to8_V_record_1_blk_n;
reg    app_intg_rdc_input_16to8_V_record_2_blk_n;
reg    app_intg_rdc_input_16to8_V_record_3_blk_n;
reg    app_intg_rdc_input_16to8_V_record_4_blk_n;
reg    app_intg_rdc_input_16to8_V_record_5_blk_n;
reg    app_intg_rdc_input_16to8_V_record_6_blk_n;
reg    app_intg_rdc_input_16to8_V_record_7_blk_n;
reg    app_intg_rdc_input_16to8_V_record_8_blk_n;
reg    app_intg_rdc_input_16to8_V_record_9_blk_n;
reg    app_intg_rdc_input_16to8_V_record_10_blk_n;
reg    app_intg_rdc_input_16to8_V_record_11_blk_n;
reg    app_intg_rdc_input_16to8_V_record_12_blk_n;
reg    app_intg_rdc_input_16to8_V_record_13_blk_n;
reg    app_intg_rdc_input_16to8_V_record_14_blk_n;
reg    app_intg_rdc_input_16to8_V_record_15_blk_n;
reg    app_intg_rdc_input_16to8_V_record_16_blk_n;
reg    app_intg_rdc_input_16to8_V_record_17_blk_n;
reg    app_intg_rdc_input_16to8_V_record_18_blk_n;
reg    app_intg_rdc_input_16to8_V_record_19_blk_n;
reg    app_intg_rdc_input_16to8_V_record_20_blk_n;
reg    app_intg_rdc_input_16to8_V_record_21_blk_n;
reg    app_intg_rdc_input_16to8_V_record_22_blk_n;
reg    app_intg_rdc_input_16to8_V_record_23_blk_n;
reg    app_intg_rdc_input_16to8_V_record_24_blk_n;
reg    app_intg_rdc_input_16to8_V_record_25_blk_n;
reg    app_intg_rdc_input_16to8_V_record_26_blk_n;
reg    app_intg_rdc_input_16to8_V_record_27_blk_n;
reg    app_intg_rdc_input_16to8_V_record_28_blk_n;
reg    app_intg_rdc_input_16to8_V_record_29_blk_n;
reg    app_intg_rdc_input_16to8_V_record_30_blk_n;
reg    app_intg_rdc_input_16to8_V_record_31_blk_n;
reg    app_intg_rdc_input_16to8_V_record_32_blk_n;
reg    app_intg_rdc_input_16to8_V_record_33_blk_n;
reg    app_intg_rdc_input_16to8_V_record_34_blk_n;
reg    app_intg_rdc_input_16to8_V_record_35_blk_n;
reg    app_intg_rdc_input_16to8_V_record_36_blk_n;
reg    app_intg_rdc_input_16to8_V_record_37_blk_n;
reg    app_intg_rdc_input_16to8_V_record_38_blk_n;
reg    app_intg_rdc_input_16to8_V_record_39_blk_n;
reg    app_intg_rdc_input_16to8_V_record_40_blk_n;
reg    app_intg_rdc_input_16to8_V_record_41_blk_n;
reg    app_intg_rdc_input_16to8_V_record_42_blk_n;
reg    app_intg_rdc_input_16to8_V_record_43_blk_n;
reg    app_intg_rdc_input_16to8_V_record_44_blk_n;
reg    app_intg_rdc_input_16to8_V_record_45_blk_n;
reg    app_intg_rdc_input_16to8_V_record_46_blk_n;
reg    app_intg_rdc_input_16to8_V_record_47_blk_n;
reg    app_intg_rdc_input_16to8_V_record_48_blk_n;
reg    app_intg_rdc_input_16to8_V_record_49_blk_n;
reg    app_intg_rdc_input_16to8_V_record_50_blk_n;
reg    app_intg_rdc_input_16to8_V_record_51_blk_n;
reg    app_intg_rdc_input_16to8_V_record_52_blk_n;
reg    app_intg_rdc_input_16to8_V_record_53_blk_n;
reg    app_intg_rdc_input_16to8_V_record_54_blk_n;
reg    app_intg_rdc_input_16to8_V_record_55_blk_n;
reg    app_intg_rdc_input_16to8_V_record_56_blk_n;
reg    app_intg_rdc_input_16to8_V_record_57_blk_n;
reg    app_intg_rdc_input_16to8_V_record_58_blk_n;
reg    app_intg_rdc_input_16to8_V_record_59_blk_n;
reg    app_intg_rdc_input_16to8_V_record_60_blk_n;
reg    app_intg_rdc_input_16to8_V_record_61_blk_n;
reg    app_intg_rdc_input_16to8_V_record_62_blk_n;
reg    app_intg_rdc_input_16to8_V_record_63_blk_n;
reg    app_intg_rdc_input_16to8_V_valid_blk_n;
reg    app_intg_rdc_input_16to8_V_eop_blk_n;
reg   [0:0] reset_3_reg_3380;
wire   [0:0] empty_n_3_fu_3400_p1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    app_intg_rdc_input_16to8_V_eop1_status;
reg    ap_predicate_op749_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] reset_phi_fu_3362_p4;
wire   [0:0] empty_n_2_fu_3405_p1;
reg   [7:0] tmp_record_0_3_reg_5633;
reg   [7:0] tmp_record_1_3_reg_5638;
reg   [7:0] tmp_record_2_3_reg_5643;
reg   [7:0] tmp_record_3_3_reg_5648;
reg   [7:0] tmp_record_4_3_reg_5653;
reg   [7:0] tmp_record_5_3_reg_5658;
reg   [7:0] tmp_record_6_3_reg_5663;
reg   [7:0] tmp_record_7_3_reg_5668;
reg   [7:0] tmp_record_8_3_reg_5673;
reg   [7:0] tmp_record_9_3_reg_5678;
reg   [7:0] tmp_record_10_3_reg_5683;
reg   [7:0] tmp_record_11_3_reg_5688;
reg   [7:0] tmp_record_12_3_reg_5693;
reg   [7:0] tmp_record_13_3_reg_5698;
reg   [7:0] tmp_record_14_3_reg_5703;
reg   [7:0] tmp_record_15_3_reg_5708;
reg   [7:0] tmp_record_16_3_reg_5713;
reg   [7:0] tmp_record_17_3_reg_5718;
reg   [7:0] tmp_record_18_3_reg_5723;
reg   [7:0] tmp_record_19_3_reg_5728;
reg   [7:0] tmp_record_20_3_reg_5733;
reg   [7:0] tmp_record_21_3_reg_5738;
reg   [7:0] tmp_record_22_3_reg_5743;
reg   [7:0] tmp_record_23_3_reg_5748;
reg   [7:0] tmp_record_24_3_reg_5753;
reg   [7:0] tmp_record_25_3_reg_5758;
reg   [7:0] tmp_record_26_3_reg_5763;
reg   [7:0] tmp_record_27_3_reg_5768;
reg   [7:0] tmp_record_28_3_reg_5773;
reg   [7:0] tmp_record_29_3_reg_5778;
reg   [7:0] tmp_record_30_3_reg_5783;
reg   [7:0] tmp_record_31_3_reg_5788;
reg   [7:0] tmp_record_32_3_reg_5793;
reg   [7:0] tmp_record_33_3_reg_5798;
reg   [7:0] tmp_record_34_3_reg_5803;
reg   [7:0] tmp_record_35_3_reg_5808;
reg   [7:0] tmp_record_36_3_reg_5813;
reg   [7:0] tmp_record_37_3_reg_5818;
reg   [7:0] tmp_record_38_3_reg_5823;
reg   [7:0] tmp_record_39_3_reg_5828;
reg   [7:0] tmp_record_40_3_reg_5833;
reg   [7:0] tmp_record_41_3_reg_5838;
reg   [7:0] tmp_record_42_3_reg_5843;
reg   [7:0] tmp_record_43_3_reg_5848;
reg   [7:0] tmp_record_44_3_reg_5853;
reg   [7:0] tmp_record_45_3_reg_5858;
reg   [7:0] tmp_record_46_3_reg_5863;
reg   [7:0] tmp_record_47_3_reg_5868;
reg   [7:0] tmp_record_48_3_reg_5873;
reg   [7:0] tmp_record_49_3_reg_5878;
reg   [7:0] tmp_record_50_3_reg_5883;
reg   [7:0] tmp_record_51_3_reg_5888;
reg   [7:0] tmp_record_52_3_reg_5893;
reg   [7:0] tmp_record_53_3_reg_5898;
reg   [7:0] tmp_record_54_3_reg_5903;
reg   [7:0] tmp_record_55_3_reg_5908;
reg   [7:0] tmp_record_56_3_reg_5913;
reg   [7:0] tmp_record_57_3_reg_5918;
reg   [7:0] tmp_record_58_3_reg_5923;
reg   [7:0] tmp_record_59_3_reg_5928;
reg   [7:0] tmp_record_60_3_reg_5933;
reg   [7:0] tmp_record_61_3_reg_5938;
reg   [7:0] tmp_record_62_3_reg_5943;
reg   [7:0] tmp_record_63_3_reg_5948;
reg   [0:0] tmp_valid_reg_5953;
reg   [0:0] tmp_eop_reg_6038;
wire   [7:0] record_out_overlap_0_fu_3801_p2;
reg   [7:0] record_out_overlap_0_reg_6043;
wire   [7:0] record_out_overlap_1_fu_3807_p2;
reg   [7:0] record_out_overlap_1_reg_6048;
wire   [7:0] record_out_overlap_2_fu_3813_p2;
reg   [7:0] record_out_overlap_2_reg_6053;
wire   [7:0] record_out_overlap_3_fu_3819_p2;
reg   [7:0] record_out_overlap_3_reg_6058;
wire   [7:0] record_out_overlap_4_fu_3825_p2;
reg   [7:0] record_out_overlap_4_reg_6063;
wire   [7:0] record_out_overlap_5_fu_3831_p2;
reg   [7:0] record_out_overlap_5_reg_6068;
wire   [7:0] record_out_overlap_6_fu_3837_p2;
reg   [7:0] record_out_overlap_6_reg_6073;
wire   [7:0] record_out_overlap_7_fu_3843_p2;
reg   [7:0] record_out_overlap_7_reg_6078;
wire   [7:0] record_out_overlap_8_fu_3849_p2;
reg   [7:0] record_out_overlap_8_reg_6083;
wire   [7:0] record_out_overlap_9_fu_3855_p2;
reg   [7:0] record_out_overlap_9_reg_6088;
wire   [7:0] record_out_overlap_10_fu_3861_p2;
reg   [7:0] record_out_overlap_10_reg_6093;
wire   [7:0] record_out_overlap_11_fu_3867_p2;
reg   [7:0] record_out_overlap_11_reg_6098;
wire   [7:0] record_out_overlap_12_fu_3873_p2;
reg   [7:0] record_out_overlap_12_reg_6103;
wire   [7:0] record_out_overlap_13_fu_3879_p2;
reg   [7:0] record_out_overlap_13_reg_6108;
wire   [7:0] record_out_overlap_14_fu_3885_p2;
reg   [7:0] record_out_overlap_14_reg_6113;
wire   [7:0] record_out_overlap_15_fu_3891_p2;
reg   [7:0] record_out_overlap_15_reg_6118;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] ap_phi_precharge_reg_pp0_iter0_reset_1_reg_3370;
reg   [0:0] reset_1_phi_fu_3373_p4;
wire   [0:0] p_reset_1_fu_3918_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter0_reset_3_reg_3380;
reg    app_intg_rdc_input_32to16_V_eop0_update;
reg    ap_condition_1089;
wire   [0:0] grp_nbread_fu_2908_p99_0;
reg    app_intg_rdc_input_16to8_V_eop1_update;
wire   [7:0] record_out_overlap_0_2_fu_4731_p3;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] record_out_overlap_1_2_fu_4724_p3;
wire   [7:0] record_out_overlap_2_2_fu_4717_p3;
wire   [7:0] record_out_overlap_3_2_fu_4710_p3;
wire   [7:0] record_out_overlap_4_2_fu_4703_p3;
wire   [7:0] record_out_overlap_5_2_fu_4696_p3;
wire   [7:0] record_out_overlap_6_2_fu_4689_p3;
wire   [7:0] record_out_overlap_7_2_fu_4682_p3;
wire   [7:0] record_out_overlap_8_2_fu_4675_p3;
wire   [7:0] record_out_overlap_9_2_fu_4668_p3;
wire   [7:0] record_out_overlap_10_2_fu_4661_p3;
wire   [7:0] record_out_overlap_11_2_fu_4654_p3;
wire   [7:0] record_out_overlap_12_2_fu_4647_p3;
wire   [7:0] record_out_overlap_13_2_fu_4640_p3;
wire   [7:0] record_out_overlap_14_2_fu_4633_p3;
wire   [7:0] record_out_overlap_15_2_fu_4626_p3;
wire   [7:0] record_out_record_0_fu_4619_p3;
wire   [7:0] record_out_record_1_fu_4612_p3;
wire   [7:0] record_out_record_2_fu_4605_p3;
wire   [7:0] record_out_record_3_fu_4598_p3;
wire   [7:0] record_out_record_4_fu_4591_p3;
wire   [7:0] record_out_record_5_fu_4584_p3;
wire   [7:0] record_out_record_6_fu_4577_p3;
wire   [7:0] record_out_record_7_fu_4570_p3;
wire   [7:0] record_out_record_8_fu_4563_p3;
wire   [7:0] record_out_record_9_fu_4556_p3;
wire   [7:0] record_out_record_10_fu_4549_p3;
wire   [7:0] record_out_record_11_fu_4542_p3;
wire   [7:0] record_out_record_12_fu_4535_p3;
wire   [7:0] record_out_record_13_fu_4528_p3;
wire   [7:0] record_out_record_14_fu_4521_p3;
wire   [7:0] record_out_record_15_fu_4514_p3;
wire   [7:0] record_out_record_16_fu_4507_p3;
wire   [7:0] record_out_record_17_fu_4500_p3;
wire   [7:0] record_out_record_18_fu_4493_p3;
wire   [7:0] record_out_record_19_fu_4486_p3;
wire   [7:0] record_out_record_20_fu_4479_p3;
wire   [7:0] record_out_record_21_fu_4472_p3;
wire   [7:0] record_out_record_22_fu_4465_p3;
wire   [7:0] record_out_record_23_fu_4458_p3;
wire   [7:0] record_out_record_24_fu_4451_p3;
wire   [7:0] record_out_record_25_fu_4444_p3;
wire   [7:0] record_out_record_26_fu_4437_p3;
wire   [7:0] record_out_record_27_fu_4430_p3;
wire   [7:0] record_out_record_28_fu_4423_p3;
wire   [7:0] record_out_record_29_fu_4416_p3;
wire   [7:0] record_out_record_30_fu_4409_p3;
wire   [7:0] record_out_record_31_fu_4402_p3;
wire   [7:0] record_out_record_32_fu_4395_p3;
wire   [7:0] record_out_record_33_fu_4388_p3;
wire   [7:0] record_out_record_34_fu_4381_p3;
wire   [7:0] record_out_record_35_fu_4374_p3;
wire   [7:0] record_out_record_36_fu_4367_p3;
wire   [7:0] record_out_record_37_fu_4360_p3;
wire   [7:0] record_out_record_38_fu_4353_p3;
wire   [7:0] record_out_record_39_fu_4346_p3;
wire   [7:0] record_out_record_40_fu_4339_p3;
wire   [7:0] record_out_record_41_fu_4332_p3;
wire   [7:0] record_out_record_42_fu_4325_p3;
wire   [7:0] record_out_record_43_fu_4318_p3;
wire   [7:0] record_out_record_44_fu_4311_p3;
wire   [7:0] record_out_record_45_fu_4304_p3;
wire   [7:0] record_out_record_46_fu_4297_p3;
wire   [7:0] record_out_record_47_fu_4290_p3;
wire   [7:0] record_out_record_48_fu_4283_p3;
wire   [7:0] record_out_record_49_fu_4276_p3;
wire   [7:0] record_out_record_50_fu_4269_p3;
wire   [7:0] record_out_record_51_fu_4262_p3;
wire   [7:0] record_out_record_52_fu_4255_p3;
wire   [7:0] record_out_record_53_fu_4248_p3;
wire   [7:0] record_out_record_54_fu_4241_p3;
wire   [7:0] record_out_record_55_fu_4234_p3;
wire   [7:0] record_out_record_56_fu_4227_p3;
wire   [7:0] record_out_record_57_fu_4220_p3;
wire   [7:0] record_out_record_58_fu_4213_p3;
wire   [7:0] record_out_record_59_fu_4206_p3;
wire   [7:0] record_out_record_60_fu_4199_p3;
wire   [7:0] record_out_record_61_fu_4192_p3;
wire   [7:0] record_out_record_62_fu_4185_p3;
wire   [7:0] record_out_record_63_fu_4178_p3;
reg   [31:0] reset_cnt_fu_2578;
wire   [31:0] p_s_fu_3925_p3;
reg   [7:0] tmp_overlap_0_fu_2582;
reg   [7:0] tmp_overlap_1_fu_2586;
reg   [7:0] tmp_overlap_2_fu_2590;
reg   [7:0] tmp_overlap_3_fu_2594;
reg   [7:0] tmp_overlap_4_fu_2598;
reg   [7:0] tmp_overlap_5_fu_2602;
reg   [7:0] tmp_overlap_6_fu_2606;
reg   [7:0] tmp_overlap_7_fu_2610;
reg   [7:0] tmp_overlap_8_fu_2614;
reg   [7:0] tmp_overlap_9_fu_2618;
reg   [7:0] tmp_overlap_10_fu_2622;
reg   [7:0] tmp_overlap_11_fu_2626;
reg   [7:0] tmp_overlap_12_fu_2630;
reg   [7:0] tmp_overlap_13_fu_2634;
reg   [7:0] tmp_overlap_14_fu_2638;
reg   [7:0] tmp_overlap_15_fu_2642;
reg   [7:0] tmp_record_0_fu_2646;
reg   [7:0] tmp_record_1_fu_2650;
reg   [7:0] tmp_record_2_fu_2654;
reg   [7:0] tmp_record_3_fu_2658;
reg   [7:0] tmp_record_4_fu_2662;
reg   [7:0] tmp_record_5_fu_2666;
reg   [7:0] tmp_record_6_fu_2670;
reg   [7:0] tmp_record_7_fu_2674;
reg   [7:0] tmp_record_8_fu_2678;
reg   [7:0] tmp_record_9_fu_2682;
reg   [7:0] tmp_record_10_fu_2686;
reg   [7:0] tmp_record_11_fu_2690;
reg   [7:0] tmp_record_12_fu_2694;
reg   [7:0] tmp_record_13_fu_2698;
reg   [7:0] tmp_record_14_fu_2702;
reg   [7:0] tmp_record_15_fu_2706;
reg   [7:0] tmp_record_16_fu_2710;
reg   [7:0] tmp_record_17_fu_2714;
reg   [7:0] tmp_record_18_fu_2718;
reg   [7:0] tmp_record_19_fu_2722;
reg   [7:0] tmp_record_20_fu_2726;
reg   [7:0] tmp_record_21_fu_2730;
reg   [7:0] tmp_record_22_fu_2734;
reg   [7:0] tmp_record_23_fu_2738;
reg   [7:0] tmp_record_24_fu_2742;
reg   [7:0] tmp_record_25_fu_2746;
reg   [7:0] tmp_record_26_fu_2750;
reg   [7:0] tmp_record_27_fu_2754;
reg   [7:0] tmp_record_28_fu_2758;
reg   [7:0] tmp_record_29_fu_2762;
reg   [7:0] tmp_record_30_fu_2766;
reg   [7:0] tmp_record_31_fu_2770;
reg   [7:0] tmp_record_32_fu_2774;
reg   [7:0] tmp_record_33_fu_2778;
reg   [7:0] tmp_record_34_fu_2782;
reg   [7:0] tmp_record_35_fu_2786;
reg   [7:0] tmp_record_36_fu_2790;
reg   [7:0] tmp_record_37_fu_2794;
reg   [7:0] tmp_record_38_fu_2798;
reg   [7:0] tmp_record_39_fu_2802;
reg   [7:0] tmp_record_40_fu_2806;
reg   [7:0] tmp_record_41_fu_2810;
reg   [7:0] tmp_record_42_fu_2814;
reg   [7:0] tmp_record_43_fu_2818;
reg   [7:0] tmp_record_44_fu_2822;
reg   [7:0] tmp_record_45_fu_2826;
reg   [7:0] tmp_record_46_fu_2830;
reg   [7:0] tmp_record_47_fu_2834;
reg   [7:0] tmp_record_48_fu_2838;
reg   [7:0] tmp_record_49_fu_2842;
reg   [7:0] tmp_record_50_fu_2846;
reg   [7:0] tmp_record_51_fu_2850;
reg   [7:0] tmp_record_52_fu_2854;
reg   [7:0] tmp_record_53_fu_2858;
reg   [7:0] tmp_record_54_fu_2862;
reg   [7:0] tmp_record_55_fu_2866;
reg   [7:0] tmp_record_56_fu_2870;
reg   [7:0] tmp_record_57_fu_2874;
reg   [7:0] tmp_record_58_fu_2878;
reg   [7:0] tmp_record_59_fu_2882;
reg   [7:0] tmp_record_60_fu_2886;
reg   [7:0] tmp_record_61_fu_2890;
reg   [7:0] tmp_record_62_fu_2894;
reg   [7:0] tmp_record_63_fu_2898;
wire   [31:0] reset_cnt_1_fu_3900_p2;
wire   [0:0] tmp_3_fu_3906_p2;
wire   [0:0] not_s_fu_3912_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1058;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_3362_p4) & (1'd0 == empty_n_3_fu_3400_p1) & (1'd1 == empty_n_2_fu_3405_p1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_3362_p4) & (1'd0 == empty_n_3_fu_3400_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == empty_n_2_fu_3405_p1)))) begin
        reset_3_reg_3380 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & ((1'd1 == reset_phi_fu_3362_p4) | (1'd1 == empty_n_3_fu_3400_p1)))) begin
        reset_3_reg_3380 <= p_reset_1_fu_3918_p2;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        reset_3_reg_3380 <= ap_phi_precharge_reg_pp0_iter0_reset_3_reg_3380;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & ((1'd1 == reset_phi_fu_3362_p4) | (1'd1 == empty_n_3_fu_3400_p1)))) begin
        reset_cnt_fu_2578 <= p_s_fu_3925_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        reset_cnt_fu_2578 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        reset_reg_3358 <= reset_3_reg_3380;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        reset_reg_3358 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_3362_p4) & (1'd0 == empty_n_3_fu_3400_p1))) begin
        empty_n_2_reg_5629 <= grp_nbread_fu_2908_p99_0;
        tmp_eop_reg_6038 <= app_intg_rdc_input_32to16_V_eop_dout;
        tmp_record_0_3_reg_5633 <= app_intg_rdc_input_32to16_V_record_0_dout;
        tmp_record_10_3_reg_5683 <= app_intg_rdc_input_32to16_V_record_10_dout;
        tmp_record_11_3_reg_5688 <= app_intg_rdc_input_32to16_V_record_11_dout;
        tmp_record_12_3_reg_5693 <= app_intg_rdc_input_32to16_V_record_12_dout;
        tmp_record_13_3_reg_5698 <= app_intg_rdc_input_32to16_V_record_13_dout;
        tmp_record_14_3_reg_5703 <= app_intg_rdc_input_32to16_V_record_14_dout;
        tmp_record_15_3_reg_5708 <= app_intg_rdc_input_32to16_V_record_15_dout;
        tmp_record_16_3_reg_5713 <= app_intg_rdc_input_32to16_V_record_16_dout;
        tmp_record_17_3_reg_5718 <= app_intg_rdc_input_32to16_V_record_17_dout;
        tmp_record_18_3_reg_5723 <= app_intg_rdc_input_32to16_V_record_18_dout;
        tmp_record_19_3_reg_5728 <= app_intg_rdc_input_32to16_V_record_19_dout;
        tmp_record_1_3_reg_5638 <= app_intg_rdc_input_32to16_V_record_1_dout;
        tmp_record_20_3_reg_5733 <= app_intg_rdc_input_32to16_V_record_20_dout;
        tmp_record_21_3_reg_5738 <= app_intg_rdc_input_32to16_V_record_21_dout;
        tmp_record_22_3_reg_5743 <= app_intg_rdc_input_32to16_V_record_22_dout;
        tmp_record_23_3_reg_5748 <= app_intg_rdc_input_32to16_V_record_23_dout;
        tmp_record_24_3_reg_5753 <= app_intg_rdc_input_32to16_V_record_24_dout;
        tmp_record_25_3_reg_5758 <= app_intg_rdc_input_32to16_V_record_25_dout;
        tmp_record_26_3_reg_5763 <= app_intg_rdc_input_32to16_V_record_26_dout;
        tmp_record_27_3_reg_5768 <= app_intg_rdc_input_32to16_V_record_27_dout;
        tmp_record_28_3_reg_5773 <= app_intg_rdc_input_32to16_V_record_28_dout;
        tmp_record_29_3_reg_5778 <= app_intg_rdc_input_32to16_V_record_29_dout;
        tmp_record_2_3_reg_5643 <= app_intg_rdc_input_32to16_V_record_2_dout;
        tmp_record_30_3_reg_5783 <= app_intg_rdc_input_32to16_V_record_30_dout;
        tmp_record_31_3_reg_5788 <= app_intg_rdc_input_32to16_V_record_31_dout;
        tmp_record_32_3_reg_5793 <= app_intg_rdc_input_32to16_V_record_32_dout;
        tmp_record_33_3_reg_5798 <= app_intg_rdc_input_32to16_V_record_33_dout;
        tmp_record_34_3_reg_5803 <= app_intg_rdc_input_32to16_V_record_34_dout;
        tmp_record_35_3_reg_5808 <= app_intg_rdc_input_32to16_V_record_35_dout;
        tmp_record_36_3_reg_5813 <= app_intg_rdc_input_32to16_V_record_36_dout;
        tmp_record_37_3_reg_5818 <= app_intg_rdc_input_32to16_V_record_37_dout;
        tmp_record_38_3_reg_5823 <= app_intg_rdc_input_32to16_V_record_38_dout;
        tmp_record_39_3_reg_5828 <= app_intg_rdc_input_32to16_V_record_39_dout;
        tmp_record_3_3_reg_5648 <= app_intg_rdc_input_32to16_V_record_3_dout;
        tmp_record_40_3_reg_5833 <= app_intg_rdc_input_32to16_V_record_40_dout;
        tmp_record_41_3_reg_5838 <= app_intg_rdc_input_32to16_V_record_41_dout;
        tmp_record_42_3_reg_5843 <= app_intg_rdc_input_32to16_V_record_42_dout;
        tmp_record_43_3_reg_5848 <= app_intg_rdc_input_32to16_V_record_43_dout;
        tmp_record_44_3_reg_5853 <= app_intg_rdc_input_32to16_V_record_44_dout;
        tmp_record_45_3_reg_5858 <= app_intg_rdc_input_32to16_V_record_45_dout;
        tmp_record_46_3_reg_5863 <= app_intg_rdc_input_32to16_V_record_46_dout;
        tmp_record_47_3_reg_5868 <= app_intg_rdc_input_32to16_V_record_47_dout;
        tmp_record_48_3_reg_5873 <= app_intg_rdc_input_32to16_V_record_48_dout;
        tmp_record_49_3_reg_5878 <= app_intg_rdc_input_32to16_V_record_49_dout;
        tmp_record_4_3_reg_5653 <= app_intg_rdc_input_32to16_V_record_4_dout;
        tmp_record_50_3_reg_5883 <= app_intg_rdc_input_32to16_V_record_50_dout;
        tmp_record_51_3_reg_5888 <= app_intg_rdc_input_32to16_V_record_51_dout;
        tmp_record_52_3_reg_5893 <= app_intg_rdc_input_32to16_V_record_52_dout;
        tmp_record_53_3_reg_5898 <= app_intg_rdc_input_32to16_V_record_53_dout;
        tmp_record_54_3_reg_5903 <= app_intg_rdc_input_32to16_V_record_54_dout;
        tmp_record_55_3_reg_5908 <= app_intg_rdc_input_32to16_V_record_55_dout;
        tmp_record_56_3_reg_5913 <= app_intg_rdc_input_32to16_V_record_56_dout;
        tmp_record_57_3_reg_5918 <= app_intg_rdc_input_32to16_V_record_57_dout;
        tmp_record_58_3_reg_5923 <= app_intg_rdc_input_32to16_V_record_58_dout;
        tmp_record_59_3_reg_5928 <= app_intg_rdc_input_32to16_V_record_59_dout;
        tmp_record_5_3_reg_5658 <= app_intg_rdc_input_32to16_V_record_5_dout;
        tmp_record_60_3_reg_5933 <= app_intg_rdc_input_32to16_V_record_60_dout;
        tmp_record_61_3_reg_5938 <= app_intg_rdc_input_32to16_V_record_61_dout;
        tmp_record_62_3_reg_5943 <= app_intg_rdc_input_32to16_V_record_62_dout;
        tmp_record_63_3_reg_5948 <= app_intg_rdc_input_32to16_V_record_63_dout;
        tmp_record_6_3_reg_5663 <= app_intg_rdc_input_32to16_V_record_6_dout;
        tmp_record_7_3_reg_5668 <= app_intg_rdc_input_32to16_V_record_7_dout;
        tmp_record_8_3_reg_5673 <= app_intg_rdc_input_32to16_V_record_8_dout;
        tmp_record_9_3_reg_5678 <= app_intg_rdc_input_32to16_V_record_9_dout;
        tmp_valid_reg_5953 <= app_intg_rdc_input_32to16_V_valid_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_3362_p4))) begin
        empty_n_3_reg_5625 <= reset_app_intg_rdc_32to16_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_3362_p4) & (1'd0 == empty_n_3_fu_3400_p1) & (1'd1 == empty_n_2_fu_3405_p1))) begin
        record_out_overlap_0_reg_6043 <= record_out_overlap_0_fu_3801_p2;
        record_out_overlap_10_reg_6093 <= record_out_overlap_10_fu_3861_p2;
        record_out_overlap_11_reg_6098 <= record_out_overlap_11_fu_3867_p2;
        record_out_overlap_12_reg_6103 <= record_out_overlap_12_fu_3873_p2;
        record_out_overlap_13_reg_6108 <= record_out_overlap_13_fu_3879_p2;
        record_out_overlap_14_reg_6113 <= record_out_overlap_14_fu_3885_p2;
        record_out_overlap_15_reg_6118 <= record_out_overlap_15_fu_3891_p2;
        record_out_overlap_1_reg_6048 <= record_out_overlap_1_fu_3807_p2;
        record_out_overlap_2_reg_6053 <= record_out_overlap_2_fu_3813_p2;
        record_out_overlap_3_reg_6058 <= record_out_overlap_3_fu_3819_p2;
        record_out_overlap_4_reg_6063 <= record_out_overlap_4_fu_3825_p2;
        record_out_overlap_5_reg_6068 <= record_out_overlap_5_fu_3831_p2;
        record_out_overlap_6_reg_6073 <= record_out_overlap_6_fu_3837_p2;
        record_out_overlap_7_reg_6078 <= record_out_overlap_7_fu_3843_p2;
        record_out_overlap_8_reg_6083 <= record_out_overlap_8_fu_3849_p2;
        record_out_overlap_9_reg_6088 <= record_out_overlap_9_fu_3855_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op749_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        tmp_overlap_0_fu_2582 <= record_out_overlap_0_2_fu_4731_p3;
        tmp_overlap_10_fu_2622 <= record_out_overlap_10_2_fu_4661_p3;
        tmp_overlap_11_fu_2626 <= record_out_overlap_11_2_fu_4654_p3;
        tmp_overlap_12_fu_2630 <= record_out_overlap_12_2_fu_4647_p3;
        tmp_overlap_13_fu_2634 <= record_out_overlap_13_2_fu_4640_p3;
        tmp_overlap_14_fu_2638 <= record_out_overlap_14_2_fu_4633_p3;
        tmp_overlap_15_fu_2642 <= record_out_overlap_15_2_fu_4626_p3;
        tmp_overlap_1_fu_2586 <= record_out_overlap_1_2_fu_4724_p3;
        tmp_overlap_2_fu_2590 <= record_out_overlap_2_2_fu_4717_p3;
        tmp_overlap_3_fu_2594 <= record_out_overlap_3_2_fu_4710_p3;
        tmp_overlap_4_fu_2598 <= record_out_overlap_4_2_fu_4703_p3;
        tmp_overlap_5_fu_2602 <= record_out_overlap_5_2_fu_4696_p3;
        tmp_overlap_6_fu_2606 <= record_out_overlap_6_2_fu_4689_p3;
        tmp_overlap_7_fu_2610 <= record_out_overlap_7_2_fu_4682_p3;
        tmp_overlap_8_fu_2614 <= record_out_overlap_8_2_fu_4675_p3;
        tmp_overlap_9_fu_2618 <= record_out_overlap_9_2_fu_4668_p3;
        tmp_record_0_fu_2646 <= record_out_record_0_fu_4619_p3;
        tmp_record_10_fu_2686 <= record_out_record_10_fu_4549_p3;
        tmp_record_11_fu_2690 <= record_out_record_11_fu_4542_p3;
        tmp_record_12_fu_2694 <= record_out_record_12_fu_4535_p3;
        tmp_record_13_fu_2698 <= record_out_record_13_fu_4528_p3;
        tmp_record_14_fu_2702 <= record_out_record_14_fu_4521_p3;
        tmp_record_15_fu_2706 <= record_out_record_15_fu_4514_p3;
        tmp_record_16_fu_2710 <= record_out_record_16_fu_4507_p3;
        tmp_record_17_fu_2714 <= record_out_record_17_fu_4500_p3;
        tmp_record_18_fu_2718 <= record_out_record_18_fu_4493_p3;
        tmp_record_19_fu_2722 <= record_out_record_19_fu_4486_p3;
        tmp_record_1_fu_2650 <= record_out_record_1_fu_4612_p3;
        tmp_record_20_fu_2726 <= record_out_record_20_fu_4479_p3;
        tmp_record_21_fu_2730 <= record_out_record_21_fu_4472_p3;
        tmp_record_22_fu_2734 <= record_out_record_22_fu_4465_p3;
        tmp_record_23_fu_2738 <= record_out_record_23_fu_4458_p3;
        tmp_record_24_fu_2742 <= record_out_record_24_fu_4451_p3;
        tmp_record_25_fu_2746 <= record_out_record_25_fu_4444_p3;
        tmp_record_26_fu_2750 <= record_out_record_26_fu_4437_p3;
        tmp_record_27_fu_2754 <= record_out_record_27_fu_4430_p3;
        tmp_record_28_fu_2758 <= record_out_record_28_fu_4423_p3;
        tmp_record_29_fu_2762 <= record_out_record_29_fu_4416_p3;
        tmp_record_2_fu_2654 <= record_out_record_2_fu_4605_p3;
        tmp_record_30_fu_2766 <= record_out_record_30_fu_4409_p3;
        tmp_record_31_fu_2770 <= record_out_record_31_fu_4402_p3;
        tmp_record_32_fu_2774 <= record_out_record_32_fu_4395_p3;
        tmp_record_33_fu_2778 <= record_out_record_33_fu_4388_p3;
        tmp_record_34_fu_2782 <= record_out_record_34_fu_4381_p3;
        tmp_record_35_fu_2786 <= record_out_record_35_fu_4374_p3;
        tmp_record_36_fu_2790 <= record_out_record_36_fu_4367_p3;
        tmp_record_37_fu_2794 <= record_out_record_37_fu_4360_p3;
        tmp_record_38_fu_2798 <= record_out_record_38_fu_4353_p3;
        tmp_record_39_fu_2802 <= record_out_record_39_fu_4346_p3;
        tmp_record_3_fu_2658 <= record_out_record_3_fu_4598_p3;
        tmp_record_40_fu_2806 <= record_out_record_40_fu_4339_p3;
        tmp_record_41_fu_2810 <= record_out_record_41_fu_4332_p3;
        tmp_record_42_fu_2814 <= record_out_record_42_fu_4325_p3;
        tmp_record_43_fu_2818 <= record_out_record_43_fu_4318_p3;
        tmp_record_44_fu_2822 <= record_out_record_44_fu_4311_p3;
        tmp_record_45_fu_2826 <= record_out_record_45_fu_4304_p3;
        tmp_record_46_fu_2830 <= record_out_record_46_fu_4297_p3;
        tmp_record_47_fu_2834 <= record_out_record_47_fu_4290_p3;
        tmp_record_48_fu_2838 <= record_out_record_48_fu_4283_p3;
        tmp_record_49_fu_2842 <= record_out_record_49_fu_4276_p3;
        tmp_record_4_fu_2662 <= record_out_record_4_fu_4591_p3;
        tmp_record_50_fu_2846 <= record_out_record_50_fu_4269_p3;
        tmp_record_51_fu_2850 <= record_out_record_51_fu_4262_p3;
        tmp_record_52_fu_2854 <= record_out_record_52_fu_4255_p3;
        tmp_record_53_fu_2858 <= record_out_record_53_fu_4248_p3;
        tmp_record_54_fu_2862 <= record_out_record_54_fu_4241_p3;
        tmp_record_55_fu_2866 <= record_out_record_55_fu_4234_p3;
        tmp_record_56_fu_2870 <= record_out_record_56_fu_4227_p3;
        tmp_record_57_fu_2874 <= record_out_record_57_fu_4220_p3;
        tmp_record_58_fu_2878 <= record_out_record_58_fu_4213_p3;
        tmp_record_59_fu_2882 <= record_out_record_59_fu_4206_p3;
        tmp_record_5_fu_2666 <= record_out_record_5_fu_4584_p3;
        tmp_record_60_fu_2886 <= record_out_record_60_fu_4199_p3;
        tmp_record_61_fu_2890 <= record_out_record_61_fu_4192_p3;
        tmp_record_62_fu_2894 <= record_out_record_62_fu_4185_p3;
        tmp_record_63_fu_2898 <= record_out_record_63_fu_4178_p3;
        tmp_record_6_fu_2670 <= record_out_record_6_fu_4577_p3;
        tmp_record_7_fu_2674 <= record_out_record_7_fu_4570_p3;
        tmp_record_8_fu_2678 <= record_out_record_8_fu_4563_p3;
        tmp_record_9_fu_2682 <= record_out_record_9_fu_4556_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op749_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        app_intg_rdc_input_16to8_V_eop1_update = 1'b1;
    end else begin
        app_intg_rdc_input_16to8_V_eop1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_eop_blk_n = app_intg_rdc_input_16to8_V_eop_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_0_blk_n = app_intg_rdc_input_16to8_V_overlap_0_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_10_blk_n = app_intg_rdc_input_16to8_V_overlap_10_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_11_blk_n = app_intg_rdc_input_16to8_V_overlap_11_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_12_blk_n = app_intg_rdc_input_16to8_V_overlap_12_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_13_blk_n = app_intg_rdc_input_16to8_V_overlap_13_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_14_blk_n = app_intg_rdc_input_16to8_V_overlap_14_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_15_blk_n = app_intg_rdc_input_16to8_V_overlap_15_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_1_blk_n = app_intg_rdc_input_16to8_V_overlap_1_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_2_blk_n = app_intg_rdc_input_16to8_V_overlap_2_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_3_blk_n = app_intg_rdc_input_16to8_V_overlap_3_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_4_blk_n = app_intg_rdc_input_16to8_V_overlap_4_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_5_blk_n = app_intg_rdc_input_16to8_V_overlap_5_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_6_blk_n = app_intg_rdc_input_16to8_V_overlap_6_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_7_blk_n = app_intg_rdc_input_16to8_V_overlap_7_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_8_blk_n = app_intg_rdc_input_16to8_V_overlap_8_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_overlap_9_blk_n = app_intg_rdc_input_16to8_V_overlap_9_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_overlap_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_0_blk_n = app_intg_rdc_input_16to8_V_record_0_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_10_blk_n = app_intg_rdc_input_16to8_V_record_10_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_11_blk_n = app_intg_rdc_input_16to8_V_record_11_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_12_blk_n = app_intg_rdc_input_16to8_V_record_12_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_13_blk_n = app_intg_rdc_input_16to8_V_record_13_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_13_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_14_blk_n = app_intg_rdc_input_16to8_V_record_14_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_14_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_15_blk_n = app_intg_rdc_input_16to8_V_record_15_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_16_blk_n = app_intg_rdc_input_16to8_V_record_16_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_16_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_17_blk_n = app_intg_rdc_input_16to8_V_record_17_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_18_blk_n = app_intg_rdc_input_16to8_V_record_18_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_18_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_19_blk_n = app_intg_rdc_input_16to8_V_record_19_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_19_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_1_blk_n = app_intg_rdc_input_16to8_V_record_1_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_20_blk_n = app_intg_rdc_input_16to8_V_record_20_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_20_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_21_blk_n = app_intg_rdc_input_16to8_V_record_21_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_21_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_22_blk_n = app_intg_rdc_input_16to8_V_record_22_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_23_blk_n = app_intg_rdc_input_16to8_V_record_23_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_24_blk_n = app_intg_rdc_input_16to8_V_record_24_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_24_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_25_blk_n = app_intg_rdc_input_16to8_V_record_25_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_25_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_26_blk_n = app_intg_rdc_input_16to8_V_record_26_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_26_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_27_blk_n = app_intg_rdc_input_16to8_V_record_27_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_27_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_28_blk_n = app_intg_rdc_input_16to8_V_record_28_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_28_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_29_blk_n = app_intg_rdc_input_16to8_V_record_29_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_29_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_2_blk_n = app_intg_rdc_input_16to8_V_record_2_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_30_blk_n = app_intg_rdc_input_16to8_V_record_30_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_30_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_31_blk_n = app_intg_rdc_input_16to8_V_record_31_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_31_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_32_blk_n = app_intg_rdc_input_16to8_V_record_32_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_32_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_33_blk_n = app_intg_rdc_input_16to8_V_record_33_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_33_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_34_blk_n = app_intg_rdc_input_16to8_V_record_34_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_34_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_35_blk_n = app_intg_rdc_input_16to8_V_record_35_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_35_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_36_blk_n = app_intg_rdc_input_16to8_V_record_36_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_36_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_37_blk_n = app_intg_rdc_input_16to8_V_record_37_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_37_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_38_blk_n = app_intg_rdc_input_16to8_V_record_38_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_38_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_39_blk_n = app_intg_rdc_input_16to8_V_record_39_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_39_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_3_blk_n = app_intg_rdc_input_16to8_V_record_3_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_40_blk_n = app_intg_rdc_input_16to8_V_record_40_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_40_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_41_blk_n = app_intg_rdc_input_16to8_V_record_41_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_41_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_42_blk_n = app_intg_rdc_input_16to8_V_record_42_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_42_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_43_blk_n = app_intg_rdc_input_16to8_V_record_43_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_43_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_44_blk_n = app_intg_rdc_input_16to8_V_record_44_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_44_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_45_blk_n = app_intg_rdc_input_16to8_V_record_45_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_45_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_46_blk_n = app_intg_rdc_input_16to8_V_record_46_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_46_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_47_blk_n = app_intg_rdc_input_16to8_V_record_47_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_47_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_48_blk_n = app_intg_rdc_input_16to8_V_record_48_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_48_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_49_blk_n = app_intg_rdc_input_16to8_V_record_49_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_49_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_4_blk_n = app_intg_rdc_input_16to8_V_record_4_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_50_blk_n = app_intg_rdc_input_16to8_V_record_50_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_50_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_51_blk_n = app_intg_rdc_input_16to8_V_record_51_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_51_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_52_blk_n = app_intg_rdc_input_16to8_V_record_52_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_52_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_53_blk_n = app_intg_rdc_input_16to8_V_record_53_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_53_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_54_blk_n = app_intg_rdc_input_16to8_V_record_54_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_54_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_55_blk_n = app_intg_rdc_input_16to8_V_record_55_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_55_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_56_blk_n = app_intg_rdc_input_16to8_V_record_56_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_56_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_57_blk_n = app_intg_rdc_input_16to8_V_record_57_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_57_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_58_blk_n = app_intg_rdc_input_16to8_V_record_58_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_58_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_59_blk_n = app_intg_rdc_input_16to8_V_record_59_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_59_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_5_blk_n = app_intg_rdc_input_16to8_V_record_5_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_60_blk_n = app_intg_rdc_input_16to8_V_record_60_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_60_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_61_blk_n = app_intg_rdc_input_16to8_V_record_61_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_61_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_62_blk_n = app_intg_rdc_input_16to8_V_record_62_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_62_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_63_blk_n = app_intg_rdc_input_16to8_V_record_63_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_63_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_6_blk_n = app_intg_rdc_input_16to8_V_record_6_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_7_blk_n = app_intg_rdc_input_16to8_V_record_7_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_8_blk_n = app_intg_rdc_input_16to8_V_record_8_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_record_9_blk_n = app_intg_rdc_input_16to8_V_record_9_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_record_9_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1))) begin
        app_intg_rdc_input_16to8_V_valid_blk_n = app_intg_rdc_input_16to8_V_valid_full_n;
    end else begin
        app_intg_rdc_input_16to8_V_valid_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & ((1'd1 == reset_phi_fu_3362_p4) | (1'd1 == empty_n_3_fu_3400_p1))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_3362_p4) & (1'd0 == empty_n_3_fu_3400_p1) & (1'b1 == ap_enable_reg_pp0_iter0))) & (ap_condition_1089 == 1'b1))) begin
        app_intg_rdc_input_32to16_V_eop0_update = 1'b1;
    end else begin
        app_intg_rdc_input_32to16_V_eop0_update = 1'b0;
    end
end

always @ (*) begin
    if ((ap_condition_1058 == 1'b1)) begin
        if (((1'd0 == reset_phi_fu_3362_p4) & (1'd1 == empty_n_3_fu_3400_p1))) begin
            reset_1_phi_fu_3373_p4 = reset_app_intg_rdc_32to16_V_empty_n;
        end else if ((1'd1 == reset_phi_fu_3362_p4)) begin
            reset_1_phi_fu_3373_p4 = reset_phi_fu_3362_p4;
        end else begin
            reset_1_phi_fu_3373_p4 = ap_phi_precharge_reg_pp0_iter0_reset_1_reg_3370;
        end
    end else begin
        reset_1_phi_fu_3373_p4 = ap_phi_precharge_reg_pp0_iter0_reset_1_reg_3370;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_3362_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == reset_app_intg_rdc_32to16_V_empty_n))) begin
        reset_app_intg_rdc_32to16_V_read = 1'b1;
    end else begin
        reset_app_intg_rdc_32to16_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        reset_phi_fu_3362_p4 = reset_3_reg_3380;
    end else begin
        reset_phi_fu_3362_p4 = reset_reg_3358;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == app_intg_rdc_input_16to8_V_eop1_status) & (1'b1 == ap_predicate_op749_write_state3));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == app_intg_rdc_input_16to8_V_eop1_status) & (1'b1 == ap_predicate_op749_write_state3));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == app_intg_rdc_input_16to8_V_eop1_status) & (1'b1 == ap_predicate_op749_write_state3));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((1'b0 == app_intg_rdc_input_16to8_V_eop1_status) & (1'b1 == ap_predicate_op749_write_state3));
end

always @ (*) begin
    ap_condition_1058 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_1089 = (1'b1 == (app_intg_rdc_input_32to16_V_overlap_0_empty_n & app_intg_rdc_input_32to16_V_overlap_1_empty_n & app_intg_rdc_input_32to16_V_overlap_2_empty_n & app_intg_rdc_input_32to16_V_overlap_3_empty_n & app_intg_rdc_input_32to16_V_overlap_4_empty_n & app_intg_rdc_input_32to16_V_overlap_5_empty_n & app_intg_rdc_input_32to16_V_overlap_6_empty_n & app_intg_rdc_input_32to16_V_overlap_7_empty_n & app_intg_rdc_input_32to16_V_overlap_8_empty_n & app_intg_rdc_input_32to16_V_overlap_9_empty_n & app_intg_rdc_input_32to16_V_overlap_10_empty_n & app_intg_rdc_input_32to16_V_overlap_11_empty_n & app_intg_rdc_input_32to16_V_overlap_12_empty_n & app_intg_rdc_input_32to16_V_overlap_13_empty_n & app_intg_rdc_input_32to16_V_overlap_14_empty_n & app_intg_rdc_input_32to16_V_overlap_15_empty_n & app_intg_rdc_input_32to16_V_overlap_16_empty_n & app_intg_rdc_input_32to16_V_overlap_17_empty_n & app_intg_rdc_input_32to16_V_overlap_18_empty_n & app_intg_rdc_input_32to16_V_overlap_19_empty_n & app_intg_rdc_input_32to16_V_overlap_20_empty_n & app_intg_rdc_input_32to16_V_overlap_21_empty_n & app_intg_rdc_input_32to16_V_overlap_22_empty_n & app_intg_rdc_input_32to16_V_overlap_23_empty_n & app_intg_rdc_input_32to16_V_overlap_24_empty_n & app_intg_rdc_input_32to16_V_overlap_25_empty_n & app_intg_rdc_input_32to16_V_overlap_26_empty_n & app_intg_rdc_input_32to16_V_overlap_27_empty_n & app_intg_rdc_input_32to16_V_overlap_28_empty_n & app_intg_rdc_input_32to16_V_overlap_29_empty_n & app_intg_rdc_input_32to16_V_overlap_30_empty_n & app_intg_rdc_input_32to16_V_overlap_31_empty_n & app_intg_rdc_input_32to16_V_record_0_empty_n & app_intg_rdc_input_32to16_V_record_1_empty_n & app_intg_rdc_input_32to16_V_record_2_empty_n & app_intg_rdc_input_32to16_V_record_3_empty_n & app_intg_rdc_input_32to16_V_record_4_empty_n & app_intg_rdc_input_32to16_V_record_5_empty_n & app_intg_rdc_input_32to16_V_record_6_empty_n & app_intg_rdc_input_32to16_V_record_7_empty_n & app_intg_rdc_input_32to16_V_record_8_empty_n & app_intg_rdc_input_32to16_V_record_9_empty_n & app_intg_rdc_input_32to16_V_record_10_empty_n & app_intg_rdc_input_32to16_V_record_11_empty_n & app_intg_rdc_input_32to16_V_record_12_empty_n & app_intg_rdc_input_32to16_V_record_13_empty_n & app_intg_rdc_input_32to16_V_record_14_empty_n & app_intg_rdc_input_32to16_V_record_15_empty_n & app_intg_rdc_input_32to16_V_record_16_empty_n & app_intg_rdc_input_32to16_V_record_17_empty_n & app_intg_rdc_input_32to16_V_record_18_empty_n & app_intg_rdc_input_32to16_V_record_19_empty_n & app_intg_rdc_input_32to16_V_record_20_empty_n & app_intg_rdc_input_32to16_V_record_21_empty_n & app_intg_rdc_input_32to16_V_record_22_empty_n & app_intg_rdc_input_32to16_V_record_23_empty_n & app_intg_rdc_input_32to16_V_record_24_empty_n & app_intg_rdc_input_32to16_V_record_25_empty_n & app_intg_rdc_input_32to16_V_record_26_empty_n & app_intg_rdc_input_32to16_V_record_27_empty_n & app_intg_rdc_input_32to16_V_record_28_empty_n & app_intg_rdc_input_32to16_V_record_29_empty_n & app_intg_rdc_input_32to16_V_record_30_empty_n & app_intg_rdc_input_32to16_V_record_31_empty_n & app_intg_rdc_input_32to16_V_record_32_empty_n & app_intg_rdc_input_32to16_V_record_33_empty_n & app_intg_rdc_input_32to16_V_record_34_empty_n & app_intg_rdc_input_32to16_V_record_35_empty_n & app_intg_rdc_input_32to16_V_record_36_empty_n & app_intg_rdc_input_32to16_V_record_37_empty_n & app_intg_rdc_input_32to16_V_record_38_empty_n & app_intg_rdc_input_32to16_V_record_39_empty_n & app_intg_rdc_input_32to16_V_record_40_empty_n & app_intg_rdc_input_32to16_V_record_41_empty_n & app_intg_rdc_input_32to16_V_record_42_empty_n & app_intg_rdc_input_32to16_V_record_43_empty_n & app_intg_rdc_input_32to16_V_record_44_empty_n & app_intg_rdc_input_32to16_V_record_45_empty_n & app_intg_rdc_input_32to16_V_record_46_empty_n & app_intg_rdc_input_32to16_V_record_47_empty_n & app_intg_rdc_input_32to16_V_record_48_empty_n & app_intg_rdc_input_32to16_V_record_49_empty_n & app_intg_rdc_input_32to16_V_record_50_empty_n & app_intg_rdc_input_32to16_V_record_51_empty_n & app_intg_rdc_input_32to16_V_record_52_empty_n & app_intg_rdc_input_32to16_V_record_53_empty_n & app_intg_rdc_input_32to16_V_record_54_empty_n & app_intg_rdc_input_32to16_V_record_55_empty_n & app_intg_rdc_input_32to16_V_record_56_empty_n & app_intg_rdc_input_32to16_V_record_57_empty_n & app_intg_rdc_input_32to16_V_record_58_empty_n & app_intg_rdc_input_32to16_V_record_59_empty_n & app_intg_rdc_input_32to16_V_record_60_empty_n & app_intg_rdc_input_32to16_V_record_61_empty_n & app_intg_rdc_input_32to16_V_record_62_empty_n & app_intg_rdc_input_32to16_V_record_63_empty_n & app_intg_rdc_input_32to16_V_valid_empty_n & app_intg_rdc_input_32to16_V_eop_empty_n));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_reset_1_reg_3370 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_reset_3_reg_3380 = 'bx;

always @ (*) begin
    ap_predicate_op749_write_state3 = ((reset_reg_3358 == 1'd0) & (1'd0 == empty_n_3_reg_5625) & (empty_n_2_reg_5629 == 1'd1));
end

assign ap_ready = 1'b0;

assign app_intg_rdc_input_16to8_V_eop1_status = (app_intg_rdc_input_16to8_V_overlap_0_full_n & app_intg_rdc_input_16to8_V_overlap_1_full_n & app_intg_rdc_input_16to8_V_overlap_2_full_n & app_intg_rdc_input_16to8_V_overlap_3_full_n & app_intg_rdc_input_16to8_V_overlap_4_full_n & app_intg_rdc_input_16to8_V_overlap_5_full_n & app_intg_rdc_input_16to8_V_overlap_6_full_n & app_intg_rdc_input_16to8_V_overlap_7_full_n & app_intg_rdc_input_16to8_V_overlap_8_full_n & app_intg_rdc_input_16to8_V_overlap_9_full_n & app_intg_rdc_input_16to8_V_overlap_10_full_n & app_intg_rdc_input_16to8_V_overlap_11_full_n & app_intg_rdc_input_16to8_V_overlap_12_full_n & app_intg_rdc_input_16to8_V_overlap_13_full_n & app_intg_rdc_input_16to8_V_overlap_14_full_n & app_intg_rdc_input_16to8_V_overlap_15_full_n & app_intg_rdc_input_16to8_V_record_0_full_n & app_intg_rdc_input_16to8_V_record_1_full_n & app_intg_rdc_input_16to8_V_record_2_full_n & app_intg_rdc_input_16to8_V_record_3_full_n & app_intg_rdc_input_16to8_V_record_4_full_n & app_intg_rdc_input_16to8_V_record_5_full_n & app_intg_rdc_input_16to8_V_record_6_full_n & app_intg_rdc_input_16to8_V_record_7_full_n & app_intg_rdc_input_16to8_V_record_8_full_n & app_intg_rdc_input_16to8_V_record_9_full_n & app_intg_rdc_input_16to8_V_record_10_full_n & app_intg_rdc_input_16to8_V_record_11_full_n & app_intg_rdc_input_16to8_V_record_12_full_n & app_intg_rdc_input_16to8_V_record_13_full_n & app_intg_rdc_input_16to8_V_record_14_full_n & app_intg_rdc_input_16to8_V_record_15_full_n & app_intg_rdc_input_16to8_V_record_16_full_n & app_intg_rdc_input_16to8_V_record_17_full_n & app_intg_rdc_input_16to8_V_record_18_full_n & app_intg_rdc_input_16to8_V_record_19_full_n & app_intg_rdc_input_16to8_V_record_20_full_n & app_intg_rdc_input_16to8_V_record_21_full_n & app_intg_rdc_input_16to8_V_record_22_full_n & app_intg_rdc_input_16to8_V_record_23_full_n & app_intg_rdc_input_16to8_V_record_24_full_n & app_intg_rdc_input_16to8_V_record_25_full_n & app_intg_rdc_input_16to8_V_record_26_full_n & app_intg_rdc_input_16to8_V_record_27_full_n & app_intg_rdc_input_16to8_V_record_28_full_n & app_intg_rdc_input_16to8_V_record_29_full_n & app_intg_rdc_input_16to8_V_record_30_full_n & app_intg_rdc_input_16to8_V_record_31_full_n & app_intg_rdc_input_16to8_V_record_32_full_n & app_intg_rdc_input_16to8_V_record_33_full_n & app_intg_rdc_input_16to8_V_record_34_full_n & app_intg_rdc_input_16to8_V_record_35_full_n & app_intg_rdc_input_16to8_V_record_36_full_n & app_intg_rdc_input_16to8_V_record_37_full_n & app_intg_rdc_input_16to8_V_record_38_full_n & app_intg_rdc_input_16to8_V_record_39_full_n & app_intg_rdc_input_16to8_V_record_40_full_n & app_intg_rdc_input_16to8_V_record_41_full_n & app_intg_rdc_input_16to8_V_record_42_full_n & app_intg_rdc_input_16to8_V_record_43_full_n & app_intg_rdc_input_16to8_V_record_44_full_n & app_intg_rdc_input_16to8_V_record_45_full_n & app_intg_rdc_input_16to8_V_record_46_full_n & app_intg_rdc_input_16to8_V_record_47_full_n & app_intg_rdc_input_16to8_V_record_48_full_n & app_intg_rdc_input_16to8_V_record_49_full_n & app_intg_rdc_input_16to8_V_record_50_full_n & app_intg_rdc_input_16to8_V_record_51_full_n & app_intg_rdc_input_16to8_V_record_52_full_n & app_intg_rdc_input_16to8_V_record_53_full_n & app_intg_rdc_input_16to8_V_record_54_full_n & app_intg_rdc_input_16to8_V_record_55_full_n & app_intg_rdc_input_16to8_V_record_56_full_n & app_intg_rdc_input_16to8_V_record_57_full_n & app_intg_rdc_input_16to8_V_record_58_full_n & app_intg_rdc_input_16to8_V_record_59_full_n & app_intg_rdc_input_16to8_V_record_60_full_n & app_intg_rdc_input_16to8_V_record_61_full_n & app_intg_rdc_input_16to8_V_record_62_full_n & app_intg_rdc_input_16to8_V_record_63_full_n & app_intg_rdc_input_16to8_V_valid_full_n & app_intg_rdc_input_16to8_V_eop_full_n);

assign app_intg_rdc_input_16to8_V_eop_din = tmp_eop_reg_6038;

assign app_intg_rdc_input_16to8_V_eop_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_0_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_0_reg_6043 : tmp_overlap_0_fu_2582);

assign app_intg_rdc_input_16to8_V_overlap_0_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_10_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_10_reg_6093 : tmp_overlap_10_fu_2622);

assign app_intg_rdc_input_16to8_V_overlap_10_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_11_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_11_reg_6098 : tmp_overlap_11_fu_2626);

assign app_intg_rdc_input_16to8_V_overlap_11_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_12_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_12_reg_6103 : tmp_overlap_12_fu_2630);

assign app_intg_rdc_input_16to8_V_overlap_12_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_13_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_13_reg_6108 : tmp_overlap_13_fu_2634);

assign app_intg_rdc_input_16to8_V_overlap_13_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_14_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_14_reg_6113 : tmp_overlap_14_fu_2638);

assign app_intg_rdc_input_16to8_V_overlap_14_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_15_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_15_reg_6118 : tmp_overlap_15_fu_2642);

assign app_intg_rdc_input_16to8_V_overlap_15_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_1_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_1_reg_6048 : tmp_overlap_1_fu_2586);

assign app_intg_rdc_input_16to8_V_overlap_1_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_2_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_2_reg_6053 : tmp_overlap_2_fu_2590);

assign app_intg_rdc_input_16to8_V_overlap_2_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_3_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_3_reg_6058 : tmp_overlap_3_fu_2594);

assign app_intg_rdc_input_16to8_V_overlap_3_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_4_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_4_reg_6063 : tmp_overlap_4_fu_2598);

assign app_intg_rdc_input_16to8_V_overlap_4_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_5_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_5_reg_6068 : tmp_overlap_5_fu_2602);

assign app_intg_rdc_input_16to8_V_overlap_5_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_6_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_6_reg_6073 : tmp_overlap_6_fu_2606);

assign app_intg_rdc_input_16to8_V_overlap_6_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_7_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_7_reg_6078 : tmp_overlap_7_fu_2610);

assign app_intg_rdc_input_16to8_V_overlap_7_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_8_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_8_reg_6083 : tmp_overlap_8_fu_2614);

assign app_intg_rdc_input_16to8_V_overlap_8_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_overlap_9_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_9_reg_6088 : tmp_overlap_9_fu_2618);

assign app_intg_rdc_input_16to8_V_overlap_9_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_0_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_0_3_reg_5633 : tmp_record_0_fu_2646);

assign app_intg_rdc_input_16to8_V_record_0_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_10_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_10_3_reg_5683 : tmp_record_10_fu_2686);

assign app_intg_rdc_input_16to8_V_record_10_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_11_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_11_3_reg_5688 : tmp_record_11_fu_2690);

assign app_intg_rdc_input_16to8_V_record_11_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_12_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_12_3_reg_5693 : tmp_record_12_fu_2694);

assign app_intg_rdc_input_16to8_V_record_12_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_13_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_13_3_reg_5698 : tmp_record_13_fu_2698);

assign app_intg_rdc_input_16to8_V_record_13_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_14_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_14_3_reg_5703 : tmp_record_14_fu_2702);

assign app_intg_rdc_input_16to8_V_record_14_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_15_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_15_3_reg_5708 : tmp_record_15_fu_2706);

assign app_intg_rdc_input_16to8_V_record_15_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_16_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_16_3_reg_5713 : tmp_record_16_fu_2710);

assign app_intg_rdc_input_16to8_V_record_16_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_17_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_17_3_reg_5718 : tmp_record_17_fu_2714);

assign app_intg_rdc_input_16to8_V_record_17_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_18_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_18_3_reg_5723 : tmp_record_18_fu_2718);

assign app_intg_rdc_input_16to8_V_record_18_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_19_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_19_3_reg_5728 : tmp_record_19_fu_2722);

assign app_intg_rdc_input_16to8_V_record_19_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_1_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_1_3_reg_5638 : tmp_record_1_fu_2650);

assign app_intg_rdc_input_16to8_V_record_1_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_20_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_20_3_reg_5733 : tmp_record_20_fu_2726);

assign app_intg_rdc_input_16to8_V_record_20_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_21_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_21_3_reg_5738 : tmp_record_21_fu_2730);

assign app_intg_rdc_input_16to8_V_record_21_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_22_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_22_3_reg_5743 : tmp_record_22_fu_2734);

assign app_intg_rdc_input_16to8_V_record_22_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_23_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_23_3_reg_5748 : tmp_record_23_fu_2738);

assign app_intg_rdc_input_16to8_V_record_23_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_24_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_24_3_reg_5753 : tmp_record_24_fu_2742);

assign app_intg_rdc_input_16to8_V_record_24_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_25_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_25_3_reg_5758 : tmp_record_25_fu_2746);

assign app_intg_rdc_input_16to8_V_record_25_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_26_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_26_3_reg_5763 : tmp_record_26_fu_2750);

assign app_intg_rdc_input_16to8_V_record_26_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_27_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_27_3_reg_5768 : tmp_record_27_fu_2754);

assign app_intg_rdc_input_16to8_V_record_27_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_28_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_28_3_reg_5773 : tmp_record_28_fu_2758);

assign app_intg_rdc_input_16to8_V_record_28_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_29_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_29_3_reg_5778 : tmp_record_29_fu_2762);

assign app_intg_rdc_input_16to8_V_record_29_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_2_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_2_3_reg_5643 : tmp_record_2_fu_2654);

assign app_intg_rdc_input_16to8_V_record_2_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_30_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_30_3_reg_5783 : tmp_record_30_fu_2766);

assign app_intg_rdc_input_16to8_V_record_30_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_31_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_31_3_reg_5788 : tmp_record_31_fu_2770);

assign app_intg_rdc_input_16to8_V_record_31_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_32_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_32_3_reg_5793 : tmp_record_32_fu_2774);

assign app_intg_rdc_input_16to8_V_record_32_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_33_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_33_3_reg_5798 : tmp_record_33_fu_2778);

assign app_intg_rdc_input_16to8_V_record_33_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_34_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_34_3_reg_5803 : tmp_record_34_fu_2782);

assign app_intg_rdc_input_16to8_V_record_34_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_35_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_35_3_reg_5808 : tmp_record_35_fu_2786);

assign app_intg_rdc_input_16to8_V_record_35_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_36_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_36_3_reg_5813 : tmp_record_36_fu_2790);

assign app_intg_rdc_input_16to8_V_record_36_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_37_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_37_3_reg_5818 : tmp_record_37_fu_2794);

assign app_intg_rdc_input_16to8_V_record_37_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_38_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_38_3_reg_5823 : tmp_record_38_fu_2798);

assign app_intg_rdc_input_16to8_V_record_38_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_39_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_39_3_reg_5828 : tmp_record_39_fu_2802);

assign app_intg_rdc_input_16to8_V_record_39_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_3_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_3_3_reg_5648 : tmp_record_3_fu_2658);

assign app_intg_rdc_input_16to8_V_record_3_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_40_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_40_3_reg_5833 : tmp_record_40_fu_2806);

assign app_intg_rdc_input_16to8_V_record_40_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_41_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_41_3_reg_5838 : tmp_record_41_fu_2810);

assign app_intg_rdc_input_16to8_V_record_41_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_42_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_42_3_reg_5843 : tmp_record_42_fu_2814);

assign app_intg_rdc_input_16to8_V_record_42_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_43_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_43_3_reg_5848 : tmp_record_43_fu_2818);

assign app_intg_rdc_input_16to8_V_record_43_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_44_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_44_3_reg_5853 : tmp_record_44_fu_2822);

assign app_intg_rdc_input_16to8_V_record_44_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_45_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_45_3_reg_5858 : tmp_record_45_fu_2826);

assign app_intg_rdc_input_16to8_V_record_45_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_46_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_46_3_reg_5863 : tmp_record_46_fu_2830);

assign app_intg_rdc_input_16to8_V_record_46_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_47_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_47_3_reg_5868 : tmp_record_47_fu_2834);

assign app_intg_rdc_input_16to8_V_record_47_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_48_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_48_3_reg_5873 : tmp_record_48_fu_2838);

assign app_intg_rdc_input_16to8_V_record_48_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_49_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_49_3_reg_5878 : tmp_record_49_fu_2842);

assign app_intg_rdc_input_16to8_V_record_49_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_4_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_4_3_reg_5653 : tmp_record_4_fu_2662);

assign app_intg_rdc_input_16to8_V_record_4_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_50_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_50_3_reg_5883 : tmp_record_50_fu_2846);

assign app_intg_rdc_input_16to8_V_record_50_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_51_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_51_3_reg_5888 : tmp_record_51_fu_2850);

assign app_intg_rdc_input_16to8_V_record_51_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_52_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_52_3_reg_5893 : tmp_record_52_fu_2854);

assign app_intg_rdc_input_16to8_V_record_52_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_53_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_53_3_reg_5898 : tmp_record_53_fu_2858);

assign app_intg_rdc_input_16to8_V_record_53_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_54_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_54_3_reg_5903 : tmp_record_54_fu_2862);

assign app_intg_rdc_input_16to8_V_record_54_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_55_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_55_3_reg_5908 : tmp_record_55_fu_2866);

assign app_intg_rdc_input_16to8_V_record_55_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_56_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_56_3_reg_5913 : tmp_record_56_fu_2870);

assign app_intg_rdc_input_16to8_V_record_56_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_57_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_57_3_reg_5918 : tmp_record_57_fu_2874);

assign app_intg_rdc_input_16to8_V_record_57_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_58_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_58_3_reg_5923 : tmp_record_58_fu_2878);

assign app_intg_rdc_input_16to8_V_record_58_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_59_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_59_3_reg_5928 : tmp_record_59_fu_2882);

assign app_intg_rdc_input_16to8_V_record_59_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_5_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_5_3_reg_5658 : tmp_record_5_fu_2666);

assign app_intg_rdc_input_16to8_V_record_5_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_60_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_60_3_reg_5933 : tmp_record_60_fu_2886);

assign app_intg_rdc_input_16to8_V_record_60_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_61_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_61_3_reg_5938 : tmp_record_61_fu_2890);

assign app_intg_rdc_input_16to8_V_record_61_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_62_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_62_3_reg_5943 : tmp_record_62_fu_2894);

assign app_intg_rdc_input_16to8_V_record_62_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_63_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_63_3_reg_5948 : tmp_record_63_fu_2898);

assign app_intg_rdc_input_16to8_V_record_63_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_6_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_6_3_reg_5663 : tmp_record_6_fu_2670);

assign app_intg_rdc_input_16to8_V_record_6_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_7_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_7_3_reg_5668 : tmp_record_7_fu_2674);

assign app_intg_rdc_input_16to8_V_record_7_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_8_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_8_3_reg_5673 : tmp_record_8_fu_2678);

assign app_intg_rdc_input_16to8_V_record_8_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_record_9_din = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_9_3_reg_5678 : tmp_record_9_fu_2682);

assign app_intg_rdc_input_16to8_V_record_9_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_16to8_V_valid_din = tmp_valid_reg_5953;

assign app_intg_rdc_input_16to8_V_valid_write = app_intg_rdc_input_16to8_V_eop1_update;

assign app_intg_rdc_input_32to16_V_eop_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_0_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_10_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_11_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_12_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_13_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_14_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_15_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_16_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_17_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_18_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_19_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_1_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_20_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_21_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_22_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_23_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_24_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_25_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_26_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_27_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_28_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_29_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_2_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_30_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_31_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_3_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_4_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_5_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_6_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_7_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_8_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_overlap_9_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_0_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_10_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_11_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_12_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_13_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_14_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_15_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_16_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_17_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_18_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_19_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_1_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_20_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_21_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_22_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_23_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_24_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_25_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_26_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_27_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_28_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_29_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_2_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_30_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_31_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_32_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_33_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_34_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_35_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_36_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_37_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_38_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_39_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_3_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_40_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_41_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_42_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_43_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_44_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_45_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_46_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_47_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_48_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_49_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_4_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_50_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_51_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_52_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_53_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_54_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_55_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_56_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_57_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_58_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_59_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_5_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_60_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_61_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_62_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_63_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_6_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_7_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_8_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_record_9_read = app_intg_rdc_input_32to16_V_eop0_update;

assign app_intg_rdc_input_32to16_V_valid_read = app_intg_rdc_input_32to16_V_eop0_update;

assign empty_n_2_fu_3405_p1 = grp_nbread_fu_2908_p99_0;

assign empty_n_3_fu_3400_p1 = reset_app_intg_rdc_32to16_V_empty_n;

assign grp_nbread_fu_2908_p99_0 = (app_intg_rdc_input_32to16_V_overlap_0_empty_n & app_intg_rdc_input_32to16_V_overlap_1_empty_n & app_intg_rdc_input_32to16_V_overlap_2_empty_n & app_intg_rdc_input_32to16_V_overlap_3_empty_n & app_intg_rdc_input_32to16_V_overlap_4_empty_n & app_intg_rdc_input_32to16_V_overlap_5_empty_n & app_intg_rdc_input_32to16_V_overlap_6_empty_n & app_intg_rdc_input_32to16_V_overlap_7_empty_n & app_intg_rdc_input_32to16_V_overlap_8_empty_n & app_intg_rdc_input_32to16_V_overlap_9_empty_n & app_intg_rdc_input_32to16_V_overlap_10_empty_n & app_intg_rdc_input_32to16_V_overlap_11_empty_n & app_intg_rdc_input_32to16_V_overlap_12_empty_n & app_intg_rdc_input_32to16_V_overlap_13_empty_n & app_intg_rdc_input_32to16_V_overlap_14_empty_n & app_intg_rdc_input_32to16_V_overlap_15_empty_n & app_intg_rdc_input_32to16_V_overlap_16_empty_n & app_intg_rdc_input_32to16_V_overlap_17_empty_n & app_intg_rdc_input_32to16_V_overlap_18_empty_n & app_intg_rdc_input_32to16_V_overlap_19_empty_n & app_intg_rdc_input_32to16_V_overlap_20_empty_n & app_intg_rdc_input_32to16_V_overlap_21_empty_n & app_intg_rdc_input_32to16_V_overlap_22_empty_n & app_intg_rdc_input_32to16_V_overlap_23_empty_n & app_intg_rdc_input_32to16_V_overlap_24_empty_n & app_intg_rdc_input_32to16_V_overlap_25_empty_n & app_intg_rdc_input_32to16_V_overlap_26_empty_n & app_intg_rdc_input_32to16_V_overlap_27_empty_n & app_intg_rdc_input_32to16_V_overlap_28_empty_n & app_intg_rdc_input_32to16_V_overlap_29_empty_n & app_intg_rdc_input_32to16_V_overlap_30_empty_n & app_intg_rdc_input_32to16_V_overlap_31_empty_n & app_intg_rdc_input_32to16_V_record_0_empty_n & app_intg_rdc_input_32to16_V_record_1_empty_n & app_intg_rdc_input_32to16_V_record_2_empty_n & app_intg_rdc_input_32to16_V_record_3_empty_n & app_intg_rdc_input_32to16_V_record_4_empty_n & app_intg_rdc_input_32to16_V_record_5_empty_n & app_intg_rdc_input_32to16_V_record_6_empty_n & app_intg_rdc_input_32to16_V_record_7_empty_n & app_intg_rdc_input_32to16_V_record_8_empty_n & app_intg_rdc_input_32to16_V_record_9_empty_n & app_intg_rdc_input_32to16_V_record_10_empty_n & app_intg_rdc_input_32to16_V_record_11_empty_n & app_intg_rdc_input_32to16_V_record_12_empty_n & app_intg_rdc_input_32to16_V_record_13_empty_n & app_intg_rdc_input_32to16_V_record_14_empty_n & app_intg_rdc_input_32to16_V_record_15_empty_n & app_intg_rdc_input_32to16_V_record_16_empty_n & app_intg_rdc_input_32to16_V_record_17_empty_n & app_intg_rdc_input_32to16_V_record_18_empty_n & app_intg_rdc_input_32to16_V_record_19_empty_n & app_intg_rdc_input_32to16_V_record_20_empty_n & app_intg_rdc_input_32to16_V_record_21_empty_n & app_intg_rdc_input_32to16_V_record_22_empty_n & app_intg_rdc_input_32to16_V_record_23_empty_n & app_intg_rdc_input_32to16_V_record_24_empty_n & app_intg_rdc_input_32to16_V_record_25_empty_n & app_intg_rdc_input_32to16_V_record_26_empty_n & app_intg_rdc_input_32to16_V_record_27_empty_n & app_intg_rdc_input_32to16_V_record_28_empty_n & app_intg_rdc_input_32to16_V_record_29_empty_n & app_intg_rdc_input_32to16_V_record_30_empty_n & app_intg_rdc_input_32to16_V_record_31_empty_n & app_intg_rdc_input_32to16_V_record_32_empty_n & app_intg_rdc_input_32to16_V_record_33_empty_n & app_intg_rdc_input_32to16_V_record_34_empty_n & app_intg_rdc_input_32to16_V_record_35_empty_n & app_intg_rdc_input_32to16_V_record_36_empty_n & app_intg_rdc_input_32to16_V_record_37_empty_n & app_intg_rdc_input_32to16_V_record_38_empty_n & app_intg_rdc_input_32to16_V_record_39_empty_n & app_intg_rdc_input_32to16_V_record_40_empty_n & app_intg_rdc_input_32to16_V_record_41_empty_n & app_intg_rdc_input_32to16_V_record_42_empty_n & app_intg_rdc_input_32to16_V_record_43_empty_n & app_intg_rdc_input_32to16_V_record_44_empty_n & app_intg_rdc_input_32to16_V_record_45_empty_n & app_intg_rdc_input_32to16_V_record_46_empty_n & app_intg_rdc_input_32to16_V_record_47_empty_n & app_intg_rdc_input_32to16_V_record_48_empty_n & app_intg_rdc_input_32to16_V_record_49_empty_n & app_intg_rdc_input_32to16_V_record_50_empty_n & app_intg_rdc_input_32to16_V_record_51_empty_n & app_intg_rdc_input_32to16_V_record_52_empty_n & app_intg_rdc_input_32to16_V_record_53_empty_n & app_intg_rdc_input_32to16_V_record_54_empty_n & app_intg_rdc_input_32to16_V_record_55_empty_n & app_intg_rdc_input_32to16_V_record_56_empty_n & app_intg_rdc_input_32to16_V_record_57_empty_n & app_intg_rdc_input_32to16_V_record_58_empty_n & app_intg_rdc_input_32to16_V_record_59_empty_n & app_intg_rdc_input_32to16_V_record_60_empty_n & app_intg_rdc_input_32to16_V_record_61_empty_n & app_intg_rdc_input_32to16_V_record_62_empty_n & app_intg_rdc_input_32to16_V_record_63_empty_n & app_intg_rdc_input_32to16_V_valid_empty_n & app_intg_rdc_input_32to16_V_eop_empty_n);

assign not_s_fu_3912_p2 = (tmp_3_fu_3906_p2 ^ 1'd1);

assign p_reset_1_fu_3918_p2 = (reset_1_phi_fu_3373_p4 & not_s_fu_3912_p2);

assign p_s_fu_3925_p3 = ((tmp_3_fu_3906_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_3900_p2);

assign record_out_overlap_0_2_fu_4731_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_0_reg_6043 : tmp_overlap_0_fu_2582);

assign record_out_overlap_0_fu_3801_p2 = (app_intg_rdc_input_32to16_V_overlap_1_dout + app_intg_rdc_input_32to16_V_overlap_0_dout);

assign record_out_overlap_10_2_fu_4661_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_10_reg_6093 : tmp_overlap_10_fu_2622);

assign record_out_overlap_10_fu_3861_p2 = (app_intg_rdc_input_32to16_V_overlap_21_dout + app_intg_rdc_input_32to16_V_overlap_20_dout);

assign record_out_overlap_11_2_fu_4654_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_11_reg_6098 : tmp_overlap_11_fu_2626);

assign record_out_overlap_11_fu_3867_p2 = (app_intg_rdc_input_32to16_V_overlap_23_dout + app_intg_rdc_input_32to16_V_overlap_22_dout);

assign record_out_overlap_12_2_fu_4647_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_12_reg_6103 : tmp_overlap_12_fu_2630);

assign record_out_overlap_12_fu_3873_p2 = (app_intg_rdc_input_32to16_V_overlap_25_dout + app_intg_rdc_input_32to16_V_overlap_24_dout);

assign record_out_overlap_13_2_fu_4640_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_13_reg_6108 : tmp_overlap_13_fu_2634);

assign record_out_overlap_13_fu_3879_p2 = (app_intg_rdc_input_32to16_V_overlap_27_dout + app_intg_rdc_input_32to16_V_overlap_26_dout);

assign record_out_overlap_14_2_fu_4633_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_14_reg_6113 : tmp_overlap_14_fu_2638);

assign record_out_overlap_14_fu_3885_p2 = (app_intg_rdc_input_32to16_V_overlap_29_dout + app_intg_rdc_input_32to16_V_overlap_28_dout);

assign record_out_overlap_15_2_fu_4626_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_15_reg_6118 : tmp_overlap_15_fu_2642);

assign record_out_overlap_15_fu_3891_p2 = (app_intg_rdc_input_32to16_V_overlap_31_dout + app_intg_rdc_input_32to16_V_overlap_30_dout);

assign record_out_overlap_1_2_fu_4724_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_1_reg_6048 : tmp_overlap_1_fu_2586);

assign record_out_overlap_1_fu_3807_p2 = (app_intg_rdc_input_32to16_V_overlap_3_dout + app_intg_rdc_input_32to16_V_overlap_2_dout);

assign record_out_overlap_2_2_fu_4717_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_2_reg_6053 : tmp_overlap_2_fu_2590);

assign record_out_overlap_2_fu_3813_p2 = (app_intg_rdc_input_32to16_V_overlap_5_dout + app_intg_rdc_input_32to16_V_overlap_4_dout);

assign record_out_overlap_3_2_fu_4710_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_3_reg_6058 : tmp_overlap_3_fu_2594);

assign record_out_overlap_3_fu_3819_p2 = (app_intg_rdc_input_32to16_V_overlap_7_dout + app_intg_rdc_input_32to16_V_overlap_6_dout);

assign record_out_overlap_4_2_fu_4703_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_4_reg_6063 : tmp_overlap_4_fu_2598);

assign record_out_overlap_4_fu_3825_p2 = (app_intg_rdc_input_32to16_V_overlap_9_dout + app_intg_rdc_input_32to16_V_overlap_8_dout);

assign record_out_overlap_5_2_fu_4696_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_5_reg_6068 : tmp_overlap_5_fu_2602);

assign record_out_overlap_5_fu_3831_p2 = (app_intg_rdc_input_32to16_V_overlap_11_dout + app_intg_rdc_input_32to16_V_overlap_10_dout);

assign record_out_overlap_6_2_fu_4689_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_6_reg_6073 : tmp_overlap_6_fu_2606);

assign record_out_overlap_6_fu_3837_p2 = (app_intg_rdc_input_32to16_V_overlap_13_dout + app_intg_rdc_input_32to16_V_overlap_12_dout);

assign record_out_overlap_7_2_fu_4682_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_7_reg_6078 : tmp_overlap_7_fu_2610);

assign record_out_overlap_7_fu_3843_p2 = (app_intg_rdc_input_32to16_V_overlap_15_dout + app_intg_rdc_input_32to16_V_overlap_14_dout);

assign record_out_overlap_8_2_fu_4675_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_8_reg_6083 : tmp_overlap_8_fu_2614);

assign record_out_overlap_8_fu_3849_p2 = (app_intg_rdc_input_32to16_V_overlap_17_dout + app_intg_rdc_input_32to16_V_overlap_16_dout);

assign record_out_overlap_9_2_fu_4668_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? record_out_overlap_9_reg_6088 : tmp_overlap_9_fu_2618);

assign record_out_overlap_9_fu_3855_p2 = (app_intg_rdc_input_32to16_V_overlap_19_dout + app_intg_rdc_input_32to16_V_overlap_18_dout);

assign record_out_record_0_fu_4619_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_0_3_reg_5633 : tmp_record_0_fu_2646);

assign record_out_record_10_fu_4549_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_10_3_reg_5683 : tmp_record_10_fu_2686);

assign record_out_record_11_fu_4542_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_11_3_reg_5688 : tmp_record_11_fu_2690);

assign record_out_record_12_fu_4535_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_12_3_reg_5693 : tmp_record_12_fu_2694);

assign record_out_record_13_fu_4528_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_13_3_reg_5698 : tmp_record_13_fu_2698);

assign record_out_record_14_fu_4521_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_14_3_reg_5703 : tmp_record_14_fu_2702);

assign record_out_record_15_fu_4514_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_15_3_reg_5708 : tmp_record_15_fu_2706);

assign record_out_record_16_fu_4507_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_16_3_reg_5713 : tmp_record_16_fu_2710);

assign record_out_record_17_fu_4500_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_17_3_reg_5718 : tmp_record_17_fu_2714);

assign record_out_record_18_fu_4493_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_18_3_reg_5723 : tmp_record_18_fu_2718);

assign record_out_record_19_fu_4486_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_19_3_reg_5728 : tmp_record_19_fu_2722);

assign record_out_record_1_fu_4612_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_1_3_reg_5638 : tmp_record_1_fu_2650);

assign record_out_record_20_fu_4479_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_20_3_reg_5733 : tmp_record_20_fu_2726);

assign record_out_record_21_fu_4472_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_21_3_reg_5738 : tmp_record_21_fu_2730);

assign record_out_record_22_fu_4465_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_22_3_reg_5743 : tmp_record_22_fu_2734);

assign record_out_record_23_fu_4458_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_23_3_reg_5748 : tmp_record_23_fu_2738);

assign record_out_record_24_fu_4451_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_24_3_reg_5753 : tmp_record_24_fu_2742);

assign record_out_record_25_fu_4444_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_25_3_reg_5758 : tmp_record_25_fu_2746);

assign record_out_record_26_fu_4437_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_26_3_reg_5763 : tmp_record_26_fu_2750);

assign record_out_record_27_fu_4430_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_27_3_reg_5768 : tmp_record_27_fu_2754);

assign record_out_record_28_fu_4423_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_28_3_reg_5773 : tmp_record_28_fu_2758);

assign record_out_record_29_fu_4416_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_29_3_reg_5778 : tmp_record_29_fu_2762);

assign record_out_record_2_fu_4605_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_2_3_reg_5643 : tmp_record_2_fu_2654);

assign record_out_record_30_fu_4409_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_30_3_reg_5783 : tmp_record_30_fu_2766);

assign record_out_record_31_fu_4402_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_31_3_reg_5788 : tmp_record_31_fu_2770);

assign record_out_record_32_fu_4395_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_32_3_reg_5793 : tmp_record_32_fu_2774);

assign record_out_record_33_fu_4388_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_33_3_reg_5798 : tmp_record_33_fu_2778);

assign record_out_record_34_fu_4381_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_34_3_reg_5803 : tmp_record_34_fu_2782);

assign record_out_record_35_fu_4374_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_35_3_reg_5808 : tmp_record_35_fu_2786);

assign record_out_record_36_fu_4367_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_36_3_reg_5813 : tmp_record_36_fu_2790);

assign record_out_record_37_fu_4360_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_37_3_reg_5818 : tmp_record_37_fu_2794);

assign record_out_record_38_fu_4353_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_38_3_reg_5823 : tmp_record_38_fu_2798);

assign record_out_record_39_fu_4346_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_39_3_reg_5828 : tmp_record_39_fu_2802);

assign record_out_record_3_fu_4598_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_3_3_reg_5648 : tmp_record_3_fu_2658);

assign record_out_record_40_fu_4339_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_40_3_reg_5833 : tmp_record_40_fu_2806);

assign record_out_record_41_fu_4332_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_41_3_reg_5838 : tmp_record_41_fu_2810);

assign record_out_record_42_fu_4325_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_42_3_reg_5843 : tmp_record_42_fu_2814);

assign record_out_record_43_fu_4318_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_43_3_reg_5848 : tmp_record_43_fu_2818);

assign record_out_record_44_fu_4311_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_44_3_reg_5853 : tmp_record_44_fu_2822);

assign record_out_record_45_fu_4304_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_45_3_reg_5858 : tmp_record_45_fu_2826);

assign record_out_record_46_fu_4297_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_46_3_reg_5863 : tmp_record_46_fu_2830);

assign record_out_record_47_fu_4290_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_47_3_reg_5868 : tmp_record_47_fu_2834);

assign record_out_record_48_fu_4283_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_48_3_reg_5873 : tmp_record_48_fu_2838);

assign record_out_record_49_fu_4276_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_49_3_reg_5878 : tmp_record_49_fu_2842);

assign record_out_record_4_fu_4591_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_4_3_reg_5653 : tmp_record_4_fu_2662);

assign record_out_record_50_fu_4269_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_50_3_reg_5883 : tmp_record_50_fu_2846);

assign record_out_record_51_fu_4262_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_51_3_reg_5888 : tmp_record_51_fu_2850);

assign record_out_record_52_fu_4255_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_52_3_reg_5893 : tmp_record_52_fu_2854);

assign record_out_record_53_fu_4248_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_53_3_reg_5898 : tmp_record_53_fu_2858);

assign record_out_record_54_fu_4241_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_54_3_reg_5903 : tmp_record_54_fu_2862);

assign record_out_record_55_fu_4234_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_55_3_reg_5908 : tmp_record_55_fu_2866);

assign record_out_record_56_fu_4227_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_56_3_reg_5913 : tmp_record_56_fu_2870);

assign record_out_record_57_fu_4220_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_57_3_reg_5918 : tmp_record_57_fu_2874);

assign record_out_record_58_fu_4213_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_58_3_reg_5923 : tmp_record_58_fu_2878);

assign record_out_record_59_fu_4206_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_59_3_reg_5928 : tmp_record_59_fu_2882);

assign record_out_record_5_fu_4584_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_5_3_reg_5658 : tmp_record_5_fu_2666);

assign record_out_record_60_fu_4199_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_60_3_reg_5933 : tmp_record_60_fu_2886);

assign record_out_record_61_fu_4192_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_61_3_reg_5938 : tmp_record_61_fu_2890);

assign record_out_record_62_fu_4185_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_62_3_reg_5943 : tmp_record_62_fu_2894);

assign record_out_record_63_fu_4178_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_63_3_reg_5948 : tmp_record_63_fu_2898);

assign record_out_record_6_fu_4577_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_6_3_reg_5663 : tmp_record_6_fu_2670);

assign record_out_record_7_fu_4570_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_7_3_reg_5668 : tmp_record_7_fu_2674);

assign record_out_record_8_fu_4563_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_8_3_reg_5673 : tmp_record_8_fu_2678);

assign record_out_record_9_fu_4556_p3 = ((tmp_valid_reg_5953[0:0] === 1'b1) ? tmp_record_9_3_reg_5678 : tmp_record_9_fu_2682);

assign reset_cnt_1_fu_3900_p2 = (reset_cnt_fu_2578 + 32'd1);

assign tmp_3_fu_3906_p2 = ((reset_cnt_1_fu_3900_p2 == 32'd2048) ? 1'b1 : 1'b0);

endmodule //app_intg_rdc_32to16
