{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 14:39:08 2015 " "Info: Processing started: Mon Apr 13 14:39:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g48_Lab_5 -c g48_Lab_5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g48_Lab_5 -c g48_Lab_5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50 " "Info: Assuming node \"clk_50\" is an undefined clock" {  } { { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50 register music\[0\] register g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\] 103.22 MHz 9.688 ns Internal " "Info: Clock \"clk_50\" has Internal fmax of 103.22 MHz between source register \"music\[0\]\" and destination register \"g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\]\" (period= 9.688 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.454 ns + Longest register register " "Info: + Longest register to register delay is 9.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns music\[0\] 1 REG LCFF_X22_Y16_N17 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N17; Fanout = 26; REG Node = 'music\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { music[0] } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.516 ns) 1.760 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux77~0 2 COMB LCCOMB_X23_Y15_N20 4 " "Info: 2: + IC(1.244 ns) + CELL(0.516 ns) = 1.760 ns; Loc. = LCCOMB_X23_Y15_N20; Fanout = 4; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux77~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { music[0] g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux77~0 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.178 ns) 2.830 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux86~22 3 COMB LCCOMB_X23_Y16_N22 2 " "Info: 3: + IC(0.892 ns) + CELL(0.178 ns) = 2.830 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux86~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux77~0 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~22 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.322 ns) 4.315 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux100~0 4 COMB LCCOMB_X21_Y15_N4 2 " "Info: 4: + IC(1.163 ns) + CELL(0.322 ns) = 4.315 ns; Loc. = LCCOMB_X21_Y15_N4; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|Mux100~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~22 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux100~0 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.495 ns) 5.336 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[4\]~54 5 COMB LCCOMB_X22_Y15_N12 2 " "Info: 5: + IC(0.526 ns) + CELL(0.495 ns) = 5.336 ns; Loc. = LCCOMB_X22_Y15_N12; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[4\]~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux100~0 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[4]~54 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.510 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[5\]~56 6 COMB LCCOMB_X22_Y15_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 5.510 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[5\]~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[4]~54 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[5]~56 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.590 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[6\]~58 7 COMB LCCOMB_X22_Y15_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.590 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[6\]~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[5]~56 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[6]~58 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.670 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[7\]~60 8 COMB LCCOMB_X22_Y15_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.670 ns; Loc. = LCCOMB_X22_Y15_N18; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[7\]~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[6]~58 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[7]~60 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.750 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[8\]~62 9 COMB LCCOMB_X22_Y15_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.750 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[8\]~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[7]~60 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[8]~62 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.830 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[9\]~64 10 COMB LCCOMB_X22_Y15_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.830 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[9\]~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[8]~62 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[9]~64 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.910 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[10\]~66 11 COMB LCCOMB_X22_Y15_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.910 ns; Loc. = LCCOMB_X22_Y15_N24; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[10\]~66'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[9]~64 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[10]~66 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.990 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[11\]~68 12 COMB LCCOMB_X22_Y15_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.990 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[11\]~68'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[10]~66 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[11]~68 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.070 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[12\]~70 13 COMB LCCOMB_X22_Y15_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.070 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[12\]~70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[11]~68 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[12]~70 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 6.231 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[13\]~72 14 COMB LCCOMB_X22_Y15_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.161 ns) = 6.231 ns; Loc. = LCCOMB_X22_Y15_N30; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[13\]~72'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[12]~70 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[13]~72 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.311 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[14\]~74 15 COMB LCCOMB_X22_Y14_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.311 ns; Loc. = LCCOMB_X22_Y14_N0; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[14\]~74'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[13]~72 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[14]~74 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.391 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[15\]~76 16 COMB LCCOMB_X22_Y14_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.391 ns; Loc. = LCCOMB_X22_Y14_N2; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[15\]~76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[14]~74 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[15]~76 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.471 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[16\]~78 17 COMB LCCOMB_X22_Y14_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.471 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[16\]~78'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[15]~76 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[16]~78 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.551 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[17\]~80 18 COMB LCCOMB_X22_Y14_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 6.551 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[17\]~80'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[16]~78 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[17]~80 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.631 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[18\]~82 19 COMB LCCOMB_X22_Y14_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 6.631 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[18\]~82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[17]~80 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[18]~82 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.711 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[19\]~84 20 COMB LCCOMB_X22_Y14_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 6.711 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[19\]~84'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[18]~82 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[19]~84 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.791 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[20\]~86 21 COMB LCCOMB_X22_Y14_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 6.791 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[20\]~86'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[19]~84 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[20]~86 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.965 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[21\]~88 22 COMB LCCOMB_X22_Y14_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.174 ns) = 6.965 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[21\]~88'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[20]~86 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[21]~88 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.045 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[22\]~90 23 COMB LCCOMB_X22_Y14_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 7.045 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[22\]~90'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[21]~88 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[22]~90 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.125 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[23\]~92 24 COMB LCCOMB_X22_Y14_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 7.125 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[23\]~92'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[22]~90 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[23]~92 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.205 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[24\]~94 25 COMB LCCOMB_X22_Y14_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 7.205 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[24\]~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[23]~92 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[24]~94 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.285 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[25\]~97 26 COMB LCCOMB_X22_Y14_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 7.285 ns; Loc. = LCCOMB_X22_Y14_N22; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[25\]~97'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[24]~94 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[25]~97 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.365 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[26\]~99 27 COMB LCCOMB_X22_Y14_N24 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 7.365 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[26\]~99'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[25]~97 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[26]~99 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.445 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[27\]~101 28 COMB LCCOMB_X22_Y14_N26 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 7.445 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[27\]~101'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[26]~99 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[27]~101 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.525 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[28\]~103 29 COMB LCCOMB_X22_Y14_N28 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 7.525 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[28\]~103'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[27]~101 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[28]~103 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 7.686 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[29\]~105 30 COMB LCCOMB_X22_Y14_N30 2 " "Info: 30: + IC(0.000 ns) + CELL(0.161 ns) = 7.686 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[29\]~105'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[28]~103 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[29]~105 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.766 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[30\]~107 31 COMB LCCOMB_X22_Y13_N0 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 7.766 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[30\]~107'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[29]~105 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[30]~107 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.846 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[31\]~109 32 COMB LCCOMB_X22_Y13_N2 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 7.846 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[31\]~109'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[30]~107 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[31]~109 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.926 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[32\]~111 33 COMB LCCOMB_X22_Y13_N4 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 7.926 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[32\]~111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[31]~109 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[32]~111 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.006 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[33\]~113 34 COMB LCCOMB_X22_Y13_N6 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 8.006 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[33\]~113'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[32]~111 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]~113 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.086 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[34\]~115 35 COMB LCCOMB_X22_Y13_N8 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 8.086 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[34\]~115'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]~113 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]~115 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.166 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[35\]~117 36 COMB LCCOMB_X22_Y13_N10 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 8.166 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[35\]~117'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]~115 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]~117 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.246 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[36\]~119 37 COMB LCCOMB_X22_Y13_N12 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 8.246 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[36\]~119'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]~117 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]~119 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.420 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[37\]~121 38 COMB LCCOMB_X22_Y13_N14 2 " "Info: 38: + IC(0.000 ns) + CELL(0.174 ns) = 8.420 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[37\]~121'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]~119 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]~121 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.500 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[38\]~123 39 COMB LCCOMB_X22_Y13_N16 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 8.500 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[38\]~123'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]~121 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]~123 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.580 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[39\]~125 40 COMB LCCOMB_X22_Y13_N18 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 8.580 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[39\]~125'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]~123 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]~125 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.660 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[40\]~127 41 COMB LCCOMB_X22_Y13_N20 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 8.660 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[40\]~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]~125 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]~127 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.740 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[41\]~129 42 COMB LCCOMB_X22_Y13_N22 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 8.740 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[41\]~129'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]~127 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]~129 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.820 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[42\]~131 43 COMB LCCOMB_X22_Y13_N24 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 8.820 ns; Loc. = LCCOMB_X22_Y13_N24; Fanout = 2; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[42\]~131'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]~129 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]~131 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.900 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[43\]~133 44 COMB LCCOMB_X22_Y13_N26 1 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 8.900 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 1; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[43\]~133'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]~131 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]~133 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.358 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\]~134 45 COMB LCCOMB_X22_Y13_N28 1 " "Info: 45: + IC(0.000 ns) + CELL(0.458 ns) = 9.358 ns; Loc. = LCCOMB_X22_Y13_N28; Fanout = 1; COMB Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\]~134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]~133 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]~134 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.454 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\] 46 REG LCFF_X22_Y13_N29 3 " "Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 9.454 ns; Loc. = LCFF_X22_Y13_N29; Fanout = 3; REG Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]~134 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.629 ns ( 59.54 % ) " "Info: Total cell delay = 5.629 ns ( 59.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.825 ns ( 40.46 % ) " "Info: Total interconnect delay = 3.825 ns ( 40.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { music[0] g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux77~0 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~22 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux100~0 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[4]~54 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[5]~56 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[6]~58 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[7]~60 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[8]~62 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[9]~64 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[10]~66 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[11]~68 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[12]~70 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[13]~72 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[14]~74 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[15]~76 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[16]~78 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[17]~80 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[18]~82 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[19]~84 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[20]~86 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[21]~88 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[22]~90 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[23]~92 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[24]~94 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[25]~97 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[26]~99 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[27]~101 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[28]~103 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[29]~105 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[30]~107 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[31]~109 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[32]~111 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]~113 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]~115 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]~117 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]~119 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]~121 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]~123 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]~125 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]~127 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]~129 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]~131 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]~133 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]~134 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { music[0] {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux77~0 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~22 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux100~0 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[4]~54 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[5]~56 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[6]~58 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[7]~60 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[8]~62 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[9]~64 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[10]~66 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[11]~68 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[12]~70 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[13]~72 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[14]~74 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[15]~76 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[16]~78 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[17]~80 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[18]~82 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[19]~84 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[20]~86 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[21]~88 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[22]~90 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[23]~92 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[24]~94 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[25]~97 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[26]~99 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[27]~101 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[28]~103 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[29]~105 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[30]~107 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[31]~109 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[32]~111 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]~113 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]~115 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]~117 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]~119 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]~121 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]~123 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]~125 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]~127 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]~129 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]~131 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]~133 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]~134 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] {} } { 0.000ns 1.244ns 0.892ns 1.163ns 0.526ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.516ns 0.178ns 0.322ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.005 ns - Smallest " "Info: - Smallest clock skew is 0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.862 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50\" to destination register is 2.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 413 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 413; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 2.862 ns g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\] 3 REG LCFF_X22_Y13_N29 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X22_Y13_N29; Fanout = 3; REG Node = 'g48_audio_flash_control:flash_control\|g48_flash_read_control:readFlash\|sample_address\[44\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clk_50~clkctrl g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.88 % ) " "Info: Total cell delay = 1.628 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.234 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.234 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk_50 clk_50~clkctrl g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.857 ns - Longest register " "Info: - Longest clock path from clock \"clk_50\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 413 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 413; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns music\[0\] 3 REG LCFF_X22_Y16_N17 26 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X22_Y16_N17; Fanout = 26; REG Node = 'music\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk_50~clkctrl music[0] } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk_50 clk_50~clkctrl music[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} music[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk_50 clk_50~clkctrl g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk_50 clk_50~clkctrl music[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} music[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.454 ns" { music[0] g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux77~0 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~22 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux100~0 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[4]~54 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[5]~56 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[6]~58 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[7]~60 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[8]~62 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[9]~64 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[10]~66 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[11]~68 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[12]~70 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[13]~72 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[14]~74 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[15]~76 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[16]~78 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[17]~80 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[18]~82 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[19]~84 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[20]~86 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[21]~88 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[22]~90 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[23]~92 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[24]~94 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[25]~97 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[26]~99 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[27]~101 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[28]~103 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[29]~105 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[30]~107 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[31]~109 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[32]~111 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]~113 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]~115 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]~117 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]~119 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]~121 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]~123 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]~125 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]~127 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]~129 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]~131 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]~133 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]~134 g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.454 ns" { music[0] {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux77~0 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux86~22 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|Mux100~0 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[4]~54 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[5]~56 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[6]~58 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[7]~60 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[8]~62 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[9]~64 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[10]~66 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[11]~68 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[12]~70 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[13]~72 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[14]~74 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[15]~76 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[16]~78 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[17]~80 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[18]~82 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[19]~84 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[20]~86 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[21]~88 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[22]~90 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[23]~92 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[24]~94 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[25]~97 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[26]~99 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[27]~101 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[28]~103 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[29]~105 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[30]~107 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[31]~109 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[32]~111 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]~113 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]~115 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]~117 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]~119 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]~121 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]~123 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]~125 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]~127 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]~129 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]~131 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]~133 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]~134 {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] {} } { 0.000ns 1.244ns 0.892ns 1.163ns 0.526ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.516ns 0.178ns 0.322ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.862 ns" { clk_50 clk_50~clkctrl g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.862 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44] {} } { 0.000ns 0.000ns 0.238ns 0.996ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk_50 clk_50~clkctrl music[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} music[0] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "addr_rom\[0\] start clk_50 7.757 ns register " "Info: tsu for register \"addr_rom\[0\]\" (data pin = \"start\", clock pin = \"clk_50\") is 7.757 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.650 ns + Longest pin register " "Info: + Longest pin to register delay is 10.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns start 1 PIN PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; PIN Node = 'start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.648 ns) + CELL(0.516 ns) 8.038 ns addr_rom\[0\]~11 2 COMB LCCOMB_X18_Y15_N16 1 " "Info: 2: + IC(6.648 ns) + CELL(0.516 ns) = 8.038 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 1; COMB Node = 'addr_rom\[0\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.164 ns" { start addr_rom[0]~11 } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.517 ns) + CELL(0.521 ns) 9.076 ns addr_rom\[0\]~12 3 COMB LCCOMB_X18_Y15_N22 8 " "Info: 3: + IC(0.517 ns) + CELL(0.521 ns) = 9.076 ns; Loc. = LCCOMB_X18_Y15_N22; Fanout = 8; COMB Node = 'addr_rom\[0\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { addr_rom[0]~11 addr_rom[0]~12 } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.758 ns) 10.650 ns addr_rom\[0\] 4 REG LCFF_X18_Y16_N17 5 " "Info: 4: + IC(0.816 ns) + CELL(0.758 ns) = 10.650 ns; Loc. = LCFF_X18_Y16_N17; Fanout = 5; REG Node = 'addr_rom\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { addr_rom[0]~12 addr_rom[0] } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.669 ns ( 25.06 % ) " "Info: Total cell delay = 2.669 ns ( 25.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.981 ns ( 74.94 % ) " "Info: Total interconnect delay = 7.981 ns ( 74.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.650 ns" { start addr_rom[0]~11 addr_rom[0]~12 addr_rom[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.650 ns" { start {} start~combout {} addr_rom[0]~11 {} addr_rom[0]~12 {} addr_rom[0] {} } { 0.000ns 0.000ns 6.648ns 0.517ns 0.816ns } { 0.000ns 0.874ns 0.516ns 0.521ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 230 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 413 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 413; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns addr_rom\[0\] 3 REG LCFF_X18_Y16_N17 5 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X18_Y16_N17; Fanout = 5; REG Node = 'addr_rom\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clk_50~clkctrl addr_rom[0] } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 230 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk_50 clk_50~clkctrl addr_rom[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} addr_rom[0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.650 ns" { start addr_rom[0]~11 addr_rom[0]~12 addr_rom[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.650 ns" { start {} start~combout {} addr_rom[0]~11 {} addr_rom[0]~12 {} addr_rom[0] {} } { 0.000ns 0.000ns 6.648ns 0.517ns 0.816ns } { 0.000ns 0.874ns 0.516ns 0.521ns 0.758ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk_50 clk_50~clkctrl addr_rom[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} addr_rom[0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 d0\[2\] music\[3\] 10.712 ns register " "Info: tco from clock \"clk_50\" to destination pin \"d0\[2\]\" through register \"music\[3\]\" is 10.712 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.857 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 413 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 413; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.602 ns) 2.857 ns music\[3\] 3 REG LCFF_X22_Y16_N15 27 " "Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X22_Y16_N15; Fanout = 27; REG Node = 'music\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk_50~clkctrl music[3] } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.98 % ) " "Info: Total cell delay = 1.628 ns ( 56.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.229 ns ( 43.02 % ) " "Info: Total interconnect delay = 1.229 ns ( 43.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk_50 clk_50~clkctrl music[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} music[3] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 131 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.578 ns + Longest register pin " "Info: + Longest register to pin delay is 7.578 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns music\[3\] 1 REG LCFF_X22_Y16_N15 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y16_N15; Fanout = 27; REG Node = 'music\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { music[3] } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.178 ns) 2.149 ns g48_7_segment_decoder:S0\|Mux4~0 2 COMB LCCOMB_X22_Y16_N4 1 " "Info: 2: + IC(1.971 ns) + CELL(0.178 ns) = 2.149 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 1; COMB Node = 'g48_7_segment_decoder:S0\|Mux4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { music[3] g48_7_segment_decoder:S0|Mux4~0 } "NODE_NAME" } } { "g48_7_segment_decoder.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_7_segment_decoder.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.589 ns) + CELL(2.840 ns) 7.578 ns d0\[2\] 3 PIN PIN_H2 0 " "Info: 3: + IC(2.589 ns) + CELL(2.840 ns) = 7.578 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'd0\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { g48_7_segment_decoder:S0|Mux4~0 d0[2] } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 39.83 % ) " "Info: Total cell delay = 3.018 ns ( 39.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.560 ns ( 60.17 % ) " "Info: Total interconnect delay = 4.560 ns ( 60.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { music[3] g48_7_segment_decoder:S0|Mux4~0 d0[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { music[3] {} g48_7_segment_decoder:S0|Mux4~0 {} d0[2] {} } { 0.000ns 1.971ns 2.589ns } { 0.000ns 0.178ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { clk_50 clk_50~clkctrl music[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} music[3] {} } { 0.000ns 0.000ns 0.238ns 0.991ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.578 ns" { music[3] g48_7_segment_decoder:S0|Mux4~0 d0[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.578 ns" { music[3] {} g48_7_segment_decoder:S0|Mux4~0 {} d0[2] {} } { 0.000ns 1.971ns 2.589ns } { 0.000ns 0.178ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g48_Tempo:get_tempo\|lpm_rom:tempo_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_jd01:auto_generated\|ram_block1a4~porta_address_reg7 bpm\[7\] clk_50 0.167 ns memory " "Info: th for memory \"g48_Tempo:get_tempo\|lpm_rom:tempo_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_jd01:auto_generated\|ram_block1a4~porta_address_reg7\" (data pin = \"bpm\[7\]\", clock pin = \"clk_50\") is 0.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.944 ns + Longest memory " "Info: + Longest clock path from clock \"clk_50\" to destination memory is 2.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 413 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 413; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.747 ns) 2.944 ns g48_Tempo:get_tempo\|lpm_rom:tempo_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_jd01:auto_generated\|ram_block1a4~porta_address_reg7 3 MEM M4K_X41_Y13 18 " "Info: 3: + IC(0.933 ns) + CELL(0.747 ns) = 2.944 ns; Loc. = M4K_X41_Y13; Fanout = 18; MEM Node = 'g48_Tempo:get_tempo\|lpm_rom:tempo_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_jd01:auto_generated\|ram_block1a4~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { clk_50~clkctrl g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_jd01.tdf" "" { Text "P:/DSD/Projects/g48_Lab_5/db/altsyncram_jd01.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.22 % ) " "Info: Total cell delay = 1.773 ns ( 60.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 39.78 % ) " "Info: Total interconnect delay = 1.171 ns ( 39.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { clk_50 clk_50~clkctrl g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_jd01.tdf" "" { Text "P:/DSD/Projects/g48_Lab_5/db/altsyncram_jd01.tdf" 114 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.027 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns bpm\[7\] 1 PIN PIN_L2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 2; PIN Node = 'bpm\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { bpm[7] } "NODE_NAME" } } { "g48_music_box.vhd" "" { Text "P:/DSD/Projects/g48_Lab_5/g48_music_box.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.159 ns) 3.027 ns g48_Tempo:get_tempo\|lpm_rom:tempo_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_jd01:auto_generated\|ram_block1a4~porta_address_reg7 2 MEM M4K_X41_Y13 18 " "Info: 2: + IC(1.842 ns) + CELL(0.159 ns) = 3.027 ns; Loc. = M4K_X41_Y13; Fanout = 18; MEM Node = 'g48_Tempo:get_tempo\|lpm_rom:tempo_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_jd01:auto_generated\|ram_block1a4~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { bpm[7] g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_jd01.tdf" "" { Text "P:/DSD/Projects/g48_Lab_5/db/altsyncram_jd01.tdf" 114 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.185 ns ( 39.15 % ) " "Info: Total cell delay = 1.185 ns ( 39.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.842 ns ( 60.85 % ) " "Info: Total interconnect delay = 1.842 ns ( 60.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.027 ns" { bpm[7] g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.027 ns" { bpm[7] {} bpm[7]~combout {} g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 {} } { 0.000ns 0.000ns 1.842ns } { 0.000ns 1.026ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.944 ns" { clk_50 clk_50~clkctrl g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.944 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 {} } { 0.000ns 0.000ns 0.238ns 0.933ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.027 ns" { bpm[7] g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.027 ns" { bpm[7] {} bpm[7]~combout {} g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 {} } { 0.000ns 0.000ns 1.842ns } { 0.000ns 1.026ns 0.159ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 14:39:09 2015 " "Info: Processing ended: Mon Apr 13 14:39:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
