clk_div_clk_wiz.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/clk_div/clk_div_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clk_div.v,verilog,xil_defaultlib,../../../../fpga.gen/sources_1/ip/clk_div/clk_div.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
