Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 22 18:05:55 2019
| Host         : DESKTOP-6RNCOV7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Testing_HDMI_wrapper_control_sets_placed.rpt
| Design       : Testing_HDMI_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      9 |            2 |
|     11 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             271 |           69 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           13 |
| Yes          | No                    | No                     |             139 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              73 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                                                     Enable Signal                                                     |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS |                                                                                                                       | Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0 |                1 |              4 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out4   |                                                                                                                       |                                                       |                3 |              4 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out1   |                                                                                                                       | Testing_HDMI_i/HDMI_test_0/inst/CounterY              |                4 |              9 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out1   | Testing_HDMI_i/HDMI_test_0/inst/CounterY                                                                              | Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_1_n_0   |                3 |              9 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out3   | Testing_HDMI_i/Gamelogic2_0/inst/brmerge2_reg_3490                                                                    |                                                       |                8 |             11 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out4   | Testing_HDMI_i/clean_button_1/inst/press_reset0                                                                       | Testing_HDMI_i/clean_button_1/inst/down_press0        |                4 |             16 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out4   | Testing_HDMI_i/clean_button_0/inst/press_reset0                                                                       | Testing_HDMI_i/clean_button_0/inst/down_press0        |                4 |             16 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out4   | Testing_HDMI_i/clean_button_2/inst/press_reset0                                                                       | Testing_HDMI_i/clean_button_2/inst/down_press0        |                4 |             16 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out4   | Testing_HDMI_i/clean_button_3/inst/press_reset0                                                                       | Testing_HDMI_i/clean_button_3/inst/down_press0        |                4 |             16 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out1   |                                                                                                                       | Testing_HDMI_i/HDMI_test_0/inst/encode_R/DrawArea_reg |                8 |             30 |
|  Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS |                                                                                                                       |                                                       |                6 |             31 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out3   | Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/Gamelogic2_urem_3bkb_div_u_0/Q[0] |                                                       |                8 |             32 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out3   | Testing_HDMI_i/Gamelogic2_0/inst/Gamelogic2_urem_3bkb_U1/Gamelogic2_urem_3bkb_div_U/start0                            |                                                       |                9 |             32 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out3   | Testing_HDMI_i/Gamelogic2_0/inst/RandSeed0                                                                            |                                                       |                5 |             32 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out3   | Testing_HDMI_i/Gamelogic2_0/inst/ap_NS_fsm1                                                                           |                                                       |                9 |             32 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out1   |                                                                                                                       |                                                       |               17 |             41 |
|  Testing_HDMI_i/clk_wiz_0/inst/clk_out3   |                                                                                                                       |                                                       |               43 |            195 |
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


