 
****************************************
Report : qor
Design : FIR_pipeline
Version: K-2015.06-SP2
Date   : Fri Dec  3 23:19:11 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          0.51
  Critical Path Slack:          -0.04
  Critical Path Clk Period:      0.50
  Total Negative Slack:         -0.29
  No. of Violating Paths:       13.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         34
  Hierarchical Port Count:        619
  Leaf Cell Count:                535
  Buf/Inv Cell Count:              91
  Buf Cell Count:                   3
  Inv Cell Count:                  88
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       419
  Sequential Cell Count:          116
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      876.600016
  Noncombinational Area:   830.520002
  Buf/Inv Area:            110.520004
  Total Buffer Area:             4.32
  Total Inverter Area:         106.20
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1707.120018
  Design Area:            1707.120018


  Design Rules
  -----------------------------------
  Total Number of Nets:           574
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ieng6-ece-11.ucsd.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                  1.30
  Mapping Optimization:               16.33
  -----------------------------------------
  Overall Compile Time:               25.33
  Overall Compile Wall Clock Time:    26.62

  --------------------------------------------------------------------

  Design  WNS: 0.04  TNS: 0.29  Number of Violating Paths: 13


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
