{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576034764513 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576034764521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 22:26:04 2019 " "Processing started: Tue Dec 10 22:26:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576034764521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576034764521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter_fsm -c filter_fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter_fsm -c filter_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576034764521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576034765932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/clk_div.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034766486 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/clk_div.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034766486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034766486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ieee_proposed/fixed_pkg_c.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ieee_proposed/fixed_pkg_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034766622 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034766622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034766622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ieee_proposed/fixed_float_types_c.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ieee_proposed/fixed_float_types_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "ieee_proposed/fixed_float_types_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_float_types_c.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034766715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034766715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file filter_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filter_fsm-behavioral " "Found design unit 1: filter_fsm-behavioral" {  } { { "filter_fsm.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/filter_fsm.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034766816 ""} { "Info" "ISGN_ENTITY_NAME" "1 filter_fsm " "Found entity 1: filter_fsm" {  } { { "filter_fsm.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/filter_fsm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034766816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034766816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stream_codec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stream_codec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stream_codec-behavioral " "Found design unit 1: stream_codec-behavioral" {  } { { "stream_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/stream_codec.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034766913 ""} { "Info" "ISGN_ENTITY_NAME" "1 stream_codec " "Found entity 1: stream_codec" {  } { { "stream_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/stream_codec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034766913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034766913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_codec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_codec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_codec-behavioral " "Found design unit 1: i2c_codec-behavioral" {  } { { "i2c_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/i2c_codec.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767006 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_codec " "Found entity 1: i2c_codec" {  } { { "i2c_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/i2c_codec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034767006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034767072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_to_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_to_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio_to_Led-behavioral " "Found design unit 1: Audio_to_Led-behavioral" {  } { { "Audio_to_Led.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/Audio_to_Led.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767162 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio_to_Led " "Found entity 1: Audio_to_Led" {  } { { "Audio_to_Led.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/Audio_to_Led.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034767162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peaklevelmeter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file peaklevelmeter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PeakLevelMeter-Behavioral " "Found design unit 1: PeakLevelMeter-Behavioral" {  } { { "PeakLevelMeter.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/PeakLevelMeter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767262 ""} { "Info" "ISGN_ENTITY_NAME" "1 PeakLevelMeter " "Found entity 1: PeakLevelMeter" {  } { { "PeakLevelMeter.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/PeakLevelMeter.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034767262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_VGA-behavioral " "Found design unit 1: clk_div_VGA-behavioral" {  } { { "clk_div_VGA.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/clk_div_VGA.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767376 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_VGA " "Found entity 1: clk_div_VGA" {  } { { "clk_div_VGA.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/clk_div_VGA.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034767376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_640x480.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_640x480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_640x480-behavioral " "Found design unit 1: vga_640x480-behavioral" {  } { { "vga_640x480.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_640x480.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767467 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_640x480 " "Found entity 1: vga_640x480" {  } { { "vga_640x480.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_640x480.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034767467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sprite_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sprite_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sprite_rom-behavioral " "Found design unit 1: vga_sprite_rom-behavioral" {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767577 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sprite_rom " "Found entity 1: vga_sprite_rom" {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034767577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034767577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576034768043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_codec i2c_codec:inst5 " "Elaborating entity \"i2c_codec\" for hierarchy \"i2c_codec:inst5\"" {  } { { "top.bdf" "inst5" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 280 704 896 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034768086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst1 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 168 416 568 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034768137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_fsm filter_fsm:inst " "Elaborating entity \"filter_fsm\" for hierarchy \"filter_fsm:inst\"" {  } { { "top.bdf" "inst" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 768 120 344 976 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034768182 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1470): subtype or type has null range" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1576034768202 "|top|filter_fsm:inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1471): subtype or type has null range" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1576034768203 "|top|filter_fsm:inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1472): subtype or type has null range" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1576034768203 "|top|filter_fsm:inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data_led_red\[9..4\] filter_fsm.vhd(32) " "Using initial value X (don't care) for net \"data_led_red\[9..4\]\" at filter_fsm.vhd(32)" {  } { { "filter_fsm.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/filter_fsm.vhd" 32 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576034768203 "|top|filter_fsm:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_codec stream_codec:inst3 " "Elaborating entity \"stream_codec\" for hierarchy \"stream_codec:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 616 656 872 792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034768232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_640x480 vga_640x480:inst7 " "Elaborating entity \"vga_640x480\" for hierarchy \"vga_640x480:inst7\"" {  } { { "top.bdf" "inst7" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 240 1568 1712 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034768275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_VGA clk_div_VGA:inst6 " "Elaborating entity \"clk_div_VGA\" for hierarchy \"clk_div_VGA:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 176 1376 1528 256 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034768316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sprite_rom vga_sprite_rom:inst10 " "Elaborating entity \"vga_sprite_rom\" for hierarchy \"vga_sprite_rom:inst10\"" {  } { { "top.bdf" "inst10" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 368 1784 1968 512 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034768371 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom vga_sprite_rom.vhd(48) " "VHDL Signal Declaration warning at vga_sprite_rom.vhd(48): used implicit default value for signal \"rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1576034768390 "|top|vga_sprite_rom:inst10"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom1 vga_sprite_rom.vhd(49) " "VHDL Signal Declaration warning at vga_sprite_rom.vhd(49): used implicit default value for signal \"rom1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1576034768402 "|top|vga_sprite_rom:inst10"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom2 vga_sprite_rom.vhd(50) " "VHDL Signal Declaration warning at vga_sprite_rom.vhd(50): used implicit default value for signal \"rom2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1576034768413 "|top|vga_sprite_rom:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_filter vga_sprite_rom.vhd(89) " "VHDL Process Statement warning at vga_sprite_rom.vhd(89): signal \"sw_filter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576034768428 "|top|vga_sprite_rom:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_filter1 vga_sprite_rom.vhd(89) " "VHDL Process Statement warning at vga_sprite_rom.vhd(89): signal \"sw_filter1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576034768428 "|top|vga_sprite_rom:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_filter2 vga_sprite_rom.vhd(89) " "VHDL Process Statement warning at vga_sprite_rom.vhd(89): signal \"sw_filter2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576034768428 "|top|vga_sprite_rom:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_filter vga_sprite_rom.vhd(93) " "VHDL Process Statement warning at vga_sprite_rom.vhd(93): signal \"sw_filter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576034768430 "|top|vga_sprite_rom:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_filter1 vga_sprite_rom.vhd(93) " "VHDL Process Statement warning at vga_sprite_rom.vhd(93): signal \"sw_filter1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576034768430 "|top|vga_sprite_rom:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_filter2 vga_sprite_rom.vhd(93) " "VHDL Process Statement warning at vga_sprite_rom.vhd(93): signal \"sw_filter2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576034768430 "|top|vga_sprite_rom:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_filter vga_sprite_rom.vhd(97) " "VHDL Process Statement warning at vga_sprite_rom.vhd(97): signal \"sw_filter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576034768430 "|top|vga_sprite_rom:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_filter1 vga_sprite_rom.vhd(97) " "VHDL Process Statement warning at vga_sprite_rom.vhd(97): signal \"sw_filter1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576034768430 "|top|vga_sprite_rom:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_filter2 vga_sprite_rom.vhd(97) " "VHDL Process Statement warning at vga_sprite_rom.vhd(97): signal \"sw_filter2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sprite_rom.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576034768430 "|top|vga_sprite_rom:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_to_Led Audio_to_Led:inst2 " "Elaborating entity \"Audio_to_Led\" for hierarchy \"Audio_to_Led:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 1080 696 896 1224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034768531 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1470): subtype or type has null range" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1576034768549 "|top|Audio_to_Led:inst6"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1471): subtype or type has null range" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1576034768549 "|top|Audio_to_Led:inst6"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhd(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhd(1472): subtype or type has null range" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1576034768549 "|top|Audio_to_Led:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW4 Audio_to_Led.vhd(32) " "VHDL Process Statement warning at Audio_to_Led.vhd(32): signal \"SW4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Audio_to_Led.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/Audio_to_Led.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576034768549 "|top|Audio_to_Led:inst6"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_sprite_rom:inst10\|rom2 " "RAM logic \"vga_sprite_rom:inst10\|rom2\" is uninferred due to asynchronous read logic" {  } { { "vga_sprite_rom.vhd" "rom2" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1576034769168 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_sprite_rom:inst10\|rom1 " "RAM logic \"vga_sprite_rom:inst10\|rom1\" is uninferred due to asynchronous read logic" {  } { { "vga_sprite_rom.vhd" "rom1" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 49 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1576034769168 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_sprite_rom:inst10\|rom " "RAM logic \"vga_sprite_rom:inst10\|rom\" is uninferred due to asynchronous read logic" {  } { { "vga_sprite_rom.vhd" "rom" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/vga_sprite_rom.vhd" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1576034769168 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1576034769168 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 9600 W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/filter2.mif " "Memory depth (16384) in the design file differs from memory depth (9600) in the Memory Initialization File \"W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/filter2.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1576034769222 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 9600 W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/filter1.mif " "Memory depth (16384) in the design file differs from memory depth (9600) in the Memory Initialization File \"W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/filter1.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1576034769303 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 9600 W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/filter0.mif " "Memory depth (16384) in the design file differs from memory depth (9600) in the Memory Initialization File \"W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/filter0.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1576034769378 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_fsm:inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_fsm:inst\|Mult4\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "Mult4" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034780160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_fsm:inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_fsm:inst\|Mult3\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "Mult3" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034780160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_fsm:inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_fsm:inst\|Mult9\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "Mult9" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034780160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_fsm:inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_fsm:inst\|Mult2\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "Mult2" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034780160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_fsm:inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_fsm:inst\|Mult8\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "Mult8" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034780160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_fsm:inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_fsm:inst\|Mult1\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "Mult1" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034780160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_fsm:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_fsm:inst\|Mult0\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "Mult0" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034780160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_fsm:inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_fsm:inst\|Mult7\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "Mult7" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034780160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_fsm:inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_fsm:inst\|Mult6\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "Mult6" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034780160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_fsm:inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_fsm:inst\|Mult5\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "Mult5" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034780160 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1576034780160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_fsm:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034780269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_fsm:inst\|lpm_mult:Mult4 " "Instantiated megafunction \"filter_fsm:inst\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780269 ""}  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576034780269 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core filter_fsm:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780344 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder filter_fsm:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780393 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] filter_fsm:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0gh " "Found entity 1: add_sub_0gh" {  } { { "db/add_sub_0gh.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_0gh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034780569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034780569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] filter_fsm:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_65h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_65h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_65h " "Found entity 1: add_sub_65h" {  } { { "db/add_sub_65h.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_65h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034780772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034780772 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add filter_fsm:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780840 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] filter_fsm:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034780869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rfh " "Found entity 1: add_sub_rfh" {  } { { "db/add_sub_rfh.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_rfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034780988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034780988 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult4\|altshift:external_latency_ffs filter_fsm:inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_fsm:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034781128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_fsm:inst\|lpm_mult:Mult3 " "Instantiated megafunction \"filter_fsm:inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781128 ""}  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576034781128 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core filter_fsm:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder filter_fsm:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] filter_fsm:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vfh " "Found entity 1: add_sub_vfh" {  } { { "db/add_sub_vfh.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_vfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034781345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034781345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] filter_fsm:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_55h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_55h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_55h " "Found entity 1: add_sub_55h" {  } { { "db/add_sub_55h.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_55h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034781539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034781539 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add filter_fsm:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] filter_fsm:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qfh " "Found entity 1: add_sub_qfh" {  } { { "db/add_sub_qfh.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_qfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034781766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034781766 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult3\|altshift:external_latency_ffs filter_fsm:inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_fsm:inst\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult9\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034781882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_fsm:inst\|lpm_mult:Mult9 " "Instantiated megafunction \"filter_fsm:inst\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034781882 ""}  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576034781882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_fsm:inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034782012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_fsm:inst\|lpm_mult:Mult2 " "Instantiated megafunction \"filter_fsm:inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782012 ""}  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576034782012 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core filter_fsm:inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782036 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder filter_fsm:inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] filter_fsm:inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1gh " "Found entity 1: add_sub_1gh" {  } { { "db/add_sub_1gh.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_1gh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034782196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034782196 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] filter_fsm:inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_75h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_75h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_75h " "Found entity 1: add_sub_75h" {  } { { "db/add_sub_75h.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_75h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034782398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034782398 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add filter_fsm:inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782464 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] filter_fsm:inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sfh " "Found entity 1: add_sub_sfh" {  } { { "db/add_sub_sfh.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_sfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034782602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034782602 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult2\|altshift:external_latency_ffs filter_fsm:inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_fsm:inst\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult8\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034782713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_fsm:inst\|lpm_mult:Mult8 " "Instantiated megafunction \"filter_fsm:inst\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782713 ""}  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576034782713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_fsm:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034782853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_fsm:inst\|lpm_mult:Mult1 " "Instantiated megafunction \"filter_fsm:inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782853 ""}  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576034782853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core filter_fsm:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782875 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder filter_fsm:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782891 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] filter_fsm:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034782923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pfh " "Found entity 1: add_sub_pfh" {  } { { "db/add_sub_pfh.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_pfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034783040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034783040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] filter_fsm:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v4h " "Found entity 1: add_sub_v4h" {  } { { "db/add_sub_v4h.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_v4h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034783245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034783245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add filter_fsm:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] filter_fsm:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tfh " "Found entity 1: add_sub_tfh" {  } { { "db/add_sub_tfh.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_tfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034783452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034783452 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult1\|altshift:external_latency_ffs filter_fsm:inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_fsm:inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034783710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_fsm:inst\|lpm_mult:Mult7 " "Instantiated megafunction \"filter_fsm:inst\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783710 ""}  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576034783710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core filter_fsm:inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder filter_fsm:inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] filter_fsm:inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034783817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ufh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ufh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ufh " "Found entity 1: add_sub_ufh" {  } { { "db/add_sub_ufh.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_ufh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034783930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034783930 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] filter_fsm:inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_05h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_05h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_05h " "Found entity 1: add_sub_05h" {  } { { "db/add_sub_05h.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_05h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034784120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034784120 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add filter_fsm:inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784197 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] filter_fsm:inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2gh " "Found entity 1: add_sub_2gh" {  } { { "db/add_sub_2gh.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_2gh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034784378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034784378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult7\|altshift:external_latency_ffs filter_fsm:inst\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_fsm:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\"" {  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034784486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_fsm:inst\|lpm_mult:Mult6 " "Instantiated megafunction \"filter_fsm:inst\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784486 ""}  } { { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1576034784486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult6\|multcore:mult_core filter_fsm:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\|multcore:mult_core\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder filter_fsm:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784524 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] filter_fsm:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3gh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3gh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3gh " "Found entity 1: add_sub_3gh" {  } { { "db/add_sub_3gh.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_3gh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034784724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034784724 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] filter_fsm:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034784803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15h " "Found entity 1: add_sub_15h" {  } { { "db/add_sub_15h.tdf" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/db/add_sub_15h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576034784925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576034784925 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add filter_fsm:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034785002 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "filter_fsm:inst\|lpm_mult:Mult6\|altshift:external_latency_ffs filter_fsm:inst\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"filter_fsm:inst\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "ieee_proposed/fixed_pkg_c.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/ieee_proposed/fixed_pkg_c.vhd" 2505 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576034785049 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/i2c_codec.vhd" 29 -1 0 } } { "i2c_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/i2c_codec.vhd" 13 -1 0 } } { "i2c_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/i2c_codec.vhd" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1576034786286 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1576034786286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[1\] GND " "Pin \"BLUE\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 424 1992 2168 440 "BLUE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576034788704 "|top|BLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[0\] GND " "Pin \"BLUE\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 424 1992 2168 440 "BLUE\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576034788704 "|top|BLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_LED_RED\[9\] GND " "Pin \"DATA_LED_RED\[9\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 872 1016 1222 888 "DATA_LED_RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576034788704 "|top|DATA_LED_RED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_LED_RED\[8\] GND " "Pin \"DATA_LED_RED\[8\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 872 1016 1222 888 "DATA_LED_RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576034788704 "|top|DATA_LED_RED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_LED_RED\[7\] GND " "Pin \"DATA_LED_RED\[7\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 872 1016 1222 888 "DATA_LED_RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576034788704 "|top|DATA_LED_RED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_LED_RED\[6\] GND " "Pin \"DATA_LED_RED\[6\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 872 1016 1222 888 "DATA_LED_RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576034788704 "|top|DATA_LED_RED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_LED_RED\[5\] GND " "Pin \"DATA_LED_RED\[5\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 872 1016 1222 888 "DATA_LED_RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576034788704 "|top|DATA_LED_RED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_LED_RED\[4\] GND " "Pin \"DATA_LED_RED\[4\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 872 1016 1222 888 "DATA_LED_RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576034788704 "|top|DATA_LED_RED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[0\] GND " "Pin \"GREEN\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 408 1992 2168 424 "GREEN\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576034788704 "|top|GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[0\] GND " "Pin \"RED\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 392 1992 2168 408 "RED\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576034788704 "|top|RED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576034788704 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2c_codec:inst5\|i2c_sda~en High " "Register i2c_codec:inst5\|i2c_sda~en will power up to High" {  } { { "i2c_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/i2c_codec.vhd" 10 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1576034788880 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1576034788880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576034808498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576034808498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4780 " "Implemented 4780 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576034809122 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576034809122 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1576034809122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4732 " "Implemented 4732 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576034809122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576034809122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576034809333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 22:26:49 2019 " "Processing ended: Tue Dec 10 22:26:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576034809333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576034809333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576034809333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576034809333 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576034812175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576034812185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 22:26:51 2019 " "Processing started: Tue Dec 10 22:26:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576034812185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576034812185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off filter_fsm -c filter_fsm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off filter_fsm -c filter_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576034812185 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576034812265 ""}
{ "Info" "0" "" "Project  = filter_fsm" {  } {  } 0 0 "Project  = filter_fsm" 0 0 "Fitter" 0 0 1576034812265 ""}
{ "Info" "0" "" "Revision = filter_fsm" {  } {  } 0 0 "Revision = filter_fsm" 0 0 "Fitter" 0 0 1576034812265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1576034812731 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "filter_fsm EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"filter_fsm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576034812866 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576034812893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576034812893 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576034813008 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576034813378 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576034813378 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576034813378 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576034813378 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 6393 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576034813386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 6394 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576034813386 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 6395 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576034813386 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576034813386 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "filter_fsm.sdc " "Synopsys Design Constraints File file not found: 'filter_fsm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576034813838 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576034813839 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576034813863 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576034814128 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 192 -192 -16 208 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576034814128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stream_codec:inst3\|bclk_sig  " "Automatically promoted node stream_codec:inst3\|bclk_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576034814128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_codec:inst3\|bclk_sig~0 " "Destination node stream_codec:inst3\|bclk_sig~0" {  } { { "stream_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/stream_codec.vhd" 63 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stream_codec:inst3|bclk_sig~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 4295 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576034814128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCLK " "Destination node BCLK" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { BCLK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCLK" } } } } { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 616 1016 1192 632 "BCLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576034814128 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576034814128 ""}  } { { "stream_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/stream_codec.vhd" 63 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stream_codec:inst3|bclk_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576034814128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst1\|divided_clk  " "Automatically promoted node clk_div:inst1\|divided_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576034814130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst1\|divided_clk~0 " "Destination node clk_div:inst1\|divided_clk~0" {  } { { "clk_div.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/clk_div.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|divided_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 4370 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576034814130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576034814130 ""}  } { { "clk_div.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/clk_div.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst1|divided_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576034814130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div_VGA:inst6\|divided_clk  " "Automatically promoted node clk_div_VGA:inst6\|divided_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576034814131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div_VGA:inst6\|divided_clk~0 " "Destination node clk_div_VGA:inst6\|divided_clk~0" {  } { { "clk_div_VGA.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/clk_div_VGA.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_VGA:inst6|divided_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 6384 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576034814131 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576034814131 ""}  } { { "clk_div_VGA.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/clk_div_VGA.vhd" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div_VGA:inst6|divided_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576034814131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stream_codec:inst3\|mclk_sig  " "Automatically promoted node stream_codec:inst3\|mclk_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576034814133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_codec:inst3\|mclk_sig~0 " "Destination node stream_codec:inst3\|mclk_sig~0" {  } { { "stream_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/stream_codec.vhd" 34 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stream_codec:inst3|mclk_sig~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 6383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576034814133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLK " "Destination node MCLK" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { MCLK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } } { "top.bdf" "" { Schematic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/top.bdf" { { 720 1016 1192 736 "MCLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576034814133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576034814133 ""}  } { { "stream_codec.vhd" "" { Text "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/stream_codec.vhd" 34 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stream_codec:inst3|mclk_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576034814133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_to_Led:inst2\|process_0~0  " "Automatically promoted node Audio_to_Led:inst2\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576034814134 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_to_Led:inst2|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 0 { 0 ""} 0 4358 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576034814134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576034814460 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576034814463 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576034814463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576034814466 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576034814468 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576034814471 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576034814471 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576034814473 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576034814537 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1576034814540 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576034814540 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576034814589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576034815404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576034816326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576034816350 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576034820919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576034820919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576034821354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1576034824123 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576034824123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576034826243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1576034826246 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576034826246 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.09 " "Total time spent on timing analysis during the Fitter is 2.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1576034826329 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576034826338 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDA 0 " "Pin \"I2C_SDA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCL 0 " "Pin \"I2C_SCL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MCLK 0 " "Pin \"MCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCLK 0 " "Pin \"BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACLRC 0 " "Pin \"DACLRC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACDAT 0 " "Pin \"DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADCLRC 0 " "Pin \"ADCLRC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[3\] 0 " "Pin \"BLUE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[2\] 0 " "Pin \"BLUE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[1\] 0 " "Pin \"BLUE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLUE\[0\] 0 " "Pin \"BLUE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_LED_RED\[9\] 0 " "Pin \"DATA_LED_RED\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_LED_RED\[8\] 0 " "Pin \"DATA_LED_RED\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_LED_RED\[7\] 0 " "Pin \"DATA_LED_RED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_LED_RED\[6\] 0 " "Pin \"DATA_LED_RED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_LED_RED\[5\] 0 " "Pin \"DATA_LED_RED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_LED_RED\[4\] 0 " "Pin \"DATA_LED_RED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_LED_RED\[3\] 0 " "Pin \"DATA_LED_RED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_LED_RED\[2\] 0 " "Pin \"DATA_LED_RED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_LED_RED\[1\] 0 " "Pin \"DATA_LED_RED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_LED_RED\[0\] 0 " "Pin \"DATA_LED_RED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[3\] 0 " "Pin \"GREEN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[2\] 0 " "Pin \"GREEN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[1\] 0 " "Pin \"GREEN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GREEN\[0\] 0 " "Pin \"GREEN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[7\] 0 " "Pin \"OUTPUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[6\] 0 " "Pin \"OUTPUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[5\] 0 " "Pin \"OUTPUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[4\] 0 " "Pin \"OUTPUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[3\] 0 " "Pin \"OUTPUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[2\] 0 " "Pin \"OUTPUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[1\] 0 " "Pin \"OUTPUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUTPUT\[0\] 0 " "Pin \"OUTPUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[3\] 0 " "Pin \"RED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[2\] 0 " "Pin \"RED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[1\] 0 " "Pin \"RED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RED\[0\] 0 " "Pin \"RED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1576034826444 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1576034826444 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576034826874 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576034827031 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576034827566 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576034827857 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1576034827953 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/output_files/filter_fsm.fit.smsg " "Generated suppressed messages file W:/ECET349/FinalProject/AudioLightV4/AudioLightVGA/output_files/filter_fsm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576034828322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576034830089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 22:27:10 2019 " "Processing ended: Tue Dec 10 22:27:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576034830089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576034830089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576034830089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576034830089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576034834476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576034834482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 22:27:14 2019 " "Processing started: Tue Dec 10 22:27:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576034834482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576034834482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off filter_fsm -c filter_fsm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off filter_fsm -c filter_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576034834482 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576034835560 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576034835621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "383 " "Peak virtual memory: 383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576034837204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 22:27:17 2019 " "Processing ended: Tue Dec 10 22:27:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576034837204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576034837204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576034837204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576034837204 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576034838102 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576034838693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576034838700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 22:27:18 2019 " "Processing started: Tue Dec 10 22:27:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576034838700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576034838700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta filter_fsm -c filter_fsm " "Command: quartus_sta filter_fsm -c filter_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576034838701 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1576034838785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576034839151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576034839178 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576034839178 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "filter_fsm.sdc " "Synopsys Design Constraints File file not found: 'filter_fsm.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1576034839733 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1576034839733 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stream_codec:inst3\|bclk_sig stream_codec:inst3\|bclk_sig " "create_clock -period 1.000 -name stream_codec:inst3\|bclk_sig stream_codec:inst3\|bclk_sig" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stream_codec:inst3\|mclk_sig stream_codec:inst3\|mclk_sig " "create_clock -period 1.000 -name stream_codec:inst3\|mclk_sig stream_codec:inst3\|mclk_sig" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name USB_CLK USB_CLK " "create_clock -period 1.000 -name USB_CLK USB_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst1\|divided_clk clk_div:inst1\|divided_clk " "create_clock -period 1.000 -name clk_div:inst1\|divided_clk clk_div:inst1\|divided_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_VGA:inst6\|divided_clk clk_div_VGA:inst6\|divided_clk " "create_clock -period 1.000 -name clk_div_VGA:inst6\|divided_clk clk_div_VGA:inst6\|divided_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839743 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839743 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1576034839759 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1576034839876 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576034839929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.949 " "Worst-case setup slack is -13.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.949     -1046.921 stream_codec:inst3\|bclk_sig  " "  -13.949     -1046.921 stream_codec:inst3\|bclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.429       -32.531 stream_codec:inst3\|mclk_sig  " "   -2.429       -32.531 stream_codec:inst3\|mclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390       -38.349 clk_div:inst1\|divided_clk  " "   -2.390       -38.349 clk_div:inst1\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.925       -14.029 CLK  " "   -1.925       -14.029 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919       -25.651 clk_div_VGA:inst6\|divided_clk  " "   -1.919       -25.651 clk_div_VGA:inst6\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.450         0.000 USB_CLK  " "    2.450         0.000 USB_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034839962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576034839962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.703 " "Worst-case hold slack is -2.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703        -5.398 CLK  " "   -2.703        -5.398 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.271        -2.271 stream_codec:inst3\|mclk_sig  " "   -2.271        -2.271 stream_codec:inst3\|mclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.198        -2.198 USB_CLK  " "   -2.198        -2.198 USB_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk_div:inst1\|divided_clk  " "    0.445         0.000 clk_div:inst1\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 stream_codec:inst3\|bclk_sig  " "    0.445         0.000 stream_codec:inst3\|bclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981         0.000 clk_div_VGA:inst6\|divided_clk  " "    0.981         0.000 clk_div_VGA:inst6\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576034840000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576034840038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576034840071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -16.295 CLK  " "   -1.631       -16.295 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -2.853 USB_CLK  " "   -1.631        -2.853 USB_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611      -338.494 stream_codec:inst3\|bclk_sig  " "   -0.611      -338.494 stream_codec:inst3\|bclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -32.994 clk_div:inst1\|divided_clk  " "   -0.611       -32.994 clk_div:inst1\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -25.662 clk_div_VGA:inst6\|divided_clk  " "   -0.611       -25.662 clk_div_VGA:inst6\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -25.662 stream_codec:inst3\|mclk_sig  " "   -0.611       -25.662 stream_codec:inst3\|mclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034840106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576034840106 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1576034840957 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1576034840958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576034841087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.545 " "Worst-case setup slack is -4.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.545      -261.230 stream_codec:inst3\|bclk_sig  " "   -4.545      -261.230 stream_codec:inst3\|bclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.384        -3.561 clk_div:inst1\|divided_clk  " "   -0.384        -3.561 clk_div:inst1\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302        -2.068 stream_codec:inst3\|mclk_sig  " "   -0.302        -2.068 stream_codec:inst3\|mclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158        -0.381 CLK  " "   -0.158        -0.381 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147        -0.477 clk_div_VGA:inst6\|divided_clk  " "   -0.147        -0.477 clk_div_VGA:inst6\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.467         0.000 USB_CLK  " "    1.467         0.000 USB_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576034841122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.730 " "Worst-case hold slack is -1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.730        -3.455 CLK  " "   -1.730        -3.455 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435        -1.435 stream_codec:inst3\|mclk_sig  " "   -1.435        -1.435 stream_codec:inst3\|mclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087        -1.087 USB_CLK  " "   -1.087        -1.087 USB_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_div:inst1\|divided_clk  " "    0.215         0.000 clk_div:inst1\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 stream_codec:inst3\|bclk_sig  " "    0.215         0.000 stream_codec:inst3\|bclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362         0.000 clk_div_VGA:inst6\|divided_clk  " "    0.362         0.000 clk_div_VGA:inst6\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576034841184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576034841229 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576034841269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -13.380 CLK  " "   -1.380       -13.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 USB_CLK  " "   -1.380        -2.380 USB_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -277.000 stream_codec:inst3\|bclk_sig  " "   -0.500      -277.000 stream_codec:inst3\|bclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -27.000 clk_div:inst1\|divided_clk  " "   -0.500       -27.000 clk_div:inst1\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -21.000 clk_div_VGA:inst6\|divided_clk  " "   -0.500       -21.000 clk_div_VGA:inst6\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -21.000 stream_codec:inst3\|mclk_sig  " "   -0.500       -21.000 stream_codec:inst3\|mclk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576034841314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576034841314 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1576034842226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576034842400 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576034842401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576034843050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 22:27:23 2019 " "Processing ended: Tue Dec 10 22:27:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576034843050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576034843050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576034843050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576034843050 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576034849287 ""}
