
*** Running vivado
    with args -log PCM_Transmitter_ROM_2Chan.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PCM_Transmitter_ROM_2Chan.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source PCM_Transmitter_ROM_2Chan.tcl -notrace
Command: link_design -top PCM_Transmitter_ROM_2Chan -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clk_Wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ROM_A'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.797 ; gain = 0.000 ; free physical = 15778 ; free virtual = 23166
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clk_Wiz/inst'
Finished Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clk_Wiz/inst'
Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clk_Wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2678.434 ; gain = 108.844 ; free physical = 15294 ; free virtual = 22696
Finished Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clk_Wiz/inst'
Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/constrs_1/imports/Zybo_Contraint_Files/2Channel_SDA_Piout.xdc]
Finished Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.srcs/constrs_1/imports/Zybo_Contraint_Files/2Channel_SDA_Piout.xdc]
Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'Clk_Wiz/inst'
Finished Parsing XDC File [/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'Clk_Wiz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.434 ; gain = 0.000 ; free physical = 15294 ; free virtual = 22696
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2678.434 ; gain = 164.871 ; free physical = 15294 ; free virtual = 22696
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2742.465 ; gain = 64.031 ; free physical = 15277 ; free virtual = 22682

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10078104a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2742.465 ; gain = 0.000 ; free physical = 15277 ; free virtual = 22682

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ad9c5ce4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2894.262 ; gain = 0.000 ; free physical = 15105 ; free virtual = 22510
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ad9c5ce4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2894.262 ; gain = 0.000 ; free physical = 15105 ; free virtual = 22510
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 156cb5d80

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2894.262 ; gain = 0.000 ; free physical = 15105 ; free virtual = 22510
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b3a8a67c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2894.262 ; gain = 0.000 ; free physical = 15105 ; free virtual = 22510
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b3a8a67c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2894.262 ; gain = 0.000 ; free physical = 15105 ; free virtual = 22510
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 156cb5d80

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2894.262 ; gain = 0.000 ; free physical = 15105 ; free virtual = 22510
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2894.262 ; gain = 0.000 ; free physical = 15105 ; free virtual = 22510
Ending Logic Optimization Task | Checksum: 1b005d453

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2894.262 ; gain = 0.000 ; free physical = 15105 ; free virtual = 22510

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1b005d453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15097 ; free virtual = 22507
Ending Power Optimization Task | Checksum: 1b005d453

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3165.176 ; gain = 270.914 ; free physical = 15102 ; free virtual = 22512

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b005d453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15102 ; free virtual = 22512

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15102 ; free virtual = 22512
Ending Netlist Obfuscation Task | Checksum: 1b005d453

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15102 ; free virtual = 22512
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15099 ; free virtual = 22510
INFO: [Common 17-1381] The checkpoint '/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/impl_1/PCM_Transmitter_ROM_2Chan_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PCM_Transmitter_ROM_2Chan_drc_opted.rpt -pb PCM_Transmitter_ROM_2Chan_drc_opted.pb -rpx PCM_Transmitter_ROM_2Chan_drc_opted.rpx
Command: report_drc -file PCM_Transmitter_ROM_2Chan_drc_opted.rpt -pb PCM_Transmitter_ROM_2Chan_drc_opted.pb -rpx PCM_Transmitter_ROM_2Chan_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/impl_1/PCM_Transmitter_ROM_2Chan_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15030 ; free virtual = 22439
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fc39856d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15030 ; free virtual = 22439
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15030 ; free virtual = 22439

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c181f48e

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15060 ; free virtual = 22472

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14392e9dc

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15074 ; free virtual = 22488

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14392e9dc

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15074 ; free virtual = 22488
Phase 1 Placer Initialization | Checksum: 14392e9dc

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15074 ; free virtual = 22488

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 100767b98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15066 ; free virtual = 22480

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 13f9e6938

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15066 ; free virtual = 22480

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 13f9e6938

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15066 ; free virtual = 22480

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 64 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 64 nets or LUTs. Breaked 0 LUT, combined 64 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15057 ; free virtual = 22473

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             64  |                    64  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             64  |                    64  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 175bb6dba

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15057 ; free virtual = 22473
Phase 2.4 Global Placement Core | Checksum: 1b503f27d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15056 ; free virtual = 22473
Phase 2 Global Placement | Checksum: 1b503f27d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15056 ; free virtual = 22473

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17b267b8f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15056 ; free virtual = 22472

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: aeba59fd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15056 ; free virtual = 22472

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12ac43e48

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15056 ; free virtual = 22472

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 164e3a332

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15056 ; free virtual = 22472

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 123b7205b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15053 ; free virtual = 22469

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11d43caab

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15053 ; free virtual = 22469

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 153243781

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15052 ; free virtual = 22469
Phase 3 Detail Placement | Checksum: 153243781

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15052 ; free virtual = 22469

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 4c4d04ee

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=38.282 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e8571d4c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15052 ; free virtual = 22468
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: e0d1c55a

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15052 ; free virtual = 22468
Phase 4.1.1.1 BUFG Insertion | Checksum: 4c4d04ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15052 ; free virtual = 22468

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=38.282. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c65f844d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15052 ; free virtual = 22468

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15052 ; free virtual = 22468
Phase 4.1 Post Commit Optimization | Checksum: c65f844d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15052 ; free virtual = 22468

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c65f844d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15053 ; free virtual = 22470

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c65f844d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15053 ; free virtual = 22470
Phase 4.3 Placer Reporting | Checksum: c65f844d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15053 ; free virtual = 22470

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15053 ; free virtual = 22470

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15053 ; free virtual = 22470
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1633b830e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15053 ; free virtual = 22470
Ending Placer Task | Checksum: c9e17535

Time (s): cpu = 00:00:11 ; elapsed = 00:00:02 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15053 ; free virtual = 22470
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15056 ; free virtual = 22475
INFO: [Common 17-1381] The checkpoint '/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/impl_1/PCM_Transmitter_ROM_2Chan_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file PCM_Transmitter_ROM_2Chan_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15047 ; free virtual = 22465
INFO: [runtcl-4] Executing : report_utilization -file PCM_Transmitter_ROM_2Chan_utilization_placed.rpt -pb PCM_Transmitter_ROM_2Chan_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PCM_Transmitter_ROM_2Chan_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15055 ; free virtual = 22473
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 15022 ; free virtual = 22442
INFO: [Common 17-1381] The checkpoint '/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/impl_1/PCM_Transmitter_ROM_2Chan_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 17c23688 ConstDB: 0 ShapeSum: b21f3ead RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f846c59c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14954 ; free virtual = 22372
Post Restoration Checksum: NetGraph: 4a4b6b8f NumContArr: adfb5a0d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f846c59c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14953 ; free virtual = 22372

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f846c59c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14921 ; free virtual = 22340

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f846c59c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14921 ; free virtual = 22340
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10f128858

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14912 ; free virtual = 22332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=38.203 | TNS=0.000  | WHS=-0.090 | THS=-0.702 |

Phase 2 Router Initialization | Checksum: 12fc841e0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14912 ; free virtual = 22332

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00478604 %
  Global Horizontal Routing Utilization  = 0.00850184 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 527
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 463
  Number of Partially Routed Nets     = 64
  Number of Node Overlaps             = 2


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12fc841e0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14912 ; free virtual = 22331
Phase 3 Initial Routing | Checksum: 984b7d0b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14914 ; free virtual = 22334

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=38.246 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d0f9c60e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14914 ; free virtual = 22334
Phase 4 Rip-up And Reroute | Checksum: 1d0f9c60e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14914 ; free virtual = 22334

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d0f9c60e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14914 ; free virtual = 22333

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d0f9c60e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14914 ; free virtual = 22333
Phase 5 Delay and Skew Optimization | Checksum: 1d0f9c60e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14914 ; free virtual = 22333

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23d7c36f0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14914 ; free virtual = 22333
INFO: [Route 35-416] Intermediate Timing Summary | WNS=38.361 | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23d7c36f0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14914 ; free virtual = 22333
Phase 6 Post Hold Fix | Checksum: 23d7c36f0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14914 ; free virtual = 22333

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.145974 %
  Global Horizontal Routing Utilization  = 0.180147 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1bd1d4ea9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14914 ; free virtual = 22333

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bd1d4ea9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14913 ; free virtual = 22332

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22952a041

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14913 ; free virtual = 22333

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=38.361 | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22952a041

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14913 ; free virtual = 22333
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14946 ; free virtual = 22365

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14946 ; free virtual = 22365
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3165.176 ; gain = 0.000 ; free physical = 14943 ; free virtual = 22364
INFO: [Common 17-1381] The checkpoint '/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/impl_1/PCM_Transmitter_ROM_2Chan_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PCM_Transmitter_ROM_2Chan_drc_routed.rpt -pb PCM_Transmitter_ROM_2Chan_drc_routed.pb -rpx PCM_Transmitter_ROM_2Chan_drc_routed.rpx
Command: report_drc -file PCM_Transmitter_ROM_2Chan_drc_routed.rpt -pb PCM_Transmitter_ROM_2Chan_drc_routed.pb -rpx PCM_Transmitter_ROM_2Chan_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/impl_1/PCM_Transmitter_ROM_2Chan_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file PCM_Transmitter_ROM_2Chan_methodology_drc_routed.rpt -pb PCM_Transmitter_ROM_2Chan_methodology_drc_routed.pb -rpx PCM_Transmitter_ROM_2Chan_methodology_drc_routed.rpx
Command: report_methodology -file PCM_Transmitter_ROM_2Chan_methodology_drc_routed.rpt -pb PCM_Transmitter_ROM_2Chan_methodology_drc_routed.pb -rpx PCM_Transmitter_ROM_2Chan_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/impl_1/PCM_Transmitter_ROM_2Chan_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file PCM_Transmitter_ROM_2Chan_power_routed.rpt -pb PCM_Transmitter_ROM_2Chan_power_summary_routed.pb -rpx PCM_Transmitter_ROM_2Chan_power_routed.rpx
Command: report_power -file PCM_Transmitter_ROM_2Chan_power_routed.rpt -pb PCM_Transmitter_ROM_2Chan_power_summary_routed.pb -rpx PCM_Transmitter_ROM_2Chan_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
104 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file PCM_Transmitter_ROM_2Chan_route_status.rpt -pb PCM_Transmitter_ROM_2Chan_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PCM_Transmitter_ROM_2Chan_timing_summary_routed.rpt -pb PCM_Transmitter_ROM_2Chan_timing_summary_routed.pb -rpx PCM_Transmitter_ROM_2Chan_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file PCM_Transmitter_ROM_2Chan_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file PCM_Transmitter_ROM_2Chan_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PCM_Transmitter_ROM_2Chan_bus_skew_routed.rpt -pb PCM_Transmitter_ROM_2Chan_bus_skew_routed.pb -rpx PCM_Transmitter_ROM_2Chan_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force PCM_Transmitter_ROM_2Chan.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[0]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[10]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[11]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[12]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[13]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[14]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[15]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[16]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[17]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[18]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[19]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[1]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[20]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[21]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[22]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[23]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[24]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[25]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[26]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[27]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[28]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[29]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[2]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[30]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[31]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[32]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[33]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[34]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[35]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[36]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[37]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[38]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[39]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[3]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[40]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[41]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[42]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[43]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[44]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[45]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[46]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[47]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[48]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[49]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[4]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[50]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[51]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[52]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[53]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[54]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[55]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[56]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[57]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[58]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[59]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[5]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[60]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[61]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[62]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[63]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[6]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[7]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[8]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net FIFO_A/Data_Out_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin FIFO_A/Data_Out_reg[9]_LDC_i_1/O, cell FIFO_A/Data_Out_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]) which is driven by a register (Address_Logic/Addr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]) which is driven by a register (Address_Logic/Addr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]) which is driven by a register (Address_Logic/Addr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]) which is driven by a register (Address_Logic/Addr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]) which is driven by a register (Address_Logic/Addr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram has an input control pin ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: ROM_A/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]) which is driven by a register (Address_Logic/Addr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 77 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PCM_Transmitter_ROM_2Chan.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [#UNDEF] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/cameron/zschool/SeniorDesign/PCM_Serializer_2Channel/PCM_Serializer_2Channel.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Oct 11 14:03:23 2021. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 3375.984 ; gain = 210.266 ; free physical = 14904 ; free virtual = 22334
INFO: [Common 17-206] Exiting Vivado at Mon Oct 11 14:03:23 2021...
