<profile>

<section name = "Vivado HLS Report for 'dut'" level="0">
<item name = "Date">Sat Oct 29 16:22:38 2022
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">bnn.prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.45, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">786720, 2817084, 786721, 2817085, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dut_max_pool_fu_343">dut_max_pool, 3120, 10576, 3120, 10576, none</column>
<column name="grp_dut_reshape_fu_357">dut_reshape, 256, 256, 256, 256, none</column>
<column name="grp_dut_conv_fu_363">dut_conv, 45345, 975937, 45345, 975937, none</column>
<column name="grp_dut_dense_fu_393">dut_dense, 13091, 13091, 13091, 13091, none</column>
<column name="grp_dut_pad_fu_403">dut_pad, 6420, 83554, 6420, 83554, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">272, 272, 34, -, -, 8, no</column>
<column name=" + Loop 1.1">32, 32, 1, -, -, 32, no</column>
<column name="- LOOP_DENSE_0">663296, 663296, 2591, -, -, 256, no</column>
<column name=" + LOOP_DENSE_1">2587, 2587, 33, 5, 1, 512, yes</column>
<column name="- Loop 3">18, 18, 2, -, -, 9, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 127</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">3, 28, 8955, 39395</column>
<column name="Memory">23, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 527</column>
<column name="Register">-, -, 416, 2</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">9, 12, 8, 75</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dut_conv_fu_363">dut_conv, 2, 11, 3834, 4218</column>
<column name="grp_dut_dense_fu_393">dut_dense, 1, 5, 1045, 1851</column>
<column name="dut_fadd_32ns_32ns_32_5_full_dsp_U50">dut_fadd_32ns_32ns_32_5_full_dsp, 0, 2, 205, 390</column>
<column name="dut_fcmp_32ns_32ns_1_1_U53">dut_fcmp_32ns_32ns_1_1, 0, 0, 66, 239</column>
<column name="dut_fmul_32ns_32ns_32_4_max_dsp_U51">dut_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
<column name="grp_dut_max_pool_fu_343">dut_max_pool, 0, 4, 2782, 26653</column>
<column name="grp_dut_pad_fu_403">dut_pad, 0, 3, 283, 381</column>
<column name="grp_dut_reshape_fu_357">dut_reshape, 0, 0, 257, 4788</column>
<column name="dut_sitofp_32ns_32_6_U52">dut_sitofp_32ns_32_6, 0, 0, 340, 554</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="b_fc1_U">dut_b_fc1, 1, 0, 0, 256, 32, 1, 8192</column>
<column name="input_0_U">dut_input_0, 1, 0, 0, 2592, 1, 1, 2592</column>
<column name="input_1_U">dut_input_1, 1, 0, 0, 2592, 1, 1, 2592</column>
<column name="mem_conv1_0_U">dut_mem_conv1_0, 1, 0, 0, 2592, 1, 1, 2592</column>
<column name="mem_conv1_1_U">dut_mem_conv1_0, 1, 0, 0, 2592, 1, 1, 2592</column>
<column name="mem_conv2_0_U">dut_mem_conv1_0, 1, 0, 0, 2592, 1, 1, 2592</column>
<column name="mem_conv2_1_U">dut_mem_conv1_0, 1, 0, 0, 2592, 1, 1, 2592</column>
<column name="threshold1_V_0_U">dut_threshold1_V_0, 2, 0, 0, 2592, 8, 1, 20736</column>
<column name="threshold1_V_1_U">dut_threshold1_V_1, 2, 0, 0, 2592, 8, 1, 20736</column>
<column name="threshold2_V_0_U">dut_threshold2_V_0, 2, 0, 0, 2592, 8, 1, 20736</column>
<column name="threshold2_V_1_U">dut_threshold2_V_1, 2, 0, 0, 2592, 8, 1, 20736</column>
<column name="w_fc1_U">dut_w_fc1, 8, 0, 0, 131072, 1, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_449_p2">+, 0, 0, 4, 4, 1</column>
<column name="i_3_fu_645_p2">+, 0, 0, 4, 4, 1</column>
<column name="j_fu_481_p2">+, 0, 0, 6, 6, 1</column>
<column name="m_fu_533_p2">+, 0, 0, 10, 10, 1</column>
<column name="n_fu_511_p2">+, 0, 0, 9, 9, 1</column>
<column name="tmp_7_fu_495_p2">+, 0, 0, 8, 8, 8</column>
<column name="w_index_fu_551_p2">+, 0, 0, 17, 17, 17</column>
<column name="ap_sig_177">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_284">and, 0, 0, 1, 1, 1</column>
<column name="tmp_5_fu_624_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_443_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond1_i_fu_505_p2">icmp, 0, 0, 4, 9, 10</column>
<column name="exitcond_fu_475_p2">icmp, 0, 0, 3, 6, 7</column>
<column name="exitcond_i1_fu_527_p2">icmp, 0, 0, 4, 10, 11</column>
<column name="exitcond_i_fu_634_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="ifzero_fu_566_p2">icmp, 0, 0, 4, 10, 11</column>
<column name="notlhs_fu_606_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="notrhs_fu_612_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="tmp_3_fu_618_p2">or, 0, 0, 1, 1, 1</column>
<column name="phitmp_i_fu_651_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_15_i_fu_578_p2">xor, 0, 0, 1, 1, 1</column>
<column name="tmp_fu_572_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Hi_assign_reg_273">6, 2, 6, 12</column>
<column name="ap_NS_fsm">24, 28, 1, 28</column>
<column name="ap_reg_ppiten_pp0_it6">1, 2, 1, 2</column>
<column name="grp_dut_conv_fu_363_I">6, 3, 6, 18</column>
<column name="grp_dut_conv_fu_363_L">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_363_M">7, 3, 7, 21</column>
<column name="grp_dut_conv_fu_363_N">7, 3, 7, 21</column>
<column name="grp_dut_conv_fu_363_input_0_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_363_input_0_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_363_input_1_q0">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_363_input_1_q1">1, 3, 1, 3</column>
<column name="grp_dut_conv_fu_363_threshold_0_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_conv_fu_363_threshold_1_V_q0">8, 3, 8, 24</column>
<column name="grp_dut_max_pool_fu_343_I">6, 3, 6, 18</column>
<column name="grp_dut_max_pool_fu_343_M">7, 3, 7, 21</column>
<column name="grp_dut_max_pool_fu_343_input_0_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_343_input_0_q1">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_343_input_1_q0">1, 3, 1, 3</column>
<column name="grp_dut_max_pool_fu_343_input_1_q1">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_403_I">6, 3, 6, 18</column>
<column name="grp_dut_pad_fu_403_M">7, 3, 7, 21</column>
<column name="grp_dut_pad_fu_403_input_0_q0">1, 3, 1, 3</column>
<column name="grp_dut_pad_fu_403_input_1_q0">1, 3, 1, 3</column>
<column name="grp_fu_417_p0">32, 4, 32, 128</column>
<column name="grp_fu_417_p1">32, 4, 32, 128</column>
<column name="grp_fu_423_p0">32, 3, 32, 96</column>
<column name="grp_fu_423_p1">32, 3, 32, 96</column>
<column name="i_reg_262">4, 2, 4, 8</column>
<column name="input_0_address0">12, 3, 12, 36</column>
<column name="input_0_ce0">1, 3, 1, 3</column>
<column name="m_i_phi_fu_312_p4">10, 2, 10, 20</column>
<column name="m_i_reg_308">10, 2, 10, 20</column>
<column name="max_id_V_reg_332">4, 2, 4, 8</column>
<column name="mem_conv1_0_address0">24, 11, 12, 132</column>
<column name="mem_conv1_0_address1">12, 5, 12, 60</column>
<column name="mem_conv1_0_ce0">4, 10, 1, 10</column>
<column name="mem_conv1_0_ce1">1, 5, 1, 5</column>
<column name="mem_conv1_0_d0">1, 6, 1, 6</column>
<column name="mem_conv1_0_d1">1, 3, 1, 3</column>
<column name="mem_conv1_0_we0">1, 6, 1, 6</column>
<column name="mem_conv1_0_we1">1, 3, 1, 3</column>
<column name="mem_conv1_1_address0">12, 7, 12, 84</column>
<column name="mem_conv1_1_address1">12, 4, 12, 48</column>
<column name="mem_conv1_1_ce0">1, 7, 1, 7</column>
<column name="mem_conv1_1_ce1">1, 4, 1, 4</column>
<column name="mem_conv1_1_d0">1, 4, 1, 4</column>
<column name="mem_conv1_1_we0">1, 4, 1, 4</column>
<column name="mem_conv1_1_we1">1, 2, 1, 2</column>
<column name="mem_conv2_0_address0">24, 9, 12, 108</column>
<column name="mem_conv2_0_address1">12, 5, 12, 60</column>
<column name="mem_conv2_0_ce0">4, 9, 1, 9</column>
<column name="mem_conv2_0_ce1">1, 5, 1, 5</column>
<column name="mem_conv2_0_d0">1, 5, 1, 5</column>
<column name="mem_conv2_0_we0">1, 5, 1, 5</column>
<column name="mem_conv2_0_we1">1, 2, 1, 2</column>
<column name="mem_conv2_1_address0">12, 6, 12, 72</column>
<column name="mem_conv2_1_address1">12, 4, 12, 48</column>
<column name="mem_conv2_1_ce0">1, 6, 1, 6</column>
<column name="mem_conv2_1_ce1">1, 4, 1, 4</column>
<column name="mem_conv2_1_d0">1, 4, 1, 4</column>
<column name="mem_conv2_1_we0">1, 4, 1, 4</column>
<column name="mem_conv2_1_we1">1, 2, 1, 2</column>
<column name="n_i_reg_284">9, 2, 9, 18</column>
<column name="one_out_i_phi_fu_300_p4">32, 2, 32, 64</column>
<column name="one_out_i_reg_296">32, 2, 32, 64</column>
<column name="output_V_reg_319">32, 2, 32, 64</column>
<column name="strm_in_V_V_blk_n">1, 2, 1, 2</column>
<column name="strm_out_V_V_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Hi_assign_reg_273">6, 0, 6, 0</column>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="ap_reg_grp_dut_conv_fu_363_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_dense_fu_393_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_max_pool_fu_343_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_pad_fu_403_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_grp_dut_reshape_fu_357_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="b_fc1_load_reg_707">32, 0, 32, 0</column>
<column name="exitcond_i1_reg_712">1, 0, 1, 0</column>
<column name="i_2_reg_661">4, 0, 4, 0</column>
<column name="i_3_reg_784">4, 0, 4, 0</column>
<column name="i_reg_262">4, 0, 4, 0</column>
<column name="ifzero_reg_731">1, 0, 1, 0</column>
<column name="m_i_reg_308">10, 0, 10, 0</column>
<column name="m_reg_716">10, 0, 10, 0</column>
<column name="max_id_V_cast4_reg_771">4, 0, 32, 28</column>
<column name="max_id_V_reg_332">4, 0, 4, 0</column>
<column name="mem_conv2_0_addr_reg_697">9, 0, 12, 3</column>
<column name="n_i_cast9_reg_702">9, 0, 17, 8</column>
<column name="n_i_reg_284">9, 0, 9, 0</column>
<column name="n_reg_687">9, 0, 9, 0</column>
<column name="one_out_1_reg_750">32, 0, 32, 0</column>
<column name="one_out_i_reg_296">32, 0, 32, 0</column>
<column name="one_out_reg_761">32, 0, 32, 0</column>
<column name="output_V_reg_319">32, 0, 32, 0</column>
<column name="reg_437">32, 0, 32, 0</column>
<column name="tmp_10_i_reg_756">32, 0, 32, 0</column>
<column name="tmp_15_i_reg_735">1, 0, 1, 0</column>
<column name="tmp_17_i_reg_745">32, 0, 32, 0</column>
<column name="tmp_5_reg_766">1, 0, 1, 0</column>
<column name="tmp_V_1_reg_666">32, 0, 32, 0</column>
<column name="tmp_s_reg_671">3, 0, 8, 5</column>
<column name="exitcond_i1_reg_712">0, 1, 1, 0</column>
<column name="ifzero_reg_731">0, 1, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="strm_in_V_V_dout">in, 32, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_empty_n">in, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_in_V_V_read">out, 1, ap_fifo, strm_in_V_V, pointer</column>
<column name="strm_out_V_V_din">out, 32, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_full_n">in, 1, ap_fifo, strm_out_V_V, pointer</column>
<column name="strm_out_V_V_write">out, 1, ap_fifo, strm_out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
