# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../FIFO_test.srcs/sources_1/ip/clk_wiz_0" \
"../../../../FIFO_test.srcs/sources_1/ip/ila_m0/sim/ila_m0.v" \
"../../../../FIFO_test.srcs/sources_1/ip/fifo_ip/sim/fifo_ip.v" \
"../../../../FIFO_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../FIFO_test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../FIFO_test.srcs/sources_1/new/fifo_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
