import "primitives/core.futil";
component main(go: 1, clk: 1, @go go0: 1, @clk clk0: 1, @reset reset: 1) -> (done: 1, @done done0: 1) {
  cells {
    r0 = std_reg(1);
    r1 = std_reg(1);
    m0 = std_mem_d1(32, 1, 1);
  }
  wires {
    group mult_wrts_to_done {
      r0.write_en = 1'd1;
      mult_wrts_to_done[done] = r0.done ? 1'd1;
    }
    static group one_cycle0<1> {
      r0.write_en = 1'd1;
    }
    static group two_cycles0<2> {
      r0.write_en = 1'd1;
      r1.write_en = r0.done;
    }
    static group mem_wrt_to_done0<1> {
      m0.addr0 = 1'd0;
      m0.write_data = 32'd5;
      m0.write_en = 1'd1;
    }
  }

  control {
    seq {
            @static <1>one_cycle0;
            @static(2) <2>two_cycles0;
            @static <1>mem_wrt_to_done0;
      mult_wrts_to_done;
    }
  }
}
