

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc80'
================================================================
* Date:           Thu Sep  7 08:49:35 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      221|      221|  2.210 us|  2.210 us|  221|  221|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                     |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance              |              Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_66_1_U0  |dataflow_in_loop_VITIS_LOOP_66_1  |       79|       79|  0.790 us|  0.790 us|   70|   70|  dataflow|
        +-------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_1  |      220|      220|        81|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|      39|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|   12019|  11097|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|   12062|  11133|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|      11|     20|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+----+-------+-------+-----+
    |               Instance              |              Module              | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------+----------------------------------+---------+----+-------+-------+-----+
    |dataflow_in_loop_VITIS_LOOP_66_1_U0  |dataflow_in_loop_VITIS_LOOP_66_1  |        0|  16|  12019|  11097|    0|
    +-------------------------------------+----------------------------------+---------+----+-------+-------+-----+
    |Total                                |                                  |        0|  16|  12019|  11097|    0|
    +-------------------------------------+----------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  13|   6|           2|           1|
    |loop_dataflow_output_count  |         +|   0|  13|   6|           2|           1|
    |bound_minus_1               |         -|   0|  13|   6|           2|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0|  39|  18|           6|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    2|          4|
    |loop_dataflow_output_count  |   9|          2|    2|          4|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|    4|          8|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  2|   0|    2|          0|
    |loop_dataflow_output_count  |  2|   0|    2|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       |  4|   0|    4|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-----------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------+-----+-----+------------+-----------------------------+--------------+
|A_0_address0  |  out|    8|   ap_memory|                          A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|                          A_0|         array|
|A_0_d0        |  out|    8|   ap_memory|                          A_0|         array|
|A_0_q0        |   in|    8|   ap_memory|                          A_0|         array|
|A_0_we0       |  out|    1|   ap_memory|                          A_0|         array|
|A_0_address1  |  out|    8|   ap_memory|                          A_0|         array|
|A_0_ce1       |  out|    1|   ap_memory|                          A_0|         array|
|A_0_d1        |  out|    8|   ap_memory|                          A_0|         array|
|A_0_q1        |   in|    8|   ap_memory|                          A_0|         array|
|A_0_we1       |  out|    1|   ap_memory|                          A_0|         array|
|ii            |   in|    2|     ap_none|                           ii|        scalar|
|ii_ap_vld     |   in|    1|     ap_none|                           ii|        scalar|
|A_1_address0  |  out|    8|   ap_memory|                          A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|                          A_1|         array|
|A_1_d0        |  out|    8|   ap_memory|                          A_1|         array|
|A_1_q0        |   in|    8|   ap_memory|                          A_1|         array|
|A_1_we0       |  out|    1|   ap_memory|                          A_1|         array|
|A_1_address1  |  out|    8|   ap_memory|                          A_1|         array|
|A_1_ce1       |  out|    1|   ap_memory|                          A_1|         array|
|A_1_d1        |  out|    8|   ap_memory|                          A_1|         array|
|A_1_q1        |   in|    8|   ap_memory|                          A_1|         array|
|A_1_we1       |  out|    1|   ap_memory|                          A_1|         array|
|A_2_address0  |  out|    8|   ap_memory|                          A_2|         array|
|A_2_ce0       |  out|    1|   ap_memory|                          A_2|         array|
|A_2_d0        |  out|    8|   ap_memory|                          A_2|         array|
|A_2_q0        |   in|    8|   ap_memory|                          A_2|         array|
|A_2_we0       |  out|    1|   ap_memory|                          A_2|         array|
|A_2_address1  |  out|    8|   ap_memory|                          A_2|         array|
|A_2_ce1       |  out|    1|   ap_memory|                          A_2|         array|
|A_2_d1        |  out|    8|   ap_memory|                          A_2|         array|
|A_2_q1        |   in|    8|   ap_memory|                          A_2|         array|
|A_2_we1       |  out|    1|   ap_memory|                          A_2|         array|
|A_3_address0  |  out|    8|   ap_memory|                          A_3|         array|
|A_3_ce0       |  out|    1|   ap_memory|                          A_3|         array|
|A_3_d0        |  out|    8|   ap_memory|                          A_3|         array|
|A_3_q0        |   in|    8|   ap_memory|                          A_3|         array|
|A_3_we0       |  out|    1|   ap_memory|                          A_3|         array|
|A_3_address1  |  out|    8|   ap_memory|                          A_3|         array|
|A_3_ce1       |  out|    1|   ap_memory|                          A_3|         array|
|A_3_d1        |  out|    8|   ap_memory|                          A_3|         array|
|A_3_q1        |   in|    8|   ap_memory|                          A_3|         array|
|A_3_we1       |  out|    1|   ap_memory|                          A_3|         array|
|B_0_address0  |  out|    8|   ap_memory|                          B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|                          B_0|         array|
|B_0_d0        |  out|    8|   ap_memory|                          B_0|         array|
|B_0_q0        |   in|    8|   ap_memory|                          B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|                          B_0|         array|
|B_0_address1  |  out|    8|   ap_memory|                          B_0|         array|
|B_0_ce1       |  out|    1|   ap_memory|                          B_0|         array|
|B_0_d1        |  out|    8|   ap_memory|                          B_0|         array|
|B_0_q1        |   in|    8|   ap_memory|                          B_0|         array|
|B_0_we1       |  out|    1|   ap_memory|                          B_0|         array|
|B_1_address0  |  out|    8|   ap_memory|                          B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|                          B_1|         array|
|B_1_d0        |  out|    8|   ap_memory|                          B_1|         array|
|B_1_q0        |   in|    8|   ap_memory|                          B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|                          B_1|         array|
|B_1_address1  |  out|    8|   ap_memory|                          B_1|         array|
|B_1_ce1       |  out|    1|   ap_memory|                          B_1|         array|
|B_1_d1        |  out|    8|   ap_memory|                          B_1|         array|
|B_1_q1        |   in|    8|   ap_memory|                          B_1|         array|
|B_1_we1       |  out|    1|   ap_memory|                          B_1|         array|
|B_2_address0  |  out|    8|   ap_memory|                          B_2|         array|
|B_2_ce0       |  out|    1|   ap_memory|                          B_2|         array|
|B_2_d0        |  out|    8|   ap_memory|                          B_2|         array|
|B_2_q0        |   in|    8|   ap_memory|                          B_2|         array|
|B_2_we0       |  out|    1|   ap_memory|                          B_2|         array|
|B_2_address1  |  out|    8|   ap_memory|                          B_2|         array|
|B_2_ce1       |  out|    1|   ap_memory|                          B_2|         array|
|B_2_d1        |  out|    8|   ap_memory|                          B_2|         array|
|B_2_q1        |   in|    8|   ap_memory|                          B_2|         array|
|B_2_we1       |  out|    1|   ap_memory|                          B_2|         array|
|B_3_address0  |  out|    8|   ap_memory|                          B_3|         array|
|B_3_ce0       |  out|    1|   ap_memory|                          B_3|         array|
|B_3_d0        |  out|    8|   ap_memory|                          B_3|         array|
|B_3_q0        |   in|    8|   ap_memory|                          B_3|         array|
|B_3_we0       |  out|    1|   ap_memory|                          B_3|         array|
|B_3_address1  |  out|    8|   ap_memory|                          B_3|         array|
|B_3_ce1       |  out|    1|   ap_memory|                          B_3|         array|
|B_3_d1        |  out|    8|   ap_memory|                          B_3|         array|
|B_3_q1        |   in|    8|   ap_memory|                          B_3|         array|
|B_3_we1       |  out|    1|   ap_memory|                          B_3|         array|
|C_3_address0  |  out|    6|   ap_memory|                          C_3|         array|
|C_3_ce0       |  out|    1|   ap_memory|                          C_3|         array|
|C_3_d0        |  out|   24|   ap_memory|                          C_3|         array|
|C_3_q0        |   in|   24|   ap_memory|                          C_3|         array|
|C_3_we0       |  out|    1|   ap_memory|                          C_3|         array|
|C_3_address1  |  out|    6|   ap_memory|                          C_3|         array|
|C_3_ce1       |  out|    1|   ap_memory|                          C_3|         array|
|C_3_d1        |  out|   24|   ap_memory|                          C_3|         array|
|C_3_q1        |   in|   24|   ap_memory|                          C_3|         array|
|C_3_we1       |  out|    1|   ap_memory|                          C_3|         array|
|C_2_address0  |  out|    6|   ap_memory|                          C_2|         array|
|C_2_ce0       |  out|    1|   ap_memory|                          C_2|         array|
|C_2_d0        |  out|   24|   ap_memory|                          C_2|         array|
|C_2_q0        |   in|   24|   ap_memory|                          C_2|         array|
|C_2_we0       |  out|    1|   ap_memory|                          C_2|         array|
|C_2_address1  |  out|    6|   ap_memory|                          C_2|         array|
|C_2_ce1       |  out|    1|   ap_memory|                          C_2|         array|
|C_2_d1        |  out|   24|   ap_memory|                          C_2|         array|
|C_2_q1        |   in|   24|   ap_memory|                          C_2|         array|
|C_2_we1       |  out|    1|   ap_memory|                          C_2|         array|
|C_1_address0  |  out|    6|   ap_memory|                          C_1|         array|
|C_1_ce0       |  out|    1|   ap_memory|                          C_1|         array|
|C_1_d0        |  out|   24|   ap_memory|                          C_1|         array|
|C_1_q0        |   in|   24|   ap_memory|                          C_1|         array|
|C_1_we0       |  out|    1|   ap_memory|                          C_1|         array|
|C_1_address1  |  out|    6|   ap_memory|                          C_1|         array|
|C_1_ce1       |  out|    1|   ap_memory|                          C_1|         array|
|C_1_d1        |  out|   24|   ap_memory|                          C_1|         array|
|C_1_q1        |   in|   24|   ap_memory|                          C_1|         array|
|C_1_we1       |  out|    1|   ap_memory|                          C_1|         array|
|C_0_address0  |  out|    6|   ap_memory|                          C_0|         array|
|C_0_ce0       |  out|    1|   ap_memory|                          C_0|         array|
|C_0_d0        |  out|   24|   ap_memory|                          C_0|         array|
|C_0_q0        |   in|   24|   ap_memory|                          C_0|         array|
|C_0_we0       |  out|    1|   ap_memory|                          C_0|         array|
|C_0_address1  |  out|    6|   ap_memory|                          C_0|         array|
|C_0_ce1       |  out|    1|   ap_memory|                          C_0|         array|
|C_0_d1        |  out|   24|   ap_memory|                          C_0|         array|
|C_0_q1        |   in|   24|   ap_memory|                          C_0|         array|
|C_0_we1       |  out|    1|   ap_memory|                          C_0|         array|
|ap_clk        |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc80|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc80|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc80|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc80|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc80|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc80|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc80|  return value|
+--------------+-----+-----+------------+-----------------------------+--------------+

