#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000126aed0 .scope module, "input_pdm" "input_pdm" 2 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pdm_data";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "pdm";
P_000000000126b060 .param/l "c_BIT_PERIOD" 0 2 17, +C4<00000000000000011001000111110000>;
P_000000000126b098 .param/l "c_CLKS_PER_BIT" 0 2 16, +C4<00000000000000000000000010011100>;
P_000000000126b0d0 .param/l "c_CLOCK_PERIOD_NS" 0 2 15, +C4<00000000000000000000001010011010>;
v0000000001268860_0 .var/i "a", 31 0;
o00000000008bafa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000012689a0_0 .net "clock", 0 0, o00000000008bafa8;  0 drivers
v00000000012685e0_0 .var "count", 2 0;
v0000000001268180_0 .var/i "i", 31 0;
v0000000001269080_0 .var "pdm", 0 0;
v0000000001268ae0 .array "pdm_array", 46874 0, 7 0;
o00000000008bb068 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001268d60_0 .net "pdm_data", 0 0, o00000000008bb068;  0 drivers
v0000000001268e00_0 .var "r_Clock", 0 0;
v0000000001268220_0 .var "r_Rx_Serial", 0 0;
v0000000001268ea0_0 .var "r_Tx_Byte", 7 0;
v0000000001268fe0_0 .var "r_Tx_DV", 0 0;
o00000000008bb158 .functor BUFZ 1, C4<z>; HiZ drive
v00000000012682c0_0 .net "rst", 0 0, o00000000008bb158;  0 drivers
E_000000000088cf60 .event edge, v0000000001268d60_0;
E_000000000088d6e0 .event posedge, v00000000012682c0_0, v00000000012689a0_0;
S_000000000126b880 .scope module, "uart_rx" "uart_rx" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Rx_Serial";
    .port_info 2 /OUTPUT 1 "o_Rx_DV";
    .port_info 3 /OUTPUT 8 "o_Rx_Byte";
P_000000000126ba10 .param/l "CLKS_PER_BIT" 0 3 2, +C4<00000000000000000000000000000000>;
P_000000000126ba48 .param/l "s_CLEANUP" 0 3 14, C4<100>;
P_000000000126ba80 .param/l "s_IDLE" 0 3 10, C4<000>;
P_000000000126bab8 .param/l "s_RX_DATA_BITS" 0 3 12, C4<010>;
P_000000000126baf0 .param/l "s_RX_START_BIT" 0 3 11, C4<001>;
P_000000000126bb28 .param/l "s_RX_STOP_BIT" 0 3 13, C4<011>;
L_00000000008b1ef0 .functor BUFZ 1, v00000000009143f0_0, C4<0>, C4<0>, C4<0>;
L_00000000008b1e80 .functor BUFZ 8, v0000000000913090_0, C4<00000000>, C4<00000000>, C4<00000000>;
o00000000008bb248 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001268360_0 .net "i_Clock", 0 0, o00000000008bb248;  0 drivers
o00000000008bb278 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001268400_0 .net "i_Rx_Serial", 0 0, o00000000008bb278;  0 drivers
v00000000012684a0_0 .net "o_Rx_Byte", 7 0, L_00000000008b1e80;  1 drivers
v0000000001268540_0 .net "o_Rx_DV", 0 0, L_00000000008b1ef0;  1 drivers
v0000000001268680_0 .var "r_Bit_Index", 2 0;
v0000000001268720_0 .var "r_Clock_Count", 7 0;
v0000000000913090_0 .var "r_Rx_Byte", 7 0;
v00000000009143f0_0 .var "r_Rx_DV", 0 0;
v0000000000914cb0_0 .var "r_Rx_Data", 0 0;
v0000000000914710_0 .var "r_Rx_Data_R", 0 0;
v0000000000913590_0 .var "r_SM_Main", 2 0;
E_000000000088d760 .event posedge, v0000000001268360_0;
S_000000000089eb30 .scope module, "uart_tx" "uart_tx" 4 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Tx_DV";
    .port_info 2 /INPUT 8 "i_Tx_Byte";
    .port_info 3 /OUTPUT 1 "o_Tx_Active";
    .port_info 4 /OUTPUT 1 "o_Tx_Serial";
    .port_info 5 /OUTPUT 1 "o_Tx_Done";
P_000000000089ecc0 .param/l "CLKS_PER_BIT" 0 4 2, +C4<00000000000000000000000000000000>;
P_000000000089ecf8 .param/l "s_CLEANUP" 0 4 16, C4<100>;
P_000000000089ed30 .param/l "s_IDLE" 0 4 12, C4<000>;
P_000000000089ed68 .param/l "s_TX_DATA_BITS" 0 4 14, C4<010>;
P_000000000089eda0 .param/l "s_TX_START_BIT" 0 4 13, C4<001>;
P_000000000089edd8 .param/l "s_TX_STOP_BIT" 0 4 15, C4<011>;
L_00000000008b1390 .functor BUFZ 1, v0000000000914c10_0, C4<0>, C4<0>, C4<0>;
L_00000000008b1780 .functor BUFZ 1, v0000000000914530_0, C4<0>, C4<0>, C4<0>;
o00000000008bb518 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000913450_0 .net "i_Clock", 0 0, o00000000008bb518;  0 drivers
o00000000008bb548 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000914b70_0 .net "i_Tx_Byte", 7 0, o00000000008bb548;  0 drivers
o00000000008bb578 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000913f90_0 .net "i_Tx_DV", 0 0, o00000000008bb578;  0 drivers
v00000000009134f0_0 .net "o_Tx_Active", 0 0, L_00000000008b1390;  1 drivers
v0000000000914d50_0 .net "o_Tx_Done", 0 0, L_00000000008b1780;  1 drivers
v0000000000914df0_0 .var "o_Tx_Serial", 0 0;
v0000000000914a30_0 .var "r_Bit_Index", 2 0;
v0000000000914490_0 .var "r_Clock_Count", 7 0;
v0000000000914030_0 .var "r_SM_Main", 2 0;
v0000000000914c10_0 .var "r_Tx_Active", 0 0;
v0000000000914670_0 .var "r_Tx_Data", 7 0;
v0000000000914530_0 .var "r_Tx_Done", 0 0;
E_000000000088c860 .event posedge, v0000000000913450_0;
    .scope S_000000000126aed0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001268860_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001268e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001268fe0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001268ea0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001268220_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000012685e0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_000000000126aed0;
T_1 ;
    %wait E_000000000088d6e0;
    %load/vec4 v00000000012682c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000012685e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001269080_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001268180_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000000001268180_0;
    %cmpi/s 46874, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000000001268180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001268ae0, 0, 4;
    %load/vec4 v0000000001268180_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001268180_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000012685e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000012685e0_0, 0;
    %load/vec4 v00000000012685e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000000001268860_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000001268860_0, 0;
    %vpi_call 2 78 "$display", "%4dns  count = %d , pdm_array[%d] = %b \012\012", $stime, v00000000012685e0_0, v0000000001268860_0, &A<v0000000001268ae0, v0000000001268860_0 > {0 0 0};
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001269080_0, 0;
T_1.5 ;
    %load/vec4 v0000000001268860_0;
    %cmpi/s 20000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.6, 5;
    %vpi_call 2 85 "$finish" {0 0 0};
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000126aed0;
T_2 ;
    %wait E_000000000088cf60;
    %ix/getv/s 4, v0000000001268860_0;
    %load/vec4a v0000000001268ae0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0000000001268d60_0;
    %pad/u 8;
    %add;
    %ix/getv/s 3, v0000000001268860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001268ae0, 0, 4;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000126b880;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000914710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000914cb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001268720_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000001268680_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000913090_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009143f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000913590_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_000000000126b880;
T_4 ;
    %wait E_000000000088d760;
    %load/vec4 v0000000001268400_0;
    %assign/vec4 v0000000000914710_0, 0;
    %load/vec4 v0000000000914710_0;
    %assign/vec4 v0000000000914cb0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000126b880;
T_5 ;
    %wait E_000000000088d760;
    %load/vec4 v0000000000913590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009143f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001268720_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001268680_0, 0;
    %load/vec4 v0000000000914cb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0000000001268720_0;
    %pad/u 32;
    %cmpi/e 2147483647, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0000000000914cb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001268720_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
T_5.12 ;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0000000001268720_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001268720_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
T_5.10 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0000000001268720_0;
    %pad/u 32;
    %cmpi/u 4294967295, 0, 32;
    %jmp/0xz  T_5.13, 5;
    %load/vec4 v0000000001268720_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001268720_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001268720_0, 0;
    %load/vec4 v0000000000914cb0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000000001268680_0;
    %assign/vec4/off/d v0000000000913090_0, 4, 5;
    %load/vec4 v0000000001268680_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_5.15, 5;
    %load/vec4 v0000000001268680_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000001268680_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001268680_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0000000001268720_0;
    %pad/u 32;
    %cmpi/u 4294967295, 0, 32;
    %jmp/0xz  T_5.17, 5;
    %load/vec4 v0000000001268720_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001268720_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009143f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001268720_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
T_5.18 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000913590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009143f0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000089eb30;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000914030_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000914490_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000914a30_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000914670_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000914530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000914c10_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000000000089eb30;
T_7 ;
    %wait E_000000000088c860;
    %load/vec4 v0000000000914030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000914030_0, 0;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000914df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000914530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000914490_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000914a30_0, 0;
    %load/vec4 v0000000000913f90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000914c10_0, 0;
    %load/vec4 v0000000000914b70_0;
    %assign/vec4 v0000000000914670_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000914030_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000914030_0, 0;
T_7.8 ;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000914df0_0, 0;
    %load/vec4 v0000000000914490_0;
    %pad/u 32;
    %cmpi/u 4294967295, 0, 32;
    %jmp/0xz  T_7.9, 5;
    %load/vec4 v0000000000914490_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000914490_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000000914030_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000914490_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000914030_0, 0;
T_7.10 ;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0000000000914670_0;
    %load/vec4 v0000000000914a30_0;
    %part/u 1;
    %assign/vec4 v0000000000914df0_0, 0;
    %load/vec4 v0000000000914490_0;
    %pad/u 32;
    %cmpi/u 4294967295, 0, 32;
    %jmp/0xz  T_7.11, 5;
    %load/vec4 v0000000000914490_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000914490_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000914030_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000914490_0, 0;
    %load/vec4 v0000000000914a30_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_7.13, 5;
    %load/vec4 v0000000000914a30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000000914a30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000000914030_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000914a30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000914030_0, 0;
T_7.14 ;
T_7.12 ;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000914df0_0, 0;
    %load/vec4 v0000000000914490_0;
    %pad/u 32;
    %cmpi/u 4294967295, 0, 32;
    %jmp/0xz  T_7.15, 5;
    %load/vec4 v0000000000914490_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000914490_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000000914030_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000914530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000914490_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000000000914030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000914c10_0, 0;
T_7.16 ;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000914530_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000914030_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "input_pdm.v";
    "./uart_rx.v";
    "./uart_tx.v";
