// Seed: 179637790
module module_0 #(
    parameter id_0 = 32'd81,
    parameter id_3 = 32'd26,
    parameter id_6 = 32'd50
) (
    output uwire _id_0,
    input  tri   id_1
);
  parameter id_3 = -1;
  logic [1 'b0 : id_0] id_4, id_5 = -1, _id_6;
  logic [-1 : -1] id_7[id_6 : id_3];
  localparam id_8 = id_3 - id_3;
endmodule
module module_1 #(
    parameter id_32 = 32'd58,
    parameter id_40 = 32'd57,
    parameter id_5  = 32'd90,
    parameter id_6  = 32'd61
) (
    input  tri0  id_0,
    output tri0  id_1,
    input  uwire id_2,
    output tri1  id_3
);
  wire _id_5;
  wire _id_6;
  logic [7:0]
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      _id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      _id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49;
  assign id_15[id_5] = 1;
  assign id_6 = id_47;
  logic [1  &  id_40 : id_6] id_50;
  ;
  assign id_12 = id_25;
  genvar id_51;
  assign id_50 = id_39;
  localparam id_52 = 1;
  wire [id_32 : -1] id_53;
  assign id_12 = id_16;
  module_0 modCall_1 (
      id_6,
      id_0
  );
  assign id_30 = id_20;
  parameter id_54 = 1;
endmodule
