// Seed: 3604127221
module module_0;
  assign id_1 = id_1;
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4[1'b0] = -1'b0;
  module_0 modCall_1 ();
endmodule
program module_2 ();
  assign id_1 = 1;
  wire id_2, id_3;
endmodule
module module_3 (
    input  logic id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output tri0  id_3,
    input  tri0  id_4
);
  assign id_3 = -1;
  logic id_6, id_7 = ~&1, id_8, id_9, id_10, id_11;
  always_ff id_10 <= 1;
  assign id_7 = id_0;
  wire id_12;
  task id_13(input id_14, output id_15, input id_16);
    id_6 <= 1;
    id_11 = 1;
  endtask
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
