// RUN: rm -rf %t && mkdir -p %t
// RUN: printf 'module top(input logic clk);\nendmodule\n' > %t/simonly_cycles.sv
// RUN: printf 'hierarchy -top top\nsim -clock clk -n 7\n' > %t/simonly_cycles.ys
// RUN: printf '#!/usr/bin/env bash\nset -euo pipefail\nlast=\"\"\nfor arg in \"$@\"; do last=\"$arg\"; done\ngrep -q \"repeat (14)\" \"$last\"\ngrep -q \"logic clk;\" \"$last\"\necho \"module {}\"\n' > %t/fake-verilog.sh
// RUN: printf '#!/usr/bin/env bash\nexit 9\n' > %t/fake-bmc.sh
// RUN: printf '#!/usr/bin/env bash\nexit 0\n' > %t/fake-sim.sh
// RUN: chmod +x %t/fake-verilog.sh %t/fake-bmc.sh %t/fake-sim.sh
// RUN: env CIRCT_VERILOG=%t/fake-verilog.sh CIRCT_BMC=%t/fake-bmc.sh \
// RUN:   CIRCT_SIM=%t/fake-sim.sh Z3_LIB=/dev/null SKIP_VHDL=0 DISABLE_UVM_AUTO_INCLUDE=1 \
// RUN:   TEST_FILTER='.*' %S/../../utils/run_yosys_sva_circt_bmc.sh %t \
// RUN:   | FileCheck %s

// CHECK: PASS(pass): simonly_cycles
// CHECK: SKIP(sim-only): simonly_cycles
// CHECK: yosys SVA summary: 1 tests, failures=0, xfail=0, xpass=0, skipped=0
// CHECK: yosys SVA mode summary: total=2 pass=1 fail=0 xfail=0 xpass=0 epass=0 efail=0 unskip=0 skipped=1 skip_pass=0 skip_fail=1 skip_expected=1 skip_unexpected=0
