# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../midi_project.srcs/sources_1/ip/blk_mem_gen_y_1/sim/blk_mem_gen_y.vhd" \
"../../../../VHDL/midi_controller.vhd" \
"../../../../VHDL/midi_datapath.vhd" \
"../../../../midi_project.srcs/sources_1/new/midi_math.vhd" \
"../../../../midi_project.srcs/sim_1/new/controller_tb.vhd" \

# Do not sort compile order
nosort
