digraph "0_linux_a8b0ca17b80e92faab46ee7179ba9e99ccb61233_3@API" {
"1000114" [label="(Call,pmnc = xscale2pmu_read_pmnc())"];
"1000118" [label="(Call,pmnc & ~XSCALE_PMU_ENABLE)"];
"1000117" [label="(Call,xscale2pmu_write_pmnc(pmnc & ~XSCALE_PMU_ENABLE))"];
"1000176" [label="(Call,xscale2_pmnc_counter_has_overflowed(pmnc, idx))"];
"1000154" [label="(Call,++idx)"];
"1000149" [label="(Call,idx <= armpmu->num_events)"];
"1000168" [label="(Call,test_bit(idx, cpuc->active_mask))"];
"1000167" [label="(Call,!test_bit(idx, cpuc->active_mask))"];
"1000175" [label="(Call,!xscale2_pmnc_counter_has_overflowed(pmnc, idx))"];
"1000186" [label="(Call,armpmu_event_update(event, hwc, idx, 1))"];
"1000202" [label="(Call,armpmu_event_set_period(event, hwc, idx))"];
"1000201" [label="(Call,!armpmu_event_set_period(event, hwc, idx))"];
"1000208" [label="(Call,perf_event_overflow(event, 0, &data, regs))"];
"1000214" [label="(Call,armpmu->disable(hwc, idx))"];
"1000175" [label="(Call,!xscale2_pmnc_counter_has_overflowed(pmnc, idx))"];
"1000154" [label="(Call,++idx)"];
"1000180" [label="(Call,hwc = &event->hw)"];
"1000117" [label="(Call,xscale2pmu_write_pmnc(pmnc & ~XSCALE_PMU_ENABLE))"];
"1000119" [label="(Identifier,pmnc)"];
"1000205" [label="(Identifier,idx)"];
"1000200" [label="(ControlStructure,if (!armpmu_event_set_period(event, hwc, idx)))"];
"1000168" [label="(Call,test_bit(idx, cpuc->active_mask))"];
"1000156" [label="(Block,)"];
"1000115" [label="(Identifier,pmnc)"];
"1000227" [label="(MethodReturn,RET)"];
"1000155" [label="(Identifier,idx)"];
"1000186" [label="(Call,armpmu_event_update(event, hwc, idx, 1))"];
"1000118" [label="(Call,pmnc & ~XSCALE_PMU_ENABLE)"];
"1000173" [label="(ControlStructure,continue;)"];
"1000170" [label="(Call,cpuc->active_mask)"];
"1000203" [label="(Identifier,event)"];
"1000136" [label="(Call,perf_sample_data_init(&data, 0))"];
"1000176" [label="(Call,xscale2_pmnc_counter_has_overflowed(pmnc, idx))"];
"1000177" [label="(Identifier,pmnc)"];
"1000150" [label="(Identifier,idx)"];
"1000151" [label="(Call,armpmu->num_events)"];
"1000206" [label="(ControlStructure,continue;)"];
"1000216" [label="(Identifier,idx)"];
"1000169" [label="(Identifier,idx)"];
"1000174" [label="(ControlStructure,if (!xscale2_pmnc_counter_has_overflowed(pmnc, idx)))"];
"1000209" [label="(Identifier,event)"];
"1000133" [label="(Call,regs = get_irq_regs())"];
"1000107" [label="(Block,)"];
"1000202" [label="(Call,armpmu_event_set_period(event, hwc, idx))"];
"1000211" [label="(Call,&data)"];
"1000145" [label="(ControlStructure,for (idx = 0; idx <= armpmu->num_events; ++idx))"];
"1000149" [label="(Call,idx <= armpmu->num_events)"];
"1000122" [label="(Identifier,of_flags)"];
"1000193" [label="(Identifier,data)"];
"1000187" [label="(Identifier,event)"];
"1000189" [label="(Identifier,idx)"];
"1000207" [label="(ControlStructure,if (perf_event_overflow(event, 0, &data, regs)))"];
"1000178" [label="(Identifier,idx)"];
"1000201" [label="(Call,!armpmu_event_set_period(event, hwc, idx))"];
"1000158" [label="(Call,*event = cpuc->events[idx])"];
"1000116" [label="(Call,xscale2pmu_read_pmnc())"];
"1000214" [label="(Call,armpmu->disable(hwc, idx))"];
"1000120" [label="(Identifier,~XSCALE_PMU_ENABLE)"];
"1000167" [label="(Call,!test_bit(idx, cpuc->active_mask))"];
"1000204" [label="(Identifier,hwc)"];
"1000217" [label="(Call,irq_work_run())"];
"1000114" [label="(Call,pmnc = xscale2pmu_read_pmnc())"];
"1000146" [label="(Call,idx = 0)"];
"1000188" [label="(Identifier,hwc)"];
"1000159" [label="(Identifier,event)"];
"1000166" [label="(ControlStructure,if (!test_bit(idx, cpuc->active_mask)))"];
"1000181" [label="(Identifier,hwc)"];
"1000208" [label="(Call,perf_event_overflow(event, 0, &data, regs))"];
"1000213" [label="(Identifier,regs)"];
"1000179" [label="(ControlStructure,continue;)"];
"1000190" [label="(Literal,1)"];
"1000210" [label="(Literal,0)"];
"1000215" [label="(Identifier,hwc)"];
"1000114" -> "1000107"  [label="AST: "];
"1000114" -> "1000116"  [label="CFG: "];
"1000115" -> "1000114"  [label="AST: "];
"1000116" -> "1000114"  [label="AST: "];
"1000119" -> "1000114"  [label="CFG: "];
"1000114" -> "1000227"  [label="DDG: xscale2pmu_read_pmnc()"];
"1000114" -> "1000118"  [label="DDG: pmnc"];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000120"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000120" -> "1000118"  [label="AST: "];
"1000117" -> "1000118"  [label="CFG: "];
"1000118" -> "1000227"  [label="DDG: pmnc"];
"1000118" -> "1000227"  [label="DDG: ~XSCALE_PMU_ENABLE"];
"1000118" -> "1000117"  [label="DDG: pmnc"];
"1000118" -> "1000117"  [label="DDG: ~XSCALE_PMU_ENABLE"];
"1000118" -> "1000176"  [label="DDG: pmnc"];
"1000117" -> "1000107"  [label="AST: "];
"1000122" -> "1000117"  [label="CFG: "];
"1000117" -> "1000227"  [label="DDG: pmnc & ~XSCALE_PMU_ENABLE"];
"1000117" -> "1000227"  [label="DDG: xscale2pmu_write_pmnc(pmnc & ~XSCALE_PMU_ENABLE)"];
"1000176" -> "1000175"  [label="AST: "];
"1000176" -> "1000178"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000178" -> "1000176"  [label="AST: "];
"1000175" -> "1000176"  [label="CFG: "];
"1000176" -> "1000154"  [label="DDG: idx"];
"1000176" -> "1000175"  [label="DDG: pmnc"];
"1000176" -> "1000175"  [label="DDG: idx"];
"1000168" -> "1000176"  [label="DDG: idx"];
"1000176" -> "1000186"  [label="DDG: idx"];
"1000154" -> "1000145"  [label="AST: "];
"1000154" -> "1000155"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000150" -> "1000154"  [label="CFG: "];
"1000154" -> "1000149"  [label="DDG: idx"];
"1000168" -> "1000154"  [label="DDG: idx"];
"1000214" -> "1000154"  [label="DDG: idx"];
"1000202" -> "1000154"  [label="DDG: idx"];
"1000149" -> "1000145"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000159" -> "1000149"  [label="CFG: "];
"1000217" -> "1000149"  [label="CFG: "];
"1000149" -> "1000227"  [label="DDG: armpmu->num_events"];
"1000149" -> "1000227"  [label="DDG: idx <= armpmu->num_events"];
"1000149" -> "1000227"  [label="DDG: idx"];
"1000146" -> "1000149"  [label="DDG: idx"];
"1000149" -> "1000168"  [label="DDG: idx"];
"1000168" -> "1000167"  [label="AST: "];
"1000168" -> "1000170"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000170" -> "1000168"  [label="AST: "];
"1000167" -> "1000168"  [label="CFG: "];
"1000168" -> "1000227"  [label="DDG: cpuc->active_mask"];
"1000168" -> "1000167"  [label="DDG: idx"];
"1000168" -> "1000167"  [label="DDG: cpuc->active_mask"];
"1000167" -> "1000166"  [label="AST: "];
"1000173" -> "1000167"  [label="CFG: "];
"1000177" -> "1000167"  [label="CFG: "];
"1000167" -> "1000227"  [label="DDG: test_bit(idx, cpuc->active_mask)"];
"1000167" -> "1000227"  [label="DDG: !test_bit(idx, cpuc->active_mask)"];
"1000175" -> "1000174"  [label="AST: "];
"1000179" -> "1000175"  [label="CFG: "];
"1000181" -> "1000175"  [label="CFG: "];
"1000175" -> "1000227"  [label="DDG: xscale2_pmnc_counter_has_overflowed(pmnc, idx)"];
"1000175" -> "1000227"  [label="DDG: !xscale2_pmnc_counter_has_overflowed(pmnc, idx)"];
"1000186" -> "1000156"  [label="AST: "];
"1000186" -> "1000190"  [label="CFG: "];
"1000187" -> "1000186"  [label="AST: "];
"1000188" -> "1000186"  [label="AST: "];
"1000189" -> "1000186"  [label="AST: "];
"1000190" -> "1000186"  [label="AST: "];
"1000193" -> "1000186"  [label="CFG: "];
"1000186" -> "1000227"  [label="DDG: armpmu_event_update(event, hwc, idx, 1)"];
"1000158" -> "1000186"  [label="DDG: event"];
"1000180" -> "1000186"  [label="DDG: hwc"];
"1000186" -> "1000202"  [label="DDG: event"];
"1000186" -> "1000202"  [label="DDG: hwc"];
"1000186" -> "1000202"  [label="DDG: idx"];
"1000202" -> "1000201"  [label="AST: "];
"1000202" -> "1000205"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000204" -> "1000202"  [label="AST: "];
"1000205" -> "1000202"  [label="AST: "];
"1000201" -> "1000202"  [label="CFG: "];
"1000202" -> "1000227"  [label="DDG: event"];
"1000202" -> "1000227"  [label="DDG: hwc"];
"1000202" -> "1000201"  [label="DDG: event"];
"1000202" -> "1000201"  [label="DDG: hwc"];
"1000202" -> "1000201"  [label="DDG: idx"];
"1000202" -> "1000208"  [label="DDG: event"];
"1000202" -> "1000214"  [label="DDG: hwc"];
"1000202" -> "1000214"  [label="DDG: idx"];
"1000201" -> "1000200"  [label="AST: "];
"1000206" -> "1000201"  [label="CFG: "];
"1000209" -> "1000201"  [label="CFG: "];
"1000201" -> "1000227"  [label="DDG: !armpmu_event_set_period(event, hwc, idx)"];
"1000201" -> "1000227"  [label="DDG: armpmu_event_set_period(event, hwc, idx)"];
"1000208" -> "1000207"  [label="AST: "];
"1000208" -> "1000213"  [label="CFG: "];
"1000209" -> "1000208"  [label="AST: "];
"1000210" -> "1000208"  [label="AST: "];
"1000211" -> "1000208"  [label="AST: "];
"1000213" -> "1000208"  [label="AST: "];
"1000215" -> "1000208"  [label="CFG: "];
"1000155" -> "1000208"  [label="CFG: "];
"1000208" -> "1000227"  [label="DDG: event"];
"1000208" -> "1000227"  [label="DDG: perf_event_overflow(event, 0, &data, regs)"];
"1000208" -> "1000227"  [label="DDG: regs"];
"1000208" -> "1000227"  [label="DDG: &data"];
"1000136" -> "1000208"  [label="DDG: &data"];
"1000133" -> "1000208"  [label="DDG: regs"];
"1000214" -> "1000207"  [label="AST: "];
"1000214" -> "1000216"  [label="CFG: "];
"1000215" -> "1000214"  [label="AST: "];
"1000216" -> "1000214"  [label="AST: "];
"1000155" -> "1000214"  [label="CFG: "];
"1000214" -> "1000227"  [label="DDG: armpmu->disable(hwc, idx)"];
"1000214" -> "1000227"  [label="DDG: hwc"];
}
