SeedMemory {
    WordLength              : 64    (bits)
    Addressibility          : 64    (bits)
    AddressLength           : 16    (bits)
    ChannelWidth            : 4     (addresses)
    LatencyMin              : 40    (CPU Cycles)
    LatencyMax              : 100   (CPU Cycles)
}
OccMemory {
    WordLength              : 64    (bits)
    Addressibility          : 64    (bits)
    AddressLength           : 16    (bits)
    ChannelWidth            : 4     (addresses)
    LatencyMin              : 40    (CPU Cycles)
    LatencyMax              : 100   (CPU Cycles)
}
SIMemory {
    WordLength              : 64    (bits)
    Addressibility          : 64    (bits)
    AddressLength           : 16    (bits)
    ChannelWidth            : 1     (addresses)
    LatencyMin              : 40    (CPU Cycles)
    LatencyMax              : 100   (CPU Cycles)
}
Core {
    FetchUnit {
        FillIdxQ {
            Size                : 8
        }
        SeedReservationStation {
            EntryCount          : 32
            EntryBaseLength     : 64    (bits)
        }
    }
    DispatchUnit {
        DispatchScheme          : 0
        DispatchAQ {
            Size                : 8
        }
        DispatchCQ {
            Size                : 8
        }
        DispatchGQ {
            Size                : 8
        }
        DispatchTQ {
            Size                : 8
        }
        StoreQ {
            Size                : 8
        }
    }
    ReserveUnitPipelineA {
        ComputeReservationStation {
            EntryCount          : 32
        }
        LRSIdxQ {
            Size                : 2
        }
        LoadReservationStation {
            EntryCount          : 32
        }
    }
    ReserveUnitPipelineC {
        ComputeReservationStation {
            EntryCount          : 32
        }
        LRSIdxQ {
            Size                : 2
        }
        LoadReservationStation {
            EntryCount          : 32
        }
    }
    ReserveUnitPipelineG {
        ComputeReservationStation {
            EntryCount          : 32
        }
        LRSIdxQ {
            Size                : 2
        }
        LoadReservationStation {
            EntryCount          : 32
        }
    }
    ReserveUnitPipelineT {
        ComputeReservationStation {
            EntryCount          : 32
        }
        LRSIdxQ {
            Size                : 2
        }
        LoadReservationStation {
            EntryCount          : 32
        }
    }
    ComputeUnit {
        SomeParameter       : 32
    }
    LoadUnit {
        SomeNewParameter    : 128
    }
    StoreUnit {
        SomeOtherParameter  : 64
    }
    Prefetcher {
        SuffixDepth         : 5     (base chars)
    }
    Cache {
        Asssociativity      : 4     (ways)
        Tag                 : 40    (bits)
        Index               : 20    (bits)
        Offset              : 4     (bits)
    }
}