<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 23rd Conference and Exhibition on Design, Automation and Test in Europe</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the 23rd Conference and Exhibition on Design, Automation and Test in Europe" title="Proceedings of the 23rd Conference and Exhibition on Design, Automation and Test in Europe" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\2019\DATE-2019.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Jürgen Teich, Franco Fummi<br/><em>Proceedings of the 23rd Conference and Exhibition on Design, Automation and Test in Europe</em><br/>DATE, 2019.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/date/2019">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+23rd+Conference+and+Exhibition+on+Design,+Automation+and+Test+in+Europe%22">Scholar</a><hr/><a href="https://ieeexplore.ieee.org/xpl/conhome/8704855/proceeding">?EE?</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 23rd Conference and Exhibition on Design, Automation and Test in Europe':'DATE');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-2019,
	editor        = "<a href="person/Juergen_Teich.html">Jürgen Teich</a> and <a href="person/Franco_Fummi.html">Franco Fummi</a>",
<span class="uri">	ee            = "<a href="https://ieeexplore.ieee.org/xpl/conhome/8704855/proceeding">https://ieeexplore.ieee.org/xpl/conhome/8704855/proceeding</a>",
</span><span id="isbn">	isbn          = "978-3-9819263-2-3",
</span>	publisher     = "{IEEE}",
	title         = "{<span id="title">Proceedings of the 23rd Conference and Exhibition on Design, Automation and Test in Europe</span>}",
	year          = 2019,
}</pre>
</div>
<hr/>
<h3>Contents (329 items)</h3><dl class="toc"><dt><a href="DATE-2019-Pan0RB.html">DATE-2019-Pan0RB</a></dt><dd>One Fault is All it Needs: Breaking Higher-Order Masking with Persistent Fault Analysis (<abbr title="Jingyu Pan">JP</abbr>, <abbr title="Fan Zhang 0010">FZ0</abbr>, <abbr title="Kui Ren 0001">KR0</abbr>, <abbr title="Shivam Bhasin">SB</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ElnaggarKC.html">DATE-2019-ElnaggarKC</a></dt><dd>Multi-Tenant FPGA-based Reconfigurable Systems: Attacks and Defenses (<abbr title="Rana Elnaggar">RE</abbr>, <abbr title="Ramesh Karri">RK</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 7–12.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-XiongASKS.html">DATE-2019-XiongASKS</a></dt><dd>Spying on Temperature using DRAM (<abbr title="Wenjie Xiong">WX</abbr>, <abbr title="Nikolaos Athanasios Anagnostopoulos">NAA</abbr>, <abbr title="André Schaller">AS</abbr>, <abbr title="Stefan Katzenbeisser">SK</abbr>, <abbr title="Jakub Szefer">JS</abbr>), pp. 13–18.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SinghKCM.html">DATE-2019-SinghKCM</a></dt><dd>Mitigating Power Supply Glitch based Fault Attacks with Fast All-Digital Clock Modulation Circuit (<abbr title="Arvind Singh">AS</abbr>, <abbr title="Monodeep Kar">MK</abbr>, <abbr title="Nikhil Chawla">NC</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 19–24.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-RooseCGDM.html">DATE-2019-RooseCGDM</a></dt><dd>Dual-gate self-aligned a-InGaZnO transistor model for flexible circuit applications (<abbr title="Florian De Roose">FDR</abbr>, <abbr title="Hikmet Celiker">HC</abbr>, <abbr title="Jan Genoe">JG</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Kris Myny">KM</abbr>), pp. 25–29.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2019-RasheedHBBAT.html">DATE-2019-RasheedHBBAT</a></dt><dd>Predictive Modeling and Design Automation of Inorganic Printed Electronics (<abbr title="Farhan Rasheed">FR</abbr>, <abbr title="Michael Hefenbrock">MH</abbr>, <abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Michael Beigl">MB</abbr>, <abbr title="Jasmin Aghassi-Hagmann">JAH</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 30–35.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HuangLSSSLBCB.html">DATE-2019-HuangLSSSLBCB</a></dt><dd>Process Design Kit and Design Automation for Flexible Hybrid Electronics (<abbr title="Tsung-Ching Huang">TCH</abbr>, <abbr title="Ting Lei">TL</abbr>, <abbr title="Leilai Shao">LS</abbr>, <abbr title="Sridhar Sivapurapu">SS</abbr>, <abbr title="Madhavan Swaminathan">MS</abbr>, <abbr title="Sicheng Li">SL</abbr>, <abbr title="Zhenan Bao">ZB</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Raymond G. Beausoleil">RGB</abbr>), pp. 36–41.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FattoriFHCTC.html">DATE-2019-FattoriFHCTC</a></dt><dd>Circuit Design and Design Automation for Printed Electronics (<abbr title="Marco Fattori">MF</abbr>, <abbr title="Joost A. Fijn">JAF</abbr>, <abbr title="L. Hu">LH</abbr>, <abbr title="Eugenio Cantatore">EC</abbr>, <abbr title="Fabrizio Torricelli">FT</abbr>, <abbr title="M. Charbonneau">MC</abbr>), pp. 42–47.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SadiqbatchaZAHT.html">DATE-2019-SadiqbatchaZAHT</a></dt><dd>Hot Spot Identification and System Parameterized Thermal Modeling for Multi-Core Processors Through Infrared Thermal Imaging (<abbr title="Sheriff Sadiqbatcha">SS</abbr>, <abbr title="Hengyang Zhao">HZ</abbr>, <abbr title="Hussam Amrouch">HA</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>), pp. 48–53.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-YeA0LP.html">DATE-2019-YeA0LP</a></dt><dd>Litho-GPA: Gaussian Process Assurance for Lithography Hotspot Detection (<abbr title="Wei Ye">WY</abbr>, <abbr title="Mohamed Baker Alawieh">MBA</abbr>, <abbr title="Meng Li 0004">ML0</abbr>, <abbr title="Yibo Lin">YL</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 54–59.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ReidMB.html">DATE-2019-ReidMB</a></dt><dd>PinT: Polynomial in Temperature Decode Weights in a Neuromorphic Architecture (<abbr title="Scott Reid">SR</abbr>, <abbr title="Antonio Montoya">AM</abbr>, <abbr title="Kwabena Boahen">KB</abbr>), pp. 60–65.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-IranfarPZA.html">DATE-2019-IranfarPZA</a></dt><dd>Enhancing Two-Phase Cooling Efficiency through Thermal-Aware Workload Mapping for Power-Hungry Servers (<abbr title="Arman Iranfar">AI</abbr>, <abbr title="Ali Pahlevan">AP</abbr>, <abbr title="Marina Zapater">MZ</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 66–71.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WangLSL.html">DATE-2019-WangLSL</a></dt><dd>IR-aware Power Net Routing for Multi-Voltage Mixed-Signal Design (<abbr title="Shuo-Hui Wang">SHW</abbr>, <abbr title="Guan-Hong Liou">GHL</abbr>, <abbr title="Yen-Yu Su">YYS</abbr>, <abbr title="Mark Po-Hung Lin">MPHL</abbr>), pp. 72–77.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-Toro-FriasSPMCR.html">DATE-2019-Toro-FriasSPMCR</a></dt><dd>Generation of Lifetime-Aware Pareto-Optimal Fronts Using a Stochastic Reliability Simulator (<abbr title="A. Toro-Frias">ATF</abbr>, <abbr title="Pablo Saraza-Canflanca">PSC</abbr>, <abbr title="Fábio Passos">FP</abbr>, <abbr title="P. Martín-Lloret">PML</abbr>, <abbr title="Rafael Castro-López">RCL</abbr>, <abbr title="Elisenda Roca">ER</abbr>, <abbr title="Javier Martín-Martínez">JMM</abbr>, <abbr title="Rosana Rodríguez">RR</abbr>, <abbr title="Montserrat Nafría">MN</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>), pp. 78–83.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LeonhardYTNLCAS.html">DATE-2019-LeonhardYTNLCAS</a></dt><dd>MixLock: Securing Mixed-Signal Circuits via Logic Locking (<abbr title="Julian Leonhard">JL</abbr>, <abbr title="Muhammad Yasin">MY</abbr>, <abbr title="Shadi Turk">ST</abbr>, <abbr title="Mohammed Thari Nabeel">MTN</abbr>, <abbr title="Marie-Minerve Louërat">MML</abbr>, <abbr title="Roselyne Chotin-Avot">RCA</abbr>, <abbr title="Hassan Aboushady">HA</abbr>, <abbr title="Ozgur Sinanoglu">OS</abbr>, <abbr title="Haralampos-G. D. Stratigopoulos">HGDS</abbr>), pp. 84–89.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ZulehnerW.html">DATE-2019-ZulehnerW</a></dt><dd>Matrix-Vector vs. Matrix-Matrix Multiplication: Potential in DD-based Simulation of Quantum Computations (<abbr title="Alwin Zulehner">AZ</abbr>, <abbr title="Robert Wille">RW</abbr>), pp. 90–95.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-VasicekMS.html">DATE-2019-VasicekMS</a></dt><dd>Automated Circuit Approximation Method Driven by Data Distribution (<abbr title="Zdenek Vasícek">ZV</abbr>, <abbr title="Vojtech Mrazek">VM</abbr>, <abbr title="Lukás Sekanina">LS</abbr>), pp. 96–101.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-DettererENGBJ.html">DATE-2019-DettererENGBJ</a></dt><dd>Trading Digital Accuracy for Power in an RSSI Computation of a Sensor Network Transceiver (<abbr title="Paul Detterer">PD</abbr>, <abbr title="Cumhur Erdin">CE</abbr>, <abbr title="Majid Nabi">MN</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>, <abbr title="Twan Basten">TB</abbr>, <abbr title="Hailong Jiao">HJ</abbr>), pp. 102–107.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SongWRPHZL0.html">DATE-2019-SongWRPHZL0</a></dt><dd>Approximate Random Dropout for DNN training acceleration in GPGPU (<abbr title="Zhuoran Song">ZS</abbr>, <abbr title="Ru Wang">RW</abbr>, <abbr title="Dongyu Ru">DR</abbr>, <abbr title="Zhenghao Peng">ZP</abbr>, <abbr title="Hongru Huang">HH</abbr>, <abbr title="Hai Zhao">HZ</abbr>, <abbr title="Xiaoyao Liang">XL</abbr>, <abbr title="Li Jiang 0002">LJ0</abbr>), pp. 108–113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ByunHKLL.html">DATE-2019-ByunHKLL</a></dt><dd>Low-Complexity Dynamic Channel Scaling of Noise-Resilient CNN for Intelligent Edge Devices (<abbr title="Younghoon Byun">YB</abbr>, <abbr title="Minho Ha">MH</abbr>, <abbr title="Jeonghun Kim">JK</abbr>, <abbr title="Sunggu Lee">SL</abbr>, <abbr title="Youngjoo Lee">YL</abbr>), pp. 114–119.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WuH.html">DATE-2019-WuH</a></dt><dd>Data Locality Optimization of Depthwise Separable Convolutions for CNN Inference Accelerators (<abbr title="Hao-Ning Wu">HNW</abbr>, <abbr title="Chih-Tsun Huang">CTH</abbr>), pp. 120–125.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ImaniMWPR.html">DATE-2019-ImaniMWPR</a></dt><dd>A Binary Learning Framework for Hyperdimensional Computing (<abbr title="Mohsen Imani">MI</abbr>, <abbr title="John Messerly">JM</abbr>, <abbr title="Fan Wu">FW</abbr>, <abbr title="Wang Pi">WP</abbr>, <abbr title="Tajana Rosing">TR</abbr>), pp. 126–131.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HenkelKR.html">DATE-2019-HenkelKR</a></dt><dd>Smart Thermal Management for Heterogeneous Multicores (<abbr title="Jörg Henkel">JH</abbr>, <abbr title="Heba Khdr">HK</abbr>, <abbr title="Martin Rapp">MR</abbr>), pp. 132–137.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-JoardarKDP.html">DATE-2019-JoardarKDP</a></dt><dd>Design and Optimization of Heterogeneous Manycore Systems Enabled by Emerging Interconnect Technologies: Promises and Challenges (<abbr title="Biresh Kumar Joardar">BKJ</abbr>, <abbr title="Ryan Gary Kim">RGK</abbr>, <abbr title="Janardhan Rao Doppa">JRD</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>), pp. 138–143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-BhatGO.html">DATE-2019-BhatGO</a></dt><dd>Power and Thermal Analysis of Commercial Mobile Platforms: Experiments and Case Studies (<abbr title="Ganapati Bhat">GB</abbr>, <abbr title="Suat Gumussoy">SG</abbr>, <abbr title="Ümit Y. Ogras">ÜYO</abbr>), pp. 144–149.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-Saraza-Canflanca.html">DATE-2019-Saraza-Canflanca</a></dt><dd>New method for the automated massive characterization of Bias Temperature Instability in CMOS transistors (<abbr title="Pablo Saraza-Canflanca">PSC</abbr>, <abbr title="Javier Diaz-Fortuny">JDF</abbr>, <abbr title="Rafael Castro-López">RCL</abbr>, <abbr title="Elisenda Roca Moreno">ERM</abbr>, <abbr title="Javier Martín-Martínez">JMM</abbr>, <abbr title="Rosana Rodríguez">RR</abbr>, <abbr title="Montserrat Nafría">MN</abbr>, <abbr title="Francisco V. Fernández">FVF</abbr>), pp. 150–155.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FengVJRV.html">DATE-2019-FengVJRV</a></dt><dd>Guilty As Charged: Computational Reliability Threats Posed By Electrostatic Discharge-induced Soft Errors (<abbr title="Keven Feng">KF</abbr>, <abbr title="Sandeep Vora">SV</abbr>, <abbr title="Rui Jiang">RJ</abbr>, <abbr title="Elyse Rosenbaum">ER</abbr>, <abbr title="Shobha Vasudevan">SV</abbr>), pp. 156–161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-KraakATHWCC.html">DATE-2019-KraakATHWCC</a></dt><dd>Methodology for Application-Dependent Degradation Analysis of Memory Timing (<abbr title="Daniel Kraak">DK</abbr>, <abbr title="Innocent Agbo">IA</abbr>, <abbr title="Mottaqiallah Taouil">MT</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="Pieter Weckx">PW</abbr>, <abbr title="Stefan Cosemans">SC</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 162–167.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-KahngMST.html">DATE-2019-KahngMST</a></dt><dd>“Unobserved Corner” Prediction: Reducing Timing Analysis Effort for Faster Design Convergence in Advanced-Node Design (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Uday Mallappa">UM</abbr>, <abbr title="Lawrence Saul">LS</abbr>, <abbr title="Shangyuan Tong">ST</abbr>), pp. 168–173.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ChenY.html">DATE-2019-ChenY</a></dt><dd>Dim Sum: Light Clock Tree by Small Diameter Sum (<abbr title="Gengjie Chen">GC</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>), pp. 174–179.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HuangXFYRFCH.html">DATE-2019-HuangXFYRFCH</a></dt><dd>Routability-Driven Macro Placement with Embedded CNN-Based Prediction Model (<abbr title="Yu-Hung Huang">YHH</abbr>, <abbr title="Zhiyao Xie">ZX</abbr>, <abbr title="Guan-Qi Fang">GQF</abbr>, <abbr title="Tao-Chun Yu">TCY</abbr>, <abbr title="Haoxing Ren">HR</abbr>, <abbr title="Shao-Yun Fang">SYF</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 180–185.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-Vidal-ObiolsCPO.html">DATE-2019-Vidal-ObiolsCPO</a></dt><dd>RTL-Aware Dataflow-Driven Macro Placement (<abbr title="Alex Vidal-Obiols">AVO</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Jordi Petit">JP</abbr>, <abbr title="Marc Galceran Oms">MGO</abbr>, <abbr title="Ferran Martorell">FM</abbr>), pp. 186–191.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SongXYY.html">DATE-2019-SongXYY</a></dt><dd>Realizing Reproducible and Reusable Parallel Floating Random Walk Solvers for Practical Usage (<abbr title="Mingye Song">MS</abbr>, <abbr title="Zhezhao Xu">ZX</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Lei Yin">LY</abbr>), pp. 192–197.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-MarcinkeviciusB.html">DATE-2019-MarcinkeviciusB</a></dt><dd>Optically Interrogated Unique Object with Simulation Attack Prevention (<abbr title="Povilas Marcinkevicius">PM</abbr>, <abbr title="Ibrahim Ethem Bagci">IEB</abbr>, <abbr title="Nema M. Abdelazim">NMA</abbr>, <abbr title="Christopher S. Woodhead">CSW</abbr>, <abbr title="Robert J. Young">RJY</abbr>, <abbr title="Utz Roedig">UR</abbr>), pp. 198–203.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-KhalafallaG.html">DATE-2019-KhalafallaG</a></dt><dd>PUFs Deep Attacks: Enhanced modeling attacks using deep learning techniques to break the security of double arbiter PUFs (<abbr title="Mahmoud Khalafalla">MK</abbr>, <abbr title="Catherine H. Gebotys">CHG</abbr>), pp. 204–209.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ShayanBSCK.html">DATE-2019-ShayanBSCK</a></dt><dd>Desieve the Attacker: Thwarting IP Theft in Sieve-Valve-based Biochips (<abbr title="Mohammed Shayan">MS</abbr>, <abbr title="Sukanta Bhattacharjee">SB</abbr>, <abbr title="Yong-Ak Song">YAS</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 210–215.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ChenWZML.html">DATE-2019-ChenWZML</a></dt><dd>PATCH: Process-Variation-Resilient Space Allocation for Open-Channel SSD with 3D Flash (<abbr title="Jing Chen">JC</abbr>, <abbr title="Yi Wang 0003">YW0</abbr>, <abbr title="Amelie Chi Zhou">ACZ</abbr>, <abbr title="Rui Mao">RM</abbr>, <abbr title="Tao Li">TL</abbr>), pp. 216–221.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HosseiniY.html">DATE-2019-HosseiniY</a></dt><dd>Compiler-Directed and Architecture-Independent Mitigation of Read Disturbance Errors in STT-RAM (<abbr title="Fateme S. Hosseini">FSH</abbr>, <abbr title="Chengmo Yang">CY</abbr>), pp. 222–227.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LiSXYL.html">DATE-2019-LiSXYL</a></dt><dd>A Wear Leveling Aware Memory Allocator for Both Stack and Heap Management in PCM-based Main Memory Systems (<abbr title="Wei Li">WL</abbr>, <abbr title="Ziqi Shuai">ZS</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Mengting Yuan">MY</abbr>, <abbr title="Qingan Li">QL</abbr>), pp. 228–233.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-MaldonadoCRAGC.html">DATE-2019-MaldonadoCRAGC</a></dt><dd>Exploiting System Dynamics for Resource-Efficient Automotive CPS Design (<abbr title="Leslie Maldonado">LM</abbr>, <abbr title="Wanli Chang">WC</abbr>, <abbr title="Debayan Roy">DR</abbr>, <abbr title="Anuradha Annaswamy">AA</abbr>, <abbr title="Dip Goswami">DG</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SanchezSGB.html">DATE-2019-SanchezSGB</a></dt><dd>Implementation-aware design of image-based control with on-line measurable variable-delay (<abbr title="Róbinson Medina Sánchez">RMS</abbr>, <abbr title="Sander Stuijk">SS</abbr>, <abbr title="Dip Goswami">DG</abbr>, <abbr title="Twan Basten">TB</abbr>), pp. 240–245.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-OhKSN.html">DATE-2019-OhKSN</a></dt><dd>Optimizing Assume-Guarantee Contracts for Cyber-Physical System Design (<abbr title="Chanwook Oh">CO</abbr>, <abbr title="Eunsuk Kang">EK</abbr>, <abbr title="Shinichi Shiraishi">SS</abbr>, <abbr title="Pierluigi Nuzzo">PN</abbr>), pp. 246–251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LaurentBDP.html">DATE-2019-LaurentBDP</a></dt><dd>Fault Injection on Hidden Registers in a RISC-V Rocket Processor and Software Countermeasures (<abbr title="Johan Laurent">JL</abbr>, <abbr title="Vincent Beroulle">VB</abbr>, <abbr title="Christophe Deleuze">CD</abbr>, <abbr title="Florian Pebay-Peyroula">FPP</abbr>), pp. 252–255.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-LiaoG.html">DATE-2019-LiaoG</a></dt><dd>Methodology for EM Fault Injection: Charge-based Fault Model (<abbr title="Haohao Liao">HL</abbr>, <abbr title="Catherine H. Gebotys">CHG</abbr>), pp. 256–259.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-HettwerPGNG.html">DATE-2019-HettwerPGNG</a></dt><dd>Securing Cryptographic Circuits by Exploiting Implementation Diversity and Partial Reconfiguration on FPGAs (<abbr title="Benjamin Hettwer">BH</abbr>, <abbr title="Johannes Petersen">JP</abbr>, <abbr title="Stefan Gehrer">SG</abbr>, <abbr title="Heike Neumann">HN</abbr>, <abbr title="Tim Güneysu">TG</abbr>), pp. 260–263.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-PerachK.html">DATE-2019-PerachK</a></dt><dd>STT-ANGIE: Asynchronous True Random Number GEnerator Using STT-MTJ (<abbr title="Ben Perach">BP</abbr>, <abbr title="Shahar Kvatinsky">SK</abbr>), pp. 264–267.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ZhangMP.html">DATE-2019-ZhangMP</a></dt><dd>Adaptive Transient Leakage-Aware Linearised Model for Thermal Analysis of 3-D ICs (<abbr title="Chao Zhang">CZ</abbr>, <abbr title="Milan Mihajlovic">MM</abbr>, <abbr title="Vasilis F. Pavlidis">VFP</abbr>), pp. 268–271.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-SiddhuP.html">DATE-2019-SiddhuP</a></dt><dd>FastCool: Leakage Aware Dynamic Thermal Management of 3D Memories (<abbr title="Lokesh Siddhu">LS</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>), pp. 272–275.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-BarraganLCLBM.html">DATE-2019-BarraganLCLBM</a></dt><dd>On the use of causal feature selection in the context of machine-learning indirect test (<abbr title="Manuel J. Barragan">MJB</abbr>, <abbr title="Gildas Léger">GL</abbr>, <abbr title="Florent Cilici">FC</abbr>, <abbr title="Estelle Lauga-Larroze">ELL</abbr>, <abbr title="Sylvain Bourdel">SB</abbr>, <abbr title="Salvador Mir">SM</abbr>), pp. 276–279.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ZulehnerNDW.html">DATE-2019-ZulehnerNDW</a></dt><dd>Accuracy and Compactness in Decision Diagrams for Quantum Computation (<abbr title="Alwin Zulehner">AZ</abbr>, <abbr title="Philipp Niemann">PN</abbr>, <abbr title="Rolf Drechsler">RD</abbr>, <abbr title="Robert Wille">RW</abbr>), pp. 280–283.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-FrohlichGD.html">DATE-2019-FrohlichGD</a></dt><dd>One Method - All Error-Metrics: A Three-Stage Approach for Error-Metric Evaluation in Approximate Computing (<abbr title="Saman Fröhlich">SF</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 284–287.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-MeuliSRBM.html">DATE-2019-MeuliSRBM</a></dt><dd>Reversible Pebbling Game for Quantum Memory Management (<abbr title="Giulia Meuli">GM</abbr>, <abbr title="Mathias Soeken">MS</abbr>, <abbr title="Martin Roetteler">MR</abbr>, <abbr title="Nikolaj Bjørner">NB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 288–291.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-RekS.html">DATE-2019-RekS</a></dt><dd>TypeCNN: CNN Development Framework With Flexible Data Types (<abbr title="Petr Rek">PR</abbr>, <abbr title="Lukás Sekanina">LS</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-VogelSGA.html">DATE-2019-VogelSGA</a></dt><dd>Guaranteed Compression Rate for Activations in CNNs using a Frequency Pruning Approach (<abbr title="Sebastian Vogel">SV</abbr>, <abbr title="Christoph Schorn">CS</abbr>, <abbr title="Andre Guntoro">AG</abbr>, <abbr title="Gerd Ascheid">GA</abbr>), pp. 296–299.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ChengNY.html">DATE-2019-ChengNY</a></dt><dd>Runtime Monitoring Neuron Activation Patterns (<abbr title="Chih-Hong Cheng">CHC</abbr>, <abbr title="Georg Nührenberg">GN</abbr>, <abbr title="Hirotoshi Yasuoka">HY</abbr>), pp. 300–303.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-BalefGG.html">DATE-2019-BalefGG</a></dt><dd>Chip Health Tracking Using Dynamic In-Situ Delay Monitoring (<abbr title="Hadi Ahmadi Balef">HAB</abbr>, <abbr title="Kees Goossens">KG</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>), pp. 304–307.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-PrevilonKTK.html">DATE-2019-PrevilonKTK</a></dt><dd>PCFI: Program Counter Guided Fault Injection for Accelerating GPU Reliability Assessment (<abbr title="Fritz G. Previlon">FGP</abbr>, <abbr title="Charu Kalra">CK</abbr>, <abbr title="Devesh Tiwari">DT</abbr>, <abbr title="David R. Kaeli">DRK</abbr>), pp. 308–311.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-Liu0ZWLLX.html">DATE-2019-Liu0ZWLLX</a></dt><dd>Characterizing the Reliability and Threshold Voltage Shifting of 3D Charge Trap NAND Flash (<abbr title="Weihua Liu">WL</abbr>, <abbr title="Fei Wu 0005">FW0</abbr>, <abbr title="Meng Zhang 0014">MZ0</abbr>, <abbr title="Yifei Wang">YW</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>, <abbr title="Xiangfeng Lu">XL</abbr>, <abbr title="Changsheng Xie">CX</abbr>), pp. 312–315.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-NataleVKA.html">DATE-2019-NataleVKA</a></dt><dd>Hidden-Delay-Fault Sensor for Test, Reliability and Security (<abbr title="Giorgio Di Natale">GDN</abbr>, <abbr title="Elena Ioana Vatajelu">EIV</abbr>, <abbr title="Kalpana Senthamarai Kannan">KSK</abbr>, <abbr title="Lorena Anghel">LA</abbr>), pp. 316–319.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-YiKK.html">DATE-2019-YiKK</a></dt><dd>Effect of Device Variation on Mapping Binary Neural Network to Memristor Crossbar Array (<abbr title="Wooseok Yi">WY</abbr>, <abbr title="Yulhwa Kim">YK</abbr>, <abbr title="Jae-Joon Kim">JJK</abbr>), pp. 320–323.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-HyunFS.html">DATE-2019-HyunFS</a></dt><dd>Accurate Wirelength Prediction for Placement-Aware Synthesis through Machine Learning (<abbr title="Daijoon Hyun">DH</abbr>, <abbr title="Yuepeng Fan">YF</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 324–327.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ZhaoLWWWLK.html">DATE-2019-ZhaoLWWWLK</a></dt><dd>A Mixed-Height Standard Cell Placement Flow for Digital Circuit Blocks* (<abbr title="Yi-Cheng Zhao">YCZ</abbr>, <abbr title="Yu-Chieh Lin">YCL</abbr>, <abbr title="Ting-Chi Wang">TCW</abbr>, <abbr title="Ting-Hsiung Wang">THW</abbr>, <abbr title="Yun-Ru Wu">YRW</abbr>, <abbr title="Hsin-Chang Lin">HCL</abbr>, <abbr title="Shu-Yi Kao">SYK</abbr>), pp. 328–331.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-RokickiRD.html">DATE-2019-RokickiRD</a></dt><dd>Aggressive Memory Speculation in HW/SW Co-Designed Machines (<abbr title="Simon Rokicki">SR</abbr>, <abbr title="Erven Rohou">ER</abbr>, <abbr title="Steven Derrien">SD</abbr>), pp. 332–335.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-DasMC.html">DATE-2019-DasMC</a></dt><dd>Context-memory Aware Mapping for Energy Efficient Acceleration with CGRAs (<abbr title="Satyajit Das">SD</abbr>, <abbr title="Kevin J. M. Martin">KJMM</abbr>, <abbr title="Philippe Coussy">PC</abbr>), pp. 336–341.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-KhaleghiR.html">DATE-2019-KhaleghiR</a></dt><dd>Thermal-Aware Design and Flow for FPGA Performance Improvement (<abbr title="Behnam Khaleghi">BK</abbr>, <abbr title="Tajana Simunic Rosing">TSR</abbr>), pp. 342–347.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-DeBGJ.html">DATE-2019-DeBGJ</a></dt><dd>FIXER: Flow Integrity Extensions for Embedded RISC-V (<abbr title="Asmit De">AD</abbr>, <abbr title="Aditya Basu">AB</abbr>, <abbr title="Swaroop Ghosh">SG</abbr>, <abbr title="Trent Jaeger">TJ</abbr>), pp. 348–353.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LyuAM.html">DATE-2019-LyuAM</a></dt><dd>Automated Activation of Multiple Targets in RTL Models using Concolic Testing (<abbr title="Yangdi Lyu">YL</abbr>, <abbr title="Alif Ahmed">AA</abbr>, <abbr title="Prabhat Mishra 0001">PM0</abbr>), pp. 354–359.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HerdtGLD.html">DATE-2019-HerdtGLD</a></dt><dd>Verifying Instruction Set Simulators using Coverage-guided Fuzzing* (<abbr title="Vladimir Herdt">VH</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Hoang M. Le">HML</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 360–365.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HassanGLD.html">DATE-2019-HassanGLD</a></dt><dd>Data Flow Testing for SystemC-AMS Timed Data Flow Models (<abbr title="Muhammad Hassan">MH</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Hoang M. Le">HML</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 366–371.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-TenaceRBCC.html">DATE-2019-TenaceRBCC</a></dt><dd>SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars (<abbr title="Valerio Tenace">VT</abbr>, <abbr title="Roberto Giorgio Rizzo">RGR</abbr>, <abbr title="Debjyoti Bhattacharjee">DB</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Andrea Calimera">AC</abbr>), pp. 372–377.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AngiziSZF.html">DATE-2019-AngiziSZF</a></dt><dd>GraphS: A Graph Processing Accelerator Leveraging SOT-MRAM (<abbr title="Shaahin Angizi">SA</abbr>, <abbr title="Jiao Sun">JS</abbr>, <abbr title="Wei Zhang 0076">WZ0</abbr>, <abbr title="Deliang Fan">DF</abbr>), pp. 378–383.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ChangMWZZ0.html">DATE-2019-ChangMWZZ0</a></dt><dd>CORN: In-Buffer Computing for Binary Neural Network (<abbr title="Liang Chang 0002">LC0</abbr>, <abbr title="Xin Ma">XM</abbr>, <abbr title="Zhaohao Wang">ZW</abbr>, <abbr title="Youguang Zhang">YZ</abbr>, <abbr title="Weisheng Zhao">WZ</abbr>, <abbr title="Yuan Xie 0001">YX0</abbr>), pp. 384–389.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-PerriconeLMNSWH.html">DATE-2019-PerriconeLMNSWH</a></dt><dd>An Energy Efficient Non-Volatile Flip-Flop based on CoMET Technology (<abbr title="Robert Perricone">RP</abbr>, <abbr title="Zhaoxin Liang">ZL</abbr>, <abbr title="Meghna G. Mankalale">MGM</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Jianping Wang 0006">JW0</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-KhanNG.html">DATE-2019-KhanNG</a></dt><dd>Hardware Trojans in Emerging Non-Volatile Memories (<abbr title="Mohammad Nasim Imtiaz Khan">MNIK</abbr>, <abbr title="Karthikeyan Nagarajan">KN</abbr>, <abbr title="Swaroop Ghosh">SG</abbr>), pp. 396–401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FernC.html">DATE-2019-FernC</a></dt><dd>Evaluating Assertion Set Completeness to Expose Hardware Trojans and Verification Blindspots (<abbr title="Nicole Fern">NF</abbr>, <abbr title="Kwang-Ting (Tim) Cheng">KT(C</abbr>), pp. 402–407.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LyuM.html">DATE-2019-LyuM</a></dt><dd>Efficient Test Generation for Trojan Detection using Side Channel Analysis (<abbr title="Yangdi Lyu">YL</abbr>, <abbr title="Prabhat Mishra 0001">PM0</abbr>), pp. 408–413.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SenguptaNKS.html">DATE-2019-SenguptaNKS</a></dt><dd>A New Paradigm in Split Manufacturing: Lock the FEOL, Unlock at the BEOL (<abbr title="Abhrajit Sengupta">AS</abbr>, <abbr title="Mohammed Nabeel">MN</abbr>, <abbr title="Johann Knechtel">JK</abbr>, <abbr title="Ozgur Sinanoglu">OS</abbr>), pp. 414–419.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ParkSS.html">DATE-2019-ParkSS</a></dt><dd>Design Optimization of Frame Preemption in Real-Time Switched Ethernet (<abbr title="Taeju Park">TP</abbr>, <abbr title="Soheil Samii">SS</abbr>, <abbr title="Kang G. Shin">KGS</abbr>), pp. 420–425.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-RegnathS.html">DATE-2019-RegnathS</a></dt><dd>CUBA: Chained Unanimous Byzantine Agreement for Decentralized Platoon Management (<abbr title="Emanuel Regnath">ER</abbr>, <abbr title="Sebastian Steinhorst">SS</abbr>), pp. 426–431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LamprechtBMS.html">DATE-2019-LamprechtBMS</a></dt><dd>Decentralized Non-Neighbor Active Charge Balancing in Large Battery Packs (<abbr title="Alexander Lamprecht">AL</abbr>, <abbr title="Martin Baumann 0004">MB0</abbr>, <abbr title="Tobias Massier">TM</abbr>, <abbr title="Sebastian Steinhorst">SS</abbr>), pp. 432–437.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-IsuwaDSM.html">DATE-2019-IsuwaDSM</a></dt><dd>TEEM: Online Thermal- and Energy-Efficiency Management on CPU-GPU MPSoCs (<abbr title="Samuel Isuwa">SI</abbr>, <abbr title="Somdip Dey">SD</abbr>, <abbr title="Amit Kumar Singh">AKS</abbr>, <abbr title="Klaus D. McDonald-Maier">KDMM</abbr>), pp. 438–443.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SanyalBBRC.html">DATE-2019-SanyalBBRC</a></dt><dd>Predicting Critical Warps in Near-Threshold GPGPU Applications using a Dynamic Choke Point Analysis (<abbr title="Sourav Sanyal">SS</abbr>, <abbr title="Prabal Basu">PB</abbr>, <abbr title="Aatreyi Bal">AB</abbr>, <abbr title="Sanghamitra Roy">SR</abbr>, <abbr title="Koushik Chakraborty">KC</abbr>), pp. 444–449.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SheLM.html">DATE-2019-SheLM</a></dt><dd>Fast and Low-Precision Learning in GPU-Accelerated Spiking Neural Network (<abbr title="Xueyuan She">XS</abbr>, <abbr title="Yun Long">YL</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 450–455.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SeufertS.html">DATE-2019-SeufertS</a></dt><dd>fbPDR: In-depth combination of forward and backward analysis in Property Directed Reachability (<abbr title="Tobias Seufert">TS</abbr>, <abbr title="Christoph Scholl">CS</abbr>), pp. 456–461.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-RoyCC.html">DATE-2019-RoyCC</a></dt><dd>High Coverage Concolic Equivalence Checking (<abbr title="Pritam Roy">PR</abbr>, <abbr title="Sagar Chaki">SC</abbr>, <abbr title="Pankaj Chauhan">PC</abbr>), pp. 462–467.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ChooSCM.html">DATE-2019-ChooSCM</a></dt><dd>Bosphorus: Bridging ANF and CNF Solvers (<abbr title="Davin Choo">DC</abbr>, <abbr title="Mate Soos">MS</abbr>, <abbr title="Kian Ming Adam Chai">KMAC</abbr>, <abbr title="Kuldeep S. Meel">KSM</abbr>), pp. 468–473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FerrellDH.html">DATE-2019-FerrellDH</a></dt><dd>CUDA au Coq: A Framework for Machine-validating GPU Assembly Programs (<abbr title="Benjamin Ferrell">BF</abbr>, <abbr title="Jun Duan">JD</abbr>, <abbr title="Kevin W. Hamlen">KWH</abbr>), pp. 474–479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-GiorgiPK.html">DATE-2019-GiorgiPK</a></dt><dd>AXIOM: A Scalable, Efficient and Reconfigurable Embedded Platform (<abbr title="Roberto Giorgi">RG</abbr>, <abbr title="Marco Procaccini">MP</abbr>, <abbr title="Farnam Khalili">FK</abbr>), pp. 480–485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HamdiouiNTSGPSC.html">DATE-2019-HamdiouiNTSGPSC</a></dt><dd>Applications of Computation-In-Memory Architectures based on Memristive Devices (<abbr title="Said Hamdioui">SH</abbr>, <abbr title="Hoang Anh Du Nguyen">HADN</abbr>, <abbr title="Mottaqiallah Taouil">MT</abbr>, <abbr title="Abu Sebastian">AS</abbr>, <abbr title="Manuel Le Gallo">MLG</abbr>, <abbr title="Sandeep Pande">SP</abbr>, <abbr title="Siebren Schaafsma">SS</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Shidhartha Das">SD</abbr>, <abbr title="Fernando Garcia-Redondo">FGR</abbr>, <abbr title="Geethan Karunaratne">GK</abbr>, <abbr title="Abbas Rahimi">AR</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 486–491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SciontiCTG.html">DATE-2019-SciontiCTG</a></dt><dd>Chip-to-Cloud: an Autonomous and Energy Efficient Platform for Smart Vision Applications (<abbr title="Alberto Scionti">AS</abbr>, <abbr title="Simone Ciccia">SC</abbr>, <abbr title="Olivier Terzo">OT</abbr>, <abbr title="Giorgio Giordanengo">GG</abbr>), pp. 492–497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SadovykhTPWABSB.html">DATE-2019-SadovykhTPWABSB</a></dt><dd>On the Use of Hackathons to Enhance Collaboration in Large Collaborative Projects : - A Preliminary Case Study of the MegaM@Rt2 EU Project - (<abbr title="Andrey Sadovykh">AS</abbr>, <abbr title="Dragos Truscan">DT</abbr>, <abbr title="Pierluigi Pierini">PP</abbr>, <abbr title="Gunnar Widforss">GW</abbr>, <abbr title="Adnan Ashraf">AA</abbr>, <abbr title="Hugo Brunelière">HB</abbr>, <abbr title="Pavel Smrz">PS</abbr>, <abbr title="Alessandra Bagnato">AB</abbr>, <abbr title="Wasif Afzal">WA</abbr>, <abbr title="Alexandra Espinosa Hortelano">AEH</abbr>), pp. 498–503.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SafaltinGMAGMA.html">DATE-2019-SafaltinGMAGMA</a></dt><dd>Realization of Four-Terminal Switching Lattices: Technology Development and Circuit Modeling (<abbr title="Serzat Safaltin">SS</abbr>, <abbr title="Oguz Gencer">OG</abbr>, <abbr title="Muhammed Ceylan Morgül">MCM</abbr>, <abbr title="Levent Aksoy">LA</abbr>, <abbr title="Sebahattin Gurmen">SG</abbr>, <abbr title="Csaba Andras Moritz">CAM</abbr>, <abbr title="Mustafa Altun">MA</abbr>), pp. 504–509.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-EhrettAB.html">DATE-2019-EhrettAB</a></dt><dd>SiPterposer: A Fault-Tolerant Substrate for Flexible System-in-Package Design (<abbr title="Pete Ehrett">PE</abbr>, <abbr title="Todd M. Austin">TMA</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 510–515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-NarayanTVTC.html">DATE-2019-NarayanTVTC</a></dt><dd>WAVES: Wavelength Selection for Power-Efficient 2.5D-Integrated Photonic NoCs (<abbr title="Aditya Narayan">AN</abbr>, <abbr title="Yvain Thonnart">YT</abbr>, <abbr title="Pascal Vivet">PV</abbr>, <abbr title="César Fuguet Tortolero">CFT</abbr>, <abbr title="Ayse K. Coskun">AKC</abbr>), pp. 516–521.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-JoardarLDLPC.html">DATE-2019-JoardarLDLPC</a></dt><dd>REGENT: A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs (<abbr title="Biresh Kumar Joardar">BKJ</abbr>, <abbr title="Bing Li 0017">BL0</abbr>, <abbr title="Janardhan Rao Doppa">JRD</abbr>, <abbr title="Hai Li 0001">HL0</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 522–527.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ShihabTRHSSSM.html">DATE-2019-ShihabTRHSSSM</a></dt><dd>Design Obfuscation through Selective Post-Fabrication Transistor-Level Programming (<abbr title="Mustafa M. Shihab">MMS</abbr>, <abbr title="Jingxiang Tian">JT</abbr>, <abbr title="Gaurav Rajavendra Reddy">GRR</abbr>, <abbr title="Bo Hu">BH</abbr>, <abbr title="William Swartz">WS</abbr>, <abbr title="Benjamin Carrión Schäfer">BCS</abbr>, <abbr title="Carl Sechen">CS</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 528–533.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-Shamsi0PJ.html">DATE-2019-Shamsi0PJ</a></dt><dd>KC2: Key-Condition Crunching for Fast Sequential Circuit Deobfuscation (<abbr title="Kaveh Shamsi">KS</abbr>, <abbr title="Meng Li 0004">ML0</abbr>, <abbr title="David Z. Pan">DZP</abbr>, <abbr title="Yier Jin">YJ</abbr>), pp. 534–539.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LiO.html">DATE-2019-LiO</a></dt><dd>Piercing Logic Locking Keys through Redundancy Identification (<abbr title="Leon Li">LL</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SinglaSS.html">DATE-2019-SinglaSS</a></dt><dd>FlexiCheck: An Adaptive Checkpointing Architecture for Energy Harvesting Devices (<abbr title="Priyanka Singla">PS</abbr>, <abbr title="Shubhankar Suman Singh">SSS</abbr>, <abbr title="Smruti R. Sarangi">SRS</abbr>), pp. 546–551.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-GlaserHRHB.html">DATE-2019-GlaserHRHB</a></dt><dd>Hardware-Accelerated Energy-Efficient Synchronization and Communication for Ultra-Low-Power Tightly Coupled Clusters (<abbr title="Florian Glaser">FG</abbr>, <abbr title="Germain Haugou">GH</abbr>, <abbr title="Davide Rossi">DR</abbr>, <abbr title="Qiuting Huang">QH</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 552–557.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-CosteroIZIOA.html">DATE-2019-CosteroIZIOA</a></dt><dd>MAMUT: Multi-Agent Reinforcement Learning for Efficient Real-Time Multi-User Video Transcoding (<abbr title="Luis Costero">LC</abbr>, <abbr title="Arman Iranfar">AI</abbr>, <abbr title="Marina Zapater">MZ</abbr>, <abbr title="Francisco D. Igual">FDI</abbr>, <abbr title="Katzalin Olcoz">KO</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 558–563.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AhmedSLMABC.html">DATE-2019-AhmedSLMABC</a></dt><dd>A Compiler for Automatic Selection of Suitable Processing-in-Memory Instructions (<abbr title="Hameeza Ahmed">HA</abbr>, <abbr title="Paulo C. Santos">PCS</abbr>, <abbr title="João Paulo C. de Lima">JPCdL</abbr>, <abbr title="Rafael Fão de Moura">RFdM</abbr>, <abbr title="Marco A. Z. Alves">MAZA</abbr>, <abbr title="Antonio C. S. Beck">ACSB</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 564–569.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-Maghazeh0EP.html">DATE-2019-Maghazeh0EP</a></dt><dd>Cache-Aware Kernel Tiling: An Approach for System-Level Performance Optimization of GPU-Based Applications (<abbr title="Arian Maghazeh">AM</abbr>, <abbr title="Sudipta Chattopadhyay 0001">SC0</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 570–575.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-KimVCR.html">DATE-2019-KimVCR</a></dt><dd>Data Subsetting: A Data-Centric Approach to Approximate Computing (<abbr title="Younghoon Kim">YK</abbr>, <abbr title="Swagath Venkataramani">SV</abbr>, <abbr title="Nitin Chandrachoodan">NC</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 576–581.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-Brandalero0CB.html">DATE-2019-Brandalero0CB</a></dt><dd>TransRec: Improving Adaptability in Single-ISA Heterogeneous Systems with Transparent and Reconfigurable Acceleration (<abbr title="Marcelo Brandalero">MB</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>, <abbr title="Luigi Carro">LC</abbr>, <abbr title="Antonio Carlos Schneider Beck">ACSB</abbr>), pp. 582–585.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ImaniGHR.html">DATE-2019-ImaniGHR</a></dt><dd>CADE: Configurable Approximate Divider for Energy Efficiency (<abbr title="Mohsen Imani">MI</abbr>, <abbr title="Ricardo Garcia">RG</abbr>, <abbr title="Andrew Huang">AH</abbr>, <abbr title="Tajana Rosing">TR</abbr>), pp. 586–589.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ChenLPLLX.html">DATE-2019-ChenLPLLX</a></dt><dd>HCFTL: A Locality-Aware Page-Level Flash Translation Layer (<abbr title="Hao Chen">HC</abbr>, <abbr title="Cheng Li">CL</abbr>, <abbr title="Yubiao Pan">YP</abbr>, <abbr title="Min Lyu">ML</abbr>, <abbr title="Yongkun Li">YL</abbr>, <abbr title="Yinlong Xu">YX</abbr>), pp. 590–593.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ZhangT0.html">DATE-2019-ZhangT0</a></dt><dd>Model Checking is Possible to Verify Large-scale Vehicle Distributed Application Systems (<abbr title="Haitao Zhang">HZ</abbr>, <abbr title="Ayang Tuo">AT</abbr>, <abbr title="Guoqiang Li 0001">GL0</abbr>), pp. 594–597.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ZhaoH.html">DATE-2019-ZhaoH</a></dt><dd>Automatic Assertion Generation from Natural Language Specifications Using Subtree Analysis (<abbr title="Junchen Zhao">JZ</abbr>, <abbr title="Ian G. Harris">IGH</abbr>), pp. 598–601.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-LeGBD.html">DATE-2019-LeGBD</a></dt><dd>Detection of Hardware Trojans in SystemC HLS Designs via Coverage-guided Fuzzing (<abbr title="Hoang M. Le">HML</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Niklas Bruns">NB</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 602–605.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-SchonbergerBSC.html">DATE-2019-SchonbergerBSC</a></dt><dd>Design Optimization for Hardware-Based Message Filters in Broadcast Buses (<abbr title="Lea Schönberger">LS</abbr>, <abbr title="Georg von der Brüggen">GvdB</abbr>, <abbr title="Horst Schirmeier">HS</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>), pp. 606–609.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-HuangTLH.html">DATE-2019-HuangTLH</a></dt><dd>Vehicle Sequence Reordering with Cooperative Adaptive Cruise Control (<abbr title="Ta-Wei Huang">TWH</abbr>, <abbr title="Yun-Yun Tsai">YYT</abbr>, <abbr title="Chung-Wei Lin">CWL</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>), pp. 610–613.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-Strnadel.html">DATE-2019-Strnadel</a></dt><dd>Using Statistical Model Checking to Assess Reliability for Bathtub-Shaped Failure Rates (<abbr title="Josef Strnadel">JS</abbr>), pp. 614–617.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-GoelS.html">DATE-2019-GoelS</a></dt><dd>Empirical Evaluation of IC3-Based Model Checking Techniques on Verilog RTL Designs (<abbr title="Aman Goel">AG</abbr>, <abbr title="Karem A. Sakallah">KAS</abbr>), pp. 618–621.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-MasourosKZKCXCS.html">DATE-2019-MasourosKZKCXCS</a></dt><dd>Co-design Implications of Cost-effective On-demand Acceleration for Cloud Healthcare Analytics: The AEGLE approach (<abbr title="Dimosthenis Masouros">DM</abbr>, <abbr title="Konstantina Koliogeorgi">KK</abbr>, <abbr title="Georgios Zervakis">GZ</abbr>, <abbr title="Alexandra Kosvyra">AK</abbr>, <abbr title="Achilleas Chytas">AC</abbr>, <abbr title="Sotirios Xydis">SX</abbr>, <abbr title="Ioanna Chouvarda">IC</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), pp. 622–625.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-KoromilasKSBMJ.html">DATE-2019-KoromilasKSBMJ</a></dt><dd>Modular FPGA Acceleration of Data Analytics in Heterogenous Computing (<abbr title="Elias Koromilas">EK</abbr>, <abbr title="Christoforos Kachris">CK</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>, <abbr title="Francisco J. Ballesteros">FJB</abbr>, <abbr title="Patricio Martínez">PM</abbr>, <abbr title="Ricardo Jiménez-Peris">RJP</abbr>), pp. 626–629.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-XiaoWPSM.html">DATE-2019-XiaoWPSM</a></dt><dd>ACDC: An Accuracy- and Congestion-aware Dynamic Traffic Control Method for Networks-on-Chip (<abbr title="Siyuan Xiao">SX</abbr>, <abbr title="Xiaohang Wang">XW</abbr>, <abbr title="Maurizio Palesi">MP</abbr>, <abbr title="Amit Kumar Singh 0002">AKS0</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>), pp. 630–633.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-AlhubailB.html">DATE-2019-AlhubailB</a></dt><dd>Power and Performance Optimal NoC Design for CPU-GPU Architecture Using Formal Models (<abbr title="Lulwah Alhubail">LA</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>), pp. 634–637.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-FayyaziSNNP.html">DATE-2019-FayyaziSNNP</a></dt><dd>Deep Learning-Based Circuit Recognition Using Sparse Mapping and Level-Dependent Decaying Sum Circuit Representations (<abbr title="Arash Fayyazi">AF</abbr>, <abbr title="Soheil Shababi">SS</abbr>, <abbr title="Pierluigi Nuzzo">PN</abbr>, <abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 638–641.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-WangS.html">DATE-2019-WangS</a></dt><dd>Partial Encryption of Behavioral IPs to Selectively Control the Design Space in High-Level Synthesis (<abbr title="Zi Wang">ZW</abbr>, <abbr title="Benjamin Carrión Schäfer">BCS</abbr>), pp. 642–645.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-AmorB.html">DATE-2019-AmorB</a></dt><dd>Software-Hardware Co-Design of Multi-Standard Digital Baseband Processor for IoT (<abbr title="Hela Belhadj Amor">HBA</abbr>, <abbr title="Carolynn Bernier">CB</abbr>), pp. 646–649.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ForsbergBM.html">DATE-2019-ForsbergBM</a></dt><dd>Taming Data Caches for Predictable Execution on GPU-based SoCs (<abbr title="Björn Forsberg">BF</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Andrea Marongiu">AM</abbr>), pp. 650–653.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-TagliaviniMRMB.html">DATE-2019-TagliaviniMRMB</a></dt><dd>Design and Evaluation of SmallFloat SIMD extensions to the RISC-V ISA (<abbr title="Giuseppe Tagliavini">GT</abbr>, <abbr title="Stefan Mach">SM</abbr>, <abbr title="Davide Rossi">DR</abbr>, <abbr title="Andrea Marongiu">AM</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 654–657.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-QianLMG.html">DATE-2019-QianLMG</a></dt><dd>vDARM: Dynamic Adaptive Resource Management for Virtualized Multiprocessor Systems (<abbr title="Jianmin Qian">JQ</abbr>, <abbr title="Jian Li 0021">JL0</abbr>, <abbr title="Ruhui Ma">RM</abbr>, <abbr title="Haibing Guan">HG</abbr>), pp. 658–661.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-SchuikiSB.html">DATE-2019-SchuikiSB</a></dt><dd>NTX: An Energy-efficient Streaming Accelerator for Floating-point Generalized Reduction Workloads in 22 nm FD-SOI (<abbr title="Fabian Schuiki">FS</abbr>, <abbr title="Michael Schaffner">MS</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 662–667.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LunterenLDAHCCS.html">DATE-2019-LunterenLDAHCCS</a></dt><dd>Coherently Attached Programmable Near-Memory Acceleration Platform and its application to Stencil Processing (<abbr title="Jan van Lunteren">JvL</abbr>, <abbr title="Ronald Luijten">RL</abbr>, <abbr title="Dionysios Diamantopoulos">DD</abbr>, <abbr title="Florian Auernhammer">FA</abbr>, <abbr title="Christoph Hagleitner">CH</abbr>, <abbr title="Lorenzo Chelini">LC</abbr>, <abbr title="Stefano Corda">SC</abbr>, <abbr title="Gagandeep Singh">GS</abbr>), pp. 668–673.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-VivetSMCCCABVLD.html">DATE-2019-VivetSMCCCABVLD</a></dt><dd>Advanced 3D Technologies and Architectures for 3D Smart Image Sensors (<abbr title="Pascal Vivet">PV</abbr>, <abbr title="Gilles Sicard">GS</abbr>, <abbr title="Laurent Millet">LM</abbr>, <abbr title="Stéphane Chevobbe">SC</abbr>, <abbr title="Karim Ben Chehida">KBC</abbr>, <abbr title="Luis Angel Cubero">LAC</abbr>, <abbr title="Monte Alegre">MA</abbr>, <abbr title="Maxence Bouvier">MB</abbr>, <abbr title="Alexandre Valentian">AV</abbr>, <abbr title="Maria Lepecq">ML</abbr>, <abbr title="Thomas Dombek">TD</abbr>, <abbr title="Olivier Bichler">OB</abbr>, <abbr title="Sebastien Thuries">ST</abbr>, <abbr title="Didier Lattard">DL</abbr>, <abbr title="Séverine Cheramy">SC</abbr>, <abbr title="Perrine Batude">PB</abbr>, <abbr title="Fabien Clermidy">FC</abbr>), pp. 674–679.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-MudassarSLAGNKW.html">DATE-2019-MudassarSLAGNKW</a></dt><dd>A Camera with Brain - Embedding Machine Learning in 3D Sensors (<abbr title="Burhan Ahmad Mudassar">BAM</abbr>, <abbr title="Priyabrata Saha">PS</abbr>, <abbr title="Yun Long">YL</abbr>, <abbr title="Mohammad Faisal Amir">MFA</abbr>, <abbr title="Evan Gebhardt">EG</abbr>, <abbr title="Taesik Na">TN</abbr>, <abbr title="Jong Hwan Ko">JHK</abbr>, <abbr title="Marilyn Wolf">MW</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 680–685.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-OhC0KCLPBYKSB.html">DATE-2019-OhC0KCLPBYKSB</a></dt><dd>IoT2 - the Internet of Tiny Things: Realizing mm-Scale Sensors through 3D Die Stacking (<abbr title="Sechang Oh">SO</abbr>, <abbr title="Minchang Cho">MC</abbr>, <abbr title="Xiao Wu 0002">XW0</abbr>, <abbr title="Yejoong Kim">YK</abbr>, <abbr title="Li-Xuan Chuo">LXC</abbr>, <abbr title="Wootaek Lim">WL</abbr>, <abbr title="Pat Pannuto">PP</abbr>, <abbr title="Suyoung Bang">SB</abbr>, <abbr title="Kaiyuan Yang">KY</abbr>, <abbr title="Hun-Seok Kim">HSK</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David T. Blaauw">DTB</abbr>), pp. 686–691.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HuangCW.html">DATE-2019-HuangCW</a></dt><dd>Sensor-Based Approximate Adder Design for Accelerating Error-Tolerant and Deep-Learning Applications (<abbr title="Ning-Chi Huang">NCH</abbr>, <abbr title="Szu-Ying Chen">SYC</abbr>, <abbr title="Kai-Chiang Wu">KCW</abbr>), pp. 692–697.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-TsiokanosMK.html">DATE-2019-TsiokanosMK</a></dt><dd>Low-Power Variation-Aware Cores based on Dynamic Data-Dependent Bitwidth Truncation (<abbr title="Ioannis Tsiokanos">IT</abbr>, <abbr title="Lev Mukhanov">LM</abbr>, <abbr title="Georgios Karakonstantis">GK</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-BiasielliBCM.html">DATE-2019-BiasielliBCM</a></dt><dd>A Smart Fault Detection Scheme for Reliable Image Processing Applications (<abbr title="Matteo Biasielli">MB</abbr>, <abbr title="Cristiana Bolchini">CB</abbr>, <abbr title="Luca Cassano">LC</abbr>, <abbr title="Antonio Miele">AM</abbr>), pp. 704–709.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-CardonaHAC.html">DATE-2019-CardonaHAC</a></dt><dd>Maximum-Contention Control Unit (MCCU): Resource Access Count and Contention Time Enforcement (<abbr title="Jordi Cardona">JC</abbr>, <abbr title="Carles Hernández">CH</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), pp. 710–715.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-Alipour0KB.html">DATE-2019-Alipour0KB</a></dt><dd>FIFOrder MicroArchitecture: Ready-Aware Instruction Scheduling for OoO Processors (<abbr title="Mehdi Alipour">MA</abbr>, <abbr title="Rakesh Kumar 0003">RK0</abbr>, <abbr title="Stefanos Kaxiras">SK</abbr>, <abbr title="David Black-Schaffer">DBS</abbr>), pp. 716–721.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-JordanKVR.html">DATE-2019-JordanKVR</a></dt><dd>Boosting SIMD Benefits through a Run-time and Energy Efficient DLP Detection (<abbr title="Michael Guilherme Jordan">MGJ</abbr>, <abbr title="Tiago Knorst">TK</abbr>, <abbr title="Julio Vicenzi">JV</abbr>, <abbr title="Mateus Beck Rutzig">MBR</abbr>), pp. 722–727.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SayadiMDMSRH.html">DATE-2019-SayadiMDMSRH</a></dt><dd>2SMaRT: A Two-Stage Machine Learning-Based Approach for Run-Time Specialized Hardware-Assisted Malware Detection (<abbr title="Hossein Sayadi">HS</abbr>, <abbr title="Hosein Mohammadi Makrani">HMM</abbr>, <abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>, <abbr title="Tinoosh Mohsenin">TM</abbr>, <abbr title="Avesta Sasan">AS</abbr>, <abbr title="Setareh Rafatirad">SR</abbr>, <abbr title="Houman Homayoun">HH</abbr>), pp. 728–733.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-KrishnanSDS.html">DATE-2019-KrishnanSDS</a></dt><dd>Secure Intermittent Computing Protocol: Protecting State Across Power Loss (<abbr title="Archanaa S. Krishnan">ASK</abbr>, <abbr title="Charles Suslowicz">CS</abbr>, <abbr title="Daniel Dinu">DD</abbr>, <abbr title="Patrick Schaumont">PS</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HwangYJLKP.html">DATE-2019-HwangYJLKP</a></dt><dd>RiskiM: Toward Complete Kernel Protection with Hardware Support (<abbr title="Dongil Hwang">DH</abbr>, <abbr title="Myonghoon Yang">MY</abbr>, <abbr title="Seongil Jeon">SJ</abbr>, <abbr title="Younghan Lee">YL</abbr>, <abbr title="Donghyun Kwon">DK</abbr>, <abbr title="Yunheung Paek">YP</abbr>), pp. 740–745.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-VliegenRCM.html">DATE-2019-VliegenRCM</a></dt><dd>SACHa: Self-Attestation of Configurable Hardware (<abbr title="Jo Vliegen">JV</abbr>, <abbr title="Md Masoom Rabbani">MMR</abbr>, <abbr title="Mauro Conti">MC</abbr>, <abbr title="Nele Mentens">NM</abbr>), pp. 746–751.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-BurrelloCSBR.html">DATE-2019-BurrelloCSBR</a></dt><dd>Laelaps: An Energy-Efficient Seizure Detection Algorithm from Long-term Human iEEG Recordings without False Alarms (<abbr title="Alessio Burrello">AB</abbr>, <abbr title="Lukas Cavigelli">LC</abbr>, <abbr title="Kaspar Schindler">KS</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Abbas Rahimi">AR</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-VenutoM.html">DATE-2019-VenutoM</a></dt><dd>Automatic Time-Frequency Analysis of MRPs for Mind-controlled Mechatronic Devices (<abbr title="Daniela De Venuto">DDV</abbr>, <abbr title="Giovanni Mezzina">GM</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-PascualAA.html">DATE-2019-PascualAA</a></dt><dd>A Self-Learning Methodology for Epileptic Seizure Detection with Minimally-Supervised Edge Labeling (<abbr title="Damian Pascual">DP</abbr>, <abbr title="Amir Aminifar">AA</abbr>, <abbr title="David Atienza">DA</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ChhetriLWF.html">DATE-2019-ChhetriLWF</a></dt><dd>GAN-Sec: Generative Adversarial Network Modeling for the Security Analysis of Cyber-Physical Production Systems (<abbr title="Sujit Rokka Chhetri">SRC</abbr>, <abbr title="Anthony Bahadir Lopez">ABL</abbr>, <abbr title="Jiang Wan">JW</abbr>, <abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>), pp. 770–775.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-DinakarraoSMNRH.html">DATE-2019-DinakarraoSMNRH</a></dt><dd>Lightweight Node-level Malware Detection and Network-level Malware Confinement in IoT Networks (<abbr title="Sai Manoj Pudukotai Dinakarrao">SMPD</abbr>, <abbr title="Hossein Sayadi">HS</abbr>, <abbr title="Hosein Mohammadi Makrani">HMM</abbr>, <abbr title="Cameron Nowzari">CN</abbr>, <abbr title="Setareh Rafatirad">SR</abbr>, <abbr title="Houman Homayoun">HH</abbr>), pp. 776–781.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-BuXRYWL.html">DATE-2019-BuXRYWL</a></dt><dd>Incremental Online Verification of Dynamic Cyber-Physical Systems (<abbr title="Lei Bu">LB</abbr>, <abbr title="Shaopeng Xing">SX</abbr>, <abbr title="Xinyue Ren">XR</abbr>, <abbr title="Yang Yang">YY</abbr>, <abbr title="Qixin Wang">QW</abbr>, <abbr title="Xuandong Li">XL</abbr>), pp. 782–787.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-VatanparvarF.html">DATE-2019-VatanparvarF</a></dt><dd>Self-Secured Control with Anomaly Detection and Recovery in Automotive Cyber-Physical Systems (<abbr title="Korosh Vatanparvar">KV</abbr>, <abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>), pp. 788–793.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-YuNLTH.html">DATE-2019-YuNLTH</a></dt><dd>Time-division Multiplexing Automata Processor (<abbr title="Jintao Yu">JY</abbr>, <abbr title="Hoang Anh Du Nguyen">HADN</abbr>, <abbr title="Muath Abu Lebdeh">MAL</abbr>, <abbr title="Mottaqiallah Taouil">MT</abbr>, <abbr title="Said Hamdioui">SH</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-GlovaALHX.html">DATE-2019-GlovaALHX</a></dt><dd>Near-Data Acceleration of Privacy-Preserving Biomarker Search with 3D-Stacked Memory (<abbr title="Alvin Oliver Glova">AOG</abbr>, <abbr title="Itir Akgun">IA</abbr>, <abbr title="Shuangchen Li">SL</abbr>, <abbr title="Xing Hu 0001">XH0</abbr>, <abbr title="Yuan Xie 0001">YX0</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WuWZMSL.html">DATE-2019-WuWZMSL</a></dt><dd>Towards Cross-Platform Inference on Edge Devices with Emerging Neuromorphic Architecture (<abbr title="Shangyu Wu">SW</abbr>, <abbr title="Yi Wang 0003">YW0</abbr>, <abbr title="Amelie Chi Zhou">ACZ</abbr>, <abbr title="Rui Mao">RM</abbr>, <abbr title="Zili Shao">ZS</abbr>, <abbr title="Tao Li">TL</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-GaborSBANPKD.html">DATE-2019-GaborSBANPKD</a></dt><dd>Error-Shielded Register Renaming Sub-system for a Dynamically Scheduled Out-of-Order Core (<abbr title="Ron Gabor">RG</abbr>, <abbr title="Yiannakis Sazeides">YS</abbr>, <abbr title="Arkady Bramnik">AB</abbr>, <abbr title="Alexandros Andreou">AA</abbr>, <abbr title="Chrysostomos Nicopoulos">CN</abbr>, <abbr title="Karyofyllis Patsidis">KP</abbr>, <abbr title="Dimitris Konstantinou">DK</abbr>, <abbr title="Giorgos Dimitrakopoulos">GD</abbr>), pp. 812–817.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-BenedicteHAC.html">DATE-2019-BenedicteHAC</a></dt><dd>LAEC: Look-Ahead Error Correction Codes in Embedded Processors L1 Data Cache (<abbr title="Pedro Benedicte">PB</abbr>, <abbr title="Carles Hernández">CH</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), pp. 818–823.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AlcaideKHA.html">DATE-2019-AlcaideKHA</a></dt><dd>High-Integrity GPU Designs for Critical Real-Time Automotive Systems (<abbr title="Sergi Alcaide">SA</abbr>, <abbr title="Leonidas Kosmidis">LK</abbr>, <abbr title="Carles Hernández">CH</abbr>, <abbr title="Jaume Abella">JA</abbr>), pp. 824–829.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HeoKKWY.html">DATE-2019-HeoKKWY</a></dt><dd>Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI (<abbr title="Sun ik Heo">SiH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Minsoo Kim">MK</abbr>, <abbr title="Lutong Wang">LW</abbr>, <abbr title="Chutong Yang">CY</abbr>), pp. 830–835.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WangWSZZ.html">DATE-2019-WangWSZZ</a></dt><dd>Optimizing the Energy Efficiency of Power Supply in Heterogeneous Multicore Chips with Integrated Switched-Capacitor Converters (<abbr title="Lu Wang">LW</abbr>, <abbr title="Leilei Wang">LW</abbr>, <abbr title="Dejia Shang">DS</abbr>, <abbr title="Cheng Zhuo">CZ</abbr>, <abbr title="Pingqiang Zhou">PZ</abbr>), pp. 836–841.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-KahngKKSX.html">DATE-2019-KahngKKSX</a></dt><dd>Power Delivery Pathfinding for Emerging Die-to-Wafer Integration Technology (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Seokhyeong Kang">SK</abbr>, <abbr title="Seungwon Kim">SK</abbr>, <abbr title="Kambiz Samadi">KS</abbr>, <abbr title="Bangqi Xu">BX</abbr>), pp. 842–847.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-MocerinoTC.html">DATE-2019-MocerinoTC</a></dt><dd>Energy-Efficient Convolutional Neural Networks via Recurrent Data Reuse (<abbr title="Luca Mocerino">LM</abbr>, <abbr title="Valerio Tenace">VT</abbr>, <abbr title="Andrea Calimera">AC</abbr>), pp. 848–853.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-CheshmikhaniFA.html">DATE-2019-CheshmikhaniFA</a></dt><dd>Enhancing Reliability of STT-MRAM Caches by Eliminating Read Disturbance Accumulation (<abbr title="Elham Cheshmikhani">EC</abbr>, <abbr title="Hamed Farbeh">HF</abbr>, <abbr title="Hossein Asadi">HA</abbr>), pp. 854–859.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-TanWYDCL.html">DATE-2019-TanWYDCL</a></dt><dd>UIMigrate: Adaptive Data Migration for Hybrid Non-Volatile Memory Systems (<abbr title="Yujuan Tan">YT</abbr>, <abbr title="Baiping Wang">BW</abbr>, <abbr title="Zhichao Yan">ZY</abbr>, <abbr title="Qiuwei Deng">QD</abbr>, <abbr title="Xianzhang Chen">XC</abbr>, <abbr title="Duo Liu">DL</abbr>), pp. 860–865.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-YangLCZWDT.html">DATE-2019-YangLCZWDT</a></dt><dd>Reducing Write Amplification for Inodes of Journaling File System using Persistent Memory (<abbr title="Chaoshu Yang">CY</abbr>, <abbr title="Duo Liu">DL</abbr>, <abbr title="Xianzhang Chen">XC</abbr>, <abbr title="Runyu Zhang">RZ</abbr>, <abbr title="Wenbin Wang">WW</abbr>, <abbr title="Moming Duan">MD</abbr>, <abbr title="Yujuan Tan">YT</abbr>), pp. 866–871.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ProbstlPSC.html">DATE-2019-ProbstlPSC</a></dt><dd>Cost/Privacy Co-optimization in Smart Energy Grids (<abbr title="Alma Pröbstl">AP</abbr>, <abbr title="Sangyoung Park">SP</abbr>, <abbr title="Sebastian Steinhorst">SS</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>), pp. 872–877.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SioziosS.html">DATE-2019-SioziosS</a></dt><dd>A Low-Complexity Framework for Distributed Energy Market Targeting Smart-Grid (<abbr title="Kostas Siozios">KS</abbr>, <abbr title="Stylianos Siskos">SS</abbr>), pp. 878–883.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-PagliariVMP.html">DATE-2019-PagliariVMP</a></dt><dd>Irradiance-Driven Partial Reconfiguration of PV Panels (<abbr title="Daniele Jahier Pagliari">DJP</abbr>, <abbr title="Sara Vinco">SV</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 884–889.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-RingBLWD.html">DATE-2019-RingBLWD</a></dt><dd>Better Late Than Never : Verification of Embedded Systems After Deployment (<abbr title="Martin Ring">MR</abbr>, <abbr title="Fritjof Bornebusch">FB</abbr>, <abbr title="Christoph Lüth">CL</abbr>, <abbr title="Robert Wille">RW</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 890–895.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ChenUBC.html">DATE-2019-ChenUBC</a></dt><dd>Efficient Computation of Deadline-Miss Probability and Potential Pitfalls (<abbr title="Kuan-Hsun Chen">KHC</abbr>, <abbr title="Niklas Ueter">NU</abbr>, <abbr title="Georg von der Brüggen">GvdB</abbr>, <abbr title="Jian-Jia Chen">JJC</abbr>), pp. 896–901.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-KhalidHRQ0.html">DATE-2019-KhalidHRQ0</a></dt><dd>FAdeML: Understanding the Impact of Pre-Processing Noise Filtering on Adversarial Machine Learning (<abbr title="Faiq Khalid">FK</abbr>, <abbr title="Muhammad Abdullah Hanif">MAH</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Junaid Qadir 0001">JQ0</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>), pp. 902–907.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-OhYCCYP.html">DATE-2019-OhYCCYP</a></dt><dd>Real-Time Anomalous Branch Behavior Inference with a GPU-inspired Engine for Machine Learning Models (<abbr title="Hyunyoung Oh">HO</abbr>, <abbr title="Hayoon Yi">HY</abbr>, <abbr title="Hyeokjun Choe">HC</abbr>, <abbr title="Yeongpil Cho">YC</abbr>, <abbr title="Sungroh Yoon">SY</abbr>, <abbr title="Yunheung Paek">YP</abbr>), pp. 908–913.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AbbassiKRKJG0.html">DATE-2019-AbbassiKRKJG0</a></dt><dd>TrojanZero: Switching Activity-Aware Design of Undetectable Hardware Trojans with Zero Power and Area Footprint (<abbr title="Imran Hafeez Abbassi">IHA</abbr>, <abbr title="Faiq Khalid">FK</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Awais Mehmood Kamboh">AMK</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Siddharth Garg">SG</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>), pp. 914–919.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-BernardiCFPPRSL.html">DATE-2019-BernardiCFPPRSL</a></dt><dd>Non-Intrusive Self-Test Library for Automotive Critical Applications: Constraints and Solutions (<abbr title="Paolo Bernardi">PB</abbr>, <abbr title="Riccardo Cantoro">RC</abbr>, <abbr title="Andrea Floridia">AF</abbr>, <abbr title="Davide Piumatti">DP</abbr>, <abbr title="C. Pogonea">CP</abbr>, <abbr title="Annachiara Ruospo">AR</abbr>, <abbr title="Ernesto Sánchez 0001">ES0</abbr>, <abbr title="Sergio de Luca">SdL</abbr>, <abbr title="Alessandro Sansonetti">AS</abbr>), pp. 920–923.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-SeoK.html">DATE-2019-SeoK</a></dt><dd>Dependency-Resolving Intra-Unit Pipeline Architecture for High-Throughput Multipliers (<abbr title="Jihee Seo">JS</abbr>, <abbr title="Dae Hyun Kim">DHK</abbr>), pp. 924–927.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-AnsariC0.html">DATE-2019-AnsariC0</a></dt><dd>A Hardware-Efficient Logarithmic Multiplier with Improved Accuracy (<abbr title="Mohammad Saeed Ansari">MSA</abbr>, <abbr title="Bruce F. Cockburn">BFC</abbr>, <abbr title="Jie Han 0001">JH0</abbr>), pp. 928–931.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-CilardoGS.html">DATE-2019-CilardoGS</a></dt><dd>Lightweight hardware support for selective coherence in heterogeneous manycore accelerators (<abbr title="Alessandro Cilardo">AC</abbr>, <abbr title="Mirko Gagliardi">MG</abbr>, <abbr title="Vincenzo Scotti">VS</abbr>), pp. 932–935.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-SironeS.html">DATE-2019-SironeS</a></dt><dd>Functional Analysis Attacks on Logic Locking (<abbr title="Deepak Sirone">DS</abbr>, <abbr title="Pramod Subramanyan">PS</abbr>), pp. 936–939.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ShenLKRZ.html">DATE-2019-ShenLKRZ</a></dt><dd>SigAttack: New High-level SAT-based Attack on Logic Encryptions (<abbr title="Yuanqi Shen">YS</abbr>, <abbr title="You Li">YL</abbr>, <abbr title="Shuyu Kong">SK</abbr>, <abbr title="Amin Rezaei">AR</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 940–943.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-MayerSM.html">DATE-2019-MayerSM</a></dt><dd>ZeroPowerTouch: Zero-Power Smart Receiver for Touch Communication and Sensing in Wearable Applications (<abbr title="Philipp Mayer">PM</abbr>, <abbr title="Raphael Strebel">RS</abbr>, <abbr title="Michele Magno">MM</abbr>), pp. 944–947.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-FerrettiAPAACR.html">DATE-2019-FerrettiAPAACR</a></dt><dd>Tailoring SVM Inference for Resource-Efficient ECG-Based Epilepsy Monitors (<abbr title="Lorenzo Ferretti">LF</abbr>, <abbr title="Giovanni Ansaloni">GA</abbr>, <abbr title="Laura Pozzi">LP</abbr>, <abbr title="Amir Aminifar">AA</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Leila Cammoun">LC</abbr>, <abbr title="Philippe Ryvlin">PR</abbr>), pp. 948–951.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-DemroziBTP.html">DATE-2019-DemroziBTP</a></dt><dd>An indoor localization system to detect areas causing the freezing of gait in Parkinsonians (<abbr title="Florenc Demrozi">FD</abbr>, <abbr title="Vladislav Bragoi">VB</abbr>, <abbr title="Federico Tramarin">FT</abbr>, <abbr title="Graziano Pravadelli">GP</abbr>), pp. 952–955.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-FischbachHL.html">DATE-2019-FischbachHL</a></dt><dd>Assembly-Related Chip/Package Co-Design of Heterogeneous Systems Manufactured by Micro-Transfer Printing (<abbr title="Robert Fischbach">RF</abbr>, <abbr title="Tilman Horst">TH</abbr>, <abbr title="Jens Lienig">JL</abbr>), pp. 956–959.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-MandalJOKGNRSHR.html">DATE-2019-MandalJOKGNRSHR</a></dt><dd>Visual Inertial Odometry At the Edge: A Hardware-Software Co-design Approach for Ultra-low Latency and Power (<abbr title="Dipan Kumar Mandal">DKM</abbr>, <abbr title="Srivatsava Jandhyala">SJ</abbr>, <abbr title="Om J. Omer">OJO</abbr>, <abbr title="Gurpreet S. Kalsi">GSK</abbr>, <abbr title="Biji George">BG</abbr>, <abbr title="Gopi Neela">GN</abbr>, <abbr title="Santhosh Kumar Rethinagiri">SKR</abbr>, <abbr title="Sreenivas Subramoney">SS</abbr>, <abbr title="Lance Hacking">LH</abbr>, <abbr title="Jim Radford">JR</abbr>, <abbr title="Eagle Jones">EJ</abbr>, <abbr title="Belliappa Kuttanna">BK</abbr>, <abbr title="Hong Wang 0003">HW0</abbr>), pp. 960–963.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-MarchisioH0.html">DATE-2019-MarchisioH0</a></dt><dd>CapsAcc: An Efficient Hardware Accelerator for CapsuleNets with Data Reuse (<abbr title="Alberto Marchisio">AM</abbr>, <abbr title="Muhammad Abdullah Hanif">MAH</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>), pp. 964–967.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ChangKK.html">DATE-2019-ChangKK</a></dt><dd>SDCNN: An Efficient Sparse Deconvolutional Neural Network Accelerator on FPGA (<abbr title="Jung-Woo Chang">JWC</abbr>, <abbr title="Keon-Woo Kang">KWK</abbr>, <abbr title="Suk-Ju Kang">SJK</abbr>), pp. 968–971.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-HussainSH.html">DATE-2019-HussainSH</a></dt><dd>A Fine-Grained Soft Error Resilient Architecture under Power Considerations (<abbr title="Sajjad Hussain">SH</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 972–975.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-PsiakisKS.html">DATE-2019-PsiakisKS</a></dt><dd>Fine-Grained Hardware Mitigation for Multiple Long-Duration Transients on VLIW Function Units (<abbr title="Rafail Psiakis">RP</abbr>, <abbr title="Angeliki Kritikakou">AK</abbr>, <abbr title="Olivier Sentieys">OS</abbr>), pp. 976–979.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-MaragkoudakiMP.html">DATE-2019-MaragkoudakiMP</a></dt><dd>Adaptive Word Reordering for Low-Power Inter-Chip Communication (<abbr title="Eleni Maragkoudaki">EM</abbr>, <abbr title="Przemyslaw Mroszczyk">PM</abbr>, <abbr title="Vasilis F. Pavlidis">VFP</abbr>), pp. 980–983.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-CuiYLZG.html">DATE-2019-CuiYLZG</a></dt><dd>Machine-Learning-Driven Matrix Ordering for Power Grid Analysis (<abbr title="Ganqu Cui">GC</abbr>, <abbr title="Wenjian Yu">WY</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Zhiyu Zeng">ZZ</abbr>, <abbr title="Ben Gu">BG</abbr>), pp. 984–987.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-BrignonP.html">DATE-2019-BrignonP</a></dt><dd>Assertion-Based Verification through Binary Instrumentation (<abbr title="Enzo Brignon">EB</abbr>, <abbr title="Laurence Pierre">LP</abbr>), pp. 988–991.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-CoxC.html">DATE-2019-CoxC</a></dt><dd>Hardware and firmware verification and validation: an algorithm-to-firmware development methodology (<abbr title="Henry Cox">HC</abbr>, <abbr title="Harry H. Chen">HHC</abbr>), pp. 992–993.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2019-FadihehSBMK.html">DATE-2019-FadihehSBMK</a></dt><dd>Processor Hardware Security Vulnerabilities and their Detection by Unique Program Execution Checking (<abbr title="Mohammad Rahmani Fadiheh">MRF</abbr>, <abbr title="Dominik Stoffel">DS</abbr>, <abbr title="Clark W. Barrett">CWB</abbr>, <abbr title="Subhasish Mitra">SM</abbr>, <abbr title="Wolfgang Kunz">WK</abbr>), pp. 994–999.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SinghDSSGFSKBEM.html">DATE-2019-SinghDSSGFSKBEM</a></dt><dd>Symbolic QED Pre-silicon Verification for Automotive Microcontroller Cores: Industrial Case Study (<abbr title="Eshan Singh">ES</abbr>, <abbr title="Keerthikumara Devarajegowda">KD</abbr>, <abbr title="Sebastian Simon">SS</abbr>, <abbr title="Ralf Schnieder">RS</abbr>, <abbr title="Karthik Ganesan">KG</abbr>, <abbr title="Mohammad Rahmani Fadiheh">MRF</abbr>, <abbr title="Dominik Stoffel">DS</abbr>, <abbr title="Wolfgang Kunz">WK</abbr>, <abbr title="Clark W. Barrett">CWB</abbr>, <abbr title="Wolfgang Ecker">WE</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 1000–1005.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-GielenXGM.html">DATE-2019-GielenXGM</a></dt><dd>Review of Methodologies for Pre- and Post-Silicon Analog Verification in Mixed-Signal SOCs (<abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Nektar Xama">NX</abbr>, <abbr title="Karthik Ganesan">KG</abbr>, <abbr title="Subhasish Mitra">SM</abbr>), pp. 1006–1009.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-LuoLW0.html">DATE-2019-LuoLW0</a></dt><dd>On Functional Test Generation for Deep Neural Network IPs (<abbr title="Bo Luo">BL</abbr>, <abbr title="Yu Li">YL</abbr>, <abbr title="Lingxiao Wei">LW</abbr>, <abbr title="Qiang Xu 0001">QX0</abbr>), pp. 1010–1015.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-RaiolaTBALW00.html">DATE-2019-RaiolaTBALW00</a></dt><dd>On Secure Data Flow in Reconfigurable Scan Networks (<abbr title="Pascal Raiola">PR</abbr>, <abbr title="Benjamin Thiemann">BT</abbr>, <abbr title="Jan Burchard">JB</abbr>, <abbr title="Ahmed Atteya">AA</abbr>, <abbr title="Natalia Lylina">NL</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>, <abbr title="Bernd Becker 0001">BB0</abbr>, <abbr title="Matthias Sauer 0002">MS0</abbr>), pp. 1016–1021.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WangPRSV.html">DATE-2019-WangPRSV</a></dt><dd>Resynthesis for Avoiding Undetectable Faults Based on Design-for-Manufacturability Guidelines (<abbr title="Naixing Wang">NW</abbr>, <abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Arani Sinha">AS</abbr>, <abbr title="Srikanth Venkataraman">SV</abbr>), pp. 1022–1027.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-GebregiorgisT.html">DATE-2019-GebregiorgisT</a></dt><dd>Test Pattern Generation for Approximate Circuits Based on Boolean Satisfiability (<abbr title="Anteneh Gebregiorgis">AG</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 1028–1033.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HemmatiBN.html">DATE-2019-HemmatiBN</a></dt><dd>Adaptive Vehicle Detection for Real-time Autonomous Driving System (<abbr title="Maryam Hemmati">MH</abbr>, <abbr title="Morteza Biglari-Abhari">MBA</abbr>, <abbr title="Smaïl Niar">SN</abbr>), pp. 1034–1039.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WeiYZZ0.html">DATE-2019-WeiYZZ0</a></dt><dd>An Efficient FPGA-based Floating Random Walk Solver for Capacitance Extraction using SDAccel (<abbr title="Xin Wei">XW</abbr>, <abbr title="Changhao Yan">CY</abbr>, <abbr title="Hai Zhou">HZ</abbr>, <abbr title="Dian Zhou">DZ</abbr>, <abbr title="Xuan Zeng 0001">XZ0</abbr>), pp. 1040–1045.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-GueguenST.html">DATE-2019-GueguenST</a></dt><dd>Accelerating Itemset Sampling using Satisfiability Constraints on FPGA (<abbr title="Mael Gueguen">MG</abbr>, <abbr title="Olivier Sentieys">OS</abbr>, <abbr title="Alexandre Termier">AT</abbr>), pp. 1046–1051.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HanXDSS.html">DATE-2019-HanXDSS</a></dt><dd>DS-Cache: A Refined Directory Entry Lookup Cache with Prefix-Awareness for Mobile Devices (<abbr title="Lei Han">LH</abbr>, <abbr title="Bin Xiao">BX</abbr>, <abbr title="Xuwei Dong">XD</abbr>, <abbr title="Zhaoyan Shen">ZS</abbr>, <abbr title="Zili Shao">ZS</abbr>), pp. 1052–1057.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-MaGCHW.html">DATE-2019-MaGCHW</a></dt><dd>Improving the DRAM Access Efficiency for Matrix Multiplication on Multicore Accelerators (<abbr title="Sheng Ma">SM</abbr>, <abbr title="Yang Guo 0003">YG0</abbr>, <abbr title="Shenggang Chen">SC</abbr>, <abbr title="Libo Huang">LH</abbr>, <abbr title="Zhiying Wang">ZW</abbr>), pp. 1058–1063.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-Qin0TLZ.html">DATE-2019-Qin0TLZ</a></dt><dd>QBLK: Towards Fully Exploiting the Parallelism of Open-Channel SSDs (<abbr title="Hongwei Qin">HQ</abbr>, <abbr title="Dan Feng 0001">DF0</abbr>, <abbr title="Wei Tong">WT</abbr>, <abbr title="Jingning Liu">JL</abbr>, <abbr title="Yutong Zhao">YZ</abbr>), pp. 1064–1069.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FerragutiPSFB.html">DATE-2019-FerragutiPSFB</a></dt><dd>A Methodology for Comparative Analysis of Collaborative Robots for Industry 4.0 (<abbr title="Federica Ferraguti">FF</abbr>, <abbr title="Andrea Pertosa">AP</abbr>, <abbr title="Cristian Secchi">CS</abbr>, <abbr title="Cesare Fantuzzi">CF</abbr>, <abbr title="Marcello Bonfè">MB</abbr>), pp. 1070–1075.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SchoenliebPSHD.html">DATE-2019-SchoenliebPSHD</a></dt><dd>Hybrid Sensing Approach For Coded Modulation Time-of-Flight Cameras (<abbr title="Armin Schoenlieb">AS</abbr>, <abbr title="Hannes Plank">HP</abbr>, <abbr title="Christian Steger">CS</abbr>, <abbr title="Gerald Holweg">GH</abbr>, <abbr title="Norbert Druml">ND</abbr>), pp. 1076–1081.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-RazaviBK.html">DATE-2019-RazaviBK</a></dt><dd>Communication-Computation co-Design of Decentralized Task Chain in CPS Applications (<abbr title="Seyyed Ahmad Razavi">SAR</abbr>, <abbr title="Eli Bozorgzadeh">EB</abbr>, <abbr title="Solmaz S. Kia">SSK</abbr>), pp. 1082–1087.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FukutomiAKN.html">DATE-2019-FukutomiAKN</a></dt><dd>Resource Manager for Scalable Performance in ROS Distributed Environments (<abbr title="Daisuke Fukutomi">DF</abbr>, <abbr title="Takuya Azumi">TA</abbr>, <abbr title="Shinpei Kato">SK</abbr>, <abbr title="Nobuhiko Nishio">NN</abbr>), pp. 1088–1093.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-VogelSGA19a.html">DATE-2019-VogelSGA19a</a></dt><dd>Self-Supervised Quantization of Pre-Trained Neural Networks for Multiplierless Acceleration (<abbr title="Sebastian Vogel">SV</abbr>, <abbr title="Jannik Springer">JS</abbr>, <abbr title="Andre Guntoro">AG</abbr>, <abbr title="Gerd Ascheid">GA</abbr>), pp. 1094–1099.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HoVW.html">DATE-2019-HoVW</a></dt><dd>Multi-objective Precision Optimization of Deep Neural Networks for Edge Devices (<abbr title="Nhut-Minh Ho">NMH</abbr>, <abbr title="Ramesh Vaddi">RV</abbr>, <abbr title="Weng-Fai Wong">WFW</abbr>), pp. 1100–1105.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AhmadP.html">DATE-2019-AhmadP</a></dt><dd>Towards Design Space Exploration and Optimization of Fast Algorithms for Convolutional Neural Networks (CNNs) on FPGAs (<abbr title="Afzal Ahmad">AA</abbr>, <abbr title="Muhammad Adeel Pasha">MAP</abbr>), pp. 1106–1111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LinLAT0.html">DATE-2019-LinLAT0</a></dt><dd>Accelerating Local Binary Pattern Networks with Software-Programmable FPGAs (<abbr title="Jeng-Hau Lin">JHL</abbr>, <abbr title="Atieh Lotfi">AL</abbr>, <abbr title="Vahideh Akhlaghi">VA</abbr>, <abbr title="Zhuowen Tu">ZT</abbr>, <abbr title="Rajesh K. Gupta 0001">RKG0</abbr>), pp. 1112–1117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-BadierLCG.html">DATE-2019-BadierLCG</a></dt><dd>Transient Key-based Obfuscation for HLS in an Untrusted Cloud Environment (<abbr title="Hannah Badier">HB</abbr>, <abbr title="Jean-Christophe Le Lann">JCLL</abbr>, <abbr title="Philippe Coussy">PC</abbr>, <abbr title="Guy Gogniat">GG</abbr>), pp. 1118–1123.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-PilatoBSRK.html">DATE-2019-PilatoBSRK</a></dt><dd>High-Level Synthesis of Benevolent Trojans (<abbr title="Christian Pilato">CP</abbr>, <abbr title="Kanad Basu">KB</abbr>, <abbr title="Mohammed Shayan">MS</abbr>, <abbr title="Francesco Regazzoni 0001">FR0</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 1124–1129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ZhaoLSZ.html">DATE-2019-ZhaoLSZ</a></dt><dd>Machine Learning Based Routing Congestion Prediction in FPGA High-Level Synthesis (<abbr title="Jieru Zhao">JZ</abbr>, <abbr title="Tingyuan Liang">TL</abbr>, <abbr title="Sharad Sinha">SS</abbr>, <abbr title="Wei Zhang 0012">WZ0</abbr>), pp. 1130–1135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WernerSUM.html">DATE-2019-WernerSUM</a></dt><dd>Protecting RISC-V Processors against Physical Attacks (<abbr title="Mario Werner">MW</abbr>, <abbr title="Robert Schilling">RS</abbr>, <abbr title="Thomas Unterluggauer">TU</abbr>, <abbr title="Stefan Mangard">SM</abbr>), pp. 1136–1141.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LebedevHDKLASD.html">DATE-2019-LebedevHDKLASD</a></dt><dd>Sanctorum: A lightweight security monitor for secure enclaves (<abbr title="Ilia A. Lebedev">IAL</abbr>, <abbr title="Kyle Hogan">KH</abbr>, <abbr title="Jules Drean">JD</abbr>, <abbr title="David Kohlbrenner">DK</abbr>, <abbr title="Dayeol Lee">DL</abbr>, <abbr title="Krste Asanovic">KA</abbr>, <abbr title="Dawn Song">DS</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 1142–1147.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FritzmannSMRSS.html">DATE-2019-FritzmannSMRSS</a></dt><dd>Towards Reliable and Secure Post-Quantum Co-Processors based on RISC-V (<abbr title="Tim Fritzmann">TF</abbr>, <abbr title="Uzair Sharif">US</abbr>, <abbr title="Daniel Müller-Gritschneder">DMG</abbr>, <abbr title="Cezar Reinbrecht">CR</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>, <abbr title="Johanna Sepúlveda">JS</abbr>), pp. 1148–1153.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AuerSH.html">DATE-2019-AuerSH</a></dt><dd>A Security Architecture for RISC-V based IoT Devices (<abbr title="Lukas Auer">LA</abbr>, <abbr title="Christian Skubich">CS</abbr>, <abbr title="Matthias Hiller">MH</abbr>), pp. 1154–1159.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-CharlesLM.html">DATE-2019-CharlesLM</a></dt><dd>Real-time Detection and Localization of DoS Attacks in NoC based SoCs (<abbr title="Subodha Charles">SC</abbr>, <abbr title="Yangdi Lyu">YL</abbr>, <abbr title="Prabhat Mishra 0001">PM0</abbr>), pp. 1160–1165.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WangLKB.html">DATE-2019-WangLKB</a></dt><dd>High-performance, Energy-efficient, Fault-tolerant Network-on-Chip Design Using Reinforcement Learnin (<abbr title="Ke Wang">KW</abbr>, <abbr title="Ahmed Louri">AL</abbr>, <abbr title="Avinash Karanth">AK</abbr>, <abbr title="Razvan C. Bunescu">RCB</abbr>), pp. 1166–1171.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ZouWLL.html">DATE-2019-ZouWLL</a></dt><dd>Learn-to-Scale: Parallelizing Deep Learning Inference on Chip Multiprocessor Architecture (<abbr title="Kaiwei Zou">KZ</abbr>, <abbr title="Ying Wang 0001">YW0</abbr>, <abbr title="Huawei Li">HL</abbr>, <abbr title="Xiaowei Li 0001">XL0</abbr>), pp. 1172–1177.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WangL.html">DATE-2019-WangL</a></dt><dd>Advance Virtual Channel Reservation (<abbr title="Boqian Wang">BW</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>), pp. 1178–1183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LalLJ.html">DATE-2019-LalLJ</a></dt><dd>SLC: Memory Access Granularity Aware Selective Lossy Compression for GPUs (<abbr title="Sohan Lal">SL</abbr>, <abbr title="Jan Lucas">JL</abbr>, <abbr title="Ben H. H. Juurlink">BHHJ</abbr>), pp. 1184–1189.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-TanYSF.html">DATE-2019-TanYSF</a></dt><dd>LoSCache: Leveraging Locality Similarity to Build Energy-Efficient GPU L2 Cache (<abbr title="Jingweijia Tan">JT</abbr>, <abbr title="Kaige Yan">KY</abbr>, <abbr title="Shuaiwen Leon Song">SLS</abbr>, <abbr title="Xin Fu">XF</abbr>), pp. 1190–1195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AhmadianSA.html">DATE-2019-AhmadianSA</a></dt><dd>LBICA: A Load Balancer for I/O Cache Architectures (<abbr title="Saba Ahmadian">SA</abbr>, <abbr title="Reza Salkhordeh">RS</abbr>, <abbr title="Hossein Asadi">HA</abbr>), pp. 1196–1201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-MezzettiBABC.html">DATE-2019-MezzettiBABC</a></dt><dd>AURIX TC277 Multicore Contention Model Integration for Automotive Applications (<abbr title="Enrico Mezzetti">EM</abbr>, <abbr title="Luca Barbina">LB</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Stefania Botta">SB</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), pp. 1202–1203.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2019-KangPBCLLL.html">DATE-2019-KangPBCLLL</a></dt><dd>Seamless SoC Verification Using Virtual Platforms: An Industrial Case Study (<abbr title="Kyungsu Kang">KK</abbr>, <abbr title="Sangho Park">SP</abbr>, <abbr title="Byeongwook Bae">BB</abbr>, <abbr title="Jungyun Choi">JC</abbr>, <abbr title="SungGil Lee">SL</abbr>, <abbr title="Byunghoon Lee">BL</abbr>, <abbr title="Jong-Bae Lee">JBL</abbr>), pp. 1204–1205.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2019-FernandezFAC.html">DATE-2019-FernandezFAC</a></dt><dd>Multicore Early Design Stage Guaranteed Performance Estimates for the Space Domain (<abbr title="Mikel Fernández">MF</abbr>, <abbr title="Gabriel Fernandez">GF</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), pp. 1206–1207.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2019-Lehnigk-EmdenAK.html">DATE-2019-Lehnigk-EmdenAK</a></dt><dd>Polar Code Decoder Framework (<abbr title="Timo Lehnigk-Emden">TLE</abbr>, <abbr title="Matthias Alles">MA</abbr>, <abbr title="Claus Kestel">CK</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 1208–1209.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2019-KohlerNEB.html">DATE-2019-KohlerNEB</a></dt><dd>Increasing Accuracy of Timing Models: From CPA to CPA+ (<abbr title="Leonie Köhler">LK</abbr>, <abbr title="Borislav Nikolic">BN</abbr>, <abbr title="Rolf Ernst">RE</abbr>, <abbr title="Marc Boyer">MB</abbr>), pp. 1210–1215.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SchoeberlSBS.html">DATE-2019-SchoeberlSBS</a></dt><dd>Scratchpad Memories with Ownership (<abbr title="Martin Schoeberl">MS</abbr>, <abbr title="Tórur Biskopstø Strøm">TBS</abbr>, <abbr title="Oktay Baris">OB</abbr>, <abbr title="Jens Sparsø">JS</abbr>), pp. 1216–1221.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ChenFWLS.html">DATE-2019-ChenFWLS</a></dt><dd>A Container-based DoS Attack-Resilient Control Framework for Real-Time UAV Systems (<abbr title="Jiyang Chen">JC</abbr>, <abbr title="Zhiwei Feng">ZF</abbr>, <abbr title="Jen-Yang Wen">JYW</abbr>, <abbr title="Bo Liu">BL</abbr>, <abbr title="Lui Sha">LS</abbr>), pp. 1222–1227.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-YalcinkayaNB.html">DATE-2019-YalcinkayaNB</a></dt><dd>An Exact Schedulability Test for Non-Preemptive Self-Suspending Real-Time Tasks (<abbr title="Beyazit Yalcinkaya">BY</abbr>, <abbr title="Mitra Nasri">MN</abbr>, <abbr title="Björn B. Brandenburg">BBB</abbr>), pp. 1228–1233.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WilleMN.html">DATE-2019-WilleMN</a></dt><dd>IBM's Qiskit Tool Chain: Working with and Developing for Real Quantum Computers (<abbr title="Robert Wille">RW</abbr>, <abbr title="Rod Van Meter">RVM</abbr>, <abbr title="Yehuda Naveh">YN</abbr>), pp. 1234–1240.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DATE-2019-ZhangZSLX.html">DATE-2019-ZhangZSLX</a></dt><dd>An Efficient Mapping Approach to Large-Scale DNNs on Multi-FPGA Architectures (<abbr title="Wentai Zhang">WZ</abbr>, <abbr title="Jiaxi Zhang">JZ</abbr>, <abbr title="Minghua Shen">MS</abbr>, <abbr title="Guojie Luo">GL</abbr>, <abbr title="Nong Xiao">NX</abbr>), pp. 1241–1244.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-BaoC0.html">DATE-2019-BaoC0</a></dt><dd>A Write-Efficient Cache Algorithm based on Macroscopic Trend for NVM-based Read Cache (<abbr title="Ning Bao">NB</abbr>, <abbr title="Yunpeng Chai">YC</abbr>, <abbr title="Xiao Qin 0001">XQ0</abbr>), pp. 1245–1248.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ListlMSN.html">DATE-2019-ListlMSN</a></dt><dd>SRAM Design Exploration with Integrated Application-Aware Aging Analysis (<abbr title="Alexandra Listl">AL</abbr>, <abbr title="Daniel Mueller-Gritschneder">DMG</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), pp. 1249–1252.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-CentomoFP.html">DATE-2019-CentomoFP</a></dt><dd>From Multi-Level to Abstract-Based Simulation of a Production Line (<abbr title="Stefano Centomo">SC</abbr>, <abbr title="Enrico Fraccaroli">EF</abbr>, <abbr title="Marco Panato">MP</abbr>), pp. 1253–1256.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-PencelliVAFNRRZ.html">DATE-2019-PencelliVAFNRRZ</a></dt><dd>Accurate Dynamic Modelling of Hydraulic Servomechanisms (<abbr title="Manuel Pencelli">MP</abbr>, <abbr title="Renzo Villa">RV</abbr>, <abbr title="Alfredo Argiolas">AA</abbr>, <abbr title="Gianni Ferretti">GF</abbr>, <abbr title="Marta Niccolini">MN</abbr>, <abbr title="Matteo Ragaglia">MR</abbr>, <abbr title="Paolo Rocco">PR</abbr>, <abbr title="Andrea Maria Zanchettin">AMZ</abbr>), pp. 1257–1260.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-PiccinelliVM.html">DATE-2019-PiccinelliVM</a></dt><dd>Planning with Real-Time Collision Avoidance for Cooperating Agents under Rigid Body Constraints (<abbr title="Nicola Piccinelli">NP</abbr>, <abbr title="Federico Vesentini">FV</abbr>, <abbr title="Riccardo Muradore">RM</abbr>), pp. 1261–1264.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-HsiehSD.html">DATE-2019-HsiehSD</a></dt><dd>The Case for Exploiting Underutilized Resources in Heterogeneous Mobile Architectures (<abbr title="Chen-Ying Hsieh">CYH</abbr>, <abbr title="Ardalan Amiri Sani">AAS</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 1265–1268.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-CuiLNX.html">DATE-2019-CuiLNX</a></dt><dd>Online Rare Category Detection for Edge Computing (<abbr title="Yufei Cui">YC</abbr>, <abbr title="Qiao Li 0001">QL0</abbr>, <abbr title="Sarana Nutanong">SN</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>), pp. 1269–1272.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-Huang0L0YG.html">DATE-2019-Huang0L0YG</a></dt><dd>RAGra: Leveraging Monolithic 3D ReRAM for Massively-Parallel Graph Processing (<abbr title="Yu Huang 0013">YH0</abbr>, <abbr title="Long Zheng 0003">LZ0</abbr>, <abbr title="Xiaofei Liao">XL</abbr>, <abbr title="Hai Jin 0001">HJ0</abbr>, <abbr title="Pengcheng Yao">PY</abbr>, <abbr title="Chuangyi Gui">CG</abbr>), pp. 1273–1276.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ServadeiZDMEW.html">DATE-2019-ServadeiZDMEW</a></dt><dd>Accurate Cost Estimation of Memory Systems Inspired by Machine Learning for Computer Vision (<abbr title="Lorenzo Servadei">LS</abbr>, <abbr title="Elena Zennaro">EZ</abbr>, <abbr title="Keerthikumara Devarajegowda">KD</abbr>, <abbr title="Martin Manzinger">MM</abbr>, <abbr title="Wolfgang Ecker">WE</abbr>, <abbr title="Robert Wille">RW</abbr>), pp. 1277–1280.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-SmythSH.html">DATE-2019-SmythSH</a></dt><dd>Practical Causality Handling for Synchronous Languages (<abbr title="Steven Smyth">SS</abbr>, <abbr title="Alexander Schulz-Rosengarten">ASR</abbr>, <abbr title="Reinhard von Hanxleden">RvH</abbr>), pp. 1281–1284.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-KimMSR.html">DATE-2019-KimMSR</a></dt><dd>Application Performance Prediction and Optimization Under Cache Allocation Technology (<abbr title="Yeseong Kim">YK</abbr>, <abbr title="Ankit More">AM</abbr>, <abbr title="Emily Shriver">ES</abbr>, <abbr title="Tajana Rosing">TR</abbr>), pp. 1285–1288.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-HashemiR.html">DATE-2019-HashemiR</a></dt><dd>Generalized Matrix Factorization Techniques for Approximate Logic Synthesis (<abbr title="Soheil Hashemi">SH</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 1289–1292.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-YangHZWL.html">DATE-2019-YangHZWL</a></dt><dd>CARS: A Multi-layer Conflict-Aware Request Scheduler for NVMe SSDs (<abbr title="Tianming Yang">TY</abbr>, <abbr title="Ping Huang">PH</abbr>, <abbr title="Weiying Zhang">WZ</abbr>, <abbr title="Haitao Wu">HW</abbr>, <abbr title="Longxin Lin">LL</abbr>), pp. 1293–1296.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-WittigHMF.html">DATE-2019-WittigHMF</a></dt><dd>Queue Based Memory Management Unit for Heterogeneous MPSoCs (<abbr title="Robert Wittig">RW</abbr>, <abbr title="Mattis Hasler">MH</abbr>, <abbr title="Emil Matús">EM</abbr>, <abbr title="Gerhard P. Fettweis">GPF</abbr>), pp. 1297–1300.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-EckerDWHS.html">DATE-2019-EckerDWHS</a></dt><dd>Embedded Systems' Automation following OMG's Model Driven Architecture Vision (<abbr title="Wolfgang Ecker">WE</abbr>, <abbr title="Keerthikumara Devarajegowda">KD</abbr>, <abbr title="Michael Werner">MW</abbr>, <abbr title="Zhao Han">ZH</abbr>, <abbr title="Lorenzo Servadei">LS</abbr>), pp. 1301–1306.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-KalyanaramanP.html">DATE-2019-KalyanaramanP</a></dt><dd>A Brief Survey of Algorithms, Architectures, and Challenges toward Extreme-scale Graph Analytics (<abbr title="Ananth Kalyanaraman">AK</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>), pp. 1307–1312.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-CastellanaDFFKL.html">DATE-2019-CastellanaDFFKL</a></dt><dd>A Parallel Graph Environment for Real-World Data Analytics Workflows (<abbr title="Vito Giovanni Castellana">VGC</abbr>, <abbr title="Maurizio Drocco">MD</abbr>, <abbr title="John Feo">JF</abbr>, <abbr title="Jesun Sahariar Firoz">JSF</abbr>, <abbr title="Thejaka Amila Kanewala">TAK</abbr>, <abbr title="Andrew Lumsdaine">AL</abbr>, <abbr title="Joseph B. Manzano">JBM</abbr>, <abbr title="Andres Marquez">AM</abbr>, <abbr title="Marco Minutoli">MM</abbr>, <abbr title="Joshua Suetterlein">JS</abbr>, <abbr title="Antonino Tumeo">AT</abbr>, <abbr title="Marcin Zalewski">MZ</abbr>), pp. 1313–1318.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-GrintenM.html">DATE-2019-GrintenM</a></dt><dd>Scaling up Network Centrality Computations * (<abbr title="Alexander van der Grinten">AvdG</abbr>, <abbr title="Henning Meyerhenke">HM</abbr>), pp. 1319–1324.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-DavilaONR.html">DATE-2019-DavilaONR</a></dt><dd>Identifying the Most Reliable Collaborative Workload Distribution in Heterogeneous Devices (<abbr title="Gabriel Piscoya Davila">GPD</abbr>, <abbr title="Daniel Oliveira">DO</abbr>, <abbr title="Philippe O. A. Navaux">POAN</abbr>, <abbr title="Paolo Rech">PR</abbr>), pp. 1325–1330.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LiWZCH.html">DATE-2019-LiWZCH</a></dt><dd>CE-Based Optimization for Real-time System Availability under Learned Soft Error Rate (<abbr title="Liying Li">LL</abbr>, <abbr title="Tongquan Wei">TW</abbr>, <abbr title="Junlong Zhou">JZ</abbr>, <abbr title="Mingsong Chen">MC</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 1331–1336.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ChenZPJ.html">DATE-2019-ChenZPJ</a></dt><dd>A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Wafer-Level NoC (<abbr title="Zhongsheng Chen">ZC</abbr>, <abbr title="Ying Zhang 0040">YZ0</abbr>, <abbr title="Zebo Peng">ZP</abbr>, <abbr title="Jianhui Jiang">JJ</abbr>), pp. 1337–1342.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FletcherDM.html">DATE-2019-FletcherDM</a></dt><dd>CoDAPT: A Concurrent Data And Power Transceiver for Fully Wireless 3D-ICs (<abbr title="Benjamin J. Fletcher">BJF</abbr>, <abbr title="Shidhartha Das">SD</abbr>, <abbr title="Terrence S. T. Mak">TSTM</abbr>), pp. 1343–1348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SoekenMSM.html">DATE-2019-SoekenMSM</a></dt><dd>Compiling Permutations for Superconducting QPUs (<abbr title="Mathias Soeken">MS</abbr>, <abbr title="Fereshte Mozafari">FM</abbr>, <abbr title="Bruno Schmitt">BS</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1349–1354.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-El-DerhalliBT.html">DATE-2019-El-DerhalliBT</a></dt><dd>Stochastic Computing with Integrated Optics (<abbr title="Hassnaa El-Derhalli">HED</abbr>, <abbr title="Sébastien Le Beux">SLB</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 1355–1360.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ErozanBAT.html">DATE-2019-ErozanBAT</a></dt><dd>Inkjet-Printed True Random Number Generator based on Additive Resistor Tuning (<abbr title="Ahmet Turan Erozan">ATE</abbr>, <abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Jasmin Aghassi-Hagmann">JAH</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 1361–1366.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WuZMJ.html">DATE-2019-WuZMJ</a></dt><dd>HotR: Alleviating Read/Write Interference with Hot Read Data Replication for Flash Storage (<abbr title="Suzhen Wu">SW</abbr>, <abbr title="Weiwei Zhang">WZ</abbr>, <abbr title="Bo Mao">BM</abbr>, <abbr title="Hong Jiang">HJ</abbr>), pp. 1367–1372.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-TangWZLXWX.html">DATE-2019-TangWZLXWX</a></dt><dd>RAFS: A RAID-Aware File System to Reduce the Parity Update Overhead for SSD RAID (<abbr title="Chenlei Tang">CT</abbr>, <abbr title="Jiguang Wan">JW</abbr>, <abbr title="Yifeng Zhu">YZ</abbr>, <abbr title="Zhiyuan Liu">ZL</abbr>, <abbr title="Peng Xu">PX</abbr>, <abbr title="Fei Wu 0005">FW0</abbr>, <abbr title="Changsheng Xie">CX</abbr>), pp. 1373–1378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LiWJ.html">DATE-2019-LiWJ</a></dt><dd>Automatic data placement for CPU-FPGA heterogeneous multiprocessor System-on-Chips (<abbr title="Shiqing Li">SL</abbr>, <abbr title="Yixun Wei">YW</abbr>, <abbr title="Lei Ju">LJ</abbr>), pp. 1379–1384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AngiolettiBBCM.html">DATE-2019-AngiolettiBBCM</a></dt><dd>A Runtime Resource Management Policy for OpenCL Workloads on Heterogeneous Multicores (<abbr title="Daniele Angioletti">DA</abbr>, <abbr title="Francesco Bertani">FB</abbr>, <abbr title="Cristiana Bolchini">CB</abbr>, <abbr title="Francesco Cerizzi">FC</abbr>, <abbr title="Antonio Miele">AM</abbr>), pp. 1385–1390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-KatsaragakisMTS.html">DATE-2019-KatsaragakisMTS</a></dt><dd>DMRM: Distributed Market-Based Resource Management of Edge Computing Systems (<abbr title="Manolis Katsaragakis">MK</abbr>, <abbr title="Dimosthenis Masouros">DM</abbr>, <abbr title="Vasileios Tsoutsouras">VT</abbr>, <abbr title="Farzad Samie">FS</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Jörg Henkel">JH</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), pp. 1391–1396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ShamsaKRLJD.html">DATE-2019-ShamsaKRLJD</a></dt><dd>Goal-Driven Autonomy for Efficient On-chip Resource Management: Transforming Objectives to Goals (<abbr title="Elham Shamsa">ES</abbr>, <abbr title="Anil Kanduri">AK</abbr>, <abbr title="Amir M. Rahmani">AMR</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 1397–1402.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-JiangH0.html">DATE-2019-JiangH0</a></dt><dd>Scrub Unleveling: Achieving High Data Reliability at Low Scrubbing Cost (<abbr title="Tianming Jiang">TJ</abbr>, <abbr title="Ping Huang 0001">PH0</abbr>, <abbr title="Ke Zhou 0001">KZ0</abbr>), pp. 1403–1408.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-PradoPB.html">DATE-2019-PradoPB</a></dt><dd>Learning to infer: RL-based search for DNN primitive selection on Heterogeneous Embedded Systems (<abbr title="Miguel de Prado">MdP</abbr>, <abbr title="Nuria Pazos">NP</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1409–1414.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ZhaoHLYDJXWX.html">DATE-2019-ZhaoHLYDJXWX</a></dt><dd>Memory Trojan Attack on Neural Network Accelerators (<abbr title="Yang Zhao">YZ</abbr>, <abbr title="Xing Hu 0001">XH0</abbr>, <abbr title="Shuangchen Li">SL</abbr>, <abbr title="Jing Ye">JY</abbr>, <abbr title="Lei Deng 0003">LD0</abbr>, <abbr title="Yu Ji 0002">YJ0</abbr>, <abbr title="Jianyu Xu">JX</abbr>, <abbr title="Dong Wu">DW</abbr>, <abbr title="Yuan Xie 0001">YX0</abbr>), pp. 1415–1420.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-CarmichaelLKLGK.html">DATE-2019-CarmichaelLKLGK</a></dt><dd>Deep Positron: A Deep Neural Network Using the Posit Number System (<abbr title="Zachariah Carmichael">ZC</abbr>, <abbr title="Hamed Fatemi Langroudi">HFL</abbr>, <abbr title="Char Khazanov">CK</abbr>, <abbr title="Jeffrey Lillie">JL</abbr>, <abbr title="John L. Gustafson">JLG</abbr>, <abbr title="Dhireesha Kudithipudi">DK</abbr>), pp. 1421–1426.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ArdakaniJG.html">DATE-2019-ArdakaniJG</a></dt><dd>Learning to Skip Ineffectual Recurrent Computations in LSTMs (<abbr title="Arash Ardakani">AA</abbr>, <abbr title="Zhengyun Ji">ZJ</abbr>, <abbr title="Warren J. Gross">WJG</abbr>), pp. 1427–1432.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-BalakrishnanPQDDAF.html">DATE-2019-BalakrishnanPQDDAF</a></dt><dd>Specifying and Evaluating Quality Metrics for Vision-based Perception Systems (<abbr title="Anand Balakrishnan">AB</abbr>, <abbr title="Aniruddh G. Puranic">AGP</abbr>, <abbr title="Xin Qin">XQ</abbr>, <abbr title="Adel Dokhanchi">AD</abbr>, <abbr title="Jyotirmoy V. Deshmukh">JVD</abbr>, <abbr title="Heni Ben Amor">HBA</abbr>, <abbr title="Georgios Fainekos">GF</abbr>), pp. 1433–1438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ChakrabortyA0GH.html">DATE-2019-ChakrabortyA0GH</a></dt><dd>Cross-Layer Interactions in CPS for Performance and Certification (<abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="James H. Anderson">JHA</abbr>, <abbr title="Martin Becker 0001">MB0</abbr>, <abbr title="Helmut Graeb">HG</abbr>, <abbr title="Samiran Halder">SH</abbr>, <abbr title="Ravindra Metta">RM</abbr>, <abbr title="Lothar Thiele">LT</abbr>, <abbr title="Stavros Tripakis">ST</abbr>, <abbr title="Anand Yeolekar">AY</abbr>), pp. 1439–1444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-TalpinMNSG.html">DATE-2019-TalpinMNSG</a></dt><dd>Towards verified programming of embedded devices (<abbr title="Jean-Pierre Talpin">JPT</abbr>, <abbr title="Jean-Joseph Marty">JJM</abbr>, <abbr title="Shravan Narayan">SN</abbr>, <abbr title="Deian Stefan">DS</abbr>, <abbr title="Rajesh Gupta 0001">RG0</abbr>), pp. 1445–1450.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-TarrafH.html">DATE-2019-TarrafH</a></dt><dd>Behavioral Modeling of Transistor-Level Circuits using Automatic Abstraction to Hybrid Automata (<abbr title="Ahmad Tarraf">AT</abbr>, <abbr title="Lars Hedrich">LH</abbr>), pp. 1451–1456.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-Zivkovic0.html">DATE-2019-Zivkovic0</a></dt><dd>Nubolic Simulation of AMS Systems with Data Flow and Discrete Event Models (<abbr title="Carna Zivkovic">CZ</abbr>, <abbr title="Christoph Grimm 0001">CG0</abbr>), pp. 1457–1462.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ZhangLYYZ0.html">DATE-2019-ZhangLYYZ0</a></dt><dd>Bayesian Optimization Approach for Analog Circuit Synthesis Using Neural Network (<abbr title="Shuhan Zhang">SZ</abbr>, <abbr title="Wenlong Lyu">WL</abbr>, <abbr title="Fan Yang 0001">FY0</abbr>, <abbr title="Changhao Yan">CY</abbr>, <abbr title="Dian Zhou">DZ</abbr>, <abbr title="Xuan Zeng 0001">XZ0</abbr>), pp. 1463–1468.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-CadareanuCAKRDB.html">DATE-2019-CadareanuCAKRDB</a></dt><dd>Rebooting Our Computing Models (<abbr title="Patsy Cadareanu">PC</abbr>, <abbr title="N. Reddy C">NRC</abbr>, <abbr title="Carmen G. Almudéver">CGA</abbr>, <abbr title="A. Khanna">AK</abbr>, <abbr title="Arijit Raychowdhury">AR</abbr>, <abbr title="Suman Datta">SD</abbr>, <abbr title="Koen Bertels">KB</abbr>, <abbr title="V. Narayanan">VN</abbr>, <abbr title="Massimiliano Di Ventra">MDV</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>), pp. 1469–1476.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DATE-2019-CaoHCZ.html">DATE-2019-CaoHCZ</a></dt><dd>NeuADC: Neural Network-Inspired RRAM-Based Synthesizable Analog-to-Digital Conversion with Reconfigurable Quantization Support (<abbr title="Weidong Cao">WC</abbr>, <abbr title="Xin He">XH</abbr>, <abbr title="Ayan Chakrabarti">AC</abbr>, <abbr title="Xuan Zhang">XZ</abbr>), pp. 1477–1482.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LiuLYLXJ.html">DATE-2019-LiuLYLXJ</a></dt><dd>HolyLight: A Nanophotonic Accelerator for Deep Learning in Data Centers (<abbr title="Weichen Liu">WL</abbr>, <abbr title="Wenyang Liu">WL</abbr>, <abbr title="Yichen Ye">YY</abbr>, <abbr title="Qian Lou">QL</abbr>, <abbr title="Yiyuan Xie">YX</abbr>, <abbr title="Lei Jiang 0001">LJ0</abbr>), pp. 1483–1488.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-YoonARR.html">DATE-2019-YoonARR</a></dt><dd>Transfer and Online Reinforcement Learning in STT-MRAM Based Embedded Systems for Autonomous Drones (<abbr title="Insik Yoon">IY</abbr>, <abbr title="Malik Aqeel Anwar">MAA</abbr>, <abbr title="Titash Rakshit">TR</abbr>, <abbr title="Arijit Raychowdhury">AR</abbr>), pp. 1489–1494.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AhnHKJLCLK.html">DATE-2019-AhnHKJLCLK</a></dt><dd>AIX: A high performance and energy efficient inference accelerator on FPGA for a DNN-based commercial speech recognition (<abbr title="Minwook Ahn">MA</abbr>, <abbr title="Seok Joong Hwang">SJH</abbr>, <abbr title="Wonsub Kim">WK</abbr>, <abbr title="Seungrok Jung">SJ</abbr>, <abbr title="Yeonbok Lee">YL</abbr>, <abbr title="Mookyoung Chung">MC</abbr>, <abbr title="Woohyung Lim">WL</abbr>, <abbr title="Young Joon Kim">YJK</abbr>), pp. 1495–1500.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LeeLE.html">DATE-2019-LeeLE</a></dt><dd>VM-aware Flush Mechanism for Mitigating Inter-VM I/O Interference (<abbr title="Tae Hyung Lee">THL</abbr>, <abbr title="Minho Lee">ML</abbr>, <abbr title="Young Ik Eom">YIE</abbr>), pp. 1501–1506.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SchornGA.html">DATE-2019-SchornGA</a></dt><dd>An Efficient Bit-Flip Resilience Optimization Method for Deep Neural Networks (<abbr title="Christoph Schorn">CS</abbr>, <abbr title="Andre Guntoro">AG</abbr>, <abbr title="Gerd Ascheid">GA</abbr>), pp. 1507–1512.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-MoKS.html">DATE-2019-MoKS</a></dt><dd>Approximation-aware Task Deployment on Asymmetric Multicore Processors (<abbr title="Lei Mo">LM</abbr>, <abbr title="Angeliki Kritikakou">AK</abbr>, <abbr title="Olivier Sentieys">OS</abbr>), pp. 1513–1518.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-IbrahimBC.html">DATE-2019-IbrahimBC</a></dt><dd>BioScan: Parameter-Space Exploration of Synthetic Biocircuits Using MEDA Biochips∗ (<abbr title="Mohamed Ibrahim 0002">MI0</abbr>, <abbr title="Bhargab B. Bhattacharya">BBB</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1519–1524.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ChenHGLHS.html">DATE-2019-ChenHGLHS</a></dt><dd>Physical Synthesis of Flow-Based Microfluidic Biochips Considering Distributed Channel Storage (<abbr title="Zhisheng Chen">ZC</abbr>, <abbr title="Xing Huang">XH</abbr>, <abbr title="Wenzhong Guo">WG</abbr>, <abbr title="Bing Li 0005">BL0</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 1525–1530.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LinHLS.html">DATE-2019-LinHLS</a></dt><dd>Block-Flushing: A Block-based Washing Algorithm for Programmable Microfluidic Devices (<abbr title="Yu-Huei Lin">YHL</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>, <abbr title="Bing Li 0005">BL0</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 1531–1536.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-JiangGLL.html">DATE-2019-JiangGLL</a></dt><dd>Analyzing GEDF Scheduling for Parallel Real-Time Tasks with Arbitrary Deadlines (<abbr title="Xu Jiang">XJ</abbr>, <abbr title="Nan Guan">NG</abbr>, <abbr title="Di Liu">DL</abbr>, <abbr title="Weichen Liu">WL</abbr>), pp. 1537–1542.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-PazzagliaBN.html">DATE-2019-PazzagliaBN</a></dt><dd>Simple and General Methods for Fixed-Priority Schedulability in Optimization Problems (<abbr title="Paolo Pazzaglia">PP</abbr>, <abbr title="Alessandro Biondi">AB</abbr>, <abbr title="Marco Di Natale">MDN</abbr>), pp. 1543–1548.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-NiknamWS.html">DATE-2019-NiknamWS</a></dt><dd>Hard Real-Time Scheduling of Streaming Applications Modeled as Cyclic CSDF Graphs (<abbr title="Sobhan Niknam">SN</abbr>, <abbr title="Peng Wang 0036">PW0</abbr>, <abbr title="Todor P. Stefanov">TPS</abbr>), pp. 1549–1554.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-HussainSH19a.html">DATE-2019-HussainSH19a</a></dt><dd>Thermal-Awareness in a Soft Error Tolerant Architecture (<abbr title="Sajjad Hussain">SH</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1555–1558.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-SoDSL.html">DATE-2019-SoDSL</a></dt><dd>A software-level Redundant MultiThreading for Soft/Hard Error Detection and Recovery (<abbr title="Hwisoo So">HS</abbr>, <abbr title="Moslem Didehban">MD</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Kyoungwoo Lee">KL</abbr>), pp. 1559–1562.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-TaherJBZS.html">DATE-2019-TaherJBZS</a></dt><dd>Common-Mode Failure Mitigation: Increasing Diversity through High-Level Synthesis (<abbr title="Farah Naz Taher">FNT</abbr>, <abbr title="Matthew Joslin">MJ</abbr>, <abbr title="Anjana Balachandran">AB</abbr>, <abbr title="Zhiqi Zhu">ZZ</abbr>, <abbr title="Benjamin Carrión Schäfer">BCS</abbr>), pp. 1563–1566.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-Zhao0YXFCP.html">DATE-2019-Zhao0YXFCP</a></dt><dd>Exploiting Wavelength Division Multiplexing for Optical Logic Synthesis (<abbr title="Zheng Zhao">ZZ</abbr>, <abbr title="Derong Liu 0002">DL0</abbr>, <abbr title="Zhoufeng Ying">ZY</abbr>, <abbr title="Biying Xu">BX</abbr>, <abbr title="Chenghao Feng">CF</abbr>, <abbr title="Ray T. Chen">RTC</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 1567–1570.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-Papagiannopoulou.html">DATE-2019-Papagiannopoulou</a></dt><dd>IgnoreTM: Opportunistically Ignoring Timing Violations for Energy Savings using HTM (<abbr title="Dimitra Papagiannopoulou">DP</abbr>, <abbr title="Sungseob Whang">SW</abbr>, <abbr title="Tali Moreshet">TM</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>), pp. 1571–1574.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-MasadehHT.html">DATE-2019-MasadehHT</a></dt><dd>Using Machine Learning for Quality Configurable Approximate Computing (<abbr title="Mahmoud Masadeh">MM</abbr>, <abbr title="Osman Hasan">OH</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 1575–1578.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-RappPMH.html">DATE-2019-RappPMH</a></dt><dd>Prediction-Based Task Migration on S-NUCA Many-Cores (<abbr title="Martin Rapp">MR</abbr>, <abbr title="Anuj Pathania">AP</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1579–1582.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-LagunaNH.html">DATE-2019-LagunaNH</a></dt><dd>Design of Hardware-Friendly Memory Enhanced Neural Networks (<abbr title="Ann Franchesca Laguna">AFL</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 1583–1586.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ParkJKY.html">DATE-2019-ParkJKY</a></dt><dd>Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (<abbr title="Seongsik Park">SP</abbr>, <abbr title="Jaehee Jang">JJ</abbr>, <abbr title="Sei Joon Kim">SJK</abbr>, <abbr title="Sungroh Yoon">SY</abbr>), pp. 1587–1590.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ImaniKWGR.html">DATE-2019-ImaniKWGR</a></dt><dd>HDCluster: An Accurate Clustering Using Brain-Inspired High-Dimensional Computing (<abbr title="Mohsen Imani">MI</abbr>, <abbr title="Yeseong Kim">YK</abbr>, <abbr title="Thomas Worley">TW</abbr>, <abbr title="Saransh Gupta">SG</abbr>, <abbr title="Tajana Rosing">TR</abbr>), pp. 1591–1594.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-AkhterRG.html">DATE-2019-AkhterRG</a></dt><dd>Finding All DC Operating Points Using Interval Arithmetic Based Verification Algorithms (<abbr title="Itrat A. Akhter">IAA</abbr>, <abbr title="Justin Reiher">JR</abbr>, <abbr title="Mark R. Greenstreet">MRG</abbr>), pp. 1595–1598.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ChenLYYWZ.html">DATE-2019-ChenLYYWZ</a></dt><dd>GENIE: QoS-guided Dynamic Scheduling for CNN-based Tasks on SME Clusters (<abbr title="Zhaoyun Chen">ZC</abbr>, <abbr title="Lei Luo">LL</abbr>, <abbr title="Haoduo Yang">HY</abbr>, <abbr title="Jie Yu">JY</abbr>, <abbr title="Mei Wen">MW</abbr>, <abbr title="Chunyuan Zhang">CZ</abbr>), pp. 1599–1602.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-MileikoSYE.html">DATE-2019-MileikoSYE</a></dt><dd>A Pulse Width Modulation based Power-elastic and Robust Mixed-signal Perceptron Design (<abbr title="Sergey Mileiko">SM</abbr>, <abbr title="Rishad A. Shafik">RAS</abbr>, <abbr title="Alex Yakovlev">AY</abbr>, <abbr title="Jonathan Edwards">JE</abbr>), pp. 1603–1606.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-BernardiniLLS.html">DATE-2019-BernardiniLLS</a></dt><dd>Fault Localization in Programmable Microfluidic Devices (<abbr title="Alessandro Bernardini">AB</abbr>, <abbr title="Chunfeng Liu">CL</abbr>, <abbr title="Bing Li 0005">BL0</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 1607–1610.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-LiuLCXXGJ.html">DATE-2019-LiuLCXXGJ</a></dt><dd>Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip (<abbr title="Weichen Liu">WL</abbr>, <abbr title="Mengquan Li">ML</abbr>, <abbr title="Wanli Chang">WC</abbr>, <abbr title="Chunhua Xiao">CX</abbr>, <abbr title="Yiyuan Xie">YX</abbr>, <abbr title="Nan Guan">NG</abbr>, <abbr title="Lei Jiang 0001">LJ0</abbr>), pp. 1611–1614.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-MaheshwariK.html">DATE-2019-MaheshwariK</a></dt><dd>Adiabatic Implementation of Manchester Encoding for Passive NFC System (<abbr title="Sachin Maheshwari">SM</abbr>, <abbr title="Izzet Kale">IK</abbr>), pp. 1615–1618.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2019-ZhangKBS.html">DATE-2019-ZhangKBS</a></dt><dd>Semantic Integration Platform for Cyber-Physical System Design (<abbr title="Qishen Zhang">QZ</abbr>, <abbr title="Tamás Kecskés">TK</abbr>, <abbr title="Ted Bapty">TB</abbr>, <abbr title="Janos Sztipanovits">JS</abbr>), pp. 1619–1624.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AbdullahD0.html">DATE-2019-AbdullahD0</a></dt><dd>Worst-Case Cause-Effect Reaction Latency in Systems with Non-Blocking Communication (<abbr title="Jakaria Abdullah">JA</abbr>, <abbr title="Gaoyang Dai">GD</abbr>, <abbr title="Wang Yi 0001">WY0</abbr>), pp. 1625–1630.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ApvrilleL.html">DATE-2019-ApvrilleL</a></dt><dd>Harmonizing Safety, Security and Performance Requirements in Embedded Systems (<abbr title="Ludovic Apvrille">LA</abbr>, <abbr title="Letitia W. Li">LWL</abbr>), pp. 1631–1636.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AksoyA.html">DATE-2019-AksoyA</a></dt><dd>A Satisfiability-Based Approximate Algorithm for Logic Synthesis Using Switching Lattices (<abbr title="Levent Aksoy">LA</abbr>, <abbr title="Mustafa Altun">MA</abbr>), pp. 1637–1642.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-TestaASMVLCGM.html">DATE-2019-TestaASMVLCGM</a></dt><dd>Scalable Boolean Methods in a Modern Synthesis Flow (<abbr title="Eleonora Testa">ET</abbr>, <abbr title="Luca G. Amarù">LGA</abbr>, <abbr title="Mathias Soeken">MS</abbr>, <abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Patrick Vuillod">PV</abbr>, <abbr title="Jiong Luo">JL</abbr>, <abbr title="Christopher Casares">CC</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1643–1648.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-RienerHMMS.html">DATE-2019-RienerHMMS</a></dt><dd>On-the-fly and DAG-aware: Rewriting Boolean Networks with Exact Synthesis (<abbr title="Heinz Riener">HR</abbr>, <abbr title="Winston Haaswijk">WH</abbr>, <abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Mathias Soeken">MS</abbr>), pp. 1649–1654.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-BernasconiCV.html">DATE-2019-BernasconiCV</a></dt><dd>Approximate Logic Synthesis by Symmetrization (<abbr title="Anna Bernasconi">AB</abbr>, <abbr title="Valentina Ciriani">VC</abbr>, <abbr title="Tiziano Villa">TV</abbr>), pp. 1655–1660.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LinSHNTH.html">DATE-2019-LinSHNTH</a></dt><dd>Package and Chip Accelerated Aging Methods for Power MOSFET Reliability Evaluation (<abbr title="Ting-You Lin">TYL</abbr>, <abbr title="Chauchin Su">CS</abbr>, <abbr title="Chung-Chih Hung">CCH</abbr>, <abbr title="Karuna Nidhi">KN</abbr>, <abbr title="Chily Tu">CT</abbr>, <abbr title="Shao-Chang Huang">SCH</abbr>), pp. 1661–1666.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-WellerHGBT.html">DATE-2019-WellerHGBT</a></dt><dd>Bayesian Optimized Importance Sampling for High Sigma Failure Rate Estimation (<abbr title="Dennis D. Weller">DDW</abbr>, <abbr title="Michael Hefenbrock">MH</abbr>, <abbr title="Mohammad Saber Golanbari">MSG</abbr>, <abbr title="Michael Beigl">MB</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 1667–1672.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-XanthopoulosNBN.html">DATE-2019-XanthopoulosNBN</a></dt><dd>Wafer-Level Adaptive Vmin Calibration Seed Forecasting (<abbr title="Constantinos Xanthopoulos">CX</abbr>, <abbr title="Deepika Neethirajan">DN</abbr>, <abbr title="Sirish Boddikurapati">SB</abbr>, <abbr title="Amit Nahar">AN</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 1673–1678.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-YanHSW.html">DATE-2019-YanHSW</a></dt><dd>Single-Event Double-Upset Self-Recoverable and Single-Event Transient Pulse Filterable Latch Design for Low Power Applications (<abbr title="Aibin Yan">AY</abbr>, <abbr title="Yuanjie Hu">YH</abbr>, <abbr title="Jie Song">JS</abbr>, <abbr title="Xiaoqing Wen">XW</abbr>), pp. 1679–1684.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-EdunVGS.html">DATE-2019-EdunVGS</a></dt><dd>Dynamic Scheduling on Heterogeneous Multicores (<abbr title="Ayobami Edun">AE</abbr>, <abbr title="Ruben Vazquez">RV</abbr>, <abbr title="Ann Gordon-Ross">AGR</abbr>, <abbr title="Greg Stitt">GS</abbr>), pp. 1685–1690.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-SalaminAH.html">DATE-2019-SalaminAH</a></dt><dd>Selecting the Optimal Energy Point in Near-Threshold Computing (<abbr title="Sami Salamin">SS</abbr>, <abbr title="Hussam Amrouch">HA</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1691–1696.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FeyerickRV.html">DATE-2019-FeyerickRV</a></dt><dd>Exploration and Design of Low-Energy Logic Cells for 1 kHz Always-on Systems (<abbr title="Maxime Feyerick">MF</abbr>, <abbr title="Jaro De Roose">JDR</abbr>, <abbr title="Marian Verhelst">MV</abbr>), pp. 1697–1702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-PelusoCCPTM.html">DATE-2019-PelusoCCPTM</a></dt><dd>Enabling Energy-Efficient Unsupervised Monocular Depth Estimation on ARMv7-Based Platforms (<abbr title="Valentino Peluso">VP</abbr>, <abbr title="Antonio Cipolletta">AC</abbr>, <abbr title="Andrea Calimera">AC</abbr>, <abbr title="Matteo Poggi">MP</abbr>, <abbr title="Fabio Tosi">FT</abbr>, <abbr title="Stefano Mattoccia">SM</abbr>), pp. 1703–1708.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FradetGKN0.html">DATE-2019-FradetGKN0</a></dt><dd>RDF: Reconfigurable Dataflow (<abbr title="Pascal Fradet">PF</abbr>, <abbr title="Alain Girault">AG</abbr>, <abbr title="Ruby Krishnaswamy">RK</abbr>, <abbr title="Xavier Nicollin">XN</abbr>, <abbr title="Arash Shafiei 0001">AS0</abbr>), pp. 1709–1714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-StemmerSFGN.html">DATE-2019-StemmerSFGN</a></dt><dd>Probabilistic State-Based RT-Analysis of SDFGs on MPSoCs with Shared Memory Communication (<abbr title="Ralf Stemmer">RS</abbr>, <abbr title="Henning Schlender">HS</abbr>, <abbr title="Maher Fakih">MF</abbr>, <abbr title="Kim Grüttner">KG</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 1715–1720.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-JungSDKW.html">DATE-2019-JungSDKW</a></dt><dd>Speculative Temporal Decoupling Using fork() (<abbr title="Matthias Jung">MJ</abbr>, <abbr title="Frank Schnicke">FS</abbr>, <abbr title="Markus Damm">MD</abbr>, <abbr title="Thomas Kuhn">TK</abbr>, <abbr title="Norbert Wehn">NW</abbr>), pp. 1721–1726.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-GuoZJZ.html">DATE-2019-GuoZJZ</a></dt><dd>When Capacitors Attack: Formal Method Driven Design and Detection of Charge-Domain Trojans (<abbr title="Xiaolong Guo">XG</abbr>, <abbr title="Huifeng Zhu">HZ</abbr>, <abbr title="Yier Jin">YJ</abbr>, <abbr title="Xuan Zhang">XZ</abbr>), pp. 1727–1732.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-AwanoI.html">DATE-2019-AwanoI</a></dt><dd>Fourℚ on ASIC: Breaking Speed Records for Elliptic Curve Scalar Multiplication (<abbr title="Hiromitsu Awano">HA</abbr>, <abbr title="Makoto Ikeda">MI</abbr>), pp. 1733–1738.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-BianHS.html">DATE-2019-BianHS</a></dt><dd>DArL: Dynamic Parameter Adjustment for LWE-based Secure Inference (<abbr title="Song Bian">SB</abbr>, <abbr title="Masayuki Hiromoto">MH</abbr>, <abbr title="Takashi Sato">TS</abbr>), pp. 1739–1744.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-MahmoudS.html">DATE-2019-MahmoudS</a></dt><dd>Timing Violation Induced Faults in Multi-Tenant FPGAs (<abbr title="Dina Mahmoud">DM</abbr>, <abbr title="Mirjana Stojilovic">MS</abbr>), pp. 1745–1750.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-ZhangZLLS.html">DATE-2019-ZhangZLLS</a></dt><dd>Aging-aware Lifetime Enhancement for Memristor-based Neuromorphic Computing (<abbr title="Shuhang Zhang">SZ</abbr>, <abbr title="Grace Li Zhang">GLZ</abbr>, <abbr title="Bing Li 0017">BL0</abbr>, <abbr title="Hai Helen Li">HHL</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 1751–1756.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FarajiNLLB.html">DATE-2019-FarajiNLLB</a></dt><dd>Energy-Efficient Convolutional Neural Networks with Deterministic Bit-Stream Processing (<abbr title="S. Rasoul Faraji">SRF</abbr>, <abbr title="M. Hassan Najafi">MHN</abbr>, <abbr title="Bingzhe Li">BL</abbr>, <abbr title="David J. Lilja">DJL</abbr>, <abbr title="Kia Bazargan">KB</abbr>), pp. 1757–1762.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-FanLLCL.html">DATE-2019-FanLLCL</a></dt><dd>RED: A ReRAM-based Deconvolution Accelerator (<abbr title="Zichen Fan">ZF</abbr>, <abbr title="Ziru Li">ZL</abbr>, <abbr title="Bing Li 0017">BL0</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Hai Helen Li">HHL</abbr>), pp. 1763–1768.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2019-LongSM.html">DATE-2019-LongSM</a></dt><dd>Design of Reliable DNN Accelerator with Un-reliable ReRAM (<abbr title="Yun Long">YL</abbr>, <abbr title="Xueyuan She">XS</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 1769–1774.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>