{"vcs1":{"timestamp_begin":1679308956.573052033, "rt":1.48, "ut":0.44, "st":0.23}}
{"vcselab":{"timestamp_begin":1679308958.173556745, "rt":0.99, "ut":0.30, "st":0.15}}
{"link":{"timestamp_begin":1679308959.233625998, "rt":0.61, "ut":0.11, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679308956.123719271}
{"VCS_COMP_START_TIME": 1679308956.123719271}
{"VCS_COMP_END_TIME": 1679310720.502995134}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_acces+all -gui huff_enc.sv"}
{"vcs1": {"peak_mem": 340588}}
{"stitch_vcselab": {"peak_mem": 238976}}
