
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.29000000000000000000;
2.29000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:48  246014.1      1.36     572.5   31559.3                          
    0:00:48  246014.1      1.36     572.5   31559.3                          
    0:00:48  246349.2      1.36     572.5   31559.3                          
    0:00:48  246676.4      1.36     572.5   31559.3                          
    0:00:48  247003.6      1.36     572.5   31559.3                          
    0:00:48  247330.8      1.36     572.5   31559.3                          
    0:00:48  247658.0      1.36     572.5   31559.3                          
    0:00:48  247985.1      1.36     572.5   31559.3                          
    0:00:49  248635.8      1.36     570.3   28212.3                          
    0:01:22  247899.8      0.67     195.3    1409.8                          
    0:01:22  247899.8      0.67     195.3    1409.8                          
    0:01:22  247899.8      0.67     195.3    1409.8                          
    0:01:23  247900.0      0.67     195.2    1409.8                          
    0:01:23  247900.0      0.67     195.2    1409.8                          
    0:01:48  198558.6      0.69     131.3     280.1                          
    0:01:51  198500.6      0.68     130.9     248.7                          
    0:01:56  198502.2      0.66     129.6     241.2                          
    0:01:57  198517.4      0.66     128.2     225.9                          
    0:02:01  198537.6      0.64     127.0     208.9                          
    0:02:02  198552.8      0.64     125.9     190.1                          
    0:02:04  198559.2      0.63     123.1     174.9                          
    0:02:05  198569.5      0.62     121.4     160.3                          
    0:02:06  198574.8      0.61     119.7     146.9                          
    0:02:07  198578.8      0.61     118.6     133.3                          
    0:02:08  198589.5      0.60     116.8     117.9                          
    0:02:09  198598.5      0.58     114.0     104.3                          
    0:02:09  198605.4      0.56     111.7      95.5                          
    0:02:10  198617.4      0.55     110.2      92.1                          
    0:02:11  198627.0      0.55     109.6      89.5                          
    0:02:12  198413.9      0.55     109.6      89.5                          
    0:02:12  198413.9      0.55     109.6      89.5                          
    0:02:12  198415.2      0.55     109.4      40.5                          
    0:02:13  198416.0      0.55     109.2       5.1                          
    0:02:13  198415.5      0.55     108.9       0.0                          
    0:02:14  198415.5      0.55     108.9       0.0                          
    0:02:14  198415.5      0.55     108.9       0.0                          
    0:02:14  198415.5      0.55     108.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:14  198415.5      0.55     108.9       0.0                          
    0:02:14  198462.6      0.51     106.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198482.0      0.50     105.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198506.5      0.49     104.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198529.9      0.48     103.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198546.4      0.48     102.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198570.6      0.47     101.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198594.0      0.46     100.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:15  198610.2      0.46     100.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198636.8      0.45      99.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198650.7      0.45      99.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198675.9      0.45      98.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198686.8      0.45      98.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198717.4      0.45      95.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198747.5      0.45      93.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198776.7      0.45      91.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198807.6      0.45      88.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198833.4      0.44      86.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198859.7      0.44      84.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198882.3      0.44      83.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198902.8      0.44      83.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198914.0      0.44      82.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:17  198937.1      0.43      82.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:17  198949.4      0.43      82.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:17  198963.5      0.42      81.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:17  198978.1      0.42      81.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:17  198990.1      0.42      80.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199008.2      0.42      80.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199032.1      0.42      79.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199052.3      0.41      79.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199080.8      0.41      77.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199106.6      0.40      76.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199124.9      0.40      75.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199139.0      0.40      74.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199159.5      0.40      73.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199174.7      0.40      72.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199184.3      0.40      72.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199197.3      0.39      72.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199207.7      0.39      71.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199224.4      0.39      71.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199242.0      0.38      71.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199251.6      0.38      70.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199260.1      0.38      70.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199275.2      0.38      70.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:19  199293.3      0.37      69.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199302.4      0.37      69.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199315.4      0.37      69.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199334.8      0.37      68.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199344.4      0.37      68.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199357.4      0.37      67.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199369.1      0.37      67.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199388.8      0.37      67.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199405.3      0.36      66.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199424.7      0.36      65.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199442.5      0.36      64.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199450.3      0.36      64.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199460.1      0.36      64.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199466.2      0.36      63.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199494.4      0.36      62.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199505.1      0.36      61.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199515.7      0.36      61.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199527.4      0.36      60.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199537.8      0.36      60.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199544.2      0.35      59.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199558.3      0.35      59.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199577.7      0.35      57.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199594.7      0.35      57.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199609.1      0.35      57.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199616.0      0.34      57.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199636.5      0.34      55.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199651.6      0.34      55.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  199671.3      0.34      54.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199688.3      0.33      54.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199695.2      0.33      54.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199707.2      0.33      53.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  199711.5      0.33      53.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199714.9      0.33      53.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199735.9      0.32      52.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  199752.4      0.32      52.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199759.3      0.32      52.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199764.1      0.32      52.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199768.9      0.32      52.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199775.3      0.32      51.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199784.1      0.32      51.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199792.3      0.32      51.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199807.8      0.32      51.2      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199823.7      0.32      50.4      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199835.7      0.32      50.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199848.2      0.31      49.7      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199859.1      0.31      49.4      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199871.1      0.31      49.1      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:23  199888.1      0.31      48.3      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199897.4      0.31      48.0      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199906.2      0.31      47.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199925.6      0.31      46.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199934.6      0.31      46.5      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:24  199951.4      0.30      46.1      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199963.6      0.30      45.4      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199972.1      0.30      44.9      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  199984.9      0.30      44.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:24  199998.7      0.29      43.7      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200014.4      0.29      43.3      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:25  200026.4      0.29      42.5      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200035.2      0.29      42.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200036.0      0.28      42.3      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200050.9      0.28      42.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200057.5      0.28      41.7      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200062.9      0.28      41.7      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200078.3      0.28      41.5      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200079.3      0.28      41.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200084.4      0.27      41.2      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200092.9      0.27      41.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200097.7      0.27      40.7      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200110.7      0.27      40.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200117.1      0.27      40.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200125.9      0.27      40.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200138.7      0.27      39.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200144.0      0.27      39.2      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200146.6      0.27      39.1      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200148.8      0.27      39.0      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:26  200151.7      0.27      39.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200161.5      0.27      38.4      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200170.3      0.26      38.0      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200175.9      0.26      37.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200191.3      0.26      37.1      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200206.0      0.26      36.9      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200207.6      0.26      36.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200221.1      0.26      36.6      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200222.5      0.26      36.5      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200234.2      0.26      36.1      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200241.9      0.25      35.9      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200254.9      0.25      35.7      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200267.4      0.25      35.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200281.5      0.25      34.9      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200290.8      0.25      34.4      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200292.9      0.25      34.3      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200303.3      0.25      34.1      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200312.1      0.25      33.8      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200321.1      0.25      33.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200328.9      0.24      33.3      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200338.7      0.24      33.1      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200346.4      0.24      33.0      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200353.1      0.24      32.8      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200360.5      0.24      32.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200369.8      0.24      32.4      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200377.8      0.24      31.9      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200385.5      0.24      31.8      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200386.3      0.24      31.7      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200394.0      0.24      31.6      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:29  200401.7      0.23      31.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200410.2      0.23      31.1      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200420.9      0.23      30.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200433.9      0.23      30.5      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200439.5      0.22      30.3      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200449.4      0.22      30.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200459.5      0.22      29.9      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200468.8      0.22      29.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200472.5      0.22      29.5      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200479.9      0.22      29.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200489.5      0.22      29.1      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  200497.0      0.22      29.1      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200502.3      0.21      28.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200508.9      0.21      28.6      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200516.6      0.21      28.3      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200524.6      0.21      28.0      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200533.1      0.21      27.7      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200539.0      0.21      27.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200547.5      0.21      27.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200555.0      0.20      27.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200561.6      0.20      27.0      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200569.1      0.20      26.8      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200577.8      0.20      26.5      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200587.1      0.20      26.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200598.0      0.20      25.9      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200606.8      0.19      25.5      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  200610.8      0.19      25.3      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:31  200616.4      0.19      25.2      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  200622.5      0.19      25.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200627.6      0.19      25.0      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200634.5      0.19      24.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200637.1      0.19      24.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200646.7      0.19      24.4      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200654.7      0.19      24.2      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200664.0      0.19      24.0      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200672.0      0.18      23.7      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200678.6      0.18      23.6      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200688.5      0.18      23.4      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200695.4      0.18      23.1      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200701.0      0.18      23.1      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200706.8      0.18      23.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200709.2      0.18      22.8      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:33  200718.8      0.18      22.7      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:33  200724.9      0.18      22.5      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200727.1      0.18      22.2      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200735.8      0.18      22.0      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200744.3      0.18      21.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200754.2      0.17      21.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200761.4      0.17      21.5      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200764.3      0.17      21.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200769.6      0.17      21.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200773.9      0.17      21.3      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200779.2      0.17      21.2      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200782.1      0.17      21.1      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200790.1      0.17      21.0      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200796.5      0.17      20.9      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200801.0      0.17      20.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200806.1      0.17      20.8      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200809.0      0.17      20.7      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200810.6      0.17      20.6      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200813.5      0.17      20.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200820.7      0.17      20.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200824.1      0.17      20.3      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200828.1      0.17      20.3      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:34  200832.1      0.17      20.2      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200839.0      0.17      20.1      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200844.1      0.17      20.1      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200851.5      0.17      20.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200853.9      0.16      19.9      24.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200857.1      0.16      19.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200866.7      0.16      19.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200871.2      0.16      19.7      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:35  200871.8      0.16      19.6      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200876.3      0.16      19.6      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200882.9      0.16      19.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200888.5      0.16      19.4      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200895.4      0.16      19.3      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200898.6      0.16      19.2      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200903.1      0.16      19.2      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200906.3      0.16      19.2      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200907.4      0.16      19.1      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200912.7      0.16      19.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200916.2      0.16      18.9      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200921.5      0.16      18.8      24.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200927.4      0.16      18.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200930.5      0.16      18.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200933.5      0.16      18.6      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200938.8      0.16      18.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200942.8      0.16      18.5      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200948.9      0.16      18.5      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200952.9      0.16      18.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200959.5      0.16      18.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200963.5      0.15      18.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:37  200967.5      0.15      18.0      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200969.6      0.15      17.9      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200976.8      0.15      17.9      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200983.5      0.15      17.7      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:37  200985.6      0.15      17.6      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:37  200992.3      0.15      17.5      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200993.6      0.15      17.4      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:37  200996.8      0.15      17.4      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201004.8      0.15      17.3      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  201007.2      0.15      17.3      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201010.1      0.15      17.2      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:38  201015.4      0.15      17.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201018.6      0.15      17.0      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201023.6      0.15      16.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201024.7      0.15      16.9      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:38  201030.3      0.15      16.8      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  201034.3      0.15      16.8      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:38  201038.8      0.15      16.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201042.5      0.14      16.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201045.2      0.14      16.5      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201049.4      0.14      16.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201055.3      0.14      16.3      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:38  201059.3      0.14      16.1      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201064.6      0.14      16.1      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201066.7      0.14      16.1      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201072.9      0.14      16.0      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201079.8      0.14      16.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201084.3      0.14      15.9      24.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201090.4      0.14      15.8      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201097.9      0.14      15.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201104.0      0.14      15.7      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201109.6      0.14      15.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201114.1      0.14      15.6      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201123.1      0.14      15.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201126.3      0.14      15.4      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201130.3      0.14      15.3      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  201132.2      0.14      15.2      24.2 path/path/path/genblk1.add_in_reg[38]/D
    0:02:40  201136.2      0.14      15.2      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201139.1      0.14      15.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201146.8      0.14      15.0      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201154.3      0.13      15.0      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201163.8      0.13      14.9      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201167.0      0.13      14.9      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  201173.4      0.13      14.8      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201175.5      0.13      14.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201180.1      0.13      14.6      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201184.0      0.13      14.6      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201189.6      0.13      14.5      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201190.4      0.13      14.4      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201193.9      0.13      14.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201199.2      0.13      14.3      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201204.8      0.13      14.2      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201213.6      0.13      14.2      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201221.5      0.13      14.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201224.5      0.13      14.0      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201227.7      0.13      14.0      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201231.4      0.13      13.9      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201237.8      0.13      13.8      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201243.6      0.13      13.7      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201245.8      0.13      13.7      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201250.0      0.13      13.7      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201258.3      0.13      13.7      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201262.5      0.12      13.7      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201268.4      0.12      13.6      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201272.9      0.12      13.5      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201277.4      0.12      13.5      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201283.8      0.12      13.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201285.7      0.12      13.4      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201292.0      0.12      13.3      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201298.7      0.12      13.2      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201301.3      0.12      13.1      24.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201304.5      0.12      13.0      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201313.3      0.12      12.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201317.8      0.12      13.0      24.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201321.0      0.12      12.9      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201322.4      0.12      12.9      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201324.8      0.12      12.9      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201333.8      0.12      12.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201338.9      0.12      12.8      24.2 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201347.6      0.12      12.7      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201355.1      0.12      12.6      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201360.1      0.12      12.6      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201360.7      0.12      12.6      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201361.7      0.12      12.6      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201367.3      0.12      12.5      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201372.1      0.11      12.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201374.2      0.11      12.3      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  201375.3      0.11      12.3      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201380.4      0.11      12.3      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201383.8      0.11      12.2      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201388.1      0.11      12.2      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201395.0      0.11      12.1      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  201400.6      0.11      12.1      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:44  201403.0      0.11      12.1      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201408.0      0.11      11.9      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:44  201408.0      0.11      11.9      24.2                          
    0:02:54  196286.7      0.11      11.9      24.2                          
    0:02:54  196288.3      0.11      11.9      24.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:54  196288.3      0.11      11.9      24.2                          
    0:02:55  196297.4      0.11      11.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  196307.7      0.11      11.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  196310.7      0.11      11.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  196317.3      0.11      11.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:55  196318.4      0.11      11.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:55  196319.4      0.11      11.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  196329.0      0.11      11.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:55  196341.0      0.11      11.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:55  196349.2      0.11      11.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  196352.4      0.11      11.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:56  196352.4      0.11      11.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:56  196352.4      0.11      11.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:56  196359.9      0.11      10.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:56  196362.8      0.11      10.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:56  196366.8      0.11      10.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:56  196373.7      0.11      10.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:56  196380.1      0.11      10.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  196391.8      0.11      10.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  196397.4      0.11      10.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  196401.1      0.11      10.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:56  196404.8      0.11      10.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:57  196411.5      0.11      10.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:57  196420.0      0.11       9.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  196421.8      0.11       9.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:57  196428.5      0.10       9.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  196436.5      0.10       9.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  196444.5      0.10       9.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:57  196444.5      0.10       9.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  196453.2      0.10       9.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  196454.6      0.10       9.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:57  196460.7      0.10       9.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  196469.2      0.10       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:57  196475.8      0.10       9.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:57  196483.6      0.10       9.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:58  196495.0      0.10       9.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  196497.1      0.10       9.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:58  196500.0      0.10       9.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:58  196502.7      0.10       9.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:58  196506.7      0.10       9.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:58  196508.3      0.10       9.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  196512.0      0.10       9.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:58  196516.8      0.10       9.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:58  196520.0      0.10       9.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:58  196529.3      0.10       9.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:58  196537.3      0.10       9.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:58  196550.3      0.10       9.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:58  196556.7      0.10       9.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  196565.5      0.10       9.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:59  196567.9      0.10       9.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:59  196570.8      0.10       9.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  196580.1      0.10       9.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:59  196583.8      0.10       8.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:59  196587.3      0.10       8.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:59  196589.2      0.10       8.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:59  196593.4      0.10       8.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:59  196595.0      0.09       8.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:59  196596.6      0.09       8.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:59  196606.4      0.09       8.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  196612.6      0.09       8.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196620.5      0.09       8.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196622.4      0.09       8.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196624.3      0.09       8.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:03:00  196629.6      0.09       8.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  196635.4      0.09       8.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196641.3      0.09       8.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196646.3      0.09       8.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  196651.4      0.09       8.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:00  196658.3      0.09       8.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  196669.0      0.09       8.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196671.9      0.09       8.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196677.5      0.09       8.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  196682.0      0.09       8.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:03:01  196683.6      0.09       7.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196695.8      0.09       7.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  196698.2      0.09       7.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196701.7      0.09       7.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196705.4      0.09       7.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196712.3      0.09       7.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196722.7      0.09       7.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196725.9      0.09       7.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196725.4      0.09       7.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:01  196726.7      0.09       7.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196726.7      0.09       7.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196732.5      0.09       7.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196742.9      0.09       7.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196752.5      0.08       7.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196753.8      0.08       7.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196754.3      0.08       7.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196759.4      0.08       7.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196763.4      0.08       7.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:02  196768.7      0.08       7.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  196768.2      0.08       7.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196772.7      0.08       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196778.0      0.08       7.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:02  196785.2      0.08       7.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196787.3      0.08       7.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196790.8      0.08       7.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196792.9      0.08       7.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196800.9      0.08       6.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  196803.3      0.08       6.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:03  196804.1      0.08       6.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:03  196807.3      0.08       6.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  196812.9      0.08       6.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196813.7      0.08       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196819.2      0.08       6.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  196820.6      0.08       6.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196820.6      0.08       6.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:03  196825.6      0.08       6.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196829.6      0.08       6.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  196836.3      0.08       6.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196837.3      0.08       6.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196842.9      0.08       6.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196852.8      0.07       6.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196856.0      0.07       6.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196859.9      0.07       6.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  196873.0      0.07       6.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  196876.7      0.07       6.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196887.6      0.07       6.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196890.0      0.07       6.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:04  196898.3      0.07       6.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  196903.0      0.07       5.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196910.2      0.07       5.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  196918.5      0.07       5.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196920.9      0.07       5.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  196923.0      0.07       5.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  196923.0      0.07       5.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196925.6      0.07       5.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196927.2      0.07       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196929.6      0.07       5.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  196932.0      0.07       5.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196935.0      0.07       5.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196939.7      0.07       5.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:05  196948.0      0.07       5.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  196950.4      0.07       5.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196955.2      0.07       5.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196964.8      0.07       5.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196966.6      0.07       5.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  196968.7      0.07       5.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196980.2      0.07       5.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  196988.4      0.07       5.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196991.1      0.07       5.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196990.0      0.07       5.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:06  196996.9      0.07       5.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:06  197003.9      0.07       5.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:06  197009.4      0.06       5.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:06  197012.6      0.06       5.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:07  197014.2      0.06       5.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:07  197017.2      0.06       5.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:07  197019.3      0.06       5.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:07  197026.2      0.06       5.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:07  197027.3      0.06       5.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:07  197036.0      0.06       5.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:07  197035.2      0.06       5.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:07  197037.6      0.06       4.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:07  197038.7      0.06       4.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  197041.9      0.06       4.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:07  197044.3      0.06       4.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  197049.3      0.06       4.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:08  197051.2      0.06       4.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:08  197052.3      0.06       4.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  197056.0      0.06       4.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  197064.0      0.06       4.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  197067.4      0.06       4.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:08  197072.2      0.06       4.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  197077.5      0.06       4.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:08  197082.3      0.06       4.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  197087.1      0.06       4.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:08  197092.2      0.06       4.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  197098.0      0.06       4.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:03:08  197105.5      0.06       4.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  197110.5      0.06       4.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  197117.7      0.06       4.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197121.2      0.06       4.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197122.8      0.06       4.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  197131.5      0.06       4.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  197131.5      0.06       4.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  197135.3      0.06       4.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  197138.7      0.06       4.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197143.0      0.06       4.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197149.1      0.05       4.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197149.4      0.05       4.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:09  197151.5      0.05       4.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197151.5      0.05       4.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:10  197154.4      0.05       4.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197156.5      0.05       4.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  197160.8      0.05       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197164.0      0.05       4.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197165.0      0.05       4.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197170.1      0.05       3.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  197171.7      0.05       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197173.0      0.05       3.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  197179.1      0.05       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:10  197187.9      0.05       3.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  197190.3      0.05       3.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197191.1      0.05       3.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197195.6      0.05       3.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:11  197201.0      0.05       3.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  197203.4      0.05       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197206.0      0.05       3.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197208.7      0.05       3.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197212.4      0.05       3.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  197213.2      0.05       3.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197218.0      0.05       3.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197221.4      0.05       3.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197222.8      0.05       3.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:11  197222.8      0.05       3.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  197225.2      0.05       3.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  197225.7      0.05       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:12  197227.6      0.05       3.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:12  197228.6      0.05       3.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:12  197229.2      0.05       3.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:12  197231.5      0.05       3.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  197235.0      0.05       3.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:12  197242.2      0.05       3.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  197248.6      0.05       3.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  197251.2      0.05       3.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  197251.0      0.05       3.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:12  197255.2      0.05       3.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:13  197259.7      0.05       3.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:13  197264.0      0.05       3.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:13  197267.7      0.05       3.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  197269.1      0.05       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:13  197269.1      0.05       3.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:13  197268.8      0.05       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:13  197269.6      0.05       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:13  197269.9      0.04       3.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:13  197270.4      0.04       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:13  197270.7      0.04       3.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:13  197270.7      0.04       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:13  197270.7      0.04       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:13  197271.7      0.04       3.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:14  197274.6      0.04       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:14  197274.6      0.04       3.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:14  197277.3      0.04       3.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:14  197277.3      0.04       3.2       0.0                          
    0:03:14  197277.3      0.04       3.2       0.0                          
    0:03:21  194697.1      0.05       3.0       0.0                          
    0:03:23  192747.3      0.09       3.2       0.0                          
    0:03:25  192469.4      0.09       3.2       0.0                          
    0:03:26  192233.7      0.09       3.2       0.0                          
    0:03:27  191976.7      0.09       3.2       0.0                          
    0:03:28  191784.1      0.09       3.2       0.0                          
    0:03:29  191591.6      0.09       3.2       0.0                          
    0:03:29  191399.0      0.09       3.2       0.0                          
    0:03:30  191206.9      0.09       3.2       0.0                          
    0:03:31  191014.9      0.09       3.2       0.0                          
    0:03:31  190832.9      0.09       3.2       0.0                          
    0:03:33  190587.7      0.09       3.2       0.0                          
    0:03:34  190416.9      0.09       3.2       0.0                          
    0:03:34  190288.2      0.09       3.2       0.0                          
    0:03:35  190182.3      0.09       3.2       0.0                          
    0:03:36  190101.4      0.09       3.2       0.0                          
    0:03:36  190101.4      0.09       3.2       0.0                          
    0:03:36  190102.5      0.05       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:37  190105.1      0.05       3.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  190119.5      0.04       3.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:38  190119.5      0.04       3.0       0.0                          
    0:03:40  189933.0      0.06       3.1       0.0                          
    0:03:40  189920.3      0.06       3.1       0.0                          
    0:03:40  189920.3      0.06       3.1       0.0                          
    0:03:40  189920.3      0.06       3.1       0.0                          
    0:03:40  189920.3      0.06       3.1       0.0                          
    0:03:40  189920.3      0.06       3.1       0.0                          
    0:03:40  189920.3      0.06       3.1       0.0                          
    0:03:40  189924.0      0.05       3.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:41  189926.4      0.05       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:41  189944.7      0.04       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:42  189948.7      0.04       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:42  189950.6      0.04       3.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:42  189955.9      0.04       2.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  189956.7      0.04       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:42  189958.8      0.04       2.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:42  189963.4      0.04       2.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  189963.9      0.04       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:42  189964.2      0.04       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:42  189965.5      0.04       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:42  189969.2      0.04       2.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:42  189972.1      0.04       2.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:43  189981.7      0.04       2.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  189984.9      0.04       2.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  189994.2      0.04       2.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  190002.5      0.04       2.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190002.7      0.04       2.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190008.6      0.04       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190009.1      0.04       2.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190015.8      0.04       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190018.4      0.04       2.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  190022.7      0.04       2.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  190023.2      0.04       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190024.5      0.04       2.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:44  190029.3      0.04       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190032.5      0.04       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190032.5      0.04       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190041.3      0.04       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190048.0      0.04       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190049.3      0.04       2.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190051.4      0.04       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190053.3      0.04       2.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190053.3      0.04       2.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190056.2      0.04       2.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190061.0      0.04       2.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:45  190063.1      0.04       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190069.8      0.04       2.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:45  190069.0      0.04       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190068.2      0.04       2.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190068.7      0.04       2.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190073.5      0.04       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190080.4      0.04       2.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:45  190083.9      0.04       2.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:45  190086.8      0.04       2.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:45  190092.4      0.04       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190099.0      0.03       2.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:46  190099.3      0.03       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190099.3      0.03       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190104.3      0.03       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190104.3      0.03       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190104.3      0.03       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190109.9      0.03       2.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:46  190113.7      0.03       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:46  190121.6      0.03       2.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:46  190129.9      0.03       2.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190135.7      0.03       2.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:47  190137.1      0.03       1.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:47  190139.2      0.03       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190140.5      0.03       1.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190142.9      0.03       1.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:47  190151.7      0.03       1.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190151.7      0.03       1.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190151.7      0.03       1.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:47  190152.5      0.03       1.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:47  190150.1      0.03       1.8       0.0                          
    0:03:48  190107.5      0.03       1.8       0.0                          
    0:03:48  190045.0      0.03       1.8       0.0                          
    0:03:48  190001.9      0.03       1.8       0.0                          
    0:03:48  189941.8      0.03       1.8       0.0                          
    0:03:49  189903.0      0.03       1.8       0.0                          
    0:03:49  189864.9      0.03       1.9       0.0                          
    0:03:49  189802.2      0.03       1.9       0.0                          
    0:03:49  189763.1      0.03       1.8       0.0                          
    0:03:51  189652.7      0.03       1.8       0.0                          
    0:03:52  189606.4      0.03       1.8       0.0                          
    0:03:52  189554.5      0.03       1.9       0.0                          
    0:03:52  189492.8      0.03       1.9       0.0                          
    0:03:52  189455.6      0.03       1.9       0.0                          
    0:03:53  189390.4      0.03       1.9       0.0                          
    0:03:53  189302.6      0.03       1.9       0.0                          
    0:03:53  189150.2      0.03       1.9       0.0                          
    0:03:54  188997.8      0.03       1.9       0.0                          
    0:03:54  188844.6      0.03       1.9       0.0                          
    0:03:54  188692.2      0.03       1.9       0.0                          
    0:03:55  188539.7      0.03       1.9       0.0                          
    0:03:55  188386.5      0.03       1.9       0.0                          
    0:03:55  188234.1      0.03       1.9       0.0                          
    0:03:56  188081.7      0.03       1.9       0.0                          
    0:03:56  187935.9      0.03       1.9       0.0                          
    0:03:57  187801.3      0.03       1.9       0.0                          
    0:03:57  187667.0      0.03       1.9       0.0                          
    0:03:58  187530.0      0.03       1.9       0.0                          
    0:03:58  187398.9      0.03       1.9       0.0                          
    0:03:58  187254.4      0.03       1.9       0.0                          
    0:03:59  187185.8      0.03       1.9       0.0                          
    0:03:59  187171.4      0.03       1.9       0.0                          
    0:03:59  187078.1      0.03       1.9       0.0                          
    0:03:59  187019.0      0.03       1.9       0.0                          
    0:04:00  187003.8      0.03       1.9       0.0                          
    0:04:00  186904.9      0.03       1.9       0.0                          
    0:04:01  186818.7      0.03       1.9       0.0                          
    0:04:01  186816.1      0.03       1.9       0.0                          
    0:04:01  186810.2      0.03       1.9       0.0                          
    0:04:01  186807.8      0.03       1.9       0.0                          
    0:04:02  186807.0      0.03       1.9       0.0                          
    0:04:02  186804.1      0.03       1.9       0.0                          
    0:04:02  186796.1      0.03       1.9       0.0                          
    0:04:02  186793.4      0.03       1.9       0.0                          
    0:04:05  186788.4      0.03       1.9       0.0                          
    0:04:06  186761.5      0.05       2.1       0.0                          
    0:04:06  186760.2      0.05       2.1       0.0                          
    0:04:06  186760.2      0.05       2.1       0.0                          
    0:04:06  186760.2      0.05       2.1       0.0                          
    0:04:06  186760.2      0.05       2.1       0.0                          
    0:04:06  186760.2      0.05       2.1       0.0                          
    0:04:06  186760.2      0.05       2.1       0.0                          
    0:04:06  186763.7      0.04       2.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186777.2      0.03       2.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186779.3      0.03       2.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:07  186784.9      0.03       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186787.3      0.03       1.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  186787.9      0.03       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186792.6      0.03       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186794.5      0.03       1.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186800.9      0.03       1.9       0.0 path/genblk1[12].path/path/add_out_reg[39]/D
    0:04:07  186807.0      0.03       1.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:07  186810.7      0.03       1.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:08  186819.2      0.03       1.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:08  186825.4      0.03       1.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186825.1      0.03       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186833.6      0.03       1.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186836.8      0.03       1.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:08  186838.7      0.03       1.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:08  186841.9      0.03       1.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186846.9      0.03       1.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:08  186846.9      0.03       1.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186847.2      0.03       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:08  186850.9      0.03       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:09  186851.7      0.03       1.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:09  186853.6      0.03       1.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  186861.0      0.03       1.6       0.0 path/genblk1[18].path/path/add_out_reg[39]/D
    0:04:09  186862.6      0.03       1.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:09  186865.0      0.03       1.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:09  186869.8      0.03       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:09  186869.8      0.03       1.5       0.0 path/genblk1[14].path/path/add_out_reg[39]/D
    0:04:09  186872.7      0.03       1.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:09  186875.1      0.03       1.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  186876.4      0.03       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:09  186877.0      0.03       1.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  186878.8      0.03       1.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  186883.9      0.03       1.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  186890.8      0.03       1.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186895.1      0.03       1.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186902.5      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186908.1      0.03       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186908.6      0.03       1.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186908.6      0.03       1.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186909.4      0.02       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186909.7      0.02       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:10  186912.6      0.02       1.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186911.3      0.02       1.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186912.3      0.02       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:10  186921.7      0.02       1.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:11  186922.5      0.02       1.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:11  186927.5      0.02       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:11  186930.2      0.02       1.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:11  186930.4      0.02       1.2       0.0                          
    0:04:11  186931.8      0.02       1.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:11  186931.2      0.02       1.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:11  186931.2      0.02       1.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  186932.6      0.02       1.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:12  186933.4      0.02       1.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:12  186936.3      0.02       1.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  186936.3      0.02       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:12  186936.6      0.02       1.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:12  186936.6      0.02       1.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  186943.7      0.02       1.1       0.0 path/genblk1[14].path/path/add_out_reg[39]/D
    0:04:12  186944.5      0.02       1.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:12  186949.6      0.02       1.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  186953.3      0.02       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:12  186963.7      0.02       1.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  186966.3      0.02       1.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:13  186967.1      0.02       1.0       0.0 path/genblk1[12].path/path/add_out_reg[39]/D
    0:04:13  186970.3      0.02       1.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:13  186977.2      0.02       0.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  186979.9      0.02       0.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:13  186982.0      0.02       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:13  186982.0      0.02       0.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:13  186984.7      0.02       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:13  186988.4      0.02       0.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  186991.6      0.02       0.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  186995.1      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:14  186996.1      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187001.7      0.02       0.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187005.4      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187006.2      0.02       0.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187011.8      0.02       0.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187013.2      0.02       0.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  187015.3      0.02       0.8       0.0 path/genblk1[12].path/path/add_out_reg[39]/D
    0:04:15  187017.7      0.02       0.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  187020.1      0.02       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187023.0      0.02       0.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187024.1      0.02       0.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  187026.7      0.02       0.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  187027.5      0.02       0.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  187031.5      0.02       0.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  187032.3      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187039.2      0.02       0.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187046.4      0.02       0.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187050.9      0.02       0.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187051.7      0.01       0.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  187055.5      0.01       0.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187059.2      0.01       0.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187064.8      0.01       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187070.1      0.01       0.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187069.3      0.01       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:16  187071.9      0.01       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187073.5      0.01       0.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  187075.7      0.01       0.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187076.5      0.01       0.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  187079.7      0.01       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187088.7      0.01       0.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:16  187093.5      0.01       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:16  187096.4      0.01       0.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187099.3      0.01       0.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187101.7      0.01       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187106.0      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187109.5      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187112.6      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  187117.2      0.01       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187119.3      0.01       0.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187120.9      0.01       0.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  187122.0      0.01       0.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187123.5      0.01       0.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187128.1      0.01       0.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187129.4      0.01       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187135.0      0.01       0.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:17  187141.4      0.01       0.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187148.0      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187151.2      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187155.2      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187162.7      0.01       0.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187164.0      0.01       0.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  187170.6      0.01       0.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  187173.6      0.01       0.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187177.0      0.01       0.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  187180.2      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187184.5      0.01       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  187188.2      0.01       0.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  187190.6      0.01       0.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:18  187194.6      0.01       0.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:19  187196.7      0.01       0.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:19  187198.3      0.01       0.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  187199.9      0.01       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  187206.0      0.01       0.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  187212.4      0.00       0.1       0.0 path/genblk1[19].path/path/add_out_reg[39]/D
    0:04:19  187217.4      0.00       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:19  187218.8      0.00       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:19  187222.0      0.00       0.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:19  187225.4      0.00       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:19  187229.2      0.00       0.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  187231.5      0.00       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:19  187234.2      0.00       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:19  187237.4      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:19  187238.7      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:20  187241.9      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:20  187243.2      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:20  187247.5      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:20  187249.1      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:20  187250.7      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:20  187251.8      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:20  187255.2      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:20  187256.5      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:20  187260.5      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:20  187268.0      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:20  187269.1      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:20  187274.4      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:20  187277.6      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:21  187278.6      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:21  187279.7      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:21  187280.5      0.00       0.0       0.0 path/genblk1[18].path/path/add_out_reg[39]/D
    0:04:21  187280.5      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  187282.1      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Mat_a_Mem/Mem/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 12:53:27 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              83941.088616
Buf/Inv area:                     4761.666002
Noncombinational area:          103340.996427
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                187282.085043
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 12:53:36 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  52.5396 mW   (93%)
  Net Switching Power  =   3.9885 mW    (7%)
                         ---------
Total Dynamic Power    =  56.5281 mW  (100%)

Cell Leakage Power     =   3.9422 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.0932e+04          524.4854        1.7426e+06        5.3203e+04  (  87.98%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.6034e+03        3.4639e+03        2.1996e+06        7.2669e+03  (  12.02%)
--------------------------------------------------------------------------------------------------
Total          5.2535e+04 uW     3.9884e+03 uW     3.9422e+06 nW     6.0470e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 12:53:36 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[16].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[16].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[16].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[16].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[16].path/Mat_a_Mem/Mem/U699/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[16].path/Mat_a_Mem/Mem/data_out[2] (memory_b20_SIZE20_LOGSIZE5_8)
                                                          0.00       0.23 f
  path/genblk1[16].path/Mat_a_Mem/data_out[2] (seqMemory_b20_SIZE20_8)
                                                          0.00       0.23 f
  path/genblk1[16].path/path/in0[2] (mac_b20_g1_4)        0.00       0.23 f
  path/genblk1[16].path/path/mult_21/a[2] (mac_b20_g1_4_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[16].path/path/mult_21/U1249/Z (XOR2_X1)
                                                          0.08       0.32 f
  path/genblk1[16].path/path/mult_21/U1085/ZN (NAND2_X1)
                                                          0.04       0.36 r
  path/genblk1[16].path/path/mult_21/U1044/Z (BUF_X2)     0.05       0.40 r
  path/genblk1[16].path/path/mult_21/U1906/ZN (OAI22_X1)
                                                          0.04       0.45 f
  path/genblk1[16].path/path/mult_21/U433/CO (FA_X1)      0.11       0.55 f
  path/genblk1[16].path/path/mult_21/U427/S (FA_X1)       0.14       0.69 r
  path/genblk1[16].path/path/mult_21/U426/S (FA_X1)       0.12       0.81 f
  path/genblk1[16].path/path/mult_21/U1352/ZN (NAND2_X1)
                                                          0.04       0.85 r
  path/genblk1[16].path/path/mult_21/U1596/ZN (OAI21_X1)
                                                          0.04       0.89 f
  path/genblk1[16].path/path/mult_21/U1029/ZN (AOI21_X1)
                                                          0.06       0.94 r
  path/genblk1[16].path/path/mult_21/U1680/ZN (OAI21_X1)
                                                          0.03       0.98 f
  path/genblk1[16].path/path/mult_21/U1308/ZN (AOI21_X1)
                                                          0.04       1.02 r
  path/genblk1[16].path/path/mult_21/U1844/ZN (OAI21_X1)
                                                          0.03       1.05 f
  path/genblk1[16].path/path/mult_21/U1275/ZN (AOI21_X1)
                                                          0.04       1.09 r
  path/genblk1[16].path/path/mult_21/U1795/ZN (OAI21_X1)
                                                          0.03       1.12 f
  path/genblk1[16].path/path/mult_21/U1769/ZN (AOI21_X1)
                                                          0.04       1.17 r
  path/genblk1[16].path/path/mult_21/U1893/ZN (OAI21_X1)
                                                          0.03       1.20 f
  path/genblk1[16].path/path/mult_21/U1264/ZN (AOI21_X1)
                                                          0.04       1.24 r
  path/genblk1[16].path/path/mult_21/U1768/ZN (OAI21_X1)
                                                          0.03       1.27 f
  path/genblk1[16].path/path/mult_21/U1253/ZN (AOI21_X1)
                                                          0.04       1.32 r
  path/genblk1[16].path/path/mult_21/U1255/ZN (OAI21_X1)
                                                          0.03       1.35 f
  path/genblk1[16].path/path/mult_21/U1843/ZN (AOI21_X1)
                                                          0.04       1.39 r
  path/genblk1[16].path/path/mult_21/U1842/ZN (OAI21_X1)
                                                          0.03       1.42 f
  path/genblk1[16].path/path/mult_21/U1888/ZN (AOI21_X1)
                                                          0.04       1.46 r
  path/genblk1[16].path/path/mult_21/U1892/ZN (OAI21_X1)
                                                          0.04       1.50 f
  path/genblk1[16].path/path/mult_21/U1059/ZN (NAND2_X1)
                                                          0.04       1.54 r
  path/genblk1[16].path/path/mult_21/U1043/ZN (NAND3_X1)
                                                          0.04       1.58 f
  path/genblk1[16].path/path/mult_21/U1050/ZN (NAND2_X1)
                                                          0.04       1.62 r
  path/genblk1[16].path/path/mult_21/U1053/ZN (NAND3_X1)
                                                          0.04       1.65 f
  path/genblk1[16].path/path/mult_21/U1071/ZN (NAND2_X1)
                                                          0.03       1.69 r
  path/genblk1[16].path/path/mult_21/U1074/ZN (NAND3_X1)
                                                          0.04       1.73 f
  path/genblk1[16].path/path/mult_21/U1204/ZN (NAND2_X1)
                                                          0.04       1.76 r
  path/genblk1[16].path/path/mult_21/U1206/ZN (NAND3_X1)
                                                          0.04       1.80 f
  path/genblk1[16].path/path/mult_21/U1211/ZN (NAND2_X1)
                                                          0.04       1.84 r
  path/genblk1[16].path/path/mult_21/U1089/ZN (NAND3_X1)
                                                          0.04       1.87 f
  path/genblk1[16].path/path/mult_21/U1140/ZN (NAND2_X1)
                                                          0.04       1.91 r
  path/genblk1[16].path/path/mult_21/U1143/ZN (NAND3_X1)
                                                          0.04       1.95 f
  path/genblk1[16].path/path/mult_21/U1218/ZN (NAND2_X1)
                                                          0.04       1.98 r
  path/genblk1[16].path/path/mult_21/U1147/ZN (NAND3_X1)
                                                          0.04       2.02 f
  path/genblk1[16].path/path/mult_21/U1224/ZN (NAND2_X1)
                                                          0.04       2.06 r
  path/genblk1[16].path/path/mult_21/U1213/ZN (NAND3_X1)
                                                          0.04       2.10 f
  path/genblk1[16].path/path/mult_21/U1229/ZN (NAND2_X1)
                                                          0.03       2.13 r
  path/genblk1[16].path/path/mult_21/U1231/ZN (NAND3_X1)
                                                          0.04       2.17 f
  path/genblk1[16].path/path/mult_21/U1233/ZN (NAND2_X1)
                                                          0.03       2.20 r
  path/genblk1[16].path/path/mult_21/U1077/ZN (AND3_X1)
                                                          0.05       2.25 r
  path/genblk1[16].path/path/mult_21/product[39] (mac_b20_g1_4_DW_mult_tc_1)
                                                          0.00       2.25 r
  path/genblk1[16].path/path/genblk1.add_in_reg[39]/D (DFF_X1)
                                                          0.01       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   2.29       2.29
  clock network delay (ideal)                             0.00       2.29
  path/genblk1[16].path/path/genblk1.add_in_reg[39]/CK (DFF_X1)
                                                          0.00       2.29 r
  library setup time                                     -0.03       2.26
  data required time                                                 2.26
  --------------------------------------------------------------------------
  data required time                                                 2.26
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
