
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c04  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000dac  08000db4  00010db4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000dac  08000dac  00010db4  2**0
                  CONTENTS
  4 .ARM          00000000  08000dac  08000dac  00010db4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000dac  08000db4  00010db4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000dac  08000dac  00010dac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000db0  08000db0  00010db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010db4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000db4  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000db4  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010db4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001bfb  00000000  00000000  00010de4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000004d6  00000000  00000000  000129df  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000001b0  00000000  00000000  00012eb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000178  00000000  00000000  00013068  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002132  00000000  00000000  000131e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000133f  00000000  00000000  00015312  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00008e89  00000000  00000000  00016651  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001f4da  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000664  00000000  00000000  0001f558  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000d94 	.word	0x08000d94

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000d94 	.word	0x08000d94

080001e8 <delay>:
 * SPI_MOSI	->	PB15
 */


void delay(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
	for(uint32_t i=0; i<=1000000; i++);
 80001ee:	2300      	movs	r3, #0
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	e002      	b.n	80001fa <delay+0x12>
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	3301      	adds	r3, #1
 80001f8:	607b      	str	r3, [r7, #4]
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4a04      	ldr	r2, [pc, #16]	; (8000210 <delay+0x28>)
 80001fe:	4293      	cmp	r3, r2
 8000200:	d9f8      	bls.n	80001f4 <delay+0xc>
}
 8000202:	bf00      	nop
 8000204:	370c      	adds	r7, #12
 8000206:	46bd      	mov	sp, r7
 8000208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop
 8000210:	000f4240 	.word	0x000f4240

08000214 <SPI2_GPIOInits>:
}


/*------Function to initialize GPIO PIN as SPI PIN-------*/
void SPI2_GPIOInits(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPI2Pins;

	SPI2Pins.pGPIOx = GPIOB;
 800021a:	4b14      	ldr	r3, [pc, #80]	; (800026c <SPI2_GPIOInits+0x58>)
 800021c:	607b      	str	r3, [r7, #4]
	SPI2Pins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800021e:	2302      	movs	r3, #2
 8000220:	727b      	strb	r3, [r7, #9]
	SPI2Pins.GPIO_PinConfig.GPIO_PinAltFuncMode = AF5;
 8000222:	2305      	movs	r3, #5
 8000224:	737b      	strb	r3, [r7, #13]
	SPI2Pins.GPIO_PinConfig.GPIO_PinOpType = GPIO_OP_TYPE_PP;
 8000226:	2300      	movs	r3, #0
 8000228:	733b      	strb	r3, [r7, #12]
	SPI2Pins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800022a:	2300      	movs	r3, #0
 800022c:	72fb      	strb	r3, [r7, #11]
	SPI2Pins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;
 800022e:	2302      	movs	r3, #2
 8000230:	72bb      	strb	r3, [r7, #10]

	// Enable SCLK
	SPI2Pins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_13;
 8000232:	230d      	movs	r3, #13
 8000234:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI2Pins);
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	4618      	mov	r0, r3
 800023a:	f000 fa61 	bl	8000700 <GPIO_Init>

	// Enable NSS
	SPI2Pins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_12;
 800023e:	230c      	movs	r3, #12
 8000240:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI2Pins);
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4618      	mov	r0, r3
 8000246:	f000 fa5b 	bl	8000700 <GPIO_Init>

	// Enable MOSI
	SPI2Pins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_14;
 800024a:	230e      	movs	r3, #14
 800024c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI2Pins);
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	4618      	mov	r0, r3
 8000252:	f000 fa55 	bl	8000700 <GPIO_Init>

	// Enable MISO
	SPI2Pins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_15;
 8000256:	230f      	movs	r3, #15
 8000258:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPI2Pins);
 800025a:	1d3b      	adds	r3, r7, #4
 800025c:	4618      	mov	r0, r3
 800025e:	f000 fa4f 	bl	8000700 <GPIO_Init>
}
 8000262:	bf00      	nop
 8000264:	3710      	adds	r7, #16
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
 800026a:	bf00      	nop
 800026c:	40020400 	.word	0x40020400

08000270 <GPIOButtonInit>:

void GPIOButtonInit(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0
	//Create and Initialize the Handle structure for GPIO Button
	GPIO_Handle_t GPIOButton;
	GPIOButton.pGPIOx = GPIOA;
 8000276:	4b09      	ldr	r3, [pc, #36]	; (800029c <GPIOButtonInit+0x2c>)
 8000278:	607b      	str	r3, [r7, #4]
	GPIOButton.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_0;
 800027a:	2300      	movs	r3, #0
 800027c:	723b      	strb	r3, [r7, #8]
	GPIOButton.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800027e:	2300      	movs	r3, #0
 8000280:	727b      	strb	r3, [r7, #9]
	GPIOButton.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_HIGH;
 8000282:	2302      	movs	r3, #2
 8000284:	72bb      	strb	r3, [r7, #10]
	GPIOButton.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000286:	2300      	movs	r3, #0
 8000288:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIOButton);
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	4618      	mov	r0, r3
 800028e:	f000 fa37 	bl	8000700 <GPIO_Init>
}
 8000292:	bf00      	nop
 8000294:	3710      	adds	r7, #16
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	40020000 	.word	0x40020000

080002a0 <GPIOLedInit>:

void GPIOLedInit(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b084      	sub	sp, #16
 80002a4:	af00      	add	r7, sp, #0
	//Create and initialize the Handle structure for GPIO LED
	GPIO_Handle_t GPIOLed;
	GPIOLed.pGPIOx = GPIOD;
 80002a6:	4b0a      	ldr	r3, [pc, #40]	; (80002d0 <GPIOLedInit+0x30>)
 80002a8:	607b      	str	r3, [r7, #4]
	GPIOLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_12;
 80002aa:	230c      	movs	r3, #12
 80002ac:	723b      	strb	r3, [r7, #8]
	GPIOLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80002ae:	2301      	movs	r3, #1
 80002b0:	727b      	strb	r3, [r7, #9]
	GPIOLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_MEDIUM;
 80002b2:	2301      	movs	r3, #1
 80002b4:	72bb      	strb	r3, [r7, #10]
	GPIOLed.GPIO_PinConfig.GPIO_PinOpType = GPIO_OP_TYPE_PP;
 80002b6:	2300      	movs	r3, #0
 80002b8:	733b      	strb	r3, [r7, #12]
	GPIOLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002ba:	2300      	movs	r3, #0
 80002bc:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIOLed);
 80002be:	1d3b      	adds	r3, r7, #4
 80002c0:	4618      	mov	r0, r3
 80002c2:	f000 fa1d 	bl	8000700 <GPIO_Init>
}
 80002c6:	bf00      	nop
 80002c8:	3710      	adds	r7, #16
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	40020c00 	.word	0x40020c00

080002d4 <SPI2Init>:


/*------Function to initialize SPI2 Peripheral--------*/
void SPI2Init(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b088      	sub	sp, #32
 80002d8:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2Handle;

	SPI2Handle.pSPIx = SPI2;
 80002da:	4b0c      	ldr	r3, [pc, #48]	; (800030c <SPI2Init+0x38>)
 80002dc:	603b      	str	r3, [r7, #0]
	SPI2Handle.SPI_PinConfig.SPI_DeviceMode	= SPI_MODE_MASTER;
 80002de:	2301      	movs	r3, #1
 80002e0:	713b      	strb	r3, [r7, #4]
	SPI2Handle.SPI_PinConfig.SPI_BusConfig	= SPI_BUS_FULL_DUP;
 80002e2:	2301      	movs	r3, #1
 80002e4:	717b      	strb	r3, [r7, #5]
	SPI2Handle.SPI_PinConfig.SPI_DFF		= SPI_DFF_8BIT;
 80002e6:	2300      	movs	r3, #0
 80002e8:	71bb      	strb	r3, [r7, #6]
	SPI2Handle.SPI_PinConfig.SPI_CPHA		= SPI_CPHA_FIRST_EDGE;
 80002ea:	2300      	movs	r3, #0
 80002ec:	71fb      	strb	r3, [r7, #7]
	SPI2Handle.SPI_PinConfig.SPI_CPOL		= SPI_CPOL_LOW;
 80002ee:	2300      	movs	r3, #0
 80002f0:	723b      	strb	r3, [r7, #8]
	SPI2Handle.SPI_PinConfig.SPI_SSM		= SPI_SSM_DI;
 80002f2:	2300      	movs	r3, #0
 80002f4:	727b      	strb	r3, [r7, #9]
	SPI2Handle.SPI_PinConfig.SPI_SCLKSpeed	= SPI_SCLK_BY_8;
 80002f6:	2302      	movs	r3, #2
 80002f8:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2Handle);
 80002fa:	463b      	mov	r3, r7
 80002fc:	4618      	mov	r0, r3
 80002fe:	f000 fc11 	bl	8000b24 <SPI_Init>
}
 8000302:	bf00      	nop
 8000304:	3720      	adds	r7, #32
 8000306:	46bd      	mov	sp, r7
 8000308:	bd80      	pop	{r7, pc}
 800030a:	bf00      	nop
 800030c:	40003800 	.word	0x40003800

08000310 <main>:


int main(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
	uint8_t Data = 25;
 8000316:	2319      	movs	r3, #25
 8000318:	71fb      	strb	r3, [r7, #7]
	uint8_t Read = 10;
 800031a:	230a      	movs	r3, #10
 800031c:	71bb      	strb	r3, [r7, #6]

	// Initialize GPIO PIN to behave as SPI PIN
	SPI2_GPIOInits();
 800031e:	f7ff ff79 	bl	8000214 <SPI2_GPIOInits>

	// Initialize GPIO PIN for button
	GPIOButtonInit();
 8000322:	f7ff ffa5 	bl	8000270 <GPIOButtonInit>

	// Initialize GPIO PIN for LED
	GPIOLedInit();
 8000326:	f7ff ffbb 	bl	80002a0 <GPIOLedInit>

	// Initialize SPI peripheral parameters
	SPI2Init();
 800032a:	f7ff ffd3 	bl	80002d4 <SPI2Init>

	// Since SSM is enabled, SSI bit needs to be kept high.
	//SPI_SSIConfig(SPI2, ENABLE);
	SPI_SSOEConfig(SPI2, ENABLE);
 800032e:	2101      	movs	r1, #1
 8000330:	483d      	ldr	r0, [pc, #244]	; (8000428 <main+0x118>)
 8000332:	f000 fcee 	bl	8000d12 <SPI_SSOEConfig>

	// Enable the SPI2 peripheral
	SPI_PCtrl(SPI2, ENABLE);
 8000336:	2101      	movs	r1, #1
 8000338:	483b      	ldr	r0, [pc, #236]	; (8000428 <main+0x118>)
 800033a:	f000 fcce 	bl	8000cda <SPI_PCtrl>



	// Wait for the button to be pressed
	while( GPIO_ReadfromIPPin(GPIOA, GPIO_PIN_0) == RESET );
 800033e:	bf00      	nop
 8000340:	2100      	movs	r1, #0
 8000342:	483a      	ldr	r0, [pc, #232]	; (800042c <main+0x11c>)
 8000344:	f000 fb58 	bl	80009f8 <GPIO_ReadfromIPPin>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d0f8      	beq.n	8000340 <main+0x30>

	SPI_DataSend(SPI2, &Data, 1);
 800034e:	1dfb      	adds	r3, r7, #7
 8000350:	2201      	movs	r2, #1
 8000352:	4619      	mov	r1, r3
 8000354:	4834      	ldr	r0, [pc, #208]	; (8000428 <main+0x118>)
 8000356:	f000 fc54 	bl	8000c02 <SPI_DataSend>
	SPI_DataReceive(SPI2, &Read, 1);
 800035a:	1dbb      	adds	r3, r7, #6
 800035c:	2201      	movs	r2, #1
 800035e:	4619      	mov	r1, r3
 8000360:	4831      	ldr	r0, [pc, #196]	; (8000428 <main+0x118>)
 8000362:	f000 fc84 	bl	8000c6e <SPI_DataReceive>

	delay();
 8000366:	f7ff ff3f 	bl	80001e8 <delay>

	//BlinkLed(Read);

	//Wait till SPI is busy
	while( FlagStatus(SPI2, SPI_BUSY_FLAG) );
 800036a:	bf00      	nop
 800036c:	2180      	movs	r1, #128	; 0x80
 800036e:	482e      	ldr	r0, [pc, #184]	; (8000428 <main+0x118>)
 8000370:	f000 fc33 	bl	8000bda <FlagStatus>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d1f8      	bne.n	800036c <main+0x5c>

	//Disable the SPI2 peripheral
	SPI_PCtrl(SPI2, DISABLE);
 800037a:	2100      	movs	r1, #0
 800037c:	482a      	ldr	r0, [pc, #168]	; (8000428 <main+0x118>)
 800037e:	f000 fcac 	bl	8000cda <SPI_PCtrl>

	if(Read == 0)
 8000382:	79bb      	ldrb	r3, [r7, #6]
 8000384:	2b00      	cmp	r3, #0
 8000386:	d107      	bne.n	8000398 <main+0x88>
	{
		GPIO_WriteToOPPin(GPIOD, GPIO_PIN_12, SET);
 8000388:	2201      	movs	r2, #1
 800038a:	210c      	movs	r1, #12
 800038c:	4828      	ldr	r0, [pc, #160]	; (8000430 <main+0x120>)
 800038e:	f000 fb49 	bl	8000a24 <GPIO_WriteToOPPin>
		delay();
 8000392:	f7ff ff29 	bl	80001e8 <delay>
 8000396:	e046      	b.n	8000426 <main+0x116>
	}
	else if(Read == 255)
 8000398:	79bb      	ldrb	r3, [r7, #6]
 800039a:	2bff      	cmp	r3, #255	; 0xff
 800039c:	d10e      	bne.n	80003bc <main+0xac>
	{
		GPIO_WriteToOPPin(GPIOD, GPIO_PIN_12, SET);
 800039e:	2201      	movs	r2, #1
 80003a0:	210c      	movs	r1, #12
 80003a2:	4823      	ldr	r0, [pc, #140]	; (8000430 <main+0x120>)
 80003a4:	f000 fb3e 	bl	8000a24 <GPIO_WriteToOPPin>
		delay();
 80003a8:	f7ff ff1e 	bl	80001e8 <delay>
		GPIO_WriteToOPPin(GPIOD, GPIO_PIN_12, RESET);
 80003ac:	2200      	movs	r2, #0
 80003ae:	210c      	movs	r1, #12
 80003b0:	481f      	ldr	r0, [pc, #124]	; (8000430 <main+0x120>)
 80003b2:	f000 fb37 	bl	8000a24 <GPIO_WriteToOPPin>
		delay();
 80003b6:	f7ff ff17 	bl	80001e8 <delay>
 80003ba:	e034      	b.n	8000426 <main+0x116>
	}
	else if(Read == 5)
 80003bc:	79bb      	ldrb	r3, [r7, #6]
 80003be:	2b05      	cmp	r3, #5
 80003c0:	d11c      	bne.n	80003fc <main+0xec>
	{
		GPIO_WriteToOPPin(GPIOD, GPIO_PIN_12, SET);
 80003c2:	2201      	movs	r2, #1
 80003c4:	210c      	movs	r1, #12
 80003c6:	481a      	ldr	r0, [pc, #104]	; (8000430 <main+0x120>)
 80003c8:	f000 fb2c 	bl	8000a24 <GPIO_WriteToOPPin>
		delay();
 80003cc:	f7ff ff0c 	bl	80001e8 <delay>
		GPIO_WriteToOPPin(GPIOD, GPIO_PIN_12, RESET);
 80003d0:	2200      	movs	r2, #0
 80003d2:	210c      	movs	r1, #12
 80003d4:	4816      	ldr	r0, [pc, #88]	; (8000430 <main+0x120>)
 80003d6:	f000 fb25 	bl	8000a24 <GPIO_WriteToOPPin>
		delay();
 80003da:	f7ff ff05 	bl	80001e8 <delay>
		GPIO_WriteToOPPin(GPIOD, GPIO_PIN_12, SET);
 80003de:	2201      	movs	r2, #1
 80003e0:	210c      	movs	r1, #12
 80003e2:	4813      	ldr	r0, [pc, #76]	; (8000430 <main+0x120>)
 80003e4:	f000 fb1e 	bl	8000a24 <GPIO_WriteToOPPin>
		delay();
 80003e8:	f7ff fefe 	bl	80001e8 <delay>
		GPIO_WriteToOPPin(GPIOD, GPIO_PIN_12, RESET);
 80003ec:	2200      	movs	r2, #0
 80003ee:	210c      	movs	r1, #12
 80003f0:	480f      	ldr	r0, [pc, #60]	; (8000430 <main+0x120>)
 80003f2:	f000 fb17 	bl	8000a24 <GPIO_WriteToOPPin>
		delay();
 80003f6:	f7ff fef7 	bl	80001e8 <delay>
 80003fa:	e014      	b.n	8000426 <main+0x116>
	}
	else
	{
		GPIO_WriteToOPPin(GPIOD, GPIO_PIN_12, SET);
 80003fc:	2201      	movs	r2, #1
 80003fe:	210c      	movs	r1, #12
 8000400:	480b      	ldr	r0, [pc, #44]	; (8000430 <main+0x120>)
 8000402:	f000 fb0f 	bl	8000a24 <GPIO_WriteToOPPin>
		delay();
 8000406:	f7ff feef 	bl	80001e8 <delay>
		GPIO_WriteToOPPin(GPIOD, GPIO_PIN_12, RESET);
 800040a:	2200      	movs	r2, #0
 800040c:	210c      	movs	r1, #12
 800040e:	4808      	ldr	r0, [pc, #32]	; (8000430 <main+0x120>)
 8000410:	f000 fb08 	bl	8000a24 <GPIO_WriteToOPPin>
		delay();
 8000414:	f7ff fee8 	bl	80001e8 <delay>
		GPIO_WriteToOPPin(GPIOD, GPIO_PIN_12, SET);
 8000418:	2201      	movs	r2, #1
 800041a:	210c      	movs	r1, #12
 800041c:	4804      	ldr	r0, [pc, #16]	; (8000430 <main+0x120>)
 800041e:	f000 fb01 	bl	8000a24 <GPIO_WriteToOPPin>
		delay();
 8000422:	f7ff fee1 	bl	80001e8 <delay>
	}


	while(1);
 8000426:	e7fe      	b.n	8000426 <main+0x116>
 8000428:	40003800 	.word	0x40003800
 800042c:	40020000 	.word	0x40020000
 8000430:	40020c00 	.word	0x40020c00

08000434 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000434:	480d      	ldr	r0, [pc, #52]	; (800046c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000436:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000438:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800043c:	480c      	ldr	r0, [pc, #48]	; (8000470 <LoopForever+0x6>)
  ldr r1, =_edata
 800043e:	490d      	ldr	r1, [pc, #52]	; (8000474 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000440:	4a0d      	ldr	r2, [pc, #52]	; (8000478 <LoopForever+0xe>)
  movs r3, #0
 8000442:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000444:	e002      	b.n	800044c <LoopCopyDataInit>

08000446 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000446:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000448:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800044a:	3304      	adds	r3, #4

0800044c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800044c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800044e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000450:	d3f9      	bcc.n	8000446 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000452:	4a0a      	ldr	r2, [pc, #40]	; (800047c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000454:	4c0a      	ldr	r4, [pc, #40]	; (8000480 <LoopForever+0x16>)
  movs r3, #0
 8000456:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000458:	e001      	b.n	800045e <LoopFillZerobss>

0800045a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800045a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800045c:	3204      	adds	r2, #4

0800045e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800045e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000460:	d3fb      	bcc.n	800045a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000462:	f000 fc73 	bl	8000d4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000466:	f7ff ff53 	bl	8000310 <main>

0800046a <LoopForever>:

LoopForever:
    b LoopForever
 800046a:	e7fe      	b.n	800046a <LoopForever>
  ldr   r0, =_estack
 800046c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000474:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000478:	08000db4 	.word	0x08000db4
  ldr r2, =_sbss
 800047c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000480:	2000001c 	.word	0x2000001c

08000484 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000484:	e7fe      	b.n	8000484 <ADC_IRQHandler>
	...

08000488 <CONV_GPIOx_TO_PORTCODE>:


/* This function returns a code (0-7) for a given GPIOx peripheral */

uint8_t CONV_GPIOx_TO_PORTCODE(GPIO_RegDef_t *pGPIOx)
{
 8000488:	b480      	push	{r7}
 800048a:	b085      	sub	sp, #20
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
	uint8_t portcode = 0;
 8000490:	2300      	movs	r3, #0
 8000492:	73fb      	strb	r3, [r7, #15]
	if (pGPIOx == GPIOA)
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	4a1e      	ldr	r2, [pc, #120]	; (8000510 <CONV_GPIOx_TO_PORTCODE+0x88>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d102      	bne.n	80004a2 <CONV_GPIOx_TO_PORTCODE+0x1a>
	{
		portcode = 0;
 800049c:	2300      	movs	r3, #0
 800049e:	73fb      	strb	r3, [r7, #15]
 80004a0:	e02f      	b.n	8000502 <CONV_GPIOx_TO_PORTCODE+0x7a>
	}else if (pGPIOx == GPIOB)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	4a1b      	ldr	r2, [pc, #108]	; (8000514 <CONV_GPIOx_TO_PORTCODE+0x8c>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d102      	bne.n	80004b0 <CONV_GPIOx_TO_PORTCODE+0x28>
	{
		portcode = 1;
 80004aa:	2301      	movs	r3, #1
 80004ac:	73fb      	strb	r3, [r7, #15]
 80004ae:	e028      	b.n	8000502 <CONV_GPIOx_TO_PORTCODE+0x7a>
	}else if (pGPIOx == GPIOC)
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	4a19      	ldr	r2, [pc, #100]	; (8000518 <CONV_GPIOx_TO_PORTCODE+0x90>)
 80004b4:	4293      	cmp	r3, r2
 80004b6:	d102      	bne.n	80004be <CONV_GPIOx_TO_PORTCODE+0x36>
	{
		portcode = 2;
 80004b8:	2302      	movs	r3, #2
 80004ba:	73fb      	strb	r3, [r7, #15]
 80004bc:	e021      	b.n	8000502 <CONV_GPIOx_TO_PORTCODE+0x7a>
	}else if (pGPIOx == GPIOD)
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	4a16      	ldr	r2, [pc, #88]	; (800051c <CONV_GPIOx_TO_PORTCODE+0x94>)
 80004c2:	4293      	cmp	r3, r2
 80004c4:	d102      	bne.n	80004cc <CONV_GPIOx_TO_PORTCODE+0x44>
	{
		portcode = 3;
 80004c6:	2303      	movs	r3, #3
 80004c8:	73fb      	strb	r3, [r7, #15]
 80004ca:	e01a      	b.n	8000502 <CONV_GPIOx_TO_PORTCODE+0x7a>
	}else if (pGPIOx == GPIOE)
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	4a14      	ldr	r2, [pc, #80]	; (8000520 <CONV_GPIOx_TO_PORTCODE+0x98>)
 80004d0:	4293      	cmp	r3, r2
 80004d2:	d102      	bne.n	80004da <CONV_GPIOx_TO_PORTCODE+0x52>
	{
		portcode = 4;
 80004d4:	2304      	movs	r3, #4
 80004d6:	73fb      	strb	r3, [r7, #15]
 80004d8:	e013      	b.n	8000502 <CONV_GPIOx_TO_PORTCODE+0x7a>
	}else if (pGPIOx == GPIOF)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	4a11      	ldr	r2, [pc, #68]	; (8000524 <CONV_GPIOx_TO_PORTCODE+0x9c>)
 80004de:	4293      	cmp	r3, r2
 80004e0:	d102      	bne.n	80004e8 <CONV_GPIOx_TO_PORTCODE+0x60>
	{
		portcode = 5;
 80004e2:	2305      	movs	r3, #5
 80004e4:	73fb      	strb	r3, [r7, #15]
 80004e6:	e00c      	b.n	8000502 <CONV_GPIOx_TO_PORTCODE+0x7a>
	}else if (pGPIOx == GPIOG)
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	4a0f      	ldr	r2, [pc, #60]	; (8000528 <CONV_GPIOx_TO_PORTCODE+0xa0>)
 80004ec:	4293      	cmp	r3, r2
 80004ee:	d102      	bne.n	80004f6 <CONV_GPIOx_TO_PORTCODE+0x6e>
	{
		portcode = 6;
 80004f0:	2306      	movs	r3, #6
 80004f2:	73fb      	strb	r3, [r7, #15]
 80004f4:	e005      	b.n	8000502 <CONV_GPIOx_TO_PORTCODE+0x7a>
	}else if (pGPIOx == GPIOH)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	4a0c      	ldr	r2, [pc, #48]	; (800052c <CONV_GPIOx_TO_PORTCODE+0xa4>)
 80004fa:	4293      	cmp	r3, r2
 80004fc:	d101      	bne.n	8000502 <CONV_GPIOx_TO_PORTCODE+0x7a>
	{
		portcode = 7;
 80004fe:	2307      	movs	r3, #7
 8000500:	73fb      	strb	r3, [r7, #15]
	}
	return portcode;
 8000502:	7bfb      	ldrb	r3, [r7, #15]
}
 8000504:	4618      	mov	r0, r3
 8000506:	3714      	adds	r7, #20
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr
 8000510:	40020000 	.word	0x40020000
 8000514:	40020400 	.word	0x40020400
 8000518:	40020800 	.word	0x40020800
 800051c:	40020c00 	.word	0x40020c00
 8000520:	40021000 	.word	0x40021000
 8000524:	40021400 	.word	0x40021400
 8000528:	40021800 	.word	0x40021800
 800052c:	40021c00 	.word	0x40021c00

08000530 <GPIO_PClkCtrl>:
 * @return		-	none
 *
 * @note		-	none
 -----------------------------------------------------------------------------------------*/
void GPIO_PClkCtrl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
 8000538:	460b      	mov	r3, r1
 800053a:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE)
 800053c:	78fb      	ldrb	r3, [r7, #3]
 800053e:	2b01      	cmp	r3, #1
 8000540:	d162      	bne.n	8000608 <GPIO_PClkCtrl+0xd8>
	{
		if (pGPIOx == GPIOA)
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	4a64      	ldr	r2, [pc, #400]	; (80006d8 <GPIO_PClkCtrl+0x1a8>)
 8000546:	4293      	cmp	r3, r2
 8000548:	d106      	bne.n	8000558 <GPIO_PClkCtrl+0x28>
		{
			GPIOA_CLK_EN();
 800054a:	4b64      	ldr	r3, [pc, #400]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054e:	4a63      	ldr	r2, [pc, #396]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000550:	f043 0301 	orr.w	r3, r3, #1
 8000554:	6313      	str	r3, [r2, #48]	; 0x30
		{
			GPIOI_CLK_DI();
		}
	}

}
 8000556:	e0b9      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOB)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	4a61      	ldr	r2, [pc, #388]	; (80006e0 <GPIO_PClkCtrl+0x1b0>)
 800055c:	4293      	cmp	r3, r2
 800055e:	d106      	bne.n	800056e <GPIO_PClkCtrl+0x3e>
			GPIOB_CLK_EN();
 8000560:	4b5e      	ldr	r3, [pc, #376]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000564:	4a5d      	ldr	r2, [pc, #372]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000566:	f043 0302 	orr.w	r3, r3, #2
 800056a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800056c:	e0ae      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOC)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4a5c      	ldr	r2, [pc, #368]	; (80006e4 <GPIO_PClkCtrl+0x1b4>)
 8000572:	4293      	cmp	r3, r2
 8000574:	d106      	bne.n	8000584 <GPIO_PClkCtrl+0x54>
			GPIOC_CLK_EN();
 8000576:	4b59      	ldr	r3, [pc, #356]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057a:	4a58      	ldr	r2, [pc, #352]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 800057c:	f043 0304 	orr.w	r3, r3, #4
 8000580:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000582:	e0a3      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOD)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	4a58      	ldr	r2, [pc, #352]	; (80006e8 <GPIO_PClkCtrl+0x1b8>)
 8000588:	4293      	cmp	r3, r2
 800058a:	d106      	bne.n	800059a <GPIO_PClkCtrl+0x6a>
			GPIOD_CLK_EN();
 800058c:	4b53      	ldr	r3, [pc, #332]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 800058e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000590:	4a52      	ldr	r2, [pc, #328]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000592:	f043 0308 	orr.w	r3, r3, #8
 8000596:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000598:	e098      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOE)
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a53      	ldr	r2, [pc, #332]	; (80006ec <GPIO_PClkCtrl+0x1bc>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d106      	bne.n	80005b0 <GPIO_PClkCtrl+0x80>
			GPIOE_CLK_EN();
 80005a2:	4b4e      	ldr	r3, [pc, #312]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a6:	4a4d      	ldr	r2, [pc, #308]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80005a8:	f043 0310 	orr.w	r3, r3, #16
 80005ac:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005ae:	e08d      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOF)
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	4a4f      	ldr	r2, [pc, #316]	; (80006f0 <GPIO_PClkCtrl+0x1c0>)
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d106      	bne.n	80005c6 <GPIO_PClkCtrl+0x96>
			GPIOF_CLK_EN();
 80005b8:	4b48      	ldr	r3, [pc, #288]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80005ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005bc:	4a47      	ldr	r2, [pc, #284]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80005be:	f043 0320 	orr.w	r3, r3, #32
 80005c2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005c4:	e082      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOG)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4a4a      	ldr	r2, [pc, #296]	; (80006f4 <GPIO_PClkCtrl+0x1c4>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d106      	bne.n	80005dc <GPIO_PClkCtrl+0xac>
			GPIOG_CLK_EN();
 80005ce:	4b43      	ldr	r3, [pc, #268]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	4a42      	ldr	r2, [pc, #264]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80005d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005d8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005da:	e077      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOH)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	4a46      	ldr	r2, [pc, #280]	; (80006f8 <GPIO_PClkCtrl+0x1c8>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d106      	bne.n	80005f2 <GPIO_PClkCtrl+0xc2>
			GPIOH_CLK_EN();
 80005e4:	4b3d      	ldr	r3, [pc, #244]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80005e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e8:	4a3c      	ldr	r2, [pc, #240]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80005ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005ee:	6313      	str	r3, [r2, #48]	; 0x30
}
 80005f0:	e06c      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOI)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	4a41      	ldr	r2, [pc, #260]	; (80006fc <GPIO_PClkCtrl+0x1cc>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d168      	bne.n	80006cc <GPIO_PClkCtrl+0x19c>
			GPIOI_CLK_EN();
 80005fa:	4b38      	ldr	r3, [pc, #224]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	4a37      	ldr	r2, [pc, #220]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000600:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000604:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000606:	e061      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		if (pGPIOx == GPIOA)
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	4a33      	ldr	r2, [pc, #204]	; (80006d8 <GPIO_PClkCtrl+0x1a8>)
 800060c:	4293      	cmp	r3, r2
 800060e:	d106      	bne.n	800061e <GPIO_PClkCtrl+0xee>
			GPIOA_CLK_DI();
 8000610:	4b32      	ldr	r3, [pc, #200]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000614:	4a31      	ldr	r2, [pc, #196]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000616:	f023 0301 	bic.w	r3, r3, #1
 800061a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800061c:	e056      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOB)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4a2f      	ldr	r2, [pc, #188]	; (80006e0 <GPIO_PClkCtrl+0x1b0>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d106      	bne.n	8000634 <GPIO_PClkCtrl+0x104>
			GPIOB_CLK_DI();
 8000626:	4b2d      	ldr	r3, [pc, #180]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062a:	4a2c      	ldr	r2, [pc, #176]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 800062c:	f023 0302 	bic.w	r3, r3, #2
 8000630:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000632:	e04b      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOC)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4a2b      	ldr	r2, [pc, #172]	; (80006e4 <GPIO_PClkCtrl+0x1b4>)
 8000638:	4293      	cmp	r3, r2
 800063a:	d106      	bne.n	800064a <GPIO_PClkCtrl+0x11a>
			GPIOC_CLK_DI();
 800063c:	4b27      	ldr	r3, [pc, #156]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 800063e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000640:	4a26      	ldr	r2, [pc, #152]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000642:	f023 0304 	bic.w	r3, r3, #4
 8000646:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000648:	e040      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOD)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4a26      	ldr	r2, [pc, #152]	; (80006e8 <GPIO_PClkCtrl+0x1b8>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d106      	bne.n	8000660 <GPIO_PClkCtrl+0x130>
			GPIOD_CLK_DI();
 8000652:	4b22      	ldr	r3, [pc, #136]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	4a21      	ldr	r2, [pc, #132]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000658:	f023 0308 	bic.w	r3, r3, #8
 800065c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800065e:	e035      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOE)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	4a22      	ldr	r2, [pc, #136]	; (80006ec <GPIO_PClkCtrl+0x1bc>)
 8000664:	4293      	cmp	r3, r2
 8000666:	d106      	bne.n	8000676 <GPIO_PClkCtrl+0x146>
			GPIOE_CLK_DI();
 8000668:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 800066a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066c:	4a1b      	ldr	r2, [pc, #108]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 800066e:	f023 0310 	bic.w	r3, r3, #16
 8000672:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000674:	e02a      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOF)
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	4a1d      	ldr	r2, [pc, #116]	; (80006f0 <GPIO_PClkCtrl+0x1c0>)
 800067a:	4293      	cmp	r3, r2
 800067c:	d106      	bne.n	800068c <GPIO_PClkCtrl+0x15c>
			GPIOF_CLK_DI();
 800067e:	4b17      	ldr	r3, [pc, #92]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	4a16      	ldr	r2, [pc, #88]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000684:	f023 0320 	bic.w	r3, r3, #32
 8000688:	6313      	str	r3, [r2, #48]	; 0x30
}
 800068a:	e01f      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOG)
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4a19      	ldr	r2, [pc, #100]	; (80006f4 <GPIO_PClkCtrl+0x1c4>)
 8000690:	4293      	cmp	r3, r2
 8000692:	d106      	bne.n	80006a2 <GPIO_PClkCtrl+0x172>
			GPIOG_CLK_DI();
 8000694:	4b11      	ldr	r3, [pc, #68]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 8000696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000698:	4a10      	ldr	r2, [pc, #64]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 800069a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800069e:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006a0:	e014      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOH)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	4a14      	ldr	r2, [pc, #80]	; (80006f8 <GPIO_PClkCtrl+0x1c8>)
 80006a6:	4293      	cmp	r3, r2
 80006a8:	d106      	bne.n	80006b8 <GPIO_PClkCtrl+0x188>
			GPIOH_CLK_DI();
 80006aa:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ae:	4a0b      	ldr	r2, [pc, #44]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80006b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80006b4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006b6:	e009      	b.n	80006cc <GPIO_PClkCtrl+0x19c>
		else if (pGPIOx == GPIOI)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4a10      	ldr	r2, [pc, #64]	; (80006fc <GPIO_PClkCtrl+0x1cc>)
 80006bc:	4293      	cmp	r3, r2
 80006be:	d105      	bne.n	80006cc <GPIO_PClkCtrl+0x19c>
			GPIOI_CLK_DI();
 80006c0:	4b06      	ldr	r3, [pc, #24]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80006c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c4:	4a05      	ldr	r2, [pc, #20]	; (80006dc <GPIO_PClkCtrl+0x1ac>)
 80006c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80006ca:	6313      	str	r3, [r2, #48]	; 0x30
}
 80006cc:	bf00      	nop
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	40020000 	.word	0x40020000
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40020400 	.word	0x40020400
 80006e4:	40020800 	.word	0x40020800
 80006e8:	40020c00 	.word	0x40020c00
 80006ec:	40021000 	.word	0x40021000
 80006f0:	40021400 	.word	0x40021400
 80006f4:	40021800 	.word	0x40021800
 80006f8:	40021c00 	.word	0x40021c00
 80006fc:	40022000 	.word	0x40022000

08000700 <GPIO_Init>:
 * @return		-	none
 *
 * @note		-	none
 -----------------------------------------------------------------------------------------*/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
	//0. Enable the Peripheral clock							//Updated on 19-Feb-2021
	GPIO_PClkCtrl(pGPIOHandle->pGPIOx, ENABLE);
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	2101      	movs	r1, #1
 800070e:	4618      	mov	r0, r3
 8000710:	f7ff ff0e 	bl	8000530 <GPIO_PClkCtrl>

	uint32_t	temp = 0;
 8000714:	2300      	movs	r3, #0
 8000716:	60fb      	str	r3, [r7, #12]
	//1. Configure the mode of GPIO pin
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	795b      	ldrb	r3, [r3, #5]
 800071c:	2b03      	cmp	r3, #3
 800071e:	d820      	bhi.n	8000762 <GPIO_Init+0x62>
	{
		//If the given Pin mode <= 3, it is non-interrupt mode, else interrupt mode
		//Left shifting 2 bit MODE value for specific PIN number
		temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)) );
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	795b      	ldrb	r3, [r3, #5]
 8000724:	461a      	mov	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	791b      	ldrb	r3, [r3, #4]
 800072a:	005b      	lsls	r3, r3, #1
 800072c:	fa02 f303 	lsl.w	r3, r2, r3
 8000730:	60fb      	str	r3, [r7, #12]

		// Clear the register values for specific pin
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	791b      	ldrb	r3, [r3, #4]
 800073c:	005b      	lsls	r3, r3, #1
 800073e:	2103      	movs	r1, #3
 8000740:	fa01 f303 	lsl.w	r3, r1, r3
 8000744:	43db      	mvns	r3, r3
 8000746:	4619      	mov	r1, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	400a      	ands	r2, r1
 800074e:	601a      	str	r2, [r3, #0]
		// set the MODE register for the specific pin
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	6819      	ldr	r1, [r3, #0]
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	68fa      	ldr	r2, [r7, #12]
 800075c:	430a      	orrs	r2, r1
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	e095      	b.n	800088e <GPIO_Init+0x18e>
	}
	else
	{
		//The interrupt mode
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	795b      	ldrb	r3, [r3, #5]
 8000766:	2b04      	cmp	r3, #4
 8000768:	d117      	bne.n	800079a <GPIO_Init+0x9a>
		{
			//1. Configure FTSR (Falling Trigger Selection Register)
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800076a:	4ba0      	ldr	r3, [pc, #640]	; (80009ec <GPIO_Init+0x2ec>)
 800076c:	68db      	ldr	r3, [r3, #12]
 800076e:	687a      	ldr	r2, [r7, #4]
 8000770:	7912      	ldrb	r2, [r2, #4]
 8000772:	4611      	mov	r1, r2
 8000774:	2201      	movs	r2, #1
 8000776:	408a      	lsls	r2, r1
 8000778:	4611      	mov	r1, r2
 800077a:	4a9c      	ldr	r2, [pc, #624]	; (80009ec <GPIO_Init+0x2ec>)
 800077c:	430b      	orrs	r3, r1
 800077e:	60d3      	str	r3, [r2, #12]
			//Also reset the RTSR
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000780:	4b9a      	ldr	r3, [pc, #616]	; (80009ec <GPIO_Init+0x2ec>)
 8000782:	689b      	ldr	r3, [r3, #8]
 8000784:	687a      	ldr	r2, [r7, #4]
 8000786:	7912      	ldrb	r2, [r2, #4]
 8000788:	4611      	mov	r1, r2
 800078a:	2201      	movs	r2, #1
 800078c:	408a      	lsls	r2, r1
 800078e:	43d2      	mvns	r2, r2
 8000790:	4611      	mov	r1, r2
 8000792:	4a96      	ldr	r2, [pc, #600]	; (80009ec <GPIO_Init+0x2ec>)
 8000794:	400b      	ands	r3, r1
 8000796:	6093      	str	r3, [r2, #8]
 8000798:	e035      	b.n	8000806 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	795b      	ldrb	r3, [r3, #5]
 800079e:	2b05      	cmp	r3, #5
 80007a0:	d117      	bne.n	80007d2 <GPIO_Init+0xd2>
		{
			//1. Configure RTSR (Rising Trigger Selection Register)
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007a2:	4b92      	ldr	r3, [pc, #584]	; (80009ec <GPIO_Init+0x2ec>)
 80007a4:	689b      	ldr	r3, [r3, #8]
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	7912      	ldrb	r2, [r2, #4]
 80007aa:	4611      	mov	r1, r2
 80007ac:	2201      	movs	r2, #1
 80007ae:	408a      	lsls	r2, r1
 80007b0:	4611      	mov	r1, r2
 80007b2:	4a8e      	ldr	r2, [pc, #568]	; (80009ec <GPIO_Init+0x2ec>)
 80007b4:	430b      	orrs	r3, r1
 80007b6:	6093      	str	r3, [r2, #8]
			//Also reset the FTSR
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007b8:	4b8c      	ldr	r3, [pc, #560]	; (80009ec <GPIO_Init+0x2ec>)
 80007ba:	68db      	ldr	r3, [r3, #12]
 80007bc:	687a      	ldr	r2, [r7, #4]
 80007be:	7912      	ldrb	r2, [r2, #4]
 80007c0:	4611      	mov	r1, r2
 80007c2:	2201      	movs	r2, #1
 80007c4:	408a      	lsls	r2, r1
 80007c6:	43d2      	mvns	r2, r2
 80007c8:	4611      	mov	r1, r2
 80007ca:	4a88      	ldr	r2, [pc, #544]	; (80009ec <GPIO_Init+0x2ec>)
 80007cc:	400b      	ands	r3, r1
 80007ce:	60d3      	str	r3, [r2, #12]
 80007d0:	e019      	b.n	8000806 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	795b      	ldrb	r3, [r3, #5]
 80007d6:	2b06      	cmp	r3, #6
 80007d8:	d115      	bne.n	8000806 <GPIO_Init+0x106>
		{
			//1. Configure FTSR and RTSR both
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007da:	4b84      	ldr	r3, [pc, #528]	; (80009ec <GPIO_Init+0x2ec>)
 80007dc:	68db      	ldr	r3, [r3, #12]
 80007de:	687a      	ldr	r2, [r7, #4]
 80007e0:	7912      	ldrb	r2, [r2, #4]
 80007e2:	4611      	mov	r1, r2
 80007e4:	2201      	movs	r2, #1
 80007e6:	408a      	lsls	r2, r1
 80007e8:	4611      	mov	r1, r2
 80007ea:	4a80      	ldr	r2, [pc, #512]	; (80009ec <GPIO_Init+0x2ec>)
 80007ec:	430b      	orrs	r3, r1
 80007ee:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007f0:	4b7e      	ldr	r3, [pc, #504]	; (80009ec <GPIO_Init+0x2ec>)
 80007f2:	689b      	ldr	r3, [r3, #8]
 80007f4:	687a      	ldr	r2, [r7, #4]
 80007f6:	7912      	ldrb	r2, [r2, #4]
 80007f8:	4611      	mov	r1, r2
 80007fa:	2201      	movs	r2, #1
 80007fc:	408a      	lsls	r2, r1
 80007fe:	4611      	mov	r1, r2
 8000800:	4a7a      	ldr	r2, [pc, #488]	; (80009ec <GPIO_Init+0x2ec>)
 8000802:	430b      	orrs	r3, r1
 8000804:	6093      	str	r3, [r2, #8]

		}

		//2. Configure the PORT selection in SYSCFG_EXTICR
		uint8_t temp1, temp2;
		temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)/4;			//Finds the EXTI register to be configured, each register has 4 EXTIx
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	791b      	ldrb	r3, [r3, #4]
 800080a:	089b      	lsrs	r3, r3, #2
 800080c:	72fb      	strb	r3, [r7, #11]
		temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)%4;			//Finds the position of EXTIx in the EXTI register
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	791b      	ldrb	r3, [r3, #4]
 8000812:	f003 0303 	and.w	r3, r3, #3
 8000816:	72bb      	strb	r3, [r7, #10]

		SYSCFG_CLK_EN();
 8000818:	4b75      	ldr	r3, [pc, #468]	; (80009f0 <GPIO_Init+0x2f0>)
 800081a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800081c:	4a74      	ldr	r2, [pc, #464]	; (80009f0 <GPIO_Init+0x2f0>)
 800081e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000822:	6453      	str	r3, [r2, #68]	; 0x44

		uint8_t portcode = CONV_GPIOx_TO_PORTCODE(pGPIOHandle->pGPIOx);
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4618      	mov	r0, r3
 800082a:	f7ff fe2d 	bl	8000488 <CONV_GPIOx_TO_PORTCODE>
 800082e:	4603      	mov	r3, r0
 8000830:	727b      	strb	r3, [r7, #9]

		SYSCFG->EXTICR[temp1] &= ~(0xF << 4*temp2);
 8000832:	4a70      	ldr	r2, [pc, #448]	; (80009f4 <GPIO_Init+0x2f4>)
 8000834:	7afb      	ldrb	r3, [r7, #11]
 8000836:	3302      	adds	r3, #2
 8000838:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800083c:	7abb      	ldrb	r3, [r7, #10]
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	210f      	movs	r1, #15
 8000842:	fa01 f303 	lsl.w	r3, r1, r3
 8000846:	43db      	mvns	r3, r3
 8000848:	4618      	mov	r0, r3
 800084a:	496a      	ldr	r1, [pc, #424]	; (80009f4 <GPIO_Init+0x2f4>)
 800084c:	7afb      	ldrb	r3, [r7, #11]
 800084e:	4002      	ands	r2, r0
 8000850:	3302      	adds	r3, #2
 8000852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		SYSCFG->EXTICR[temp1] |= (portcode << 4*temp2);
 8000856:	4a67      	ldr	r2, [pc, #412]	; (80009f4 <GPIO_Init+0x2f4>)
 8000858:	7afb      	ldrb	r3, [r7, #11]
 800085a:	3302      	adds	r3, #2
 800085c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000860:	7a79      	ldrb	r1, [r7, #9]
 8000862:	7abb      	ldrb	r3, [r7, #10]
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	fa01 f303 	lsl.w	r3, r1, r3
 800086a:	4618      	mov	r0, r3
 800086c:	4961      	ldr	r1, [pc, #388]	; (80009f4 <GPIO_Init+0x2f4>)
 800086e:	7afb      	ldrb	r3, [r7, #11]
 8000870:	4302      	orrs	r2, r0
 8000872:	3302      	adds	r3, #2
 8000874:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		//3. Enable the EXTI interrupt delivery using IMR (interrupt management register)
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000878:	4b5c      	ldr	r3, [pc, #368]	; (80009ec <GPIO_Init+0x2ec>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	7912      	ldrb	r2, [r2, #4]
 8000880:	4611      	mov	r1, r2
 8000882:	2201      	movs	r2, #1
 8000884:	408a      	lsls	r2, r1
 8000886:	4611      	mov	r1, r2
 8000888:	4a58      	ldr	r2, [pc, #352]	; (80009ec <GPIO_Init+0x2ec>)
 800088a:	430b      	orrs	r3, r1
 800088c:	6013      	str	r3, [r2, #0]


	}
	temp = 0;
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]

	//2. Configure the speed of the GPIO pin
	//Left shifting 2 bit SPEED value for specific PIN number
	temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	799b      	ldrb	r3, [r3, #6]
 8000896:	461a      	mov	r2, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	791b      	ldrb	r3, [r3, #4]
 800089c:	005b      	lsls	r3, r3, #1
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	60fb      	str	r3, [r7, #12]

	// Clear the register values for specific pin
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	689a      	ldr	r2, [r3, #8]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	791b      	ldrb	r3, [r3, #4]
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	2103      	movs	r1, #3
 80008b2:	fa01 f303 	lsl.w	r3, r1, r3
 80008b6:	43db      	mvns	r3, r3
 80008b8:	4619      	mov	r1, r3
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	400a      	ands	r2, r1
 80008c0:	609a      	str	r2, [r3, #8]
	// set the MODE register for the specific pin
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	6899      	ldr	r1, [r3, #8]
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	68fa      	ldr	r2, [r7, #12]
 80008ce:	430a      	orrs	r2, r1
 80008d0:	609a      	str	r2, [r3, #8]

	temp = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	60fb      	str	r3, [r7, #12]

	//3. Configure the Pull-up Pull-down setting
	temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	79db      	ldrb	r3, [r3, #7]
 80008da:	461a      	mov	r2, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	791b      	ldrb	r3, [r3, #4]
 80008e0:	005b      	lsls	r3, r3, #1
 80008e2:	fa02 f303 	lsl.w	r3, r2, r3
 80008e6:	60fb      	str	r3, [r7, #12]

	// Clear the register values for specific pin
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	68da      	ldr	r2, [r3, #12]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	791b      	ldrb	r3, [r3, #4]
 80008f2:	005b      	lsls	r3, r3, #1
 80008f4:	2103      	movs	r1, #3
 80008f6:	fa01 f303 	lsl.w	r3, r1, r3
 80008fa:	43db      	mvns	r3, r3
 80008fc:	4619      	mov	r1, r3
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	400a      	ands	r2, r1
 8000904:	60da      	str	r2, [r3, #12]
	// set the MODE register for the specific pin
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	68d9      	ldr	r1, [r3, #12]
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	68fa      	ldr	r2, [r7, #12]
 8000912:	430a      	orrs	r2, r1
 8000914:	60da      	str	r2, [r3, #12]
	temp = 0;
 8000916:	2300      	movs	r3, #0
 8000918:	60fb      	str	r3, [r7, #12]

	//4. Configure the Output type
	temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinOpType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	7a1b      	ldrb	r3, [r3, #8]
 800091e:	461a      	mov	r2, r3
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	791b      	ldrb	r3, [r3, #4]
 8000924:	fa02 f303 	lsl.w	r3, r2, r3
 8000928:	60fb      	str	r3, [r7, #12]

	// Clear the register values for specific pin
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	685a      	ldr	r2, [r3, #4]
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	791b      	ldrb	r3, [r3, #4]
 8000934:	4619      	mov	r1, r3
 8000936:	2301      	movs	r3, #1
 8000938:	408b      	lsls	r3, r1
 800093a:	43db      	mvns	r3, r3
 800093c:	4619      	mov	r1, r3
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	400a      	ands	r2, r1
 8000944:	605a      	str	r2, [r3, #4]
	// set the MODE register for the specific pin
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	6859      	ldr	r1, [r3, #4]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	68fa      	ldr	r2, [r7, #12]
 8000952:	430a      	orrs	r2, r1
 8000954:	605a      	str	r2, [r3, #4]
	temp = 0;
 8000956:	2300      	movs	r3, #0
 8000958:	60fb      	str	r3, [r7, #12]

	//5. Configure the Alternate functionality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	795b      	ldrb	r3, [r3, #5]
 800095e:	2b02      	cmp	r3, #2
 8000960:	d13d      	bne.n	80009de <GPIO_Init+0x2de>
	{
		uint8_t temp1;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	791b      	ldrb	r3, [r3, #4]
 8000966:	f003 0307 	and.w	r3, r3, #7
 800096a:	723b      	strb	r3, [r7, #8]
		temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFuncMode << (4 * temp1) );
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	7a5b      	ldrb	r3, [r3, #9]
 8000970:	461a      	mov	r2, r3
 8000972:	7a3b      	ldrb	r3, [r7, #8]
 8000974:	009b      	lsls	r3, r3, #2
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	60fb      	str	r3, [r7, #12]
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber < 8)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	791b      	ldrb	r3, [r3, #4]
 8000980:	2b07      	cmp	r3, #7
 8000982:	d816      	bhi.n	80009b2 <GPIO_Init+0x2b2>
			{
				pGPIOHandle->pGPIOx->AFRL &= ~(0xF << (4 * temp1) );
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	6a1a      	ldr	r2, [r3, #32]
 800098a:	7a3b      	ldrb	r3, [r7, #8]
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	210f      	movs	r1, #15
 8000990:	fa01 f303 	lsl.w	r3, r1, r3
 8000994:	43db      	mvns	r3, r3
 8000996:	4619      	mov	r1, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	400a      	ands	r2, r1
 800099e:	621a      	str	r2, [r3, #32]
				pGPIOHandle->pGPIOx->AFRL |= temp;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	6a19      	ldr	r1, [r3, #32]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	68fa      	ldr	r2, [r7, #12]
 80009ac:	430a      	orrs	r2, r1
 80009ae:	621a      	str	r2, [r3, #32]
 80009b0:	e015      	b.n	80009de <GPIO_Init+0x2de>
			}
			else
			{
				pGPIOHandle->pGPIOx->AFRH &= ~(0xF << (4 * temp1) );
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80009b8:	7a3b      	ldrb	r3, [r7, #8]
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	210f      	movs	r1, #15
 80009be:	fa01 f303 	lsl.w	r3, r1, r3
 80009c2:	43db      	mvns	r3, r3
 80009c4:	4619      	mov	r1, r3
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	400a      	ands	r2, r1
 80009cc:	625a      	str	r2, [r3, #36]	; 0x24
				pGPIOHandle->pGPIOx->AFRH |= temp;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	68fa      	ldr	r2, [r7, #12]
 80009da:	430a      	orrs	r2, r1
 80009dc:	625a      	str	r2, [r3, #36]	; 0x24
			}
	}
	temp = 0;
 80009de:	2300      	movs	r3, #0
 80009e0:	60fb      	str	r3, [r7, #12]

}
 80009e2:	bf00      	nop
 80009e4:	3710      	adds	r7, #16
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40013c00 	.word	0x40013c00
 80009f0:	40023800 	.word	0x40023800
 80009f4:	40013800 	.word	0x40013800

080009f8 <GPIO_ReadfromIPPin>:
 * @return		-	returns the high or low state of the pin, 1 or 0
 *
 * @note		-	none
 -----------------------------------------------------------------------------------------*/
uint8_t GPIO_ReadfromIPPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b085      	sub	sp, #20
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
 8000a00:	460b      	mov	r3, r1
 8000a02:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t) ( ( pGPIOx->IDR >> PinNumber ) & 0x00000001 );
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	691a      	ldr	r2, [r3, #16]
 8000a08:	78fb      	ldrb	r3, [r7, #3]
 8000a0a:	fa22 f303 	lsr.w	r3, r2, r3
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	f003 0301 	and.w	r3, r3, #1
 8000a14:	73fb      	strb	r3, [r7, #15]
	return value;
 8000a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3714      	adds	r7, #20
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr

08000a24 <GPIO_WriteToOPPin>:
 * @return		-	none
 *
 * @note		-	none
 -----------------------------------------------------------------------------------------*/
void GPIO_WriteToOPPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber, uint8_t value)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	70fb      	strb	r3, [r7, #3]
 8000a30:	4613      	mov	r3, r2
 8000a32:	70bb      	strb	r3, [r7, #2]
	if (value == SET)						// SET =	1
 8000a34:	78bb      	ldrb	r3, [r7, #2]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d109      	bne.n	8000a4e <GPIO_WriteToOPPin+0x2a>
	{
		pGPIOx->ODR |= (1 << PinNumber);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	695b      	ldr	r3, [r3, #20]
 8000a3e:	78fa      	ldrb	r2, [r7, #3]
 8000a40:	2101      	movs	r1, #1
 8000a42:	fa01 f202 	lsl.w	r2, r1, r2
 8000a46:	431a      	orrs	r2, r3
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	615a      	str	r2, [r3, #20]
	}
	else if (value == RESET)				// RESET =	0
	{
		pGPIOx->ODR &= ~(1 << PinNumber);
	}
}
 8000a4c:	e00c      	b.n	8000a68 <GPIO_WriteToOPPin+0x44>
	else if (value == RESET)				// RESET =	0
 8000a4e:	78bb      	ldrb	r3, [r7, #2]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d109      	bne.n	8000a68 <GPIO_WriteToOPPin+0x44>
		pGPIOx->ODR &= ~(1 << PinNumber);
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	695b      	ldr	r3, [r3, #20]
 8000a58:	78fa      	ldrb	r2, [r7, #3]
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a60:	43d2      	mvns	r2, r2
 8000a62:	401a      	ands	r2, r3
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	615a      	str	r2, [r3, #20]
}
 8000a68:	bf00      	nop
 8000a6a:	370c      	adds	r7, #12
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a72:	4770      	bx	lr

08000a74 <SPI_PClkCtrl>:
 * @return		-	none
 *
 * @note		-	none
 -----------------------------------------------------------------------------------------*/
void SPI_PClkCtrl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE)
 8000a80:	78fb      	ldrb	r3, [r7, #3]
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d120      	bne.n	8000ac8 <SPI_PClkCtrl+0x54>
	{
		if (pSPIx == SPI1)
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	4a22      	ldr	r2, [pc, #136]	; (8000b14 <SPI_PClkCtrl+0xa0>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d106      	bne.n	8000a9c <SPI_PClkCtrl+0x28>
		{
			SPI1_CLK_EN();
 8000a8e:	4b22      	ldr	r3, [pc, #136]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a92:	4a21      	ldr	r2, [pc, #132]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000a94:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a98:	6453      	str	r3, [r2, #68]	; 0x44
		else if (pSPIx == SPI3)
		{
			SPI3_CLK_DI();
		}
	}
}
 8000a9a:	e035      	b.n	8000b08 <SPI_PClkCtrl+0x94>
		else if (pSPIx == SPI2)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4a1f      	ldr	r2, [pc, #124]	; (8000b1c <SPI_PClkCtrl+0xa8>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d106      	bne.n	8000ab2 <SPI_PClkCtrl+0x3e>
			SPI2_CLK_EN();
 8000aa4:	4b1c      	ldr	r3, [pc, #112]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa8:	4a1b      	ldr	r2, [pc, #108]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000aaa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000aae:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000ab0:	e02a      	b.n	8000b08 <SPI_PClkCtrl+0x94>
		else if (pSPIx == SPI3)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4a1a      	ldr	r2, [pc, #104]	; (8000b20 <SPI_PClkCtrl+0xac>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d126      	bne.n	8000b08 <SPI_PClkCtrl+0x94>
			SPI3_CLK_EN();
 8000aba:	4b17      	ldr	r3, [pc, #92]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000abe:	4a16      	ldr	r2, [pc, #88]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000ac0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000ac4:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000ac6:	e01f      	b.n	8000b08 <SPI_PClkCtrl+0x94>
		if (pSPIx == SPI1)
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4a12      	ldr	r2, [pc, #72]	; (8000b14 <SPI_PClkCtrl+0xa0>)
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d106      	bne.n	8000ade <SPI_PClkCtrl+0x6a>
			SPI1_CLK_DI();
 8000ad0:	4b11      	ldr	r3, [pc, #68]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ad4:	4a10      	ldr	r2, [pc, #64]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000ad6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000ada:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000adc:	e014      	b.n	8000b08 <SPI_PClkCtrl+0x94>
		else if (pSPIx == SPI2)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4a0e      	ldr	r2, [pc, #56]	; (8000b1c <SPI_PClkCtrl+0xa8>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d106      	bne.n	8000af4 <SPI_PClkCtrl+0x80>
			SPI2_CLK_DI();
 8000ae6:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aea:	4a0b      	ldr	r2, [pc, #44]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000aec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000af0:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000af2:	e009      	b.n	8000b08 <SPI_PClkCtrl+0x94>
		else if (pSPIx == SPI3)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	4a0a      	ldr	r2, [pc, #40]	; (8000b20 <SPI_PClkCtrl+0xac>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d105      	bne.n	8000b08 <SPI_PClkCtrl+0x94>
			SPI3_CLK_DI();
 8000afc:	4b06      	ldr	r3, [pc, #24]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b00:	4a05      	ldr	r2, [pc, #20]	; (8000b18 <SPI_PClkCtrl+0xa4>)
 8000b02:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000b06:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000b08:	bf00      	nop
 8000b0a:	370c      	adds	r7, #12
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	40013000 	.word	0x40013000
 8000b18:	40023800 	.word	0x40023800
 8000b1c:	40003800 	.word	0x40003800
 8000b20:	40003c00 	.word	0x40003c00

08000b24 <SPI_Init>:
 * @return		-	none
 *
 * @note		-	none
 -----------------------------------------------------------------------------------------*/
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]

	//0. Enable the Peripheral clock				(Updated on 19-Feb-2021)
	SPI_PClkCtrl(pSPIHandle->pSPIx, ENABLE);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2101      	movs	r1, #1
 8000b32:	4618      	mov	r0, r3
 8000b34:	f7ff ff9e 	bl	8000a74 <SPI_PClkCtrl>

	uint32_t tempreg = 0;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	60fb      	str	r3, [r7, #12]

	//1. Configure the device modes
	tempreg |= ( (pSPIHandle->SPI_PinConfig.SPI_DeviceMode) << SPI_CR1_MSTR );
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	791b      	ldrb	r3, [r3, #4]
 8000b40:	009b      	lsls	r3, r3, #2
 8000b42:	461a      	mov	r2, r3
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	60fb      	str	r3, [r7, #12]

	//2. Configure the BUS Config
	if (pSPIHandle->SPI_PinConfig.SPI_BusConfig == SPI_BUS_FULL_DUP)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	795b      	ldrb	r3, [r3, #5]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d104      	bne.n	8000b5c <SPI_Init+0x38>
	{
		//Use unidirectional mode, ie, Clear BIDIMODE
		tempreg &= ~(1 << SPI_CR1_BIDIMODE );
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000b58:	60fb      	str	r3, [r7, #12]
 8000b5a:	e014      	b.n	8000b86 <SPI_Init+0x62>
	}
	else if(pSPIHandle->SPI_PinConfig.SPI_BusConfig == SPI_BUS_HALF_DUP)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	795b      	ldrb	r3, [r3, #5]
 8000b60:	2b02      	cmp	r3, #2
 8000b62:	d104      	bne.n	8000b6e <SPI_Init+0x4a>
	{
		//Set BIDIMODE
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	e00b      	b.n	8000b86 <SPI_Init+0x62>
	}
	else if(pSPIHandle->SPI_PinConfig.SPI_BusConfig == SPI_BUS_SIMPLEX_RX)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	795b      	ldrb	r3, [r3, #5]
 8000b72:	2b03      	cmp	r3, #3
 8000b74:	d107      	bne.n	8000b86 <SPI_Init+0x62>
	{
		//Clear BIDIMODE
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000b7c:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= (1 << SPI_CR1_RXONLY);
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b84:	60fb      	str	r3, [r7, #12]
	}

	//3. Configure the Data Frame Format
	tempreg |= ( (pSPIHandle->SPI_PinConfig.SPI_DFF) << SPI_CR1_DFF);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	799b      	ldrb	r3, [r3, #6]
 8000b8a:	02db      	lsls	r3, r3, #11
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	60fb      	str	r3, [r7, #12]

	//4. Configure the Clock Phase
	tempreg |= ( (pSPIHandle->SPI_PinConfig.SPI_CPHA) << SPI_CR1_CPHA);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	79db      	ldrb	r3, [r3, #7]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	60fb      	str	r3, [r7, #12]

	//5. Configure the Clock Polarity
	tempreg |= ( (pSPIHandle->SPI_PinConfig.SPI_CPOL) << SPI_CR1_CPOL);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	7a1b      	ldrb	r3, [r3, #8]
 8000ba4:	005b      	lsls	r3, r3, #1
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	4313      	orrs	r3, r2
 8000bac:	60fb      	str	r3, [r7, #12]

	//6. Configure Slave Select Mode
	tempreg |= ( (pSPIHandle->SPI_PinConfig.SPI_SSM) << SPI_CR1_SSM);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	7a5b      	ldrb	r3, [r3, #9]
 8000bb2:	025b      	lsls	r3, r3, #9
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	4313      	orrs	r3, r2
 8000bba:	60fb      	str	r3, [r7, #12]

	//7. Configure Serial Clock Speed
	tempreg |= ( (pSPIHandle->SPI_PinConfig.SPI_SCLKSpeed) << SPI_CR1_BR);
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	7a9b      	ldrb	r3, [r3, #10]
 8000bc0:	00db      	lsls	r3, r3, #3
 8000bc2:	461a      	mov	r2, r3
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	601a      	str	r2, [r3, #0]
}
 8000bd2:	bf00      	nop
 8000bd4:	3710      	adds	r7, #16
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}

08000bda <FlagStatus>:
		SPI3_RESET();
	}
}

uint8_t	FlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	b083      	sub	sp, #12
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	6078      	str	r0, [r7, #4]
 8000be2:	6039      	str	r1, [r7, #0]
	if ( pSPIx->SR & FlagName )
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	689a      	ldr	r2, [r3, #8]
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	4013      	ands	r3, r2
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <FlagStatus+0x1a>
	{
		return FLAG_SET;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e000      	b.n	8000bf6 <FlagStatus+0x1c>
	}
	else
	{
		return FLAG_RESET;
 8000bf4:	2300      	movs	r3, #0
	}
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <SPI_DataSend>:
 * @return		-	none
 *
 * @note		- This is a blocking call
 -----------------------------------------------------------------------------------------*/
void SPI_DataSend(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t DataLen)
{
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b084      	sub	sp, #16
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	60f8      	str	r0, [r7, #12]
 8000c0a:	60b9      	str	r1, [r7, #8]
 8000c0c:	607a      	str	r2, [r7, #4]
	while (DataLen > 0)
 8000c0e:	e027      	b.n	8000c60 <SPI_DataSend+0x5e>
	{
		//1. Wait until TX buffer is empty
		while ( ( FlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET) );
 8000c10:	bf00      	nop
 8000c12:	2102      	movs	r1, #2
 8000c14:	68f8      	ldr	r0, [r7, #12]
 8000c16:	f7ff ffe0 	bl	8000bda <FlagStatus>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d0f8      	beq.n	8000c12 <SPI_DataSend+0x10>

		//2. Check the DFF bit in CR1 register
		if ( ( pSPIx->CR1 & (1 << SPI_CR1_DFF) ) )
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d00e      	beq.n	8000c4a <SPI_DataSend+0x48>
		{
			// 16 bit data format
			//1. Load the data in DR register
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	881b      	ldrh	r3, [r3, #0]
 8000c30:	461a      	mov	r2, r3
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	60da      	str	r2, [r3, #12]
			//2. Decrease DataLen twice
			DataLen--;
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	3b01      	subs	r3, #1
 8000c3a:	607b      	str	r3, [r7, #4]
			DataLen--;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	3b01      	subs	r3, #1
 8000c40:	607b      	str	r3, [r7, #4]
			//3. Increment TX buffer
			(uint16_t*)pTxBuffer++;
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	3301      	adds	r3, #1
 8000c46:	60bb      	str	r3, [r7, #8]
 8000c48:	e00a      	b.n	8000c60 <SPI_DataSend+0x5e>
		}
		else
		{
			// 8 bit data format
			//1. Load the data in DR register
			pSPIx->DR = *(pTxBuffer);
 8000c4a:	68bb      	ldr	r3, [r7, #8]
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	461a      	mov	r2, r3
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	60da      	str	r2, [r3, #12]
			//2. Decrease DataLen
			DataLen--;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	3b01      	subs	r3, #1
 8000c58:	607b      	str	r3, [r7, #4]
			//3. Increment TX buffer
			pTxBuffer++;
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	3301      	adds	r3, #1
 8000c5e:	60bb      	str	r3, [r7, #8]
	while (DataLen > 0)
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d1d4      	bne.n	8000c10 <SPI_DataSend+0xe>
		}
	}
}
 8000c66:	bf00      	nop
 8000c68:	3710      	adds	r7, #16
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <SPI_DataReceive>:
 * @return		-	none
 *
 * @note		-
 -----------------------------------------------------------------------------------------*/
void SPI_DataReceive(SPI_RegDef_t *pSPIx, uint8_t *pRxBuffer, uint32_t DataLen)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b084      	sub	sp, #16
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	60f8      	str	r0, [r7, #12]
 8000c76:	60b9      	str	r1, [r7, #8]
 8000c78:	607a      	str	r2, [r7, #4]
	while (DataLen > 0)
 8000c7a:	e027      	b.n	8000ccc <SPI_DataReceive+0x5e>
	{
		//1. Wait until Rx buffer is available
		while (FlagStatus(pSPIx, SPI_RXNE_FLAG) == FLAG_RESET);
 8000c7c:	bf00      	nop
 8000c7e:	2101      	movs	r1, #1
 8000c80:	68f8      	ldr	r0, [r7, #12]
 8000c82:	f7ff ffaa 	bl	8000bda <FlagStatus>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d0f8      	beq.n	8000c7e <SPI_DataReceive+0x10>

		//2. Check the DFF bit in CR1 register
		if ( ( pSPIx->CR1 & (1 << SPI_CR1_DFF) ) )
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d00e      	beq.n	8000cb6 <SPI_DataReceive+0x48>
		{
			// 16 bit data format
			//1. Load the data from DR to buffer
			*((uint16_t*)pRxBuffer) = pSPIx->DR;
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	68db      	ldr	r3, [r3, #12]
 8000c9c:	b29a      	uxth	r2, r3
 8000c9e:	68bb      	ldr	r3, [r7, #8]
 8000ca0:	801a      	strh	r2, [r3, #0]
			//2. Decrease DataLen twice
			DataLen--;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	3b01      	subs	r3, #1
 8000ca6:	607b      	str	r3, [r7, #4]
			DataLen--;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	3b01      	subs	r3, #1
 8000cac:	607b      	str	r3, [r7, #4]
			//3. Increment RX Buffer
			(uint16_t*)pRxBuffer++;
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	60bb      	str	r3, [r7, #8]
 8000cb4:	e00a      	b.n	8000ccc <SPI_DataReceive+0x5e>
		}
		else
		{
			// 8 bit data format
			//1. Load the data from DR to buffer
			*(pRxBuffer) = pSPIx->DR;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	68db      	ldr	r3, [r3, #12]
 8000cba:	b2da      	uxtb	r2, r3
 8000cbc:	68bb      	ldr	r3, [r7, #8]
 8000cbe:	701a      	strb	r2, [r3, #0]
			//2. Decrease DataLen
			DataLen--;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	607b      	str	r3, [r7, #4]
			//3. Increment RX Buffer
			pRxBuffer++;
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	3301      	adds	r3, #1
 8000cca:	60bb      	str	r3, [r7, #8]
	while (DataLen > 0)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d1d4      	bne.n	8000c7c <SPI_DataReceive+0xe>
		}
	}
}
 8000cd2:	bf00      	nop
 8000cd4:	3710      	adds	r7, #16
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <SPI_PCtrl>:
 * @return		-	none
 *
 * @note		-
 -----------------------------------------------------------------------------------------*/
void SPI_PCtrl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	b083      	sub	sp, #12
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	6078      	str	r0, [r7, #4]
 8000ce2:	460b      	mov	r3, r1
 8000ce4:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE)
 8000ce6:	78fb      	ldrb	r3, [r7, #3]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d106      	bne.n	8000cfa <SPI_PCtrl+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000cf8:	e005      	b.n	8000d06 <SPI_PCtrl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	601a      	str	r2, [r3, #0]
}
 8000d06:	bf00      	nop
 8000d08:	370c      	adds	r7, #12
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr

08000d12 <SPI_SSOEConfig>:
 * @return		-	none
 *
 * @note		-
 -----------------------------------------------------------------------------------------*/
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 8000d12:	b480      	push	{r7}
 8000d14:	b083      	sub	sp, #12
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	6078      	str	r0, [r7, #4]
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	70fb      	strb	r3, [r7, #3]
	if (EnorDi == ENABLE)
 8000d1e:	78fb      	ldrb	r3, [r7, #3]
 8000d20:	2b01      	cmp	r3, #1
 8000d22:	d106      	bne.n	8000d32 <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f043 0204 	orr.w	r2, r3, #4
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 8000d30:	e005      	b.n	8000d3e <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f023 0204 	bic.w	r2, r3, #4
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	605a      	str	r2, [r3, #4]
}
 8000d3e:	bf00      	nop
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
	...

08000d4c <__libc_init_array>:
 8000d4c:	b570      	push	{r4, r5, r6, lr}
 8000d4e:	4e0d      	ldr	r6, [pc, #52]	; (8000d84 <__libc_init_array+0x38>)
 8000d50:	4c0d      	ldr	r4, [pc, #52]	; (8000d88 <__libc_init_array+0x3c>)
 8000d52:	1ba4      	subs	r4, r4, r6
 8000d54:	10a4      	asrs	r4, r4, #2
 8000d56:	2500      	movs	r5, #0
 8000d58:	42a5      	cmp	r5, r4
 8000d5a:	d109      	bne.n	8000d70 <__libc_init_array+0x24>
 8000d5c:	4e0b      	ldr	r6, [pc, #44]	; (8000d8c <__libc_init_array+0x40>)
 8000d5e:	4c0c      	ldr	r4, [pc, #48]	; (8000d90 <__libc_init_array+0x44>)
 8000d60:	f000 f818 	bl	8000d94 <_init>
 8000d64:	1ba4      	subs	r4, r4, r6
 8000d66:	10a4      	asrs	r4, r4, #2
 8000d68:	2500      	movs	r5, #0
 8000d6a:	42a5      	cmp	r5, r4
 8000d6c:	d105      	bne.n	8000d7a <__libc_init_array+0x2e>
 8000d6e:	bd70      	pop	{r4, r5, r6, pc}
 8000d70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d74:	4798      	blx	r3
 8000d76:	3501      	adds	r5, #1
 8000d78:	e7ee      	b.n	8000d58 <__libc_init_array+0xc>
 8000d7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d7e:	4798      	blx	r3
 8000d80:	3501      	adds	r5, #1
 8000d82:	e7f2      	b.n	8000d6a <__libc_init_array+0x1e>
 8000d84:	08000dac 	.word	0x08000dac
 8000d88:	08000dac 	.word	0x08000dac
 8000d8c:	08000dac 	.word	0x08000dac
 8000d90:	08000db0 	.word	0x08000db0

08000d94 <_init>:
 8000d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d96:	bf00      	nop
 8000d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d9a:	bc08      	pop	{r3}
 8000d9c:	469e      	mov	lr, r3
 8000d9e:	4770      	bx	lr

08000da0 <_fini>:
 8000da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000da2:	bf00      	nop
 8000da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000da6:	bc08      	pop	{r3}
 8000da8:	469e      	mov	lr, r3
 8000daa:	4770      	bx	lr
