module shift8 (
		input a[8],
		input b[3],
		input alufn[6],
		output shift[8]
	) {
	
	always {
		shift = a;

		case (alufn[1:0]) {
			b00:
				shift = a << b;

			b01:
				shift = a >> b;	

			b11:
				shift = $signed(a) >>> b;
		}
	}
}