{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697480075798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697480075798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 12:14:35 2023 " "Processing started: Mon Oct 16 12:14:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697480075798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480075798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Buscaminas -c Buscaminas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Buscaminas -c Buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480075798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697480076165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697480076165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Main_Module " "Found entity 1: VGA_Main_Module" {  } { { "VGA_Main_Module.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/VGA_Main_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pintarpantalla.sv 1 1 " "Found 1 design units, including 1 entities, in source file pintarpantalla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PintarPantalla " "Found entity 1: PintarPantalla" {  } { { "PintarPantalla.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_space.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_space.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_space " "Found entity 1: mux_space" {  } { { "mux_space.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_space.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dibujar.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_dibujar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dibujar " "Found entity 1: mux_dibujar" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainjuego.sv 1 1 " "Found 1 design units, including 1 entities, in source file mainjuego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mainJuego " "Found entity 1: mainJuego" {  } { { "mainJuego.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mainJuego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorgrafico.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorgrafico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorGrafico " "Found entity 1: ControladorGrafico" {  } { { "ControladorGrafico.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/ControladorGrafico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkpos.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkpos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckPos " "Found entity 1: CheckPos" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombs_around_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bombs_around_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bombs_around_tb " "Found entity 1: Bombs_around_tb" {  } { { "Bombs_around_tb.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Bombs_around_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombs_around.sv 1 1 " "Found 1 design units, including 1 entities, in source file bombs_around.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bombs_around " "Found entity 1: Bombs_around" {  } { { "Bombs_around.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Bombs_around.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adyacentes.sv 1 1 " "Found 1 design units, including 1 entities, in source file adyacentes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adyacentes " "Found entity 1: adyacentes" {  } { { "adyacentes.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/adyacentes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bomb_count bomb_Count add_random_tb_.sv(7) " "Verilog HDL Declaration information at add_random_tb_.sv(7): object \"bomb_count\" differs only in case from object \"bomb_Count\" in the same scope" {  } { { "add_random_tb_.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random_tb_.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697480083197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random_tb_.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random_tb_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random_tb_ " "Found entity 1: add_random_tb_" {  } { { "add_random_tb_.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random_tb_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bomb_count bomb_Count add_random_.sv(70) " "Verilog HDL Declaration information at add_random_.sv(70): object \"bomb_count\" differs only in case from object \"bomb_Count\" in the same scope" {  } { { "add_random_.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random_.sv" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697480083198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random_.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random_ " "Found entity 1: add_random_" {  } { { "add_random_.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random_.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bomb_count bomb_Count add_random.sv(4) " "Verilog HDL Declaration information at add_random.sv(4): object \"bomb_count\" differs only in case from object \"bomb_Count\" in the same scope" {  } { { "add_random.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697480083199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random " "Found entity 1: add_random" {  } { { "add_random.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random_tb " "Found entity 1: add_random_tb" {  } { { "add_random_tb.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_decimal.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_decimal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_decimal " "Found entity 1: bin_to_decimal" {  } { { "bin_to_decimal.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/bin_to_decimal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_FSM " "Found entity 1: Lab4_FSM" {  } { { "Lab4_FSM.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Lab4_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file matriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matriz " "Found entity 1: matriz" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file matriz_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_tb " "Found entity 1: matriz_tb" {  } { { "matriz_tb.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_fsm_tb.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4_fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_FSM_tb " "Found entity 1: Lab4_FSM_tb" {  } { { "Lab4_FSM_tb.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Lab4_FSM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083207 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "Lab4_FSM_tb.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Lab4_FSM_tb.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moversematriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file moversematriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MoverseMatriz " "Found entity 1: MoverseMatriz" {  } { { "MoverseMatriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/MoverseMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorcontadores.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorcontadores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorContadores " "Found entity 1: divisorContadores" {  } { { "divisorContadores.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/divisorContadores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadorXY.sv(6) " "Verilog HDL information at contadorXY.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "contadorXY.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/contadorXY.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697480083211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083212 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "movement_controller.sv(13) " "Verilog HDL information at movement_controller.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "movement_controller.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/movement_controller.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697480083214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movement_controller " "Found entity 1: movement_controller" {  } { { "movement_controller.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/movement_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_state " "Found entity 1: win_state" {  } { { "win_state.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/win_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_over_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_state " "Found entity 1: game_over_state" {  } { { "game_over_state.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/game_over_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minesweeper.sv 1 1 " "Found 1 design units, including 1 entities, in source file minesweeper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minesweeper " "Found entity 1: minesweeper" {  } { { "minesweeper.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/minesweeper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083218 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "select_casillas.sv(14) " "Verilog HDL information at select_casillas.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "select_casillas.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_casillas.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697480083219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_casillas.sv 1 1 " "Found 1 design units, including 1 entities, in source file select_casillas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_casillas " "Found entity 1: select_casillas" {  } { { "select_casillas.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_casillas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083220 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "select_flag.sv(14) " "Verilog HDL information at select_flag.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "select_flag.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697480083221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_flag.sv 1 1 " "Found 1 design units, including 1 entities, in source file select_flag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_flag " "Found entity 1: select_flag" {  } { { "select_flag.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697480083221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083221 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lines PintarPantalla.sv(13) " "Verilog HDL Implicit Net warning at PintarPantalla.sv(13): created implicit net for \"lines\"" {  } { { "PintarPantalla.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697480083221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainJuego " "Elaborating entity \"mainJuego\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697480083249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz matriz:matrx " "Elaborating entity \"matriz\" for hierarchy \"matriz:matrx\"" {  } { { "mainJuego.sv" "matrx" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mainJuego.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697480083250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 matriz.sv(20) " "Verilog HDL assignment warning at matriz.sv(20): truncated value with size 8 to match size of target (1)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083251 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083252 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480083253 "|mainJuego|matriz:matrx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Main_Module VGA_Main_Module:vga " "Elaborating entity \"VGA_Main_Module\" for hierarchy \"VGA_Main_Module:vga\"" {  } { { "mainJuego.sv" "vga" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mainJuego.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697480083254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv VGA_Main_Module:vga\|clkdiv:div " "Elaborating entity \"clkdiv\" for hierarchy \"VGA_Main_Module:vga\|clkdiv:div\"" {  } { { "VGA_Main_Module.sv" "div" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/VGA_Main_Module.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697480083255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorGrafico VGA_Main_Module:vga\|ControladorGrafico:cgr " "Elaborating entity \"ControladorGrafico\" for hierarchy \"VGA_Main_Module:vga\|ControladorGrafico:cgr\"" {  } { { "VGA_Main_Module.sv" "cgr" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/VGA_Main_Module.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697480083256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PintarPantalla VGA_Main_Module:vga\|PintarPantalla:pintor " "Elaborating entity \"PintarPantalla\" for hierarchy \"VGA_Main_Module:vga\|PintarPantalla:pintor\"" {  } { { "VGA_Main_Module.sv" "pintor" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/VGA_Main_Module.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697480083257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PintarPantalla.sv(13) " "Verilog HDL assignment warning at PintarPantalla.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "PintarPantalla.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083262 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckPos VGA_Main_Module:vga\|PintarPantalla:pintor\|CheckPos:check " "Elaborating entity \"CheckPos\" for hierarchy \"VGA_Main_Module:vga\|PintarPantalla:pintor\|CheckPos:check\"" {  } { { "PintarPantalla.sv" "check" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697480083262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(5) " "Verilog HDL assignment warning at CheckPos.sv(5): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(6) " "Verilog HDL assignment warning at CheckPos.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(7) " "Verilog HDL assignment warning at CheckPos.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(8) " "Verilog HDL assignment warning at CheckPos.sv(8): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(9) " "Verilog HDL assignment warning at CheckPos.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(10) " "Verilog HDL assignment warning at CheckPos.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(11) " "Verilog HDL assignment warning at CheckPos.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(12) " "Verilog HDL assignment warning at CheckPos.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(15) " "Verilog HDL assignment warning at CheckPos.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(16) " "Verilog HDL assignment warning at CheckPos.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(17) " "Verilog HDL assignment warning at CheckPos.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(18) " "Verilog HDL assignment warning at CheckPos.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(19) " "Verilog HDL assignment warning at CheckPos.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(20) " "Verilog HDL assignment warning at CheckPos.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(21) " "Verilog HDL assignment warning at CheckPos.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(22) " "Verilog HDL assignment warning at CheckPos.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(25) " "Verilog HDL assignment warning at CheckPos.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(26) " "Verilog HDL assignment warning at CheckPos.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(27) " "Verilog HDL assignment warning at CheckPos.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(28) " "Verilog HDL assignment warning at CheckPos.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(29) " "Verilog HDL assignment warning at CheckPos.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(30) " "Verilog HDL assignment warning at CheckPos.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(31) " "Verilog HDL assignment warning at CheckPos.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(32) " "Verilog HDL assignment warning at CheckPos.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(35) " "Verilog HDL assignment warning at CheckPos.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(36) " "Verilog HDL assignment warning at CheckPos.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(37) " "Verilog HDL assignment warning at CheckPos.sv(37): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(38) " "Verilog HDL assignment warning at CheckPos.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(39) " "Verilog HDL assignment warning at CheckPos.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(40) " "Verilog HDL assignment warning at CheckPos.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083264 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(41) " "Verilog HDL assignment warning at CheckPos.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(42) " "Verilog HDL assignment warning at CheckPos.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(45) " "Verilog HDL assignment warning at CheckPos.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(46) " "Verilog HDL assignment warning at CheckPos.sv(46): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(47) " "Verilog HDL assignment warning at CheckPos.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(48) " "Verilog HDL assignment warning at CheckPos.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(49) " "Verilog HDL assignment warning at CheckPos.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(50) " "Verilog HDL assignment warning at CheckPos.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(51) " "Verilog HDL assignment warning at CheckPos.sv(51): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(52) " "Verilog HDL assignment warning at CheckPos.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(55) " "Verilog HDL assignment warning at CheckPos.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(56) " "Verilog HDL assignment warning at CheckPos.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(57) " "Verilog HDL assignment warning at CheckPos.sv(57): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(58) " "Verilog HDL assignment warning at CheckPos.sv(58): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(59) " "Verilog HDL assignment warning at CheckPos.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(60) " "Verilog HDL assignment warning at CheckPos.sv(60): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(61) " "Verilog HDL assignment warning at CheckPos.sv(61): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(62) " "Verilog HDL assignment warning at CheckPos.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(65) " "Verilog HDL assignment warning at CheckPos.sv(65): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(66) " "Verilog HDL assignment warning at CheckPos.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(67) " "Verilog HDL assignment warning at CheckPos.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(68) " "Verilog HDL assignment warning at CheckPos.sv(68): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(69) " "Verilog HDL assignment warning at CheckPos.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(70) " "Verilog HDL assignment warning at CheckPos.sv(70): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(71) " "Verilog HDL assignment warning at CheckPos.sv(71): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(72) " "Verilog HDL assignment warning at CheckPos.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(75) " "Verilog HDL assignment warning at CheckPos.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(76) " "Verilog HDL assignment warning at CheckPos.sv(76): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(77) " "Verilog HDL assignment warning at CheckPos.sv(77): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(78) " "Verilog HDL assignment warning at CheckPos.sv(78): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(79) " "Verilog HDL assignment warning at CheckPos.sv(79): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083265 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(80) " "Verilog HDL assignment warning at CheckPos.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083266 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(81) " "Verilog HDL assignment warning at CheckPos.sv(81): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083266 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(82) " "Verilog HDL assignment warning at CheckPos.sv(82): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697480083266 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_space VGA_Main_Module:vga\|PintarPantalla:pintor\|mux_space:space0 " "Elaborating entity \"mux_space\" for hierarchy \"VGA_Main_Module:vga\|PintarPantalla:pintor\|mux_space:space0\"" {  } { { "PintarPantalla.sv" "space0" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697480083266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dibujar VGA_Main_Module:vga\|PintarPantalla:pintor\|mux_dibujar:mux_dib " "Elaborating entity \"mux_dibujar\" for hierarchy \"VGA_Main_Module:vga\|PintarPantalla:pintor\|mux_dibujar:mux_dib\"" {  } { { "PintarPantalla.sv" "mux_dib" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697480083285 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_dibujar.sv(344) " "Verilog HDL Always Construct warning at mux_dibujar.sv(344): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_dibujar.sv(345) " "Verilog HDL Always Construct warning at mux_dibujar.sv(345): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_dibujar.sv(346) " "Verilog HDL Always Construct warning at mux_dibujar.sv(346): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_dibujar.sv(347) " "Verilog HDL Always Construct warning at mux_dibujar.sv(347): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 347 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_dibujar.sv(348) " "Verilog HDL Always Construct warning at mux_dibujar.sv(348): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_dibujar.sv(349) " "Verilog HDL Always Construct warning at mux_dibujar.sv(349): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_dibujar.sv(350) " "Verilog HDL Always Construct warning at mux_dibujar.sv(350): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_dibujar.sv(351) " "Verilog HDL Always Construct warning at mux_dibujar.sv(351): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 351 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_dibujar.sv(352) " "Verilog HDL Always Construct warning at mux_dibujar.sv(352): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb9 mux_dibujar.sv(353) " "Verilog HDL Always Construct warning at mux_dibujar.sv(353): variable \"rgb9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb10 mux_dibujar.sv(354) " "Verilog HDL Always Construct warning at mux_dibujar.sv(354): variable \"rgb10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 354 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb11 mux_dibujar.sv(355) " "Verilog HDL Always Construct warning at mux_dibujar.sv(355): variable \"rgb11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 355 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb12 mux_dibujar.sv(356) " "Verilog HDL Always Construct warning at mux_dibujar.sv(356): variable \"rgb12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb13 mux_dibujar.sv(357) " "Verilog HDL Always Construct warning at mux_dibujar.sv(357): variable \"rgb13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb14 mux_dibujar.sv(358) " "Verilog HDL Always Construct warning at mux_dibujar.sv(358): variable \"rgb14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb15 mux_dibujar.sv(359) " "Verilog HDL Always Construct warning at mux_dibujar.sv(359): variable \"rgb15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 359 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb16 mux_dibujar.sv(360) " "Verilog HDL Always Construct warning at mux_dibujar.sv(360): variable \"rgb16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 360 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb17 mux_dibujar.sv(361) " "Verilog HDL Always Construct warning at mux_dibujar.sv(361): variable \"rgb17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083291 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb18 mux_dibujar.sv(362) " "Verilog HDL Always Construct warning at mux_dibujar.sv(362): variable \"rgb18\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb19 mux_dibujar.sv(363) " "Verilog HDL Always Construct warning at mux_dibujar.sv(363): variable \"rgb19\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 363 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb20 mux_dibujar.sv(364) " "Verilog HDL Always Construct warning at mux_dibujar.sv(364): variable \"rgb20\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 364 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb21 mux_dibujar.sv(365) " "Verilog HDL Always Construct warning at mux_dibujar.sv(365): variable \"rgb21\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 365 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb22 mux_dibujar.sv(366) " "Verilog HDL Always Construct warning at mux_dibujar.sv(366): variable \"rgb22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb23 mux_dibujar.sv(367) " "Verilog HDL Always Construct warning at mux_dibujar.sv(367): variable \"rgb23\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb24 mux_dibujar.sv(368) " "Verilog HDL Always Construct warning at mux_dibujar.sv(368): variable \"rgb24\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 368 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb25 mux_dibujar.sv(369) " "Verilog HDL Always Construct warning at mux_dibujar.sv(369): variable \"rgb25\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb26 mux_dibujar.sv(370) " "Verilog HDL Always Construct warning at mux_dibujar.sv(370): variable \"rgb26\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 370 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb27 mux_dibujar.sv(371) " "Verilog HDL Always Construct warning at mux_dibujar.sv(371): variable \"rgb27\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb28 mux_dibujar.sv(372) " "Verilog HDL Always Construct warning at mux_dibujar.sv(372): variable \"rgb28\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 372 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb29 mux_dibujar.sv(373) " "Verilog HDL Always Construct warning at mux_dibujar.sv(373): variable \"rgb29\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 373 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb30 mux_dibujar.sv(374) " "Verilog HDL Always Construct warning at mux_dibujar.sv(374): variable \"rgb30\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 374 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb31 mux_dibujar.sv(375) " "Verilog HDL Always Construct warning at mux_dibujar.sv(375): variable \"rgb31\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 375 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb32 mux_dibujar.sv(376) " "Verilog HDL Always Construct warning at mux_dibujar.sv(376): variable \"rgb32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 376 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb33 mux_dibujar.sv(377) " "Verilog HDL Always Construct warning at mux_dibujar.sv(377): variable \"rgb33\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 377 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb34 mux_dibujar.sv(378) " "Verilog HDL Always Construct warning at mux_dibujar.sv(378): variable \"rgb34\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 378 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb35 mux_dibujar.sv(379) " "Verilog HDL Always Construct warning at mux_dibujar.sv(379): variable \"rgb35\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb36 mux_dibujar.sv(380) " "Verilog HDL Always Construct warning at mux_dibujar.sv(380): variable \"rgb36\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 380 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb37 mux_dibujar.sv(381) " "Verilog HDL Always Construct warning at mux_dibujar.sv(381): variable \"rgb37\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb38 mux_dibujar.sv(382) " "Verilog HDL Always Construct warning at mux_dibujar.sv(382): variable \"rgb38\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 382 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb39 mux_dibujar.sv(383) " "Verilog HDL Always Construct warning at mux_dibujar.sv(383): variable \"rgb39\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb40 mux_dibujar.sv(384) " "Verilog HDL Always Construct warning at mux_dibujar.sv(384): variable \"rgb40\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 384 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb41 mux_dibujar.sv(385) " "Verilog HDL Always Construct warning at mux_dibujar.sv(385): variable \"rgb41\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb42 mux_dibujar.sv(386) " "Verilog HDL Always Construct warning at mux_dibujar.sv(386): variable \"rgb42\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 386 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb43 mux_dibujar.sv(387) " "Verilog HDL Always Construct warning at mux_dibujar.sv(387): variable \"rgb43\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 387 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb44 mux_dibujar.sv(388) " "Verilog HDL Always Construct warning at mux_dibujar.sv(388): variable \"rgb44\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 388 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb45 mux_dibujar.sv(389) " "Verilog HDL Always Construct warning at mux_dibujar.sv(389): variable \"rgb45\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 389 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb46 mux_dibujar.sv(390) " "Verilog HDL Always Construct warning at mux_dibujar.sv(390): variable \"rgb46\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 390 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb47 mux_dibujar.sv(391) " "Verilog HDL Always Construct warning at mux_dibujar.sv(391): variable \"rgb47\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 391 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb48 mux_dibujar.sv(392) " "Verilog HDL Always Construct warning at mux_dibujar.sv(392): variable \"rgb48\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 392 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb49 mux_dibujar.sv(393) " "Verilog HDL Always Construct warning at mux_dibujar.sv(393): variable \"rgb49\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 393 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb50 mux_dibujar.sv(394) " "Verilog HDL Always Construct warning at mux_dibujar.sv(394): variable \"rgb50\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 394 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083292 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb51 mux_dibujar.sv(395) " "Verilog HDL Always Construct warning at mux_dibujar.sv(395): variable \"rgb51\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 395 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb52 mux_dibujar.sv(396) " "Verilog HDL Always Construct warning at mux_dibujar.sv(396): variable \"rgb52\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb53 mux_dibujar.sv(397) " "Verilog HDL Always Construct warning at mux_dibujar.sv(397): variable \"rgb53\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 397 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb54 mux_dibujar.sv(398) " "Verilog HDL Always Construct warning at mux_dibujar.sv(398): variable \"rgb54\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 398 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb55 mux_dibujar.sv(399) " "Verilog HDL Always Construct warning at mux_dibujar.sv(399): variable \"rgb55\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 399 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb56 mux_dibujar.sv(400) " "Verilog HDL Always Construct warning at mux_dibujar.sv(400): variable \"rgb56\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 400 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb57 mux_dibujar.sv(401) " "Verilog HDL Always Construct warning at mux_dibujar.sv(401): variable \"rgb57\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 401 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb58 mux_dibujar.sv(402) " "Verilog HDL Always Construct warning at mux_dibujar.sv(402): variable \"rgb58\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 402 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb59 mux_dibujar.sv(403) " "Verilog HDL Always Construct warning at mux_dibujar.sv(403): variable \"rgb59\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 403 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb60 mux_dibujar.sv(404) " "Verilog HDL Always Construct warning at mux_dibujar.sv(404): variable \"rgb60\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 404 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb61 mux_dibujar.sv(405) " "Verilog HDL Always Construct warning at mux_dibujar.sv(405): variable \"rgb61\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb62 mux_dibujar.sv(406) " "Verilog HDL Always Construct warning at mux_dibujar.sv(406): variable \"rgb62\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 406 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb63 mux_dibujar.sv(407) " "Verilog HDL Always Construct warning at mux_dibujar.sv(407): variable \"rgb63\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 407 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mux_dibujar.sv(276) " "Verilog HDL Case Statement warning at mux_dibujar.sv(276): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 276 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1697480083293 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "64 " "64 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697480083799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697480083981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/output_files/Buscaminas.map.smsg " "Generated suppressed messages file C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/output_files/Buscaminas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480084405 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697480084598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697480084598 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "mainJuego.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mainJuego.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697480084632 "|mainJuego|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697480084632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697480084633 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697480084633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697480084633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697480084633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697480084658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 12:14:44 2023 " "Processing ended: Mon Oct 16 12:14:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697480084658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697480084658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697480084658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697480084658 ""}
