{signal: [
  {name: 'CAN Bus', 					wave: '10.....1.0|..1...0...1.', 	data: ['CAN frame', 'Error frame', 'CAN frame', 'Error frame', 'CAN frame', 'Error frame'],
   										node: '.......................'},
  
  {name: 'Protocol Control', 			wave: '=3.4......|......5.3.4.', 	data: ['Idle', 'SOF', 'Base Identifier                                       ', 'RTR/SRR', 'IDE', 'EDL/R0'], 
   										node: '.......................'},
 
  {name: 'Control counter', 			wave: 'x..=.=.=.=|=.=.=.x.....', 	data: ['10', '9', '8', '7', '2', '1', '0', '17', '16'], 
   										node: '.......................'},
  
  {name: 'TX Shift register [31:20]',	wave: 'x..=.=.=.=|=.=.=.x.....', 	data: [['tspan', {class:'h6'}, '00100100011'],
                                                                                   ['tspan', {class:'h6'}, '01001000111'],
                                                                                   ['tspan', {class:'h6'}, '10010001111'],
                                                                                   ['tspan', {class:'h6'}, '00100011111'],
                                                                                   ['tspan', {class:'h6'}, '01111111111'],
                                                                                   ['tspan', {class:'h6'}, '11111111111'],
                                                                                   ['tspan', {class:'h6'}, '11111111111']], 
   										node: '.......................'}, 
  
  {name: 'TX Shift register output',	wave: '10.....1.0|..1...0...1.', 	data: ['0', '1','127'], 
   										node: '.......................'},
  
  {name: 'Transmitt Dominant',			wave: '01.0......|......1...0.', 	data: ['0', '1','127'], 
   										node: '.......................'},
  
  {name: 'TX Shift register enabled',	wave: '0..1......|......0.....', 	data: ['0', '1','127'], 
   										node: '.......................'},
  
  {name: '',							node: '..........|............'},
  {name: '',							node: '.......................'},
 ],
  edge:['a-b', 'a-c','d-e', 'b<->e 11 Recessive bits', 'f-g ', 'c<->g 128 * 11 Recessive bits'],
}
