verilog xil_defaultlib --include "../../../../all_test_7.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../all_test_7.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../all_test_7.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0_13/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0_3/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/d873/hdl/My_ALLSTEP_Core_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/d873/hdl/My_ALLSTEP_Core_v1_0.v" \
"../../../bd/design_1/ip/design_1_My_ALLSTEP_Core_0_1/sim/design_1_My_ALLSTEP_Core_0_1.v" \
"../../../bd/design_1/ipshared/3c4c/hdl/My_SERVO_Core_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/3c4c/hdl/My_SERVO_Core_v1_0.v" \
"../../../bd/design_1/ip/design_1_My_SERVO_Core_0_1/sim/design_1_My_SERVO_Core_0_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0_13/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
