program mod16d(output);
import mod16m; mod16m1 only (ve => vs); { WRONG }
begin
  writeln('failed')
end
.
