
---------- Begin Simulation Statistics ----------
final_tick                               81939750843000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50916                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792060                       # Number of bytes of host memory used
host_op_rate                                    81667                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   196.40                       # Real time elapsed on the host
host_tick_rate                               13658701                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002683                       # Number of seconds simulated
sim_ticks                                  2682585500                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       650914                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        19381                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       863323                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       497388                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       650914                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       153526                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          942885                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           39414                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2163                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14094435                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7120014                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19408                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1259126                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1225859                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5188682                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.091241                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.118448                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       916278     17.66%     17.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1876644     36.17%     53.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       426079      8.21%     62.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       196689      3.79%     65.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       155599      3.00%     68.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       167610      3.23%     72.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       147456      2.84%     74.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        43201      0.83%     75.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1259126     24.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5188682                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.536515                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.536515                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2462537                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17601048                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           548596                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1560357                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          19618                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        761269                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3693721                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    64                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1411809                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    81                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              942885                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            848435                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4469815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10947427                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           39236                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.175743                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       862761                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       536802                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.040470                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5352385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.333228                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.549384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2548365     47.61%     47.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           131071      2.45%     50.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           108046      2.02%     52.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           151000      2.82%     54.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           180277      3.37%     58.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           340253      6.36%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           170168      3.18%     67.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           188467      3.52%     71.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1534738     28.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5352385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2747638                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1369267                       # number of floating regfile writes
system.switch_cpus.idleCycles                   12765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33098                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           780666                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.124904                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5100067                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1411809                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          148639                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3719617                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1426474                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17265367                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3688258                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        30721                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16765578                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            192                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         17526                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          19618                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         17772                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          155                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       380650                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       113992                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        28274                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28453                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26928643                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16749390                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498298                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13418490                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.121887                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16756080                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29023223                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13085600                       # number of integer regfile writes
system.switch_cpus.ipc                       1.863881                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.863881                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100077      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10394965     61.89%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86913      0.52%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34988      0.21%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342508      2.04%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129358      0.77%     66.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161038      0.96%     67.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63346      0.38%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       139468      0.83%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           45      0.00%     68.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176827      1.05%     69.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23296      0.14%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13090      0.08%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3415629     20.34%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1412733      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       280453      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          480      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16796306                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1591657                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3156847                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1547768                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1903830                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              205845                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012255                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          121878     59.21%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             87      0.04%     59.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3333      1.62%     60.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            19      0.01%     60.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     60.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         3522      1.71%     62.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10027      4.87%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56836     27.61%     95.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           346      0.17%     95.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         9797      4.76%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15310417                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36071566                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15201622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16587601                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17265366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16796306                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1225822                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        77578                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1745233                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5352385                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.138098                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.257486                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       797776     14.91%     14.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       632816     11.82%     26.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       890443     16.64%     43.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       837463     15.65%     59.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       724699     13.54%     72.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       608853     11.38%     83.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       354339      6.62%     90.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       246848      4.61%     95.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       259148      4.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5352385                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.130631                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              848463                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    43                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       368326                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       307149                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3719617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1426474                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6732649                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5365150                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          208761                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         136269                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           862139                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         572360                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2924                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54908024                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17489705                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22463910                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1997240                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1309408                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          19618                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2264619                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1731219                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3018124                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30004940                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4125147                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21194881                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34694997                       # The number of ROB writes
system.switch_cpus.timesIdled                     176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24624                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1450                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50396                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1450                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                963                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1124                       # Transaction distribution
system.membus.trans_dist::CleanEvict              312                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2994                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           963                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         9350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       325184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       325184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  325184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3957                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3957    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3957                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11016000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20989250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2682585500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          259                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6960                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19306                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19306                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           383                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6083                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2837376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2878464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2664                       # Total snoops (count)
system.tol2bus.snoopTraffic                     71936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28436                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050992                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.219985                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26986     94.90%     94.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1450      5.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28436                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44398500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38074500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            574497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          224                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        21591                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21815                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          224                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        21591                       # number of overall hits
system.l2.overall_hits::total                   21815                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          158                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3792                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3957                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          158                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3792                       # number of overall misses
system.l2.overall_misses::total                  3957                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     13308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    296192500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        309500500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     13308000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    296192500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       309500500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25383                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25772                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25383                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25772                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.413613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.149391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.153539                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.413613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.149391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.153539                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84227.848101                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78109.836498                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78215.946424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84227.848101                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78109.836498                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78215.946424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1124                       # number of writebacks
system.l2.writebacks::total                      1124                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3950                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3950                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     11728000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    258272500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    270000500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     11728000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    258272500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    270000500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.413613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.149391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.153267                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.413613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.149391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.153267                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74227.848101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68109.836498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68354.556962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74227.848101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68109.836498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68354.556962                       # average overall mshr miss latency
system.l2.replacements                           2664                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18945                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18945                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18945                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          259                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              259                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          259                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          259                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          222                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           222                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16312                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16312                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2993                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2994                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    226406000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     226406000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19306                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.155038                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.155081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75645.172068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75619.906480                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2993                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    196476000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    196476000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.155038                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.155030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65645.172068                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65645.172068                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     13308000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13308000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.413613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.415144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84227.848101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83698.113208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     11728000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     11728000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.413613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.412533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74227.848101                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74227.848101                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          799                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     69786500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     69786500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6078                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6083                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.131458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87342.302879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86799.129353                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          799                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     61796500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     61796500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.131458                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77342.302879                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77342.302879                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2033.722803                       # Cycle average of tags in use
system.l2.tags.total_refs                        7288                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2664                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.735736                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      99.620320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.150800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.006866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    81.420256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1847.524562                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.019878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.451056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.496514                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2407                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.587646                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    105863                       # Number of tag accesses
system.l2.tags.data_accesses                   105863                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        10112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       242688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             253248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        71936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           71936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         3792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1124                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             23858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            143145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3769498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     90467946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              94404447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        23858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3769498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3793355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26815921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26815921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26815921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            23858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           143145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3769498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     90467946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121220367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      3581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000646112500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           60                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           60                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9206                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1011                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1124                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1124                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    38                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     39563500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               109669750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10581.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29331.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2693                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     888                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1124                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.368421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.934335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.582489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          421     34.62%     34.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          397     32.65%     67.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          119      9.79%     77.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          117      9.62%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      2.80%     89.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      1.64%     91.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      1.56%     92.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      2.22%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           62      5.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1216                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           60                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.866667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.335379                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    230.897179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             54     90.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      5.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      1.67%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      1.67%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      1.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            60                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           60                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.650000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.628528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.860134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               45     75.00%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      5.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            60                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 239296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   67776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  252800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                71936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        89.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     94.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2681976500                       # Total gap between requests
system.mem_ctrls.avgGap                     528572.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       229184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        67776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3769497.747602079995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 85433996.418753474951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 25265177.941206347197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         3792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1124                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5214250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    104455500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  57508636000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33001.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27546.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  51164266.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2684640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1426920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6318900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              62640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     211436160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        275428560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        798146880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1295504700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        482.931373                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2072384500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    520750500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6004740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3187800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20377560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5465340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     211436160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        598830600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        525809280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1371111480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        511.115668                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1361022250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1232112750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2682575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       847985                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           848000                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       847985                       # number of overall hits
system.cpu.icache.overall_hits::total          848000                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          450                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            451                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          450                       # number of overall misses
system.cpu.icache.overall_misses::total           451                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     19338000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     19338000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     19338000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     19338000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       848435                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       848451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       848435                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       848451                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000530                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000532                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000530                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000532                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 42973.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42878.048780                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 42973.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42878.048780                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          259                       # number of writebacks
system.cpu.icache.writebacks::total               259                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           68                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           68                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          382                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          382                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          382                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          382                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     16255500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16255500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     16255500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16255500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000450                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000450                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42553.664921                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42553.664921                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42553.664921                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42553.664921                       # average overall mshr miss latency
system.cpu.icache.replacements                    259                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       847985                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          848000                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          450                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           451                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     19338000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     19338000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       848435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       848451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000530                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000532                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 42973.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42878.048780                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           68                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          382                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          382                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     16255500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16255500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42553.664921                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42553.664921                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003891                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44439                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               259                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            171.579151                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003858                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.242188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1697285                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1697285                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4684645                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4684646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4684645                       # number of overall hits
system.cpu.dcache.overall_hits::total         4684646                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26551                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26557                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26551                       # number of overall misses
system.cpu.dcache.overall_misses::total         26557                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    608248500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    608248500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    608248500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    608248500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4711196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4711203                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4711196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4711203                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005637                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005637                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22908.685172                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22903.509433                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22908.685172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22903.509433                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2783                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.902857                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18945                       # number of writebacks
system.cpu.dcache.writebacks::total             18945                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1168                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1168                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1168                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25383                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    562293500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    562293500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    562293500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    562293500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005388                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005388                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005388                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22152.365757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22152.365757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22152.365757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22152.365757                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24365                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3305780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3305780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    162237000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    162237000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3313025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3313030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 22392.960663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22377.517241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    135624500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    135624500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22314.001316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22314.001316                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378866                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    446011500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    446011500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 23102.222107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23101.025535                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    426669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    426669000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22101.476301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22101.476301                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939750843000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.032230                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2383904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24365                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.841330                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000102                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.032128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9447795                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9447795                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81947488245500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66476                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793504                       # Number of bytes of host memory used
host_op_rate                                   106631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   601.72                       # Real time elapsed on the host
host_tick_rate                               12858769                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007737                       # Number of seconds simulated
sim_ticks                                  7737402500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1940308                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        54353                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2589317                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1493900                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1940308                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       446408                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2820628                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          114985                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4249                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42290909                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21358351                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        54353                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3784892                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3566523                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14991973                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.209909                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.124308                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2210110     14.74%     14.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5651405     37.70%     52.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1211431      8.08%     60.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       589255      3.93%     64.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       425934      2.84%     67.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       542477      3.62%     70.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       449707      3.00%     73.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       126762      0.85%     74.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3784892     25.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14991973                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.515827                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.515827                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6851278                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52648631                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1635154                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4517070                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          54954                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2407826                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11064006                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    81                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4227394                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   205                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2820628                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2526536                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12857529                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8567                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32735468                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          109908                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.182272                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2553799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1608885                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.115404                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15466282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.448077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.550687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7067968     45.70%     45.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           395413      2.56%     48.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           326721      2.11%     50.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           455210      2.94%     53.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           548491      3.55%     56.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1022103      6.61%     63.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           507744      3.28%     66.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           577559      3.73%     70.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4565073     29.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15466282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8244163                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4104057                       # number of floating regfile writes
system.switch_cpus.idleCycles                    8523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        95636                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2343153                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.246228                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15274817                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4227394                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          436341                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11134475                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          924                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4265621                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51689322                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11047423                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        81614                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50234745                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            444                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         17602                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          54954                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         18198                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          508                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1186633                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          720                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       320957                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        73701                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          720                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        82732                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        12904                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80928202                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50189686                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497475                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40259759                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.243316                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50209168                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         86967196                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39205433                       # number of integer regfile writes
system.switch_cpus.ipc                       1.938635                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.938635                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299032      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31144769     61.90%     62.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260041      0.52%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103732      0.21%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023444      2.03%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388828      0.77%     66.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482809      0.96%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189783      0.38%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       421053      0.84%     68.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          126      0.00%     68.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       532274      1.06%     69.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69430      0.14%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38705      0.08%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10226165     20.32%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4229510      8.41%     98.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       842122      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1285      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50316356                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4764481                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9457678                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4642782                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5687972                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              577384                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011475                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          348140     60.30%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             96      0.02%     60.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10231      1.77%     62.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            38      0.01%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            3      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     62.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        13458      2.33%     64.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     64.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     64.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30508      5.28%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     69.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         156122     27.04%     96.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1552      0.27%     97.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        17236      2.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45830227                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107455270                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45546904                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49568544                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51689318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50316356                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3566482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       236567                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5118917                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15466282                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.253294                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.229153                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1951163     12.62%     12.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1783537     11.53%     24.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2584243     16.71%     40.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2557285     16.53%     57.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2168172     14.02%     71.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1817999     11.75%     83.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1070712      6.92%     90.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       759845      4.91%     95.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       773326      5.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15466282                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.251502                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2526536                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       924403                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       770496                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11134475                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4265621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20168282                       # number of misc regfile reads
system.switch_cpus.numCycles                 15474805                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          533479                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         377824                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2628323                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1054762                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          7437                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164413189                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52332730                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67253722                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5899726                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4052020                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          54954                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6349800                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5051666                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9035388                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89786150                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13166025                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62896469                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103854558                       # The number of ROB writes
system.switch_cpus.timesIdled                     194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        79921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       159849                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5385                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7737402500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1253                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4864                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1002                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5130                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1253                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       719808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       719808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  719808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6383                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6383    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6383                       # Request fanout histogram
system.membus.reqLayer2.occupancy            33873000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           33884250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7737402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7737402500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7737402500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7737402500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19003                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67381                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          636                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           22372                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60925                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60925                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           643                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18360                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       237855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                239777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        81856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9075328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9157184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10468                       # Total snoops (count)
system.tol2bus.snoopTraffic                    311296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            90396                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059571                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.236692                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  85011     94.04%     94.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5385      5.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              90396                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143077500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         118927500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            964500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7737402500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          573                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        72972                       # number of demand (read+write) hits
system.l2.demand_hits::total                    73545                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          573                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        72972                       # number of overall hits
system.l2.overall_hits::total                   73545                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           70                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6313                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6383                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           70                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6313                       # number of overall misses
system.l2.overall_misses::total                  6383                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6859000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    485196000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        492055000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6859000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    485196000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       492055000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79285                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                79928                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79285                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               79928                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.108865                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.079624                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079859                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.108865                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.079624                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079859                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 97985.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 76856.645018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77088.359705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 97985.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 76856.645018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77088.359705                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4864                       # number of writebacks
system.l2.writebacks::total                      4864                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6383                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6383                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      6159000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    422066000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    428225000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      6159000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    422066000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    428225000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.108865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.079624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079859                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.108865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.079624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079859                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 87985.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 66856.645018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67088.359705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 87985.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 66856.645018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67088.359705                       # average overall mshr miss latency
system.l2.replacements                          10468                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62517                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62517                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62517                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          636                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              636                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          636                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          636                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          783                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           783                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        55795                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55795                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         5130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5130                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    381595500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     381595500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.084202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.084202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74385.087719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74385.087719                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         5130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    330295500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    330295500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.084202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.084202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64385.087719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64385.087719                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           70                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               70                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6859000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6859000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.108865                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.108865                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 97985.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97985.714286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           70                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           70                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      6159000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6159000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.108865                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.108865                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 87985.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87985.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    103600500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    103600500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.064434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87574.387151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87574.387151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1183                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     91770500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     91770500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.064434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77574.387151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77574.387151                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7737402500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2819.373821                       # Cycle average of tags in use
system.l2.tags.total_refs                      201952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13352                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.125225                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     189.889307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    37.125528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2588.358986                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.631924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.688324                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2884                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1518                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1051                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.704102                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    330643                       # Number of tag accesses
system.l2.tags.data_accesses                   330643                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7737402500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       404032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             408512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       311296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          311296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         6313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4864                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       579006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     52218041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              52797047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       579006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           579006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40232623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40232623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40232623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       579006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     52218041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             93029670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      5663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000978355750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          266                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          266                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18202                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4478                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6383                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4864                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6383                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4864                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    650                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   136                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     65042500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               172536250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11345.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30095.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3992                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3954                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6383                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4864                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.934101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.051799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.493982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          857     34.02%     34.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          755     29.97%     63.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          290     11.51%     75.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          194      7.70%     83.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          116      4.61%     87.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           67      2.66%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           49      1.95%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           59      2.34%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          132      5.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2519                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.620301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.951520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              54     20.30%     20.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             57     21.43%     41.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            73     27.44%     69.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            27     10.15%     79.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            21      7.89%     87.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            19      7.14%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             9      3.38%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1      0.38%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.38%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.38%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.38%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.38%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           266                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.785714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.769048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               36     13.53%     13.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.38%     13.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              214     80.45%     94.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      5.26%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           266                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 366912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  302784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  408512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               311296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        47.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     52.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7718400500                       # Total gap between requests
system.mem_ctrls.avgGap                     686263.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         4480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       362432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       302784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 579005.680523922667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 46841559.554385341704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39132512.493695400655                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           70                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         6313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3264000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    169272250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 186512747250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     46628.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26813.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  38345548.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2456160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1305480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4405380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1680840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     610952160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        408768660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2626936320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3656505000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        472.575260                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6824759750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    258440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    654202750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             15522360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8254125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            36528240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           23014980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     610952160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1725952590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1517728800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3937953255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.950291                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3926731750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    258440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3552230750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10419977500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81947488245500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3373818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3373833                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3373818                       # number of overall hits
system.cpu.icache.overall_hits::total         3373833                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1153                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1154                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1153                       # number of overall misses
system.cpu.icache.overall_misses::total          1154                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     35105500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35105500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     35105500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35105500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3374971                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3374987                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3374971                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3374987                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000342                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000342                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000342                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000342                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 30447.094536                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30420.710572                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 30447.094536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30420.710572                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          895                       # number of writebacks
system.cpu.icache.writebacks::total               895                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          128                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1025                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1025                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1025                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1025                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     30152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30152000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     30152000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30152000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 29416.585366                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29416.585366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 29416.585366                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29416.585366                       # average overall mshr miss latency
system.cpu.icache.replacements                    895                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3373818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3373833                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1153                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1154                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     35105500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35105500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3374971                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3374987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000342                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 30447.094536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30420.710572                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1025                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1025                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     30152000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30152000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 29416.585366                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29416.585366                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81947488245500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015979                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3374859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1026                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3289.336257                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000127                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.255859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6751000                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6751000                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81947488245500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947488245500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947488245500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81947488245500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947488245500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947488245500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81947488245500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18671846                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18671847                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18671846                       # number of overall hits
system.cpu.dcache.overall_hits::total        18671847                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108566                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108572                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108566                       # number of overall misses
system.cpu.dcache.overall_misses::total        108572                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2109058996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2109058996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2109058996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2109058996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18780412                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18780419                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18780412                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18780419                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005781                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005781                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005781                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005781                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19426.514710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19425.441145                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19426.514710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19425.441145                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8704                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               757                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.498018                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81462                       # number of writebacks
system.cpu.dcache.writebacks::total             81462                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3898                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3898                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3898                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3898                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104668                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104668                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104668                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1937006496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1937006496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1937006496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1937006496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005573                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18506.195743                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18506.195743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18506.195743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18506.195743                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103650                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13161988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13161988                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28335                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    543221500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    543221500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13190323                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13190328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19171.395800                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19168.013409                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3897                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3897                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24438                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    451436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    451436500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18472.726901                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18472.726901                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80231                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80232                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1565837496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1565837496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014352                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014353                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19516.614476                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19516.371223                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1485569996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1485569996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18516.390328                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18516.390328                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81947488245500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.128912                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18776521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104674                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.380945                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000385                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.128527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000126                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37665512                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37665512                       # Number of data accesses

---------- End Simulation Statistics   ----------
