

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Tue Jul 17 14:58:50 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   15|   15|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+-----+-----+-----+-----+----------+
        |                      |            |  Latency  |  Interval | Pipeline |
        |       Instance       |   Module   | min | max | min | max |   Type   |
        +----------------------+------------+-----+-----+-----+-----+----------+
        |grp_read_data_fu_16   |read_data   |    8|    8|    8|    8| function |
        |grp_write_data_fu_22  |write_data  |    7|    7|    8|    8| function |
        +----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|      880|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|      466|      388|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|       85|    -|
|Register         |        -|      -|       17|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|      483|     1353|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+-------+-----+-----+
    |       Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------+------------+---------+-------+-----+-----+
    |grp_read_data_fu_16   |read_data   |        0|      0|  234|  168|
    |grp_write_data_fu_22  |write_data  |        0|      0|  232|  220|
    +----------------------+------------+---------+-------+-----+-----+
    |Total                 |            |        0|      0|  466|  388|
    +----------------------+------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |grp_write_data_fu_22_p_read    |     +    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read10  |     +    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read12  |     +    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read14  |     +    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read2   |     +    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read4   |     +    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read6   |     +    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read8   |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_114_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp2_fu_127_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_133_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_146_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_152_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp6_fu_165_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_171_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp_13_i_i_fu_227_p2           |     +    |      0|  0|  23|          16|          16|
    |tmp_17_i_i_fu_258_p2           |     +    |      0|  0|  23|          16|          16|
    |tmp_21_i_i_fu_289_p2           |     +    |      0|  0|  23|          16|          16|
    |tmp_34_i_i_fu_402_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp_38_i_i_fu_433_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp_42_i_i_fu_464_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp_46_i_i_fu_495_p2           |     +    |      0|  0|  16|          16|          16|
    |tmp_8_i_i_fu_196_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_108_p2                  |     +    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read1   |     -    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read11  |     -    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read13  |     -    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read15  |     -    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read3   |     -    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read5   |     -    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read7   |     -    |      0|  0|  16|          16|          16|
    |grp_write_data_fu_22_p_read9   |     -    |      0|  0|  16|          16|          16|
    |tmp_10_i_i_fu_202_p2           |     -    |      0|  0|  16|          16|          16|
    |tmp_14_i_i_fu_233_p2           |     -    |      0|  0|  16|          16|          16|
    |tmp_18_i_i_fu_264_p2           |     -    |      0|  0|  16|          16|          16|
    |tmp_22_i_i_fu_295_p2           |     -    |      0|  0|  16|          16|          16|
    |tmp_23_i_i_fu_308_p2           |     -    |      0|  0|  23|          16|          16|
    |tmp_24_i_i_fu_314_p2           |     -    |      0|  0|  16|          16|          16|
    |tmp_25_i_i_fu_327_p2           |     -    |      0|  0|  23|          16|          16|
    |tmp_26_i_i_fu_333_p2           |     -    |      0|  0|  16|          16|          16|
    |tmp_27_i_i_fu_346_p2           |     -    |      0|  0|  23|          16|          16|
    |tmp_28_i_i_fu_352_p2           |     -    |      0|  0|  16|          16|          16|
    |tmp_29_i_i_fu_365_p2           |     -    |      0|  0|  23|          16|          16|
    |tmp_30_i_i_fu_371_p2           |     -    |      0|  0|  16|          16|          16|
    |tmp_33_i_i_fu_396_p2           |     -    |      0|  0|  23|          16|          16|
    |tmp_37_i_i_fu_427_p2           |     -    |      0|  0|  23|          16|          16|
    |tmp_41_i_i_fu_458_p2           |     -    |      0|  0|  23|          16|          16|
    |tmp_45_i_i_fu_489_p2           |     -    |      0|  0|  23|          16|          16|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 880|         768|         768|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  85|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+
    |Total      |  85|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  16|   0|   16|          0|
    |ap_reg_grp_write_data_fu_22_ap_start  |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  17|   0|   17|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    4|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    4|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

