# Reading C:/Altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do servo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/Altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/Altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:05:14 on Oct 15,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity segment7
# -- Compiling architecture digit_single of segment7
# -- Compiling architecture add_counter_single of segment7
# -- Loading entity segment7
# -- Compiling architecture sub_counter_single of segment7
# -- Loading entity segment7
# End time: 14:05:14 on Oct 15,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Daichi/hubiC/ELN/FPGA/Projects/PWM/pwm.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:05:14 on Oct 15,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Daichi/hubiC/ELN/FPGA/Projects/PWM/pwm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity pwm
# -- Compiling architecture logic of pwm
# End time: 14:05:15 on Oct 15,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:05:15 on Oct 15,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity quad_segment7
# -- Compiling architecture digit_quad of quad_segment7
# -- Compiling architecture counter_quad of quad_segment7
# -- Loading entity quad_segment7
# -- Compiling configuration digit_quad_cfg
# -- Loading entity quad_segment7
# -- Loading architecture digit_quad of quad_segment7
# -- Loading entity segment7
# -- Compiling configuration add_counter_quad_cfg
# -- Loading entity quad_segment7
# -- Loading architecture counter_quad of quad_segment7
# -- Loading entity segment7
# -- Compiling configuration sub_counter_quad_cfg
# -- Loading entity quad_segment7
# -- Loading architecture counter_quad of quad_segment7
# -- Loading entity segment7
# End time: 14:05:15 on Oct 15,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 14:05:15 on Oct 15,2015
# vcom -reportprogress 300 -93 -work work C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity servo
# -- Compiling architecture servo_arch of servo
# -- Compiling configuration servo_cfg
# -- Loading entity servo
# -- Loading architecture servo_arch of servo
# -- Loading entity pwm
# -- Loading package NUMERIC_STD
# -- Loading entity quad_segment7
# End time: 14:05:16 on Oct 15,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.servo
# vsim -gui "+altera" -l msim_transcript -do "servo_run_msim_rtl_vhdl.do" 
# Start time: 14:05:23 on Oct 15,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.servo(servo_arch)
# Loading work.pwm(logic)
# Loading ieee.numeric_std(body)
# Loading work.quad_segment7(counter_quad)
# Loading work.segment7(sub_counter_single)
add wave -position insertpoint  \
sim:/servo/clk \
sim:/servo/duty \
sim:/servo/pwm_output \
sim:/servo/enable_pwm \
sim:/servo/reset_pwm \
sim:/servo/HEX00 \
sim:/servo/HEX01 \
sim:/servo/HEX02 \
sim:/servo/HEX03 \
sim:/servo/HEX04 \
sim:/servo/HEX05 \
sim:/servo/HEX06 \
sim:/servo/HEX10 \
sim:/servo/HEX11 \
sim:/servo/HEX12 \
sim:/servo/HEX13 \
sim:/servo/HEX14 \
sim:/servo/HEX15 \
sim:/servo/HEX16 \
sim:/servo/HEX20 \
sim:/servo/HEX21 \
sim:/servo/HEX22 \
sim:/servo/HEX23 \
sim:/servo/HEX24 \
sim:/servo/HEX25 \
sim:/servo/HEX26 \
sim:/servo/HEX30 \
sim:/servo/HEX31 \
sim:/servo/HEX32 \
sim:/servo/HEX33 \
sim:/servo/HEX34 \
sim:/servo/HEX35 \
sim:/servo/HEX36
force -freeze sim:/servo/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/servo/duty(13) 1 0
run
run
run
run
run
noforce sim:/servo/duty(12)
force -freeze sim:/servo/duty(12) 1 0
force -freeze sim:/servo/duty 11111110000000 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/servo/enable_pwm 1 0
force -freeze sim:/servo/reset_pwm 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
noforce sim:/servo/duty(13)
run
run
run
run
force -freeze sim:/servo/duty(13) 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 14:17:30 on Oct 15,2015, Elapsed time: 0:12:07
# Errors: 0, Warnings: 0
