Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 28 11:03:39 2022
| Host         : DESKTOP-6P6FIIL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.841        0.000                      0                  272        0.207        0.000                      0                  272        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.841        0.000                      0                  272        0.207        0.000                      0                  272        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.064ns (23.222%)  route 3.518ns (76.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.547     5.131    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.880     6.467    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.152     6.619 f  matrixwriter/M_rgb_data_q[5]_i_2/O
                         net (fo=2, routed)           0.808     7.427    matrixwriter/M_rgb_data_q[5]_i_2_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.332     7.759 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=18, routed)          0.807     8.566    matrixwriter/M_state_d19_out
    SLICE_X57Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.690 r  matrixwriter/mem_reg_i_14/O
                         net (fo=2, routed)           1.023     9.713    matrixram/bottom_ram/ADDRBWRADDR[5]
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.480    14.885    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.271    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.554    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 1.064ns (23.222%)  route 3.518ns (76.778%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.547     5.131    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.880     6.467    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.152     6.619 f  matrixwriter/M_rgb_data_q[5]_i_2/O
                         net (fo=2, routed)           0.808     7.427    matrixwriter/M_rgb_data_q[5]_i_2_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.332     7.759 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=18, routed)          0.807     8.566    matrixwriter/M_state_d19_out
    SLICE_X57Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.690 r  matrixwriter/mem_reg_i_14/O
                         net (fo=2, routed)           1.023     9.713    matrixram/top_ram/ADDRBWRADDR[5]
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.480    14.885    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.271    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.554    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.064ns (23.322%)  route 3.498ns (76.678%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.547     5.131    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.880     6.467    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.152     6.619 f  matrixwriter/M_rgb_data_q[5]_i_2/O
                         net (fo=2, routed)           0.808     7.427    matrixwriter/M_rgb_data_q[5]_i_2_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.332     7.759 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=18, routed)          0.788     8.547    matrixwriter/M_state_d19_out
    SLICE_X57Y84         LUT6 (Prop_lut6_I4_O)        0.124     8.671 r  matrixwriter/mem_reg_i_12/O
                         net (fo=2, routed)           1.023     9.693    matrixram/bottom_ram/ADDRBWRADDR[7]
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.480    14.885    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.271    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.554    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 1.064ns (23.322%)  route 3.498ns (76.678%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.547     5.131    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.880     6.467    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.152     6.619 f  matrixwriter/M_rgb_data_q[5]_i_2/O
                         net (fo=2, routed)           0.808     7.427    matrixwriter/M_rgb_data_q[5]_i_2_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.332     7.759 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=18, routed)          0.788     8.547    matrixwriter/M_state_d19_out
    SLICE_X57Y84         LUT6 (Prop_lut6_I4_O)        0.124     8.671 r  matrixwriter/mem_reg_i_12/O
                         net (fo=2, routed)           1.023     9.693    matrixram/top_ram/ADDRBWRADDR[7]
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.480    14.885    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.271    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.554    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 ramwriter/M_writer_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.766ns (17.864%)  route 3.522ns (82.136%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    ramwriter/clk_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  ramwriter/M_writer_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.518     5.722 r  ramwriter/M_writer_state_q_reg[1]/Q
                         net (fo=51, routed)          1.739     7.461    ramwriter/Q[1]
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.585 f  ramwriter/mem_reg_i_23/O
                         net (fo=7, routed)           1.000     8.585    matrixwriter/mem_reg
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.709 r  matrixwriter/mem_reg_i_19/O
                         net (fo=2, routed)           0.783     9.492    matrixram/bottom_ram/ADDRBWRADDR[0]
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.480    14.885    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.541    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.049ns  (required time - arrival time)
  Source:                 ramwriter/M_writer_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.766ns (17.864%)  route 3.522ns (82.136%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.620     5.204    ramwriter/clk_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  ramwriter/M_writer_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.518     5.722 r  ramwriter/M_writer_state_q_reg[1]/Q
                         net (fo=51, routed)          1.739     7.461    ramwriter/Q[1]
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.124     7.585 f  ramwriter/mem_reg_i_23/O
                         net (fo=7, routed)           1.000     8.585    matrixwriter/mem_reg
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.709 r  matrixwriter/mem_reg_i_19/O
                         net (fo=2, routed)           0.783     9.492    matrixram/top_ram/ADDRBWRADDR[0]
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.480    14.885    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.541    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.049    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.064ns (24.412%)  route 3.295ns (75.588%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.547     5.131    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.880     6.467    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.152     6.619 f  matrixwriter/M_rgb_data_q[5]_i_2/O
                         net (fo=2, routed)           0.808     7.427    matrixwriter/M_rgb_data_q[5]_i_2_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.332     7.759 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=18, routed)          0.826     8.585    matrixwriter/M_state_d19_out
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.709 r  matrixwriter/mem_reg_i_15/O
                         net (fo=2, routed)           0.781     9.490    matrixram/bottom_ram/ADDRBWRADDR[4]
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.480    14.885    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.271    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.554    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 1.064ns (24.412%)  route 3.295ns (75.588%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.547     5.131    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.880     6.467    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.152     6.619 f  matrixwriter/M_rgb_data_q[5]_i_2/O
                         net (fo=2, routed)           0.808     7.427    matrixwriter/M_rgb_data_q[5]_i_2_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.332     7.759 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=18, routed)          0.826     8.585    matrixwriter/M_state_d19_out
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.709 r  matrixwriter/mem_reg_i_15/O
                         net (fo=2, routed)           0.781     9.490    matrixram/top_ram/ADDRBWRADDR[4]
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.480    14.885    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.271    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.554    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.064ns (24.539%)  route 3.272ns (75.461%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.547     5.131    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.880     6.467    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.152     6.619 f  matrixwriter/M_rgb_data_q[5]_i_2/O
                         net (fo=2, routed)           0.808     7.427    matrixwriter/M_rgb_data_q[5]_i_2_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.332     7.759 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=18, routed)          0.805     8.564    matrixwriter/M_state_d19_out
    SLICE_X57Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.688 r  matrixwriter/mem_reg_i_18/O
                         net (fo=2, routed)           0.779     9.467    matrixram/bottom_ram/ADDRBWRADDR[1]
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.480    14.885    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.271    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.554    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.064ns (24.539%)  route 3.272ns (75.461%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.547     5.131    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.880     6.467    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.152     6.619 f  matrixwriter/M_rgb_data_q[5]_i_2/O
                         net (fo=2, routed)           0.808     7.427    matrixwriter/M_rgb_data_q[5]_i_2_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I0_O)        0.332     7.759 r  matrixwriter/M_led_bit_counter_q[6]_i_2/O
                         net (fo=18, routed)          0.805     8.564    matrixwriter/M_state_d19_out
    SLICE_X57Y83         LUT6 (Prop_lut6_I4_O)        0.124     8.688 r  matrixwriter/mem_reg_i_18/O
                         net (fo=2, routed)           0.779     9.467    matrixram/top_ram/ADDRBWRADDR[1]
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.480    14.885    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.271    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.554    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ramwriter/M_data_col_address_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramwriter/M_data_col_address_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.506    ramwriter/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  ramwriter/M_data_col_address_q_reg[1]/Q
                         net (fo=6, routed)           0.115     1.785    ramwriter/M_data_col_address_q_reg[1]
    SLICE_X57Y85         LUT5 (Prop_lut5_I2_O)        0.048     1.833 r  ramwriter/M_data_col_address_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.833    ramwriter/p_0_in__0[4]
    SLICE_X57Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.829     2.019    ramwriter/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[4]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.107     1.626    ramwriter/M_data_col_address_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ramwriter/M_data_col_address_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramwriter/M_data_col_address_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.506    ramwriter/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  ramwriter/M_data_col_address_q_reg[4]/Q
                         net (fo=3, routed)           0.083     1.717    ramwriter/M_data_col_address_q_reg[4]
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.099     1.816 r  ramwriter/M_data_col_address_q[5]_i_2/O
                         net (fo=1, routed)           0.000     1.816    ramwriter/p_0_in__0[5]
    SLICE_X57Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.829     2.019    ramwriter/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[5]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.092     1.598    ramwriter/M_data_col_address_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ramwriter/M_data_col_address_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramwriter/M_data_col_address_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.562     1.506    ramwriter/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  ramwriter/M_data_col_address_q_reg[1]/Q
                         net (fo=6, routed)           0.115     1.785    ramwriter/M_data_col_address_q_reg[1]
    SLICE_X57Y85         LUT4 (Prop_lut4_I3_O)        0.045     1.830 r  ramwriter/M_data_col_address_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    ramwriter/p_0_in__0[3]
    SLICE_X57Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.829     2.019    ramwriter/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[3]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.091     1.610    ramwriter/M_data_col_address_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.809%)  route 0.119ns (36.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.557     1.501    matrixwriter/clk_IBUF_BUFG
    SLICE_X56Y79         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  matrixwriter/M_led_bit_counter_q_reg[2]/Q
                         net (fo=8, routed)           0.119     1.783    matrixwriter/M_led_bit_counter_q_reg[2]
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  matrixwriter/M_led_bit_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.828    matrixwriter/p_0_in[5]
    SLICE_X57Y79         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.823     2.013    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y79         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X57Y79         FDRE (Hold_fdre_C_D)         0.092     1.606    matrixwriter/M_led_bit_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ramwriter/M_writer_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramwriter/M_data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.212ns (56.848%)  route 0.161ns (43.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.532    ramwriter/clk_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  ramwriter/M_writer_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.164     1.696 f  ramwriter/M_writer_state_q_reg[1]/Q
                         net (fo=51, routed)          0.161     1.857    ramwriter/Q[1]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.048     1.905 r  ramwriter/M_data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     1.905    ramwriter/M_data_d[11]
    SLICE_X60Y84         FDRE                                         r  ramwriter/M_data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     2.045    ramwriter/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  ramwriter/M_data_q_reg[11]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y84         FDRE (Hold_fdre_C_D)         0.131     1.677    ramwriter/M_data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_debug_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.132%)  route 0.151ns (47.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.557     1.501    matrixwriter/clk_IBUF_BUFG
    SLICE_X56Y79         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  matrixwriter/M_led_bit_counter_q_reg[2]/Q
                         net (fo=8, routed)           0.151     1.815    matrixwriter/M_led_bit_counter_q_reg[2]
    SLICE_X57Y77         FDRE                                         r  matrixwriter/M_debug_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.821     2.011    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  matrixwriter/M_debug_dff_q_reg[2]/C
                         clock pessimism             -0.499     1.513    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.070     1.583    matrixwriter/M_debug_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ramwriter/M_writer_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramwriter/M_data_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.498%)  route 0.161ns (43.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.532    ramwriter/clk_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  ramwriter/M_writer_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.164     1.696 f  ramwriter/M_writer_state_q_reg[1]/Q
                         net (fo=51, routed)          0.161     1.857    ramwriter/Q[1]
    SLICE_X60Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.902 r  ramwriter/M_data_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.902    ramwriter/M_data_d[10]
    SLICE_X60Y84         FDRE                                         r  ramwriter/M_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     2.045    ramwriter/clk_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  ramwriter/M_data_q_reg[10]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y84         FDRE (Hold_fdre_C_D)         0.120     1.666    ramwriter/M_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ramwriter/M_writer_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramwriter/M_writer_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.141%)  route 0.145ns (43.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.587     1.531    ramwriter/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  ramwriter/M_writer_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 f  ramwriter/M_writer_state_q_reg[0]/Q
                         net (fo=31, routed)          0.145     1.817    ramwriter/Q[0]
    SLICE_X59Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.862 r  ramwriter/M_writer_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    ramwriter/M_writer_state_d[0]
    SLICE_X59Y83         FDRE                                         r  ramwriter/M_writer_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     2.044    ramwriter/clk_IBUF_BUFG
    SLICE_X59Y83         FDRE                                         r  ramwriter/M_writer_state_q_reg[0]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.091     1.622    ramwriter/M_writer_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.839%)  route 0.147ns (44.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.558     1.502    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=7, routed)           0.147     1.790    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X57Y80         LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  matrixwriter/M_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    matrixwriter/M_sclk_counter_d[5]
    SLICE_X57Y80         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.824     2.014    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X57Y80         FDRE (Hold_fdre_C_D)         0.092     1.594    matrixwriter/M_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 matrixwriter/M_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.558%)  route 0.142ns (40.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.555     1.499    matrixwriter/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  matrixwriter/M_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     1.663 f  matrixwriter/M_latch_blank_q_reg[1]/Q
                         net (fo=17, routed)          0.142     1.805    matrixwriter/latch_OBUF
    SLICE_X55Y79         LUT4 (Prop_lut4_I2_O)        0.045     1.850 r  matrixwriter/M_sclk_q_i_3/O
                         net (fo=2, routed)           0.000     1.850    matrixwriter/M_state_d15_out
    SLICE_X55Y79         FDRE                                         r  matrixwriter/M_sclk_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.823     2.013    matrixwriter/clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  matrixwriter/M_sclk_q_reg/C
                         clock pessimism             -0.502     1.512    
    SLICE_X55Y79         FDRE (Hold_fdre_C_D)         0.091     1.603    matrixwriter/M_sclk_q_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35   matrixram/top_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34   matrixram/bottom_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35   matrixram/top_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   matrixram/bottom_ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y78   matrixwriter/M_current_address_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y80   matrixwriter/M_current_address_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y78   matrixwriter/M_current_address_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y78   matrixwriter/M_current_address_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y78   matrixwriter/M_debug_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y78   matrixwriter/M_debug_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y78   matrixwriter/M_debug_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y78   matrixwriter/M_debug_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y78   matrixwriter/M_debug_dff_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y85   ramwriter/M_data_col_address_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y85   ramwriter/M_data_col_address_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y85   ramwriter/M_data_col_address_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y85   ramwriter/M_data_col_address_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y85   ramwriter/M_data_col_address_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y85   ramwriter/M_data_col_address_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y78   matrixwriter/M_current_address_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y80   matrixwriter/M_current_address_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y78   matrixwriter/M_current_address_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y78   matrixwriter/M_current_address_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y80   matrixwriter/M_led_bit_counter_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y79   matrixwriter/M_led_bit_counter_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y79   matrixwriter/M_led_bit_counter_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y79   matrixwriter/M_led_bit_counter_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y79   matrixwriter/M_led_bit_counter_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y79   matrixwriter/M_led_bit_counter_q_reg[6]/C



