============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Mar 09 2022  11:31:39 am
  Module:                 TOP_TOP
  Technology libraries:   CLOCK65LPHVT 
                          CORE65LPHVT 
                          SPHD110420 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

             Instance                            Module                 Cells  Cell Area  Net Area   Total Area     Wireload       
-----------------------------------------------------------------------------------------------------------------------------------
TOP_TOP                                                                  2375     103774         0       103774 area_78Kto156K (S) 
  TOP                             TOP_matmult                            2346      23112         0        23112  area_18Kto24K (S) 
    inst_RAM_ctrl                 RAM_ctrl                                464      14585         0        14585  area_12Kto18K (S) 
      RAM                         SRAM_SP_WRAPPER                           1      12497         0        12497  area_12Kto18K (S) 
      r_result_4                  reg_W18_70                               36        187         0          187    area_0Kto1K (S) 
      r_result_3                  reg_W18_71                               36        187         0          187    area_0Kto1K (S) 
      r_result_2                  reg_W18_72                               36        187         0          187    area_0Kto1K (S) 
      r_result_1                  reg_W18_73                               36        187         0          187    area_0Kto1K (S) 
      out_buffer                  reg_W12                                  20        104         0          104    area_0Kto1K (S) 
      address_reg                 reg_W8                                   16         83         0           83    area_0Kto1K (S) 
      matrix_reg                  reg_W4_81                                 8         42         0           42    area_0Kto1K (S) 
      matrix_calc_reg             reg_W4_80                                 8         42         0           42    area_0Kto1K (S) 
      count_result_reg            reg_W4_79                                 8         42         0           42    area_0Kto1K (S) 
      count_reg                   reg_W2_77                                 4         21         0           21    area_0Kto1K (S) 
    inst_Controller               Controller                             1841       8365         0         8365    area_8Kto9K (S) 
      MU_4                        Multiplier_Unit_55                      205       1004         0         1004    area_1Kto2K (S) 
        csa_tree_add_54_52_groupi csa_tree_add_54_52_group_197_198_317    148        736         0          736    area_0Kto1K (S) 
        inst_reg                  reg_W18_74                               36        187         0          187    area_0Kto1K (S) 
      MU_3                        Multiplier_Unit_56                      205       1004         0         1004    area_1Kto2K (S) 
        csa_tree_add_54_52_groupi csa_tree_add_54_52_group_197_198_316    148        736         0          736    area_0Kto1K (S) 
        inst_reg                  reg_W18_75                               36        187         0          187    area_0Kto1K (S) 
      MU_2                        Multiplier_Unit_57                      205       1004         0         1004    area_1Kto2K (S) 
        csa_tree_add_54_52_groupi csa_tree_add_54_52_group_197_198_315    148        736         0          736    area_0Kto1K (S) 
        inst_reg                  reg_W18_76                               36        187         0          187    area_0Kto1K (S) 
      MU_1                        Multiplier_Unit                         205       1004         0         1004    area_1Kto2K (S) 
        csa_tree_add_54_52_groupi csa_tree_add_54_52_group_197_198        148        736         0          736    area_0Kto1K (S) 
        inst_reg                  reg_W18                                  36        187         0          187    area_0Kto1K (S) 
      shift_reg_4                 shift_reg_data_size8_83                 201        879         0          879    area_0Kto1K (S) 
      shift_reg_3                 shift_reg_data_size8_84                 201        879         0          879    area_0Kto1K (S) 
      shift_reg_2                 shift_reg_data_size8_85                 201        879         0          879    area_0Kto1K (S) 
      shift_reg_1                 shift_reg_data_size8                    201        879         0          879    area_0Kto1K (S) 
      coe_2_reg                   reg_W7_82                                14         73         0           73    area_0Kto1K (S) 
      coe_1_reg                   reg_W7                                   14         73         0           73    area_0Kto1K (S) 
      count_reg                   reg_W5                                   10         52         0           52    area_0Kto1K (S) 
      address_reg                 reg_W4                                    8         42         0           42    area_0Kto1K (S) 
      count_mul_reg               reg_W3_78                                 6         31         0           31    area_0Kto1K (S) 
      count_col_reg               reg_W3                                    6         31         0           31    area_0Kto1K (S) 
      shift_count_reg             reg_W2                                    4         21         0           21    area_0Kto1K (S) 
    inst_ROM                      fake_ROM                                 41        162         0          162    area_0Kto1K (S) 

 (S) = wireload was automatically selected
