// Seed: 4135242985
`default_nettype wire `timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_2 = id_1;
  logic id_3;
  logic id_4, id_5;
  assign id_2 = 1;
  assign id_3 = 1'd0;
endmodule
