// Seed: 752375292
module module_0 (
    input wand id_0,
    input tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    output wand id_5,
    output uwire id_6,
    output supply1 id_7,
    output tri1 id_8,
    input wire id_9,
    input uwire id_10
);
  wire id_12;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    output wor id_5,
    output tri1 id_6,
    input wor id_7,
    input uwire id_8,
    output supply0 id_9,
    input uwire id_10,
    inout wor id_11,
    output uwire id_12,
    input tri0 id_13,
    input wand id_14,
    output wor id_15,
    output supply1 id_16,
    output tri1 id_17,
    input wor id_18,
    input supply1 id_19,
    output wor id_20,
    output tri1 id_21
);
  assign id_11 = id_1;
  wire  id_23;
  logic id_24;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_17,
      id_13,
      id_19,
      id_16,
      id_20,
      id_20,
      id_12,
      id_1,
      id_2
  );
endmodule
