#! /usr/bin/vvp
:ivl_version "10.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ae1b468570 .scope module, "tb_basic_ndro" "tb_basic_ndro" 2 3;
 .timescale -12 -13;
v0x55ae1b488ce0_0 .var "clk", 0 0;
v0x55ae1b488da0_0 .net "out", 0 0, V_0x55ae1b4888f0/m;  1 drivers
v0x55ae1b488e40_0 .var "reset", 0 0;
v0x55ae1b488ee0_0 .var "set", 0 0;
S_0x55ae1b4686f0 .scope module, "DUT" "basic_ndro" 2 25, 3 3 0, S_0x55ae1b468570;
 .timescale -12 -13;
    .port_info 0 /INPUT 1 "set"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
P_0x55ae1b4638d0 .param/real "ct_state0_reset_set" 0 3 28, Cr<m5000000000000000gfc3>; value=2.50000
P_0x55ae1b463910 .param/real "ct_state1_clk_reset" 0 3 30, Cr<m5000000000000000gfc3>; value=2.50000
P_0x55ae1b463950 .param/real "ct_state1_reset_set" 0 3 29, Cr<m5000000000000000gfc3>; value=2.50000
P_0x55ae1b463990 .param/real "delay_state1_clk_out" 0 3 25, Cr<m7000000000000000gfc4>; value=7.00000
L_0x55ae1b45b230 .functor BUFZ 1, v0x55ae1b488790_0, C4<0>, C4<0>, C4<0>;
v0x55ae1b4689b0_0 .net "clk", 0 0, v0x55ae1b488ce0_0;  1 drivers
v0x55ae1b488790_0 .var "internal_out", 0 0;
o0x7f5a90474078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ae1b488850_0 .net "internal_state_1", 0 0, o0x7f5a90474078;  0 drivers
v0x55ae1b4888f0_0 .net "out", 0 0, V_0x55ae1b4888f0/m;  alias, 1 drivers
v0x55ae1b4889b0_0 .net "reset", 0 0, v0x55ae1b488e40_0;  1 drivers
v0x55ae1b488ac0_0 .net "set", 0 0, v0x55ae1b488ee0_0;  1 drivers
v0x55ae1b488b80_0 .var/i "state", 31 0;
E_0x55ae1b45a5e0/0 .event negedge, v0x55ae1b4689b0_0;
E_0x55ae1b45a5e0/1 .event posedge, v0x55ae1b4689b0_0;
E_0x55ae1b45a5e0 .event/or E_0x55ae1b45a5e0/0, E_0x55ae1b45a5e0/1;
E_0x55ae1b435b80/0 .event negedge, v0x55ae1b4889b0_0;
E_0x55ae1b435b80/1 .event posedge, v0x55ae1b4889b0_0;
E_0x55ae1b435b80 .event/or E_0x55ae1b435b80/0, E_0x55ae1b435b80/1;
E_0x55ae1b435a70/0 .event negedge, v0x55ae1b488ac0_0;
E_0x55ae1b435a70/1 .event posedge, v0x55ae1b488ac0_0;
E_0x55ae1b435a70 .event/or E_0x55ae1b435a70/0, E_0x55ae1b435a70/1;
  .scope S_0x55ae1b4686f0;
V_0x55ae1b4888f0/m .modpath 1 L_0x55ae1b45b230 v0x55ae1b4888f0_0,
   v0x55ae1b488ce0_0 (70,70,70, 70,70,70, 70,70,70, 70,70,70 ? o0x7f5a90474078) v0x55ae1b4689b0_0;
    .scope S_0x55ae1b4686f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ae1b488b80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae1b488790_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55ae1b4686f0;
T_1 ;
    %wait E_0x55ae1b435a70;
    %pushi/vec4 2, 0, 64;
    %vpi_func 3 54 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0x55ae1b488b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55ae1b488b80_0, 0, 32;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ae1b4686f0;
T_2 ;
    %wait E_0x55ae1b435b80;
    %pushi/vec4 2, 0, 64;
    %vpi_func 3 63 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0x55ae1b488b80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ae1b488b80_0, 0, 32;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ae1b4686f0;
T_3 ;
    %wait E_0x55ae1b45a5e0;
    %pushi/vec4 2, 0, 64;
    %vpi_func 3 72 "$time" 64 {0 0 0};
    %cmp/u;
    %jmp/0xz  T_3.0, 5;
    %load/vec4 v0x55ae1b488b80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55ae1b488790_0;
    %nor/r;
    %store/vec4 v0x55ae1b488790_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ae1b468570;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae1b488ee0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55ae1b468570;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae1b488e40_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55ae1b468570;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ae1b488ce0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55ae1b468570;
T_7 ;
    %vpi_call 2 9 "$sdf_annotate", "../ndro.sdf", S_0x55ae1b468570 {0 0 0};
    %vpi_call 2 10 "$dumpfile", "tb_basic_ndro.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars" {0 0 0};
    %delay 200, 0;
    %load/vec4 v0x55ae1b488ee0_0;
    %nor/r;
    %store/vec4 v0x55ae1b488ee0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x55ae1b488ee0_0;
    %nor/r;
    %store/vec4 v0x55ae1b488ee0_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x55ae1b488e40_0;
    %nor/r;
    %store/vec4 v0x55ae1b488e40_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x55ae1b488e40_0;
    %nor/r;
    %store/vec4 v0x55ae1b488e40_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x55ae1b488ce0_0;
    %nor/r;
    %store/vec4 v0x55ae1b488ce0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55ae1b468570;
T_8 ;
    %vpi_call 2 21 "$display", "\011\011time,\011set,\011reset,\011clk,\011out" {0 0 0};
    %vpi_call 2 22 "$monitor", "%d,\011%b,\011%b,\011%b,\011%b", $time, v0x55ae1b488ee0_0, v0x55ae1b488e40_0, v0x55ae1b488ce0_0, v0x55ae1b488da0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55ae1b468570;
T_9 ;
    %delay 700, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../tb_ndro.v";
    "../ndro.v";
