#-----------------------------------------------------------
# xsim v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue May 15 01:27:12 2018
# Process ID: 7944
# Current directory: D:/lolic/Documents/Thesis/Xilinx/hog_svm_fpga/hog_svm_fpga/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/xillybus_wrapper/xsim_script.tcl}
# Log file: D:/lolic/Documents/Thesis/Xilinx/hog_svm_fpga/hog_svm_fpga/sim/verilog/xsim.log
# Journal file: D:/lolic/Documents/Thesis/Xilinx/hog_svm_fpga/hog_svm_fpga/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/xillybus_wrapper/xsim_script.tcl
# xsim {xillybus_wrapper} -autoloadwcfg -tclbatch {xillybus_wrapper.tcl}
Vivado Simulator 2018.1
Time resolution is 1 ps
source xillybus_wrapper.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_xillybus_wrapper_top/AESL_inst_xillybus_wrapper/svm_detect_U0/xillybus_wrapper_dEe_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2018.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "125000"
// RTL Simulation : 1 / 2 [99.99%] @ "251875000"
// RTL Simulation : 2 / 2 [100.00%] @ "351105000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 351145 ns : File "D:/lolic/Documents/Thesis/Xilinx/hog_svm_fpga/hog_svm_fpga/sim/verilog/xillybus_wrapper.autotb.v" Line 248
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 15 01:27:23 2018...
