// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

`timescale 1ns/1ps
module hls_gpio_CTRL_s_axi
#(parameter
    C_S_AXI_ADDR_WIDTH = 7,
    C_S_AXI_DATA_WIDTH = 32
)(
    // axi4 lite slave signals
    input  wire                          ACLK,
    input  wire                          ARESET,
    input  wire                          ACLK_EN,
    input  wire [C_S_AXI_ADDR_WIDTH-1:0] AWADDR,
    input  wire                          AWVALID,
    output wire                          AWREADY,
    input  wire [C_S_AXI_DATA_WIDTH-1:0] WDATA,
    input  wire [C_S_AXI_DATA_WIDTH/8-1:0] WSTRB,
    input  wire                          WVALID,
    output wire                          WREADY,
    output wire [1:0]                    BRESP,
    output wire                          BVALID,
    input  wire                          BREADY,
    input  wire [C_S_AXI_ADDR_WIDTH-1:0] ARADDR,
    input  wire                          ARVALID,
    output wire                          ARREADY,
    output wire [C_S_AXI_DATA_WIDTH-1:0] RDATA,
    output wire [1:0]                    RRESP,
    output wire                          RVALID,
    input  wire                          RREADY,
    // user signals
    output wire [7:0]                    dc0,
    output wire [7:0]                    dc1,
    output wire [7:0]                    dc2,
    output wire [7:0]                    dc3,
    output wire [7:0]                    dc4,
    output wire [7:0]                    dc5,
    output wire [7:0]                    res
);
//------------------------Address Info-------------------
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of dc0
//        bit 7~0 - dc0[7:0] (Read/Write)
//        others  - reserved
// 0x14 : reserved
// 0x18 : Data signal of dc1
//        bit 7~0 - dc1[7:0] (Read/Write)
//        others  - reserved
// 0x1c : reserved
// 0x20 : Data signal of dc2
//        bit 7~0 - dc2[7:0] (Read/Write)
//        others  - reserved
// 0x24 : reserved
// 0x28 : Data signal of dc3
//        bit 7~0 - dc3[7:0] (Read/Write)
//        others  - reserved
// 0x2c : reserved
// 0x30 : Data signal of dc4
//        bit 7~0 - dc4[7:0] (Read/Write)
//        others  - reserved
// 0x34 : reserved
// 0x38 : Data signal of dc5
//        bit 7~0 - dc5[7:0] (Read/Write)
//        others  - reserved
// 0x3c : reserved
// 0x40 : Data signal of res
//        bit 7~0 - res[7:0] (Read/Write)
//        others  - reserved
// 0x44 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

//------------------------Parameter----------------------
localparam
    ADDR_DC0_DATA_0 = 7'h10,
    ADDR_DC0_CTRL   = 7'h14,
    ADDR_DC1_DATA_0 = 7'h18,
    ADDR_DC1_CTRL   = 7'h1c,
    ADDR_DC2_DATA_0 = 7'h20,
    ADDR_DC2_CTRL   = 7'h24,
    ADDR_DC3_DATA_0 = 7'h28,
    ADDR_DC3_CTRL   = 7'h2c,
    ADDR_DC4_DATA_0 = 7'h30,
    ADDR_DC4_CTRL   = 7'h34,
    ADDR_DC5_DATA_0 = 7'h38,
    ADDR_DC5_CTRL   = 7'h3c,
    ADDR_RES_DATA_0 = 7'h40,
    ADDR_RES_CTRL   = 7'h44,
    WRIDLE          = 2'd0,
    WRDATA          = 2'd1,
    WRRESP          = 2'd2,
    WRRESET         = 2'd3,
    RDIDLE          = 2'd0,
    RDDATA          = 2'd1,
    RDRESET         = 2'd2,
    ADDR_BITS         = 7;

//------------------------Local signal-------------------
    reg  [1:0]                    wstate = WRRESET;
    reg  [1:0]                    wnext;
    reg  [ADDR_BITS-1:0]          waddr;
    wire [31:0]                   wmask;
    wire                          aw_hs;
    wire                          w_hs;
    reg  [1:0]                    rstate = RDRESET;
    reg  [1:0]                    rnext;
    reg  [31:0]                   rdata;
    wire                          ar_hs;
    wire [ADDR_BITS-1:0]          raddr;
    // internal registers
    reg  [7:0]                    int_dc0 = 'b0;
    reg  [7:0]                    int_dc1 = 'b0;
    reg  [7:0]                    int_dc2 = 'b0;
    reg  [7:0]                    int_dc3 = 'b0;
    reg  [7:0]                    int_dc4 = 'b0;
    reg  [7:0]                    int_dc5 = 'b0;
    reg  [7:0]                    int_res = 'b0;

//------------------------Instantiation------------------

//------------------------AXI write fsm------------------
assign AWREADY = (wstate == WRIDLE);
assign WREADY  = (wstate == WRDATA);
assign BRESP   = 2'b00;  // OKAY
assign BVALID  = (wstate == WRRESP);
assign wmask   = { {8{WSTRB[3]}}, {8{WSTRB[2]}}, {8{WSTRB[1]}}, {8{WSTRB[0]}} };
assign aw_hs   = AWVALID & AWREADY;
assign w_hs    = WVALID & WREADY;

// wstate
always @(posedge ACLK) begin
    if (ARESET)
        wstate <= WRRESET;
    else if (ACLK_EN)
        wstate <= wnext;
end

// wnext
always @(*) begin
    case (wstate)
        WRIDLE:
            if (AWVALID)
                wnext = WRDATA;
            else
                wnext = WRIDLE;
        WRDATA:
            if (WVALID)
                wnext = WRRESP;
            else
                wnext = WRDATA;
        WRRESP:
            if (BREADY)
                wnext = WRIDLE;
            else
                wnext = WRRESP;
        default:
            wnext = WRIDLE;
    endcase
end

// waddr
always @(posedge ACLK) begin
    if (ACLK_EN) begin
        if (aw_hs)
            waddr <= AWADDR[ADDR_BITS-1:0];
    end
end

//------------------------AXI read fsm-------------------
assign ARREADY = (rstate == RDIDLE);
assign RDATA   = rdata;
assign RRESP   = 2'b00;  // OKAY
assign RVALID  = (rstate == RDDATA);
assign ar_hs   = ARVALID & ARREADY;
assign raddr   = ARADDR[ADDR_BITS-1:0];

// rstate
always @(posedge ACLK) begin
    if (ARESET)
        rstate <= RDRESET;
    else if (ACLK_EN)
        rstate <= rnext;
end

// rnext
always @(*) begin
    case (rstate)
        RDIDLE:
            if (ARVALID)
                rnext = RDDATA;
            else
                rnext = RDIDLE;
        RDDATA:
            if (RREADY & RVALID)
                rnext = RDIDLE;
            else
                rnext = RDDATA;
        default:
            rnext = RDIDLE;
    endcase
end

// rdata
always @(posedge ACLK) begin
    if (ACLK_EN) begin
        if (ar_hs) begin
            rdata <= 1'b0;
            case (raddr)
                ADDR_DC0_DATA_0: begin
                    rdata <= int_dc0[7:0];
                end
                ADDR_DC1_DATA_0: begin
                    rdata <= int_dc1[7:0];
                end
                ADDR_DC2_DATA_0: begin
                    rdata <= int_dc2[7:0];
                end
                ADDR_DC3_DATA_0: begin
                    rdata <= int_dc3[7:0];
                end
                ADDR_DC4_DATA_0: begin
                    rdata <= int_dc4[7:0];
                end
                ADDR_DC5_DATA_0: begin
                    rdata <= int_dc5[7:0];
                end
                ADDR_RES_DATA_0: begin
                    rdata <= int_res[7:0];
                end
            endcase
        end
    end
end


//------------------------Register logic-----------------
assign dc0 = int_dc0;
assign dc1 = int_dc1;
assign dc2 = int_dc2;
assign dc3 = int_dc3;
assign dc4 = int_dc4;
assign dc5 = int_dc5;
assign res = int_res;
// int_dc0[7:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_dc0[7:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_DC0_DATA_0)
            int_dc0[7:0] <= (WDATA[31:0] & wmask) | (int_dc0[7:0] & ~wmask);
    end
end

// int_dc1[7:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_dc1[7:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_DC1_DATA_0)
            int_dc1[7:0] <= (WDATA[31:0] & wmask) | (int_dc1[7:0] & ~wmask);
    end
end

// int_dc2[7:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_dc2[7:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_DC2_DATA_0)
            int_dc2[7:0] <= (WDATA[31:0] & wmask) | (int_dc2[7:0] & ~wmask);
    end
end

// int_dc3[7:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_dc3[7:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_DC3_DATA_0)
            int_dc3[7:0] <= (WDATA[31:0] & wmask) | (int_dc3[7:0] & ~wmask);
    end
end

// int_dc4[7:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_dc4[7:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_DC4_DATA_0)
            int_dc4[7:0] <= (WDATA[31:0] & wmask) | (int_dc4[7:0] & ~wmask);
    end
end

// int_dc5[7:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_dc5[7:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_DC5_DATA_0)
            int_dc5[7:0] <= (WDATA[31:0] & wmask) | (int_dc5[7:0] & ~wmask);
    end
end

// int_res[7:0]
always @(posedge ACLK) begin
    if (ARESET)
        int_res[7:0] <= 0;
    else if (ACLK_EN) begin
        if (w_hs && waddr == ADDR_RES_DATA_0)
            int_res[7:0] <= (WDATA[31:0] & wmask) | (int_res[7:0] & ~wmask);
    end
end


//------------------------Memory logic-------------------

endmodule
