rc file Version 1.0

[Design]
COMPILE_PATH=/home/m111/m111063548/VLSI_TEST/LAB3/f_SRAM
VCS_HOME=/usr/cad/synopsys/vcs/2022.06
VERDI_HOME=/usr/cad/synopsys/verdi/2022.06
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=BIST_March_tb 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
