
<!DOCTYPE html>
<html>
<head>
    <title>Verification Engineer ( System Verilog)</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Meridianservices LLC. is looking for Verification Engineer ( System Verilog)!</h1>
            <h2>Contract W2, 6 months-1 yr | Sunnyvale, CA</h2>
            <h2>Verification, System Verilog, UVM</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Develop test plans, test benches and tests, creating sequencers, drivers, checkers, and monitors in a UVM environment to validate the fixed function units like clipper, interpolator, etc and other components. Enhance test benches and tests to achieve coverage goals. Enable re-use of components of the unit level test bench in super-unit test benches, and support debug in multiple test bench environments. Experienced with verification methodology such UVM/VMM/OVM. UVM is preferred. Successfully verified a unit in a CPU, GPU, or DSP, preferably a math based functional unit. Developed test plans of complex systems containing multiple state machines and protocol rules. Composed functional coverage assertions, preferably using system Verilog<br>Responsibilities:• <br>Qualifications:• </p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    