
*** Running vivado
    with args -log axi_to_iic.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_to_iic.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source axi_to_iic.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/lifrankfan/CrucialX6/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lifrankfan/Apps/Vivado/2022.2/data/ip'.
Command: synth_design -top axi_to_iic -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 349054
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lifrankfan/Apps/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1640.527 ; gain = 368.801 ; free physical = 690 ; free virtual = 21628
Synthesis current peak Physical Memory [PSS] (MB): peak = 1057.040; parent = 850.253; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2645.293; parent = 1643.500; children = 1001.793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_to_iic' [/media/lifrankfan/CrucialX6/ip_repo/axi_to_iic_1_0/hdl/axi_to_iic_v1_0.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_iic_output' [/media/lifrankfan/CrucialX6/ip_repo/axi_to_iic_1_0/hdl/axi_to_iic_v1_0_AXI.v:21]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/home/lifrankfan/Apps/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/home/lifrankfan/Apps/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'axi_iic_output' (0#1) [/media/lifrankfan/CrucialX6/ip_repo/axi_to_iic_1_0/hdl/axi_to_iic_v1_0_AXI.v:21]
INFO: [Synth 8-6155] done synthesizing module 'axi_to_iic' (0#1) [/media/lifrankfan/CrucialX6/ip_repo/axi_to_iic_1_0/hdl/axi_to_iic_v1_0.v:3]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axi_iic_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axi_iic_output is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1710.465 ; gain = 438.738 ; free physical = 767 ; free virtual = 21709
Synthesis current peak Physical Memory [PSS] (MB): peak = 1057.040; parent = 850.253; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2712.262; parent = 1710.469; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1728.277 ; gain = 456.551 ; free physical = 745 ; free virtual = 21687
Synthesis current peak Physical Memory [PSS] (MB): peak = 1057.040; parent = 850.253; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2730.074; parent = 1728.281; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
INFO: [Device 21-403] Loading part xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1736.281 ; gain = 464.555 ; free physical = 745 ; free virtual = 21685
Synthesis current peak Physical Memory [PSS] (MB): peak = 1057.040; parent = 850.253; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2738.078; parent = 1736.285; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1752.297 ; gain = 480.570 ; free physical = 700 ; free virtual = 21642
Synthesis current peak Physical Memory [PSS] (MB): peak = 1057.040; parent = 850.253; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2754.094; parent = 1752.301; children = 1001.793
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'axi_iic_output_inst/slv_regs_reg[2]' and it is trimmed from '8' to '1' bits. [/media/lifrankfan/CrucialX6/ip_repo/axi_to_iic_1_0/hdl/axi_to_iic_v1_0_AXI.v:153]
WARNING: [Synth 8-7129] Port axi_awprot[2] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[1] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[0] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[31] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[30] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[29] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[28] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[27] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[26] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[25] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[24] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[23] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[22] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[21] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[20] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[19] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[18] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[17] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wstrb[3] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wstrb[2] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wstrb[1] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wstrb[0] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[2] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[1] in module axi_to_iic is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[0] in module axi_to_iic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1864.773 ; gain = 593.047 ; free physical = 603 ; free virtual = 21410
Synthesis current peak Physical Memory [PSS] (MB): peak = 1275.467; parent = 1068.713; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2866.570; parent = 1864.777; children = 1001.793
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1864.773 ; gain = 593.047 ; free physical = 626 ; free virtual = 21411
Synthesis current peak Physical Memory [PSS] (MB): peak = 1278.416; parent = 1071.662; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2866.570; parent = 1864.777; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1872.781 ; gain = 601.055 ; free physical = 614 ; free virtual = 21399
Synthesis current peak Physical Memory [PSS] (MB): peak = 1278.916; parent = 1072.162; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2874.578; parent = 1872.785; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1872.781 ; gain = 601.055 ; free physical = 618 ; free virtual = 21127
Synthesis current peak Physical Memory [PSS] (MB): peak = 1279.111; parent = 1072.357; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2874.578; parent = 1872.785; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1872.781 ; gain = 601.055 ; free physical = 618 ; free virtual = 21127
Synthesis current peak Physical Memory [PSS] (MB): peak = 1279.127; parent = 1072.373; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2874.578; parent = 1872.785; children = 1001.793
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin axi_iic_output_inst/slv_regs[0][0] with 1st driver pin 'axi_iic_output_inst/slv_regs_reg[0][0]__0/Q' [/media/lifrankfan/CrucialX6/ip_repo/axi_to_iic_1_0/hdl/axi_to_iic_v1_0_AXI.v:153]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin axi_iic_output_inst/slv_regs[0][0] with 2nd driver pin 'axi_iic_output_inst/slv_regs_reg[0][0]/Q' [/media/lifrankfan/CrucialX6/ip_repo/axi_to_iic_1_0/hdl/axi_to_iic_v1_0_AXI.v:425]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1872.781 ; gain = 601.055 ; free physical = 618 ; free virtual = 21127
Synthesis current peak Physical Memory [PSS] (MB): peak = 1279.225; parent = 1072.471; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2874.578; parent = 1872.785; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1872.781 ; gain = 601.055 ; free physical = 618 ; free virtual = 21127
Synthesis current peak Physical Memory [PSS] (MB): peak = 1279.303; parent = 1072.549; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2874.578; parent = 1872.785; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1872.781 ; gain = 601.055 ; free physical = 617 ; free virtual = 21127
Synthesis current peak Physical Memory [PSS] (MB): peak = 1279.303; parent = 1072.549; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2874.578; parent = 1872.785; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1872.781 ; gain = 601.055 ; free physical = 616 ; free virtual = 21125
Synthesis current peak Physical Memory [PSS] (MB): peak = 1279.318; parent = 1072.564; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2874.578; parent = 1872.785; children = 1001.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     1|
|4     |LUT3  |     2|
|5     |LUT4  |    11|
|6     |LUT5  |     2|
|7     |LUT6  |    12|
|8     |FDRE  |    63|
|9     |FDSE  |     1|
|10    |IBUF  |    56|
|11    |IOBUF |     1|
|12    |OBUF  |    42|
+------+------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   194|
|2     |  axi_iic_output_inst |axi_iic_output |    94|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1872.781 ; gain = 601.055 ; free physical = 607 ; free virtual = 21117
Synthesis current peak Physical Memory [PSS] (MB): peak = 1279.365; parent = 1072.611; children = 206.787
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2874.578; parent = 1872.785; children = 1001.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1872.781 ; gain = 601.055 ; free physical = 607 ; free virtual = 21117
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1872.789 ; gain = 601.055 ; free physical = 607 ; free virtual = 21117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1875.750 ; gain = 0.000 ; free physical = 725 ; free virtual = 21238
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.461 ; gain = 0.000 ; free physical = 643 ; free virtual = 21170
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

Synth Design complete, checksum: 67752037
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 45 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1998.461 ; gain = 726.734 ; free physical = 828 ; free virtual = 21354
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.tmp/axi_to_iic_v1_0_project/axi_to_iic_v1_0_project.runs/synth_1/axi_to_iic.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_to_iic_utilization_synth.rpt -pb axi_to_iic_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 22:58:46 2024...
