Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/!DYPLOM-stare/BScan/JTAGTop_tb_isim_beh.exe" -prj "C:/!DYPLOM-stare/BScan/JTAGTop_tb_beh.prj" "work.JTAGTop_tb" 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/!DYPLOM-stare/BScan/InstructionRegister.vhd" into library work
Parsing VHDL file "C:/!DYPLOM-stare/BScan/bscell.vhd" into library work
Parsing VHDL file "C:/!DYPLOM-stare/BScan/boundary_scan_device.vhd" into library work
Parsing VHDL file "C:/!DYPLOM-stare/BScan/JTAGTop.vhd" into library work
Parsing VHDL file "C:/!DYPLOM-stare/BScan/JTAGTop_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture tap_a of entity TAP [tap_default]
Compiling architecture jtagidregister_a of entity JTAGIDRegister [jtagidregister_default]
Compiling architecture bscell_a of entity bscell [bscell_default]
Compiling architecture top_a of entity JTAGTop [jtagtop_default]
Compiling architecture jtagtop_tb_a of entity jtagtop_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/!DYPLOM-stare/BScan/JTAGTop_tb_isim_beh.exe
Fuse Memory Usage: 36112 KB
Fuse CPU Usage: 966 ms
