<?xml version="1.0"?>
<configuration platform="RPL" req_pch="True">
<!--
CHIPSEC: Platform Security Assessment Framework
Copyright (c) 2022, Intel Corporation

This program is free software; you can redistribute it and/or
modify it under the terms of the GNU General Public License
as published by the Free Software Foundation; Version 2.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.

Contact information:
chipsec@intel.com
-->

<!--
XML configuration file for RaptorLake based platforms

http://www.intel.com/content/www/us/en/processors/core/core-technical-resources.html
https://cdrdv2.intel.com/v1/dl/getContent/743844

* 13th Generation Intel(R) Core Processor Family Datasheet
-->

<!-- #################################### -->
<!--                                      -->
<!-- Information                          -->
<!--                                      -->
<!-- #################################### -->
    <info family="core" detection_value="b0671">
        <sku did="0xA700" name="Raptor Lake" code="RPL" longname="RPL-S 8+16"/>
        <sku did="0xA702" name="Raptor Lake" code="RPL" longname="RPL-HX 8+16"/>
        <sku did="0xA703" name="Raptor Lake" code="RPL" longname="RPL-S 8+8"/>
        <sku did="0xA704" name="Raptor Lake" code="RPL" longname="RPL-S 6+8"/>
        <sku did="0xA705" name="Raptor Lake" code="RPL" longname="RPL-S 6+4"/>
        <sku did="0xA706" name="Raptor Lake" code="RPL" longname="RPL-H/P/PX 6+8"/>
        <sku did="0xA707" name="Raptor Lake" code="RPL" longname="RPL-H/P 4+8"/>
        <sku did="0xA708" name="Raptor Lake" code="RPL" longname="RPL-U 2+8"/>
        <sku did="0xA716" name="Raptor Lake" code="RPL" longname="RPL-H 4+4"/>
        <sku did="0xA719" name="Raptor Lake" code="RPL" longname="RPL-HX 6+4"/>
        <sku did="0xA71B" name="Raptor Lake" code="RPL" longname="RPL-U 2+4"/>
        <sku did="0xA71C" name="Raptor Lake" code="RPL" longname="RPL-U 1+4"/>
        <sku did="0xA728" name="Raptor Lake" code="RPL" longname="RPL-HX 8+8"/>
        <sku did="0xA729" name="Raptor Lake" code="RPL" longname="RPL-HX 8+12"/>
        <sku did="0xA72A" name="Raptor Lake" code="RPL" longname="RPL-HX 6+8"/>

        <sku did="0x4637" name="Raptor Lake" code="RPL" longname="RPL-HX 8+8"/>
        <sku did="0x463B" name="Raptor Lake" code="RPL" longname="RPL-HX 6+8"/>
        <sku did="0x4640" name="Raptor Lake" code="RPL" longname="RPL-S 6+8"/>
        <sku did="0x4647" name="Raptor Lake" code="RPL" longname="RPL-HX 6+4"/>
        <sku did="0x4648" name="Raptor Lake" code="RPL" longname="RPL-S 6+8"/>
        <sku did="0x4692" name="Raptor Lake" code="RPL" longname="RPL-S 4+0"/>
    </info>

    <mmio>
        <bar name="MCHBAR" bus="0" dev="0" fun="0" reg="0x48" width="8" mask="0x3FFFFFE0000" size="0x20000" enable_bit="0" desc="Host Memory Mapped Register Range"/>
        <bar name="TMBAR"      register="TMBAR"      base_field="BA" size="0x20000"   desc=""/>
        <bar name="GTTMMADR"   register="GTTMMADR"   base_field="BA" size="0x1000000" desc=""/>
    </mmio>

    <registers>
        <register name="PCI0.0.0_GGC" type="pcicfg" bus="0" dev="0" fun="0" offset="0x50" size="2" desc="Graphics Control">
            <field name="GMS"     bit="8" size="8" desc="GMS"/>
            <field name="GGMS"    bit="6" size="2" desc="GGMS"/>
            <field name="VAMEN"   bit="2" size="1" desc="VAMEN"/>
            <field name="IVD"     bit="1" size="1" desc="IVD"/>
            <field name="GGCLOCK" bit="0" size="1" desc="GGC Lock"/>
        </register>
        <register name="PCI0.0.0_PAVPC" type="pcicfg" bus="0" dev="0" fun="0" offset="0x58" size="4" desc="Protected Audio Video Path Control">
            <field name="PCMBASE"   bit="20" size="12" desc="PCMBASE"/>
            <field name="ASMFEN"    bit="6"  size="1"  desc="ASMF Method Enable"/>
            <field name="OVTATTACK" bit="4"  size="1"  desc="Override Unsolicited Connection State Attack and Terminate"/>
            <field name="HVYMODSEL" bit="3"  size="1"  desc="Mode Select"/>
            <field name="PAVPLCK"   bit="2"  size="1"  desc="PAVP Lock"/>
            <field name="PAVPE"     bit="1"  size="1"  desc="PAVP Enable"/>
            <field name="PCME"      bit="0"  size="1"  desc="PCM Enable"/>
        </register>
        <register name="PCI0.0.0_DPR" type="pcicfg" bus="0" dev="0" fun="0" offset="0x5C" size="4" desc="DMA Protected Range">
            <field name="TOPOFDPR" bit="20" size="12" desc="Top of DPR"/>
            <field name="DPRSIZE"  bit="4"  size="8"  desc="DPR Size"/>
            <field name="EPM"      bit="2"  size="1"  desc="DPR Enable"/>
            <field name="PRS"      bit="1"  size="1"  desc="DPR Status"/>
            <field name="LOCK"     bit="0"  size="1"  desc="DPR Lock"/>
        </register>
        <register name="PCI0.0.0_TOM" type="pcicfg" bus="0" dev="0" fun="0" offset="0xA0" size="8" desc="Top of Memory">
            <field name="TOM"  bit="20" size="22" desc=""/>
            <field name="LOCK" bit="0"  size="1"  desc=""/>
        </register>
        <register name="PCI0.0.0_TOUUD" type="pcicfg" bus="0" dev="0" fun="0" offset="0xA8" size="8" desc="Top of Upper Usable DRAM">
            <field name="TOUUD" bit="20" size="22" desc=""/>
            <field name="LOCK"  bit="0"  size="1"  desc=""/>
        </register>
        <register name="PCI0.0.0_BDSM" type="pcicfg" bus="0" dev="0" fun="0" offset="0xB0" size="4" desc="Base Data of Stolen Memory">
            <field name="BDSM" bit="20" size="12" desc="DSM Base"/>
            <field name="LOCK" bit="0"  size="1"  desc="Lock"/>
        </register>
        <register name="PCI0.0.0_BGSM" type="pcicfg" bus="0" dev="0" fun="0" offset="0xB4" size="4" desc="Base of GTT Stolen Memory">
            <field name="BGSM" bit="20" size="12" desc=""/>
            <field name="LOCK" bit="0"  size="1"  desc=""/>
        </register>
        <register name="PCI0.0.0_TSEGMB" type="pcicfg" bus="0" dev="0" fun="0" offset="0xB8" size="4" desc="TSEG Memory Base">
            <field name="TSEGMB" bit="20" size="12" desc=""/>
            <field name="LOCK"   bit="0"  size="1"  desc=""/>
        </register>
        <register name="PCI0.0.0_TOLUD" type="pcicfg" bus="0" dev="0" fun="0" offset="0xBC" size="4" desc="Top of Low Usable DRAM">
            <field name="TOLUD" bit="20" size="12" desc=""/>
            <field name="LOCK"  bit="0"  size="1"  desc=""/>
        </register>

        <!-- Processor Graphics -->
        <register name="GTTMMADR" type="pcicfg" bus="0" dev="0x2" fun="0" offset="0x10" size="8" desc="Graphics Translation Table Memory Mapped Range Address">
            <field name="BA"      bit="24" size="40" desc="Memory Base Address"/>
        </register>

        <!-- Dynamic Tuning Technology -->
        <register name="TMBAR" type="pcicfg" bus="0" dev="0x4" fun="0" offset="0x10" size="8" desc="Thermal Controller Base Address">
            <field name="BA"  bit="17" size="26" desc="TMMBA"/>
        </register>

        <!-- MCHBAR registers -->
        <register name="GFXVTBAR" type="mmio" bar="MCHBAR" offset="0x5400" size="8" desc="GFX VT Range Base Address Register">
            <field name="Base"   bit="12" size="30" desc="GFX VT Base Address"/>
            <field name="Enable" bit="0"  size="1"  desc="GFX VT BAR Enable"/>
        </register>
        <register name="VTBAR" type="mmio" bar="MCHBAR" offset="0x5410" size="8" desc="VT-d MMIO Base Address">
            <field name="Base"   bit="12" size="30" desc="VTD Base Address"/>
            <field name="Enable" bit="0"  size="1"  desc="Enable"/>
        </register>
        <register name="IMR_IA_EX_BASE" type="mmio" bar="MCHBAR" offset="0x6A40" size="8" desc="IMR IA Exclude Range base">
            <field name="BASE" bit="10" size="32" desc="Base"/>
            <field name="LOCK" bit="0"  size="1"  desc="Lock"/>
        </register>
        <register name="IMR_IA_EX_LIMIT" type="mmio" bar="MCHBAR" offset="0x6A48" size="8" desc="IMR IA Exclude Range mask">
            <field name="LIMIT" bit="10" size="32" desc="Mask"/>
            <field name="LOCK"  bit="0"  size="1"  desc="Lock"/>
        </register>
        <register name="IMR_GT_EX_BASE" type="mmio" bar="MCHBAR" offset="0x6A50" size="8" desc="IMR GT Exclude Range base">
            <field name="BASE" bit="10" size="32" desc="Base"/>
            <field name="LOCK" bit="0"  size="1"  desc="Lock"/>
        </register>
        <register name="IMR_GT_EX_LIMIT" type="mmio" bar="MCHBAR" offset="0x6A58" size="8" desc="IMR GT Exclude Range mask">
            <field name="LIMIT" bit="10" size="32" desc="Mask"/>
            <field name="LOCK"  bit="0"  size="1"  desc="Lock"/>
        </register>
        <register name="PCI0.0.0_REMAPBASE" type="mmio" bar="MCHBAR" offset="0xD890" size="8" desc="">
        </register>
        <register name="PCI0.0.0_REMAPLIMIT" type="mmio" bar="MCHBAR" offset="0xD898" size="8" desc="">
        </register>
        <register name="IMR_BASE_0" type="mmio" bar="MCHBAR" offset="0x7900" size="4" desc="Isolated Memory Range 0 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_0" type="mmio" bar="MCHBAR" offset="0x7904" size="4" desc="Isolated Memory Range 0 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_1" type="mmio" bar="MCHBAR" offset="0x7920" size="4" desc="Isolated Memory Range 1 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_1" type="mmio" bar="MCHBAR" offset="0x7924" size="4" desc="Isolated Memory Range 1 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_2" type="mmio" bar="MCHBAR" offset="0x7940" size="4" desc="Isolated Memory Range 2 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_2" type="mmio" bar="MCHBAR" offset="0x7944" size="4" desc="Isolated Memory Range 2 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_3" type="mmio" bar="MCHBAR" offset="0x7960" size="4" desc="Isolated Memory Range 3 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_3" type="mmio" bar="MCHBAR" offset="0x7964" size="4" desc="Isolated Memory Range 3 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_4" type="mmio" bar="MCHBAR" offset="0x7980" size="4" desc="Isolated Memory Range 4 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_4" type="mmio" bar="MCHBAR" offset="0x7984" size="4" desc="Isolated Memory Range 4 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_5" type="mmio" bar="MCHBAR" offset="0x79A0" size="4" desc="Isolated Memory Range 5 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_5" type="mmio" bar="MCHBAR" offset="0x79A4" size="4" desc="Isolated Memory Range 5 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_6" type="mmio" bar="MCHBAR" offset="0x79C0" size="4" desc="Isolated Memory Range 6 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_6" type="mmio" bar="MCHBAR" offset="0x79C4" size="4" desc="Isolated Memory Range 6 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_7" type="mmio" bar="MCHBAR" offset="0x79E0" size="4" desc="Isolated Memory Range 7 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_7" type="mmio" bar="MCHBAR" offset="0x79E4" size="4" desc="Isolated Memory Range 7 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_8" type="mmio" bar="MCHBAR" offset="0x7A00" size="4" desc="Isolated Memory Range 8 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_8" type="mmio" bar="MCHBAR" offset="0x7A04" size="4" desc="Isolated Memory Range 8 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_9" type="mmio" bar="MCHBAR" offset="0x7A20" size="4" desc="Isolated Memory Range 9 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_9" type="mmio" bar="MCHBAR" offset="0x7A24" size="4" desc="Isolated Memory Range 9 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_10" type="mmio" bar="MCHBAR" offset="0x7A40" size="4" desc="Isolated Memory Range 10 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_10" type="mmio" bar="MCHBAR" offset="0x7A44" size="4" desc="Isolated Memory Range 10 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_11" type="mmio" bar="MCHBAR" offset="0x7A60" size="4" desc="Isolated Memory Range 11 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_11" type="mmio" bar="MCHBAR" offset="0x7A64" size="4" desc="Isolated Memory Range 11 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_12" type="mmio" bar="MCHBAR" offset="0x7A80" size="4" desc="Isolated Memory Range 12 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_12" type="mmio" bar="MCHBAR" offset="0x7A84" size="4" desc="Isolated Memory Range 12 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_13" type="mmio" bar="MCHBAR" offset="0x7AA0" size="4" desc="Isolated Memory Range 13 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_13" type="mmio" bar="MCHBAR" offset="0x7AA4" size="4" desc="Isolated Memory Range 13 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_14" type="mmio" bar="MCHBAR" offset="0x7AC0" size="4" desc="Isolated Memory Range 14 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_14" type="mmio" bar="MCHBAR" offset="0x7AC4" size="4" desc="Isolated Memory Range 14 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_15" type="mmio" bar="MCHBAR" offset="0x7AF0" size="4" desc="Isolated Memory Range 15 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_15" type="mmio" bar="MCHBAR" offset="0x7AF4" size="4" desc="Isolated Memory Range 15 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_16" type="mmio" bar="MCHBAR" offset="0x7B10" size="4" desc="Isolated Memory Range 16 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_16" type="mmio" bar="MCHBAR" offset="0x7B14" size="4" desc="Isolated Memory Range 16 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_17" type="mmio" bar="MCHBAR" offset="0x7B30" size="4" desc="Isolated Memory Range 17 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_17" type="mmio" bar="MCHBAR" offset="0x7B34" size="4" desc="Isolated Memory Range 17 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>
        <register name="IMR_BASE_18" type="mmio" bar="MCHBAR" offset="0x7B50" size="4" desc="Isolated Memory Range 18 base">
            <field name="BASE" bit="0" size="32" desc="IMR Base"/>
        </register>
        <register name="IMR_MASK_18" type="mmio" bar="MCHBAR" offset="0x7B54" size="4" desc="Isolated Memory Range 18 Mask">
            <field name="MASK" bit="0" size="32" desc="IMR Mask"/>
        </register>

        <!-- VTBAR -->
        <register name="VTBAR_PMEN" type="mmio" bar="VTBAR" offset="0x64" size="4" desc="Protected Memory Enable">
            <field name="PRS" bit="0"  size="1"  desc="Protected Region Status"/>
            <field name="EPM" bit="31" size="1"  desc="Enable Protected Memory"/>
        </register>
        <register name="VTBAR_PLMBASE" type="mmio" bar="VTBAR" offset="0x68" size="4" desc="Protected Memory Low Base">
            <field name="PLMB" bit="20" size="12" desc="Protected Low-Memory Base"/>
        </register>
        <register name="VTBAR_PLMLIMIT" type="mmio" bar="VTBAR" offset="0x6C" size="4" desc="Protected Memory Low Limit">
            <field name="PLML" bit="20" size="12" desc="Protected Low-Memory Limit"/>
        </register>
        <register name="VTBAR_PHMBASE" type="mmio" bar="VTBAR" offset="0x70" size="8" desc="Protected Memory High Base">
            <field name="PHMB" bit="20" size="22" desc="Protected High-Memory Base"/>
        </register>
        <register name="VTBAR_PHMLIMIT" type="mmio" bar="VTBAR" offset="0x78" size="8" desc="Protected Memory High Limit">
            <field name="PHML" bit="20" size="22" desc="Protected High-Memory Limit"/>
        </register>

        <!-- MSRs -->
        <register name="IA32_APIC_BASE" type="msr" msr="0x1B" desc="Local APIC Base">
            <field name="APICBase"  bit="12" size="40" desc="APIC Base"/>
            <field name="En"        bit="11" size="1"  desc="APIC Global Enable"/>
            <field name="x2APICEn"  bit="10" size="1"  desc="Enable x2APIC mode"/>
            <field name="BSP"       bit="8"  size="1"  desc="Bootstrap Processor"/>
        </register>
        <register name="MSR_BIOS_DONE" type="msr" msr="0x151" desc="BIOS Done Status">
            <field name="SoC_BIOS_DONE" bit="1" size="1" desc="SoC init done"/>
            <field name="IA_UNTRUSTED"  bit="0" size="1" desc="Untrusted mode enable bit"/>
        </register>
        <register name="PRMRR_MASK" type="msr" msr="0x1F5" desc="PRMRR MASK register">
            <field name="PRMRR_mask_bits" bit="12" size="40" desc="PRMRR mask bits"/>
            <field name="PRMRR_VLD"       bit="11" size="1"  desc="PRMRR Valid Bit set by mcheck"/>
            <field name="PRMRR_LOCK"      bit="10" size="1"  desc="PRMRR Lock Bit"/>
        </register>
        <register name="PRMRR_PHYBASE" type="msr" msr="0x2A0" desc="PRMRR BASE Address">
            <field name="PRMRR_base_address_fields" bit="12"  size="40" desc="PRMRR Base address bits"/>
            <field name="PRMRR_CONFIGURED"          bit="3"   size="1"  desc="PRMRR Base Configured"/>
            <field name="PRMRR_MEMTYPE"             bit="0"   size="3"  desc="PRMRR Memory Type"/>
        </register>
        <register name="MSR_SMM_FEATURE_CONTROL" type="msr" msr="0x4E0" desc="Enhanced SMM Feature Control">
            <field name="SMM_Code_Chk_En" bit="2" size="1"  desc="Prevents SMM from executing code outside the ranges defined by the SMRR"/>
            <field name="LOCK"            bit="0" size="1"  desc="Lock bit"/>
        </register>

        <!-- Undefined Registers-->
        <register name="PCI0.0.0_SMRAMC"      undef="Compatible SMRAM is not supported."/>
        <register name="PCI0.0.0_MESEG_BASE"  undef="MESEG mapping method has changed."/>
        <register name="PCI0.0.0_MESEG_MASK"  undef="MESEG mapping method has changed."/>
        <register name="PRMRR_UNCORE_PHYBASE" undef="Not defined for the platform"/>
        <register name="PRMRR_UNCORE_MASK"    undef="Not defined for the platform"/>
        <register name="MSR_LT_LOCK_MEMORY"   undef="Not defined for the platform"/>
    </registers>
</configuration>