setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/vinays/.synopsys_dv_prefs.tcl
dc_shell> set top_design fifo1_srama
fifo1_srama
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_srama.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_hvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_hvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32hvt_"
saed32hvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_hvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/vinays/ECE581-2024/lab2-Vinaysshetty/
set FCL 0
0
set split_constraints 0
0
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1_srama.sv }. (AUTOREAD-303)
Compiling source file /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sramlp_ss0p75v125c_i0p75v'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_srama line 19 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_srama)
Elaborated 1 design.
Current design is now 'fifo1_srama'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_srama' with
        the parameters "8,10". (HDL-193)
Warning:  /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_srama' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_srama.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Creating cell 'io_l_rdata[7]' in design 'fifo1_srama'.
Disconnecting net 'rdata[7]' from pin 'fifomem/rdata[7]'.
Connecting net 'rdata[7]' to pin 'io_l_rdata[7]/PADIO'.
Creating net 'io_l_rdata[7]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[7]_net' to pin 'fifomem/rdata[7]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[7]/EN'.
Connecting net 'io_l_rdata[7]_net' to pin 'io_l_rdata[7]/DIN'.
Creating cell 'io_l_rdata[6]' in design 'fifo1_srama'.
Disconnecting net 'rdata[6]' from pin 'fifomem/rdata[6]'.
Connecting net 'rdata[6]' to pin 'io_l_rdata[6]/PADIO'.
Creating net 'io_l_rdata[6]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[6]_net' to pin 'fifomem/rdata[6]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[6]/EN'.
Connecting net 'io_l_rdata[6]_net' to pin 'io_l_rdata[6]/DIN'.
Creating cell 'io_l_rdata[5]' in design 'fifo1_srama'.
Disconnecting net 'rdata[5]' from pin 'fifomem/rdata[5]'.
Connecting net 'rdata[5]' to pin 'io_l_rdata[5]/PADIO'.
Creating net 'io_l_rdata[5]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[5]_net' to pin 'fifomem/rdata[5]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[5]/EN'.
Connecting net 'io_l_rdata[5]_net' to pin 'io_l_rdata[5]/DIN'.
Creating cell 'io_l_rdata[4]' in design 'fifo1_srama'.
Disconnecting net 'rdata[4]' from pin 'fifomem/rdata[4]'.
Connecting net 'rdata[4]' to pin 'io_l_rdata[4]/PADIO'.
Creating net 'io_l_rdata[4]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[4]_net' to pin 'fifomem/rdata[4]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[4]/EN'.
Connecting net 'io_l_rdata[4]_net' to pin 'io_l_rdata[4]/DIN'.
Creating cell 'io_l_rdata[3]' in design 'fifo1_srama'.
Disconnecting net 'rdata[3]' from pin 'fifomem/rdata[3]'.
Connecting net 'rdata[3]' to pin 'io_l_rdata[3]/PADIO'.
Creating net 'io_l_rdata[3]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[3]_net' to pin 'fifomem/rdata[3]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[3]/EN'.
Connecting net 'io_l_rdata[3]_net' to pin 'io_l_rdata[3]/DIN'.
Creating cell 'io_l_rdata[2]' in design 'fifo1_srama'.
Disconnecting net 'rdata[2]' from pin 'fifomem/rdata[2]'.
Connecting net 'rdata[2]' to pin 'io_l_rdata[2]/PADIO'.
Creating net 'io_l_rdata[2]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[2]_net' to pin 'fifomem/rdata[2]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[2]/EN'.
Connecting net 'io_l_rdata[2]_net' to pin 'io_l_rdata[2]/DIN'.
Creating cell 'io_l_rdata[1]' in design 'fifo1_srama'.
Disconnecting net 'rdata[1]' from pin 'fifomem/rdata[1]'.
Connecting net 'rdata[1]' to pin 'io_l_rdata[1]/PADIO'.
Creating net 'io_l_rdata[1]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[1]_net' to pin 'fifomem/rdata[1]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[1]/EN'.
Connecting net 'io_l_rdata[1]_net' to pin 'io_l_rdata[1]/DIN'.
Creating cell 'io_l_rdata[0]' in design 'fifo1_srama'.
Disconnecting net 'rdata[0]' from pin 'fifomem/rdata[0]'.
Connecting net 'rdata[0]' to pin 'io_l_rdata[0]/PADIO'.
Creating net 'io_l_rdata[0]_net' in design 'fifo1_srama'.
Connecting net 'io_l_rdata[0]_net' to pin 'fifomem/rdata[0]'.
Connecting net '*Logic1*' to pin 'io_l_rdata[0]/EN'.
Connecting net 'io_l_rdata[0]_net' to pin 'io_l_rdata[0]/DIN'.
Creating cell 'io_r_wdata_in[7]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[7]' from pin 'wdata_reg[7]/next_state'.
Connecting net 'wdata_in[7]' to pin 'io_r_wdata_in[7]/PADIO'.
Creating net 'io_r_wdata_in[7]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'wdata_reg[7]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[7]/R_EN'.
Connecting net 'io_r_wdata_in[7]_net' to pin 'io_r_wdata_in[7]/DOUT'.
Creating cell 'io_r_wdata_in[6]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[6]' from pin 'wdata_reg[6]/next_state'.
Connecting net 'wdata_in[6]' to pin 'io_r_wdata_in[6]/PADIO'.
Creating net 'io_r_wdata_in[6]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'wdata_reg[6]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[6]/R_EN'.
Connecting net 'io_r_wdata_in[6]_net' to pin 'io_r_wdata_in[6]/DOUT'.
Creating cell 'io_r_wdata_in[5]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[5]' from pin 'wdata_reg[5]/next_state'.
Connecting net 'wdata_in[5]' to pin 'io_r_wdata_in[5]/PADIO'.
Creating net 'io_r_wdata_in[5]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'wdata_reg[5]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[5]/R_EN'.
Connecting net 'io_r_wdata_in[5]_net' to pin 'io_r_wdata_in[5]/DOUT'.
Creating cell 'io_r_wdata_in[4]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[4]' from pin 'wdata_reg[4]/next_state'.
Connecting net 'wdata_in[4]' to pin 'io_r_wdata_in[4]/PADIO'.
Creating net 'io_r_wdata_in[4]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'wdata_reg[4]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[4]/R_EN'.
Connecting net 'io_r_wdata_in[4]_net' to pin 'io_r_wdata_in[4]/DOUT'.
Creating cell 'io_r_wdata_in[3]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[3]' from pin 'wdata_reg[3]/next_state'.
Connecting net 'wdata_in[3]' to pin 'io_r_wdata_in[3]/PADIO'.
Creating net 'io_r_wdata_in[3]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'wdata_reg[3]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[3]/R_EN'.
Connecting net 'io_r_wdata_in[3]_net' to pin 'io_r_wdata_in[3]/DOUT'.
Creating cell 'io_r_wdata_in[2]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[2]' from pin 'wdata_reg[2]/next_state'.
Connecting net 'wdata_in[2]' to pin 'io_r_wdata_in[2]/PADIO'.
Creating net 'io_r_wdata_in[2]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'wdata_reg[2]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[2]/R_EN'.
Connecting net 'io_r_wdata_in[2]_net' to pin 'io_r_wdata_in[2]/DOUT'.
Creating cell 'io_r_wdata_in[1]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[1]' from pin 'wdata_reg[1]/next_state'.
Connecting net 'wdata_in[1]' to pin 'io_r_wdata_in[1]/PADIO'.
Creating net 'io_r_wdata_in[1]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'wdata_reg[1]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[1]/R_EN'.
Connecting net 'io_r_wdata_in[1]_net' to pin 'io_r_wdata_in[1]/DOUT'.
Creating cell 'io_r_wdata_in[0]' in design 'fifo1_srama'.
Disconnecting net 'wdata_in[0]' from pin 'wdata_reg[0]/next_state'.
Connecting net 'wdata_in[0]' to pin 'io_r_wdata_in[0]/PADIO'.
Creating net 'io_r_wdata_in[0]_net' in design 'fifo1_srama'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'wdata_reg[0]/next_state'.
Connecting net '*Logic1*' to pin 'io_r_wdata_in[0]/R_EN'.
Connecting net 'io_r_wdata_in[0]_net' to pin 'io_r_wdata_in[0]/DOUT'.
Creating cell 'io_t_rempty' in design 'fifo1_srama'.
Disconnecting net 'rempty' from pin 'rptr_empty/rempty'.
Connecting net 'rempty' to pin 'io_t_rempty/PADIO'.
Creating net 'io_t_rempty_net' in design 'fifo1_srama'.
Connecting net 'io_t_rempty_net' to pin 'rptr_empty/rempty'.
Connecting net '*Logic1*' to pin 'io_t_rempty/EN'.
Connecting net 'io_t_rempty_net' to pin 'io_t_rempty/DIN'.
Creating cell 'io_t_wfull' in design 'fifo1_srama'.
Disconnecting net 'wfull' from pin 'fifomem/wfull'.
Disconnecting net 'wfull' from pin 'wptr_full/wfull'.
Connecting net 'wfull' to pin 'io_t_wfull/PADIO'.
Creating net 'io_t_wfull_net' in design 'fifo1_srama'.
Connecting net 'io_t_wfull_net' to pin 'fifomem/wfull'.
Connecting net 'io_t_wfull_net' to pin 'wptr_full/wfull'.
Connecting net '*Logic1*' to pin 'io_t_wfull/EN'.
Connecting net 'io_t_wfull_net' to pin 'io_t_wfull/DIN'.
Creating cell 'io_b_rrst_n' in design 'fifo1_srama'.
Disconnecting net 'rrst_n' from pin 'rptr_empty/rrst_n'.
Disconnecting net 'rrst_n' from pin 'sync_w2r/rrst_n'.
Connecting net 'rrst_n' to pin 'io_b_rrst_n/PADIO'.
Creating net 'io_b_rrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_rrst_n_net' to pin 'rptr_empty/rrst_n'.
Connecting net 'io_b_rrst_n_net' to pin 'sync_w2r/rrst_n'.
Connecting net '*Logic1*' to pin 'io_b_rrst_n/R_EN'.
Connecting net 'io_b_rrst_n_net' to pin 'io_b_rrst_n/DOUT'.
Creating cell 'io_b_rclk' in design 'fifo1_srama'.
Disconnecting net 'rclk' from pin 'rptr_empty/rclk'.
Disconnecting net 'rclk' from pin 'fifomem/rclk'.
Disconnecting net 'rclk' from pin 'sync_w2r/rclk'.
Connecting net 'rclk' to pin 'io_b_rclk/PADIO'.
Creating net 'io_b_rclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_rclk_net' to pin 'rptr_empty/rclk'.
Connecting net 'io_b_rclk_net' to pin 'fifomem/rclk'.
Connecting net 'io_b_rclk_net' to pin 'sync_w2r/rclk'.
Connecting net '*Logic1*' to pin 'io_b_rclk/R_EN'.
Connecting net 'io_b_rclk_net' to pin 'io_b_rclk/DOUT'.
Creating cell 'io_b_rinc' in design 'fifo1_srama'.
Disconnecting net 'rinc' from pin 'rptr_empty/rinc'.
Connecting net 'rinc' to pin 'io_b_rinc/PADIO'.
Creating net 'io_b_rinc_net' in design 'fifo1_srama'.
Connecting net 'io_b_rinc_net' to pin 'rptr_empty/rinc'.
Connecting net '*Logic1*' to pin 'io_b_rinc/R_EN'.
Connecting net 'io_b_rinc_net' to pin 'io_b_rinc/DOUT'.
Creating cell 'io_b_wrst_n' in design 'fifo1_srama'.
Disconnecting net 'wrst_n' from pin 'wptr_full/wrst_n'.
Disconnecting net 'wrst_n' from pin 'sync_r2w/wrst_n'.
Disconnecting net 'wrst_n' from pin 'I_0/A'.
Connecting net 'wrst_n' to pin 'io_b_wrst_n/PADIO'.
Creating net 'io_b_wrst_n_net' in design 'fifo1_srama'.
Connecting net 'io_b_wrst_n_net' to pin 'wptr_full/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'sync_r2w/wrst_n'.
Connecting net 'io_b_wrst_n_net' to pin 'I_0/A'.
Connecting net '*Logic1*' to pin 'io_b_wrst_n/R_EN'.
Connecting net 'io_b_wrst_n_net' to pin 'io_b_wrst_n/DOUT'.
Creating cell 'io_b_wclk2x' in design 'fifo1_srama'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[0]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[1]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[2]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[3]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[4]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[5]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[6]/clocked_on'.
Disconnecting net 'wclk2x' from pin 'wdata_reg[7]/clocked_on'.
Connecting net 'wclk2x' to pin 'io_b_wclk2x/PADIO'.
Creating net 'io_b_wclk2x_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[0]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[1]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[2]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[3]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[4]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[5]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[6]/clocked_on'.
Connecting net 'io_b_wclk2x_net' to pin 'wdata_reg[7]/clocked_on'.
Connecting net '*Logic1*' to pin 'io_b_wclk2x/R_EN'.
Connecting net 'io_b_wclk2x_net' to pin 'io_b_wclk2x/DOUT'.
Creating cell 'io_b_wclk' in design 'fifo1_srama'.
Disconnecting net 'wclk' from pin 'wptr_full/wclk'.
Disconnecting net 'wclk' from pin 'fifomem/wclk'.
Disconnecting net 'wclk' from pin 'sync_r2w/wclk'.
Connecting net 'wclk' to pin 'io_b_wclk/PADIO'.
Creating net 'io_b_wclk_net' in design 'fifo1_srama'.
Connecting net 'io_b_wclk_net' to pin 'wptr_full/wclk'.
Connecting net 'io_b_wclk_net' to pin 'fifomem/wclk'.
Connecting net 'io_b_wclk_net' to pin 'sync_r2w/wclk'.
Connecting net '*Logic1*' to pin 'io_b_wclk/R_EN'.
Connecting net 'io_b_wclk_net' to pin 'io_b_wclk/DOUT'.
Creating cell 'io_b_winc' in design 'fifo1_srama'.
Disconnecting net 'winc' from pin 'wptr_full/winc'.
Disconnecting net 'winc' from pin 'fifomem/wclken'.
Connecting net 'winc' to pin 'io_b_winc/PADIO'.
Creating net 'io_b_winc_net' in design 'fifo1_srama'.
Connecting net 'io_b_winc_net' to pin 'wptr_full/winc'.
Connecting net 'io_b_winc_net' to pin 'fifomem/wclken'.
Connecting net '*Logic1*' to pin 'io_b_winc/R_EN'.
Connecting net 'io_b_winc_net' to pin 'io_b_winc/DOUT'.
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_clock_transition 0.33 {rclk wclk}
1
set_clock_latency 0.05 {rclk wclk}
1
set_clock_uncertainty 0.2 {rclk wclk}
1
# set_load
set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports wdata*]
1
set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports wdata*]
1
set_input_delay 0.00001 -max -clock wclk -add_delay [get_ports winc]
1
set_input_delay 0.00001 -min -clock wclk -add_delay [get_ports winc]
1
set_input_delay 0.00001 -max -clock rclk -add_delay [get_ports rinc]
1
set_input_delay 0.00001 -min -clock rclk -add_delay [get_ports rinc]
1
set_output_delay 0.00001 -max -clock rclk -add_delay [get_ports rdata*]
1
set_output_delay 0.00001 -min -clock rclk -add_delay [get_ports rdata*]
1
set_output_delay 0.00001 -max -clock rclk -add_delay [get_ports rempty]
1
set_output_delay 0.00001 -min -clock rclk -add_delay [get_ports rempty]
1
set_output_delay 0.00001 -max -clock wclk -add_delay [get_ports wfull]
1
set_output_delay 0.00001 -min -clock wclk -add_delay [get_ports wfull]
1
set_drive 0.000001 [get_ports wdata*]
1
set_drive 0.000001 [get_ports winc]
1
set_drive 0.000001 [get_ports rinc]
1
set_load 0.00001 [get_ports rdata*]
1
set_load 0.00001 [get_ports rempty]
1
set_load 0.00001 [get_ports wfull]
1
#set_input_delay 0.00001 -max -clock rclk -add_delay {winc}
#set_input_delay 0.00001 -max -clock wclk -add_delay {winc}
#set_input_delay 0.00001 -max -clock rclk -add_delay [all_inputs]
#set_input_delay 0.00001 -max -clock wclk -add_delay [all_inputs]
#set_input_delay 0.00001 -min -clock rclk -add_delay [all_inputs]
#set_input_delay 0.00001 -min -clock wclk -add_delay [all_inputs]
#set_output_delay 0.00001 -min -clock wclk -add_delay [all_outputs]
#set_output_delay 0.00001 -min -clock rclk -add_delay [all_outputs]
#set_output_delay 0.00001 -max -clock wclk -add_delay [all_outputs]
#set_output_delay 0.00001 -max -clock rclk -add_delay [all_outputs]
#set_drive 0.00001 [all_inputs]
#set_load 0.000001 [all_outputs]
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_srama'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_srama'

Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'fifo1_srama'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Information: Complementing port 'rempty' in design 'rptr_empty_ADDRSIZE10'.
         The new name of the port is 'rempty_BAR'. (OPT-319)
Information: Complementing port 'wfull' in design 'wptr_full_ADDRSIZE10'.
         The new name of the port is 'wfull_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_hvt 92.16%, saed32cell_svt 7.84%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:51  511270.8      0.07       0.6      32.7                           1067503040.0000
    0:00:51  511270.8      0.07       0.6      32.7                           1067503040.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 92.75%, saed32cell_svt 7.25%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 92.75%, saed32cell_svt 7.25%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_hvt 92.21%, saed32cell_svt 7.79%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 92.21%, saed32cell_svt 7.79%

  Beginning Delay Optimization
  ----------------------------
    0:00:51  511220.2      0.07       0.6      32.7                           1063542464.0000
    0:00:52  511221.5      0.07       0.6      32.7                           1063784448.0000
    0:00:52  511221.5      0.07       0.6      32.7                           1063784448.0000
    0:00:52  511221.5      0.07       0.6      32.7                           1063784448.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 92.24%, saed32cell_svt 7.76%
    0:00:52  511219.5      0.07       0.6      32.7                           1063752512.0000
    0:00:52  511219.5      0.07       0.6      32.7                           1063752512.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:52  511215.9      0.07       0.6      32.7                           1063486400.0000
    0:00:52  511215.9      0.07       0.6      32.7                           1063486400.0000
    0:00:52  511215.9      0.07       0.6      32.7                           1063486400.0000
    0:00:52  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:52  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:52  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:52  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:52  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:52  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:53  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:53  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:53  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:53  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:53  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:53  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:53  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:53  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:54  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:54  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:54  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:54  511214.9      0.07       0.6      32.7                           1063221184.0000
    0:00:54  511214.9      0.07       0.6      32.7                           1063221184.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:54  511214.9      0.07       0.6      32.7                           1063221184.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:54  511231.2      0.15       1.2      27.2                           1063518784.0000
    0:00:55  511214.9      0.07       0.6      32.7                           1063221184.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 92.19%, saed32cell_svt 7.81%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:55  511214.9      0.07       0.6      32.7                           1063221184.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:00:55  511228.4      0.15       1.2      27.2                           1062901696.0000
    0:00:55  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:55  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:55  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:55  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:56  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:56  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:56  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:56  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:56  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:56  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:56  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:56  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:57  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:57  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:57  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:57  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:57  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:57  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:57  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:57  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:57  511212.1      0.07       0.6      32.7                           1062604096.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:57  511212.1      0.07       0.6      32.7                           1062604096.0000
    0:00:58  511210.1      0.07       0.6      32.7                           1062451264.0000
    0:00:58  511210.1      0.07       0.6      32.7                           1062451264.0000
    0:00:58  511210.1      0.07       0.6      32.7                           1062451264.0000
    0:00:58  511210.1      0.07       0.6      32.7                           1062451264.0000
    0:00:58  511226.1      0.15       1.3      27.2                           1062733952.0000
    0:00:58  511209.8      0.07       0.6      32.7                           1062436352.0000
    0:00:58  511209.8      0.07       0.6      32.7                           1062436352.0000
    0:00:58  511209.8      0.07       0.6      32.7                           1062436352.0000
    0:00:58  511209.8      0.07       0.6      32.7                           1062436352.0000
    0:00:58  511209.8      0.07       0.6      32.7                           1062436352.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/outputs/fifo1_srama.dc.vg'.
Writing ddc file '../outputs/fifo1_srama.dc.ddc'.
1
dc_shell> report_qor
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 03:07:03 2024
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.69
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.87
  Critical Path Slack:          -0.07
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.57
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          1.63
  Critical Path Slack:           0.06
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.23
  Total Hold Violation:        -12.52
  No. of Hold Violations:       56.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          1.65
  Critical Path Slack:           0.07
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.40
  Total Hold Violation:        -37.71
  No. of Hold Violations:      120.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                328
  Buf/Inv Cell Count:              40
  Buf Cell Count:                   0
  Inv Cell Count:                  40
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       224
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180467.370821
  Noncombinational Area:
                        120835.117204
  Buf/Inv Area:             66.585728
  Total Buffer Area:             0.00
  Total Inverter Area:          66.59
  Macro/Black Box Area: 209907.328125
  Net Area:               1029.883017
  -----------------------------------
  Cell Area:            511209.816149
  Design Area:          512239.699166


  Design Rules
  -----------------------------------
  Total Number of Nets:           456
  Nets With Violations:            74
  Max Trans Violations:            10
  Max Cap Violations:              64
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  0.88
  Mapping Optimization:                6.42
  -----------------------------------------
  Overall Compile Time:               14.56
  Overall Compile Wall Clock Time:    15.54

  --------------------------------------------------------------------

  Design  WNS: 0.07  TNS: 0.57  Number of Violating Paths: 10


  Design (Hold)  WNS: 0.40  TNS: 50.23  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
dc_shell> man set_drive
2.  Synopsys Commands                                        Command Reference
                                   set_drive

NAME
       set_drive
              Sets  the  rise_drive  or fall_drive attributes to the specified
              resistance values on the specified input and inout ports.

SYNTAX
       status set_drive
               resistance
               [-rise] [-fall] [-min] [-max]
               port_list

   Data Types
       resistance     float
       port_list      list

ARGUMENTS
       resistance
              Specifies a nonnegative resistance value to which the rise_drive
              or  fall_drive  attributes  are  to  be  set  on  the  ports  in
              port_list. The resistance is the output resistance of  the  cell
              that  drives the port, such that a higher drive strength (resis-
              tance) means less drive capability and longer  delays.  Thus,  a
              resistance of 0 is infinite drive, or no delay between the ports
              and all that is connected to them. The  resistance  must  be  in
              unit  consistent  with  the technology library used during opti-
              mization.

       -rise  -fall
              Indicates  that  the  rise_drive  or  fall_drive  attributes  of
              port_list  are  to  be  set  to resistance. If you don't specify
              either, both are set to resistance.

       -min -max
              Indicates that the drive strength is to be applied  for  minimum
              or  maximum delay analysis. If no value is specified for minimum
              analysis, the maximum value is used.

       port_list
              Specifies a list of input or inout port  names  of  the  current
              design on which the drive attributes are to be set. If you spec-
              ify more than one port, you must enclose  the  ports  in  either
              quotes or braces ({}).

DESCRIPTION
       Sets the rise_drive or fall_drive attributes to resistance on specified
       input and inout ports in the current design.

       Note: The set_driving_cell command is more convenient and accurate than
       set_drive  for describing the drive capability of a port. The set_drive
       command removes any corresponding rise or fall driving cell  attributes
       on  the  specified ports. Use set_driving_cell instead of set_drive, if
       possible.

       During optimization, the drive of an input port is  used  to  calculate
       the timing delay to gates driven by that port. The delay to these gates
       is computed as follows for the generic CMOS delay model:

              Time = arrival_time + [drive * load(net)]  +  connect_delay  (if
              any)

       To  view drive information on ports, use report_port -drive.  To remove
       drive attributes from ports,  use  remove_attribute.  The  reset_design
       command  removes  all  attributes  from  a  design, including the drive
       attributes.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The following example sets the rise and fall drives of ports A, B,  and
       C to 2.0.

         prompt> set_drive 2.0 {A B C}

       The  following example sets the rise and fall drives of all input ports
       to 2 and sets the rise drive on port B to 1.

         prompt> set_drive 2 [all_inputs]
         prompt> set_drive -rise 1 [get_ports B]

       The following example sets both the rise and fall drives of port  C  to
       the  corresponding  drives  of  pin  OUT  of the INVERTER cell from the
       TECH_LIBRARY technology library using the drive_of command.

         prompt> set_drive -rise drive_of(-rise TECH_LIBRARY/INVERTER/OUT) \
            [get_ports C]
         prompt> set_drive -fall drive_of(-fall TECH_LIBRARY/INVERTER/OUT) \
            [get_ports C]

SEE ALSO
       all_inputs(2)
       drive_of(2)
       remove_attribute(2)
       report_port(2)
       reset_design(2)
       set_driving_cell(2)
       set_load(2)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> man set_load
2.  Synopsys Commands                                        Command Reference
                                   set_load

NAME
       set_load
              Sets the load attribute on the specified ports and nets.

SYNTAX
       status set_load
               value
               objects
               [-subtract_pin_load]
               [-min]
               [-max]
               [[-pin_load] [-wire_load]]

   Data Types
       value       float
       objects     list

ARGUMENTS
       value  Specifies  the  value  to which to set the load attribute on the
              ports and nets specified in the  objects  argument.   The  value
              argument must be expressed in units consistent with the technol-
              ogy library used during optimization.  For example, if the tech-
              nology  library  specifies  load values in picofarads, the value
              argument must also be expressed in picofarads.

       objects
              Specifies a list of ports and nets in the current  design  whose
              loads are to be set.

       -subtract_pin_load
              Indicates that the current pin capacitances of the net are to be
              subtracted from the specified value before the net load value is
              set.  If  the resulting net load value is negative, it is set to
              0.

              This option sets the subtract_pin_load attribute on  the  speci-
              fied  nets.  When this attribute is set, the total load computed
              on these nets during the update_timing command does not  include
              pin loads. Note that the subtract_pin_load
               attribute is not placed on ports.

              Use  this  option  if  the  value argument includes pin and port
              capacitances.

       -min   Indicates that the load value is to be used  for  minimum  delay
              analysis.

              If  no  minimum  load  value  is specified, the maximum value is
              used.

       -max   Indicates that the load value is to be used  for  maximum  delay
              analysis.

              If  no  value  is specified for maximum analysis on a net, and a
              value has been specified for minimum analysis, the minimum value
              is ignored. (You cannot annotate only a minimum value on a net.)

       -pin_load -wire_load
              Indicates whether the specified load value on the port is to  be
              treated as a pin load, a wire load, or both.

              These  options  can be used only with ports; an error message is
              displayed if the objects argument contains any nets.  If you  do
              not specify either -pin_load or -wire_load, -pin_load is used as
              the default.  You can use both arguments together, in which case
              the  load  value is set as both a pin load and as a wire load on
              the specified ports.

DESCRIPTION
       This command sets the load attribute on the specified ports and nets in
       the current design.

       If  the  current  design is hierarchical, it must have been linked with
       the link command.

       The total load on a net is the sum of all of pin loads, port loads, and
       wire  loads  associated  with that net.  The specified load value over-
       rides the internally-estimated net load value.

       You also can use the set_load command for nets at lower levels  of  the
       design  hierarchy.  These nets are specified as BLOCK1/BLOCK2/NET_NAME.

       If you use the -wire_load option, the load value is set as a wire  load
       on  the specified port.  However, the value is actually counted as part
       of the total wire load and not as part of the pin or port load.

       To view load values on ports, use the  report_port  command.   To  view
       load  values  on nets, use the report_net or report_internal_loads com-
       mand.

       To reset a load value, use the remove_attribute command.  To reset  all
       annotated load values in a design, use the reset_design command.

   Multicorner-Multimode Support
       This command applies to the current scenario only.

EXAMPLES
       The following example sets a load of 2 units on the port named in1:

         prompt> set_load 2 in1

       The  following  example  sets  a  load of 2.5 units (the estimated wire
       load) plus the load of 3 inverter input pins from the tech_lib  library
       on  all  output  ports.  The user-defined port_load variable is used to
       store this load value.

         prompt> link -all
         prompt> set port_load [expr 2.5 + 3 * [load_of tech_lib/IV/A]]
         prompt> set_load $port_load [all_outputs]

       The following example sets a load of pin Z  of  IV  from  the  tech_lib
       library to the input_1 and input_2 ports using the load_of command:

         prompt> set_load [load_of tech_lib/IV/Z] {input_1 input_2}

       In  the  following  example,  a load of 3 is set on the U1/U2/NET3 net.
       The wire capacitance is set to 3. (Total net capacitance is 3 plus  the
       sum of the pin and port capacitances.)

         prompt> set_load 3 U1/U2/NET3

       In  the  following  example,  a total net capacitance (wire capacitance
       plus pin capacitances) of 3 is set on the U1/U2/NET3 net.  If  the  pin
       and  port  capacitances equal 2, the wire capacitance is annotated with
       1.  If the pin and port capacitances are 3 or more,  the  wire  capaci-
       tance is annotated with 0.

         prompt> set_load -subtract_pin_load 3 U1/U2/NET3

       The  following  example  sets  a wire load of 5 units on the port named
       in1:

         prompt> set_load -wire_load 5 in1

       The following commands remove the back-annotated load on a port and  on
       a net:

         prompt> remove_attribute [get_ports in1] load
         prompt> remove_attribute [get_nets U1/U2/NET3] load

SEE ALSO
       all_outputs(2)
       link(2)
       load_of(2)
       remove_attribute(2)
       report_internal_loads(2)
       report_net(2)
       report_port(2)
       reset_design(2)
       set_drive(2)
       set_wire_load_min_block_size(2)
       set_wire_load_mode(2)
       set_wire_load_model(2)
       set_wire_load_selection_group(2)
       target_library(3)

                          Version Q-2019.12-SP3
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> 
dc_shell> group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
1
dc_shell> report_qor
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 04:48:10 2024
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.69
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INTERNAL'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          1.63
  Critical Path Slack:           0.06
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.40
  Total Hold Violation:        -50.23
  No. of Hold Violations:      176.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.87
  Critical Path Slack:          -0.07
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.57
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                328
  Buf/Inv Cell Count:              40
  Buf Cell Count:                   0
  Inv Cell Count:                  40
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       224
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180467.370821
  Noncombinational Area:
                        120835.117204
  Buf/Inv Area:             66.585728
  Total Buffer Area:             0.00
  Total Inverter Area:          66.59
  Macro/Black Box Area: 209907.328125
  Net Area:               1029.883017
  -----------------------------------
  Cell Area:            511209.816149
  Design Area:          512239.699166


  Design Rules
  -----------------------------------
  Total Number of Nets:           456
  Nets With Violations:            74
  Max Trans Violations:            10
  Max Cap Violations:              64
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  0.88
  Mapping Optimization:                6.42
  -----------------------------------------
  Overall Compile Time:               14.56
  Overall Compile Wall Clock Time:    15.54

  --------------------------------------------------------------------

  Design  WNS: 0.07  TNS: 0.57  Number of Violating Paths: 10


  Design (Hold)  WNS: 0.40  TNS: 50.23  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
dc_shell> 
dc_shell> report_timing -path_type INTERNAL
Error: value 'INTERNAL' for option '-path_type' is not valid.  Specify one of:
        full, end, only, short, start, full_clock, full_clock_expanded (CMD-031)
dc_shell> report_qor
 
****************************************
Report : qor
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 04:52:26 2024
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.69
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INTERNAL'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          1.63
  Critical Path Slack:           0.06
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.40
  Total Hold Violation:        -50.23
  No. of Hold Violations:      176.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.87
  Critical Path Slack:          -0.07
  Critical Path Clk Period:      2.00
  Total Negative Slack:         -0.57
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                328
  Buf/Inv Cell Count:              40
  Buf Cell Count:                   0
  Inv Cell Count:                  40
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       224
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180467.370821
  Noncombinational Area:
                        120835.117204
  Buf/Inv Area:             66.585728
  Total Buffer Area:             0.00
  Total Inverter Area:          66.59
  Macro/Black Box Area: 209907.328125
  Net Area:               1029.883017
  -----------------------------------
  Cell Area:            511209.816149
  Design Area:          512239.699166


  Design Rules
  -----------------------------------
  Total Number of Nets:           456
  Nets With Violations:            74
  Max Trans Violations:            10
  Max Cap Violations:              64
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  0.88
  Mapping Optimization:                6.42
  -----------------------------------------
  Overall Compile Time:               14.56
  Overall Compile Wall Clock Time:    15.54

  --------------------------------------------------------------------

  Design  WNS: 0.07  TNS: 0.57  Number of Violating Paths: 10


  Design (Hold)  WNS: 0.40  TNS: 50.23  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
dc_shell> 
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 22 05:06:18 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  input external delay                                    0.00       0.05 r
  rinc (in)                                               0.00       0.05 r
  io_b_rinc/DOUT (I1025_NS)                               0.39       0.45 r
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                 0.00       0.45 r
  rptr_empty/U23/Y (NAND3X0_HVT)                          0.14       0.59 f
  rptr_empty/U24/Y (OR2X1_HVT)                            0.12       0.71 f
  rptr_empty/U25/Y (OR2X1_HVT)                            0.09       0.79 f
  rptr_empty/U26/Y (OR2X1_HVT)                            0.08       0.87 f
  rptr_empty/U3/Y (OR2X1_HVT)                             0.09       0.96 f
  rptr_empty/U6/Y (OR2X1_HVT)                             0.08       1.04 f
  rptr_empty/U27/Y (NOR2X0_HVT)                           0.09       1.14 r
  rptr_empty/U28/Y (NAND2X0_HVT)                          0.05       1.19 f
  rptr_empty/U17/Y (XOR2X1_HVT)                           0.12       1.31 f
  rptr_empty/U46/Y (NAND2X0_HVT)                          0.06       1.37 r
  rptr_empty/U48/Y (NAND2X0_HVT)                          0.08       1.45 f
  rptr_empty/U5/Y (XOR2X2_HVT)                            0.15       1.60 r
  rptr_empty/U18/Y (NOR3X0_HVT)                           0.14       1.74 f
  rptr_empty/rempty_reg/D (SDFFASX2_HVT)                  0.00       1.74 f
  data arrival time                                                  1.74

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  rptr_empty/rempty_reg/CLK (SDFFASX2_HVT)                0.00       1.85 r
  library setup time                                     -0.11       1.74
  data required time                                                 1.74
  --------------------------------------------------------------------------
  data required time                                                 1.74
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INTERNAL
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_HVT)               0.00       0.05 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_HVT)                 0.36       0.41 r
  rptr_empty/U23/Y (NAND3X0_HVT)                          0.12       0.53 f
  rptr_empty/U24/Y (OR2X1_HVT)                            0.12       0.65 f
  rptr_empty/U25/Y (OR2X1_HVT)                            0.09       0.73 f
  rptr_empty/U26/Y (OR2X1_HVT)                            0.08       0.81 f
  rptr_empty/U3/Y (OR2X1_HVT)                             0.09       0.90 f
  rptr_empty/U6/Y (OR2X1_HVT)                             0.08       0.98 f
  rptr_empty/U27/Y (NOR2X0_HVT)                           0.09       1.08 r
  rptr_empty/U28/Y (NAND2X0_HVT)                          0.05       1.13 f
  rptr_empty/U17/Y (XOR2X1_HVT)                           0.12       1.25 f
  rptr_empty/U46/Y (NAND2X0_HVT)                          0.06       1.31 r
  rptr_empty/U48/Y (NAND2X0_HVT)                          0.08       1.39 f
  rptr_empty/U5/Y (XOR2X2_HVT)                            0.15       1.54 r
  rptr_empty/U18/Y (NOR3X0_HVT)                           0.14       1.68 f
  rptr_empty/rempty_reg/D (SDFFASX2_HVT)                  0.00       1.68 f
  data arrival time                                                  1.68

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  rptr_empty/rempty_reg/CLK (SDFFASX2_HVT)                0.00       1.85 r
  library setup time                                     -0.11       1.74
  data required time                                                 1.74
  --------------------------------------------------------------------------
  data required time                                                 1.74
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: fifomem/genblk1_7__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        540000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.05       0.05
  fifomem/genblk1_7__U/CE2 (SRAMLP2RW128x8)               0.00       0.05 r
  fifomem/genblk1_7__U/O2[0] (SRAMLP2RW128x8)             0.24       0.29 r
  fifomem/U18/Y (NAND4X0_HVT)                             0.12       0.41 f
  fifomem/U19/Y (OR2X2_HVT)                               0.14       0.55 f
  fifomem/U33/Y (INVX8_HVT)                               0.05       0.59 r
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.59 r
  io_l_rdata_0_/PADIO (D8I1025_NS)                        1.32       1.92 r
  rdata[0] (out)                                          0.00       1.92 r
  data arrival time                                                  1.92

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.05       2.05
  clock uncertainty                                      -0.20       1.85
  output external delay                                   0.00       1.85
  data required time                                                 1.85
  --------------------------------------------------------------------------
  data required time                                                 1.85
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> exit

Memory usage for this session 199 Mbytes.
Memory usage for this session including child processes 199 Mbytes.
CPU usage for this session 19 seconds ( 0.01 hours ).
Elapsed time for this session 7230 seconds ( 2.01 hours ).

Thank you...

