{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1655407915500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1655407915500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 22:31:55 2022 " "Processing started: Thu Jun 16 22:31:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1655407915500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1655407915500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l3_format -c l3_format " "Command: quartus_map --read_settings_files=on --write_settings_files=off l3_format -c l3_format" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1655407915500 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1655407915959 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "l3_format.v(19) " "Verilog HDL information at l3_format.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1655407916059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l3_format.v 1 1 " "Found 1 design units, including 1 entities, in source file l3_format.v" { { "Info" "ISGN_ENTITY_NAME" "1 l3_format " "Found entity 1: l3_format" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655407916059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655407916059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l3_format_out.v 1 1 " "Found 1 design units, including 1 entities, in source file l3_format_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 l3_format_out " "Found entity 1: l3_format_out" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1655407916069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1655407916069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "l3_format_out " "Elaborating entity \"l3_format_out\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1655407916109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l3_format l3_format:l3 " "Elaborating entity \"l3_format\" for hierarchy \"l3_format:l3\"" {  } { { "l3_format_out.v" "l3" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1655407916119 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "l3_format.v(19) " "Verilog HDL Case Statement warning at l3_format.v(19): incomplete case statement has no default case item" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "l3_format.v(64) " "Verilog HDL Case Statement warning at l3_format.v(64): incomplete case statement has no default case item" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bin_h l3_format.v(19) " "Verilog HDL Always Construct warning at l3_format.v(19): inferring latch(es) for variable \"bin_h\", which holds its previous value in one or more paths through the always construct" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 l3_format.v(19) " "Verilog HDL Always Construct warning at l3_format.v(19): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] l3_format.v(19) " "Inferred latch for \"HEX1\[0\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] l3_format.v(19) " "Inferred latch for \"HEX1\[1\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] l3_format.v(19) " "Inferred latch for \"HEX1\[2\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] l3_format.v(19) " "Inferred latch for \"HEX1\[3\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] l3_format.v(19) " "Inferred latch for \"HEX1\[4\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] l3_format.v(19) " "Inferred latch for \"HEX1\[5\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] l3_format.v(19) " "Inferred latch for \"HEX1\[6\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_h\[0\] l3_format.v(19) " "Inferred latch for \"bin_h\[0\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_h\[1\] l3_format.v(19) " "Inferred latch for \"bin_h\[1\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_h\[2\] l3_format.v(19) " "Inferred latch for \"bin_h\[2\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_h\[3\] l3_format.v(19) " "Inferred latch for \"bin_h\[3\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_h\[4\] l3_format.v(19) " "Inferred latch for \"bin_h\[4\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_h\[5\] l3_format.v(19) " "Inferred latch for \"bin_h\[5\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_h\[6\] l3_format.v(19) " "Inferred latch for \"bin_h\[6\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bin_h\[7\] l3_format.v(19) " "Inferred latch for \"bin_h\[7\]\" at l3_format.v(19)" {  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1655407916129 "|l3_format"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|bin_h\[1\] " "Latch l3_format:l3\|bin_h\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|bin_h\[2\] " "Latch l3_format:l3\|bin_h\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|bin_h\[3\] " "Latch l3_format:l3\|bin_h\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|bin_h\[4\] " "Latch l3_format:l3\|bin_h\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|bin_h\[5\] " "Latch l3_format:l3\|bin_h\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|bin_h\[6\] " "Latch l3_format:l3\|bin_h\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|bin_h\[7\] " "Latch l3_format:l3\|bin_h\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|HEX1\[0\] " "Latch l3_format:l3\|HEX1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|HEX1\[1\] " "Latch l3_format:l3\|HEX1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|HEX1\[2\] " "Latch l3_format:l3\|HEX1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|HEX1\[3\] " "Latch l3_format:l3\|HEX1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|HEX1\[4\] " "Latch l3_format:l3\|HEX1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|HEX1\[5\] " "Latch l3_format:l3\|HEX1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l3_format:l3\|HEX1\[6\] " "Latch l3_format:l3\|HEX1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "l3_format_out.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format_out.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1655407916434 ""}  } { { "l3_format.v" "" { Text "C:/Progs/Quartus_project/lab3_qs/l3_format.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1655407916434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Progs/Quartus_project/lab3_qs/output_files/l3_format.map.smsg " "Generated suppressed messages file C:/Progs/Quartus_project/lab3_qs/output_files/l3_format.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1655407916654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1655407916824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1655407916824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1655407916964 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1655407916964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1655407916964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1655407916964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1655407916984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 22:31:56 2022 " "Processing ended: Thu Jun 16 22:31:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1655407916984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1655407916984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1655407916984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1655407916984 ""}
