Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Sumador.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sumador.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sumador"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Sumador
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Sumador.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Sumador> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Sumador> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Sumador.vhd" line 70: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mantisa_sumada>
Entity <Sumador> analyzed. Unit <Sumador> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Sumador>.
    Related source file is "C:/Users/ANDRES/Documents/UBA/Ibimestre/circuitoslogicosprogramables/ProyFinal/programa/Proyecto_ALU_v1/Sumador.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <bit_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bit_2_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bit_2_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 24-bit adder for signal <mantisa_sumada>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Sumador> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 24-bit adder                                          : 1
# Latches                                              : 3
 1-bit latch                                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 24-bit adder                                          : 1
# Latches                                              : 3
 1-bit latch                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Sumador> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sumador, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Sumador.ngr
Top Level Output File Name         : Sumador
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 73

Cell Usage :
# BELS                             : 73
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 23
#      LUT3                        : 2
#      MUXCY                       : 23
#      XORCY                       : 23
# FlipFlops/Latches                : 3
#      LD                          : 3
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 73
#      IBUF                        : 47
#      OBUF                        : 26
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       14  out of   4656     0%  
 Number of Slice Flip Flops:              3  out of   9312     0%  
 Number of 4 input LUTs:                 26  out of   9312     0%  
 Number of IOs:                          73
 Number of bonded IOBs:                  73  out of    232    31%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ex_igl                             | IBUF+BUFG              | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.555ns (Maximum Frequency: 391.389MHz)
   Minimum input arrival time before clock: 4.859ns
   Maximum output required time after clock: 5.571ns
   Maximum combinational path delay: 9.569ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ex_igl'
  Clock period: 2.555ns (frequency: 391.389MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.555ns (Levels of Logic = 1)
  Source:            bit_1 (LATCH)
  Destination:       bit_2_0 (LATCH)
  Source Clock:      ex_igl falling
  Destination Clock: ex_igl falling

  Data Path: bit_1 to bit_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.447  bit_1 (bit_1)
     INV:I->O              1   0.704   0.420  bit_2_0_not00011_INV_0 (bit_2_0_not0001)
     LD:D                      0.308          bit_2_0
    ----------------------------------------
    Total                      2.555ns (1.688ns logic, 0.867ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ex_igl'
  Total number of paths / destination ports: 69 / 1
-------------------------------------------------------------------------
Offset:              4.859ns (Levels of Logic = 25)
  Source:            mantisa_no_desplazada<0> (PAD)
  Destination:       bit_1 (LATCH)
  Destination Clock: ex_igl falling

  Data Path: mantisa_no_desplazada<0> to bit_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  mantisa_no_desplazada_0_IBUF (mantisa_no_desplazada_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  Madd_mantisa_sumada_lut<0> (Madd_mantisa_sumada_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_mantisa_sumada_cy<0> (Madd_mantisa_sumada_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<1> (Madd_mantisa_sumada_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<2> (Madd_mantisa_sumada_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<3> (Madd_mantisa_sumada_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<4> (Madd_mantisa_sumada_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<5> (Madd_mantisa_sumada_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<6> (Madd_mantisa_sumada_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<7> (Madd_mantisa_sumada_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<8> (Madd_mantisa_sumada_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<9> (Madd_mantisa_sumada_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<10> (Madd_mantisa_sumada_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<11> (Madd_mantisa_sumada_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<12> (Madd_mantisa_sumada_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<13> (Madd_mantisa_sumada_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<14> (Madd_mantisa_sumada_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<15> (Madd_mantisa_sumada_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<16> (Madd_mantisa_sumada_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<17> (Madd_mantisa_sumada_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<18> (Madd_mantisa_sumada_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<19> (Madd_mantisa_sumada_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<20> (Madd_mantisa_sumada_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<21> (Madd_mantisa_sumada_cy<21>)
     MUXCY:CI->O           4   0.331   0.000  Madd_mantisa_sumada_cy<22> (Madd_mantisa_sumada_cy<22>)
     LD:D                      0.308          bit_1
    ----------------------------------------
    Total                      4.859ns (4.264ns logic, 0.595ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ex_igl'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.571ns (Levels of Logic = 2)
  Source:            bit_2_1 (LATCH)
  Destination:       carry<1> (PAD)
  Source Clock:      ex_igl falling

  Data Path: bit_2_1 to carry<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.499  bit_2_1 (bit_2_1)
     LUT3:I1->O            1   0.704   0.420  carry_1_mux00001 (carry_1_OBUF)
     OBUF:I->O                 3.272          carry_1_OBUF (carry<1>)
    ----------------------------------------
    Total                      5.571ns (4.652ns logic, 0.919ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1014 / 26
-------------------------------------------------------------------------
Delay:               9.569ns (Levels of Logic = 27)
  Source:            mantisa_no_desplazada<0> (PAD)
  Destination:       carry<1> (PAD)

  Data Path: mantisa_no_desplazada<0> to carry<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  mantisa_no_desplazada_0_IBUF (mantisa_no_desplazada_0_IBUF)
     LUT2:I0->O            1   0.704   0.000  Madd_mantisa_sumada_lut<0> (Madd_mantisa_sumada_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_mantisa_sumada_cy<0> (Madd_mantisa_sumada_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<1> (Madd_mantisa_sumada_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<2> (Madd_mantisa_sumada_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<3> (Madd_mantisa_sumada_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<4> (Madd_mantisa_sumada_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<5> (Madd_mantisa_sumada_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<6> (Madd_mantisa_sumada_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<7> (Madd_mantisa_sumada_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<8> (Madd_mantisa_sumada_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<9> (Madd_mantisa_sumada_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<10> (Madd_mantisa_sumada_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<11> (Madd_mantisa_sumada_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<12> (Madd_mantisa_sumada_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<13> (Madd_mantisa_sumada_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<14> (Madd_mantisa_sumada_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<15> (Madd_mantisa_sumada_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<16> (Madd_mantisa_sumada_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<17> (Madd_mantisa_sumada_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<18> (Madd_mantisa_sumada_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<19> (Madd_mantisa_sumada_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<20> (Madd_mantisa_sumada_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_mantisa_sumada_cy<21> (Madd_mantisa_sumada_cy<21>)
     MUXCY:CI->O           4   0.331   0.622  Madd_mantisa_sumada_cy<22> (Madd_mantisa_sumada_cy<22>)
     LUT3:I2->O            1   0.704   0.420  carry_1_mux00001 (carry_1_OBUF)
     OBUF:I->O                 3.272          carry_1_OBUF (carry<1>)
    ----------------------------------------
    Total                      9.569ns (7.932ns logic, 1.637ns route)
                                       (82.9% logic, 17.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.86 secs
 
--> 

Total memory usage is 286024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

