verilog xil_defaultlib --include "../../../../kalkulator_odejmowanie.srcs/sources_1/bd/design_1/ipshared/8b3d" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ipshared/e5dd/src/serial_clock.v" \
"../../../bd/design_1/ip/design_1_SERIAL_CLOCK_0_0/sim/design_1_SERIAL_CLOCK_0_0.v" \
"../../../bd/design_1/ipshared/eaf5/src/serial_tx.v" \
"../../../bd/design_1/ipshared/eaf5/src/serial_tx_fifo.v" \
"../../../bd/design_1/ip/design_1_SERIAL_TX_FIFO_0_0/sim/design_1_SERIAL_TX_FIFO_0_0.v" \
"../../../bd/design_1/ipshared/8a84/BIN_2_BCD/src/BIN2BCD.v" \
"../../../bd/design_1/ipshared/8a84/IP_kalkulator/src/kalkulator.v" \
"../../../bd/design_1/ip/design_1_bin2bcd_0_0/sim/design_1_bin2bcd_0_0.v" \
"../../../bd/design_1/ip/design_1_kalkulator_0_1/sim/design_1_kalkulator_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
