{"sha": "e5f9d91646f6ee51ab0e029dc315abc29716397a", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTVmOWQ5MTY0NmY2ZWU1MWFiMGUwMjlkYzMxNWFiYzI5NzE2Mzk3YQ==", "commit": {"author": {"name": "Aldy Hernandez", "email": "aldyh@redhat.com", "date": "2004-11-15T20:20:09Z"}, "committer": {"name": "Aldy Hernandez", "email": "aldyh@gcc.gnu.org", "date": "2004-11-15T20:20:09Z"}, "message": "altivec.md (\"altivec_vsplth\"): Rewrite with vec_duplicate.\n\n\t* config/rs6000/altivec.md (\"altivec_vsplth\"): Rewrite with\n\tvec_duplicate.\n\t(altivec_vspltb): Same.\n\t(altivec_vspltw): Same.\n\t(altivec_vspltisb): Same.\n\t(altivec_vspltish): Same.\n\t(altivec_vspltisw): Same.\n\t(altivec_vspltisw_v4sf): Same.\n\t(define_constants): Remove UNSPEC_VSPLTISB, UNSPEC_VSPLTISW,\n\tUNSPEC_VSPLTISH.\n\tMove \"End of vector xor's\" comment to the right place.\n\nFrom-SVN: r90683", "tree": {"sha": "c0ad2dd4acb649777e64365874d48684293084be", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c0ad2dd4acb649777e64365874d48684293084be"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e5f9d91646f6ee51ab0e029dc315abc29716397a", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e5f9d91646f6ee51ab0e029dc315abc29716397a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e5f9d91646f6ee51ab0e029dc315abc29716397a", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e5f9d91646f6ee51ab0e029dc315abc29716397a/comments", "author": {"login": "aldyh", "id": 12937877, "node_id": "MDQ6VXNlcjEyOTM3ODc3", "avatar_url": "https://avatars.githubusercontent.com/u/12937877?v=4", "gravatar_id": "", "url": "https://api.github.com/users/aldyh", "html_url": "https://github.com/aldyh", "followers_url": "https://api.github.com/users/aldyh/followers", "following_url": "https://api.github.com/users/aldyh/following{/other_user}", "gists_url": "https://api.github.com/users/aldyh/gists{/gist_id}", "starred_url": "https://api.github.com/users/aldyh/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/aldyh/subscriptions", "organizations_url": "https://api.github.com/users/aldyh/orgs", "repos_url": "https://api.github.com/users/aldyh/repos", "events_url": "https://api.github.com/users/aldyh/events{/privacy}", "received_events_url": "https://api.github.com/users/aldyh/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "507148866c2116c2d15dadc4b1609eb21ce88a45", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/507148866c2116c2d15dadc4b1609eb21ce88a45", "html_url": "https://github.com/Rust-GCC/gccrs/commit/507148866c2116c2d15dadc4b1609eb21ce88a45"}], "stats": {"total": 55, "additions": 37, "deletions": 18}, "files": [{"sha": "ccb32736fecf18f86f8dda2fec40e2ea1f15ee0c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e5f9d91646f6ee51ab0e029dc315abc29716397a/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e5f9d91646f6ee51ab0e029dc315abc29716397a/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e5f9d91646f6ee51ab0e029dc315abc29716397a", "patch": "@@ -1,3 +1,17 @@\n+2004-11-15  Aldy Hernandez  <aldyh@redhat.com>\n+\n+\t* config/rs6000/altivec.md (\"altivec_vsplth\"): Rewrite with\n+\tvec_duplicate.\n+\t(altivec_vspltb): Same.\n+\t(altivec_vspltw): Same.\n+\t(altivec_vspltisb): Same.\n+\t(altivec_vspltish): Same.\n+\t(altivec_vspltisw): Same.\n+\t(altivec_vspltisw_v4sf): Same.\n+\t(define_constants): Remove UNSPEC_VSPLTISB, UNSPEC_VSPLTISW,\n+\tUNSPEC_VSPLTISH.\n+\tMove \"End of vector xor's\" comment to the right place.\n+\n 2004-11-15  Steve Ellcey  <sje@cup.hp.com>\n \n \t* config/ia64/ia64.md (*movtf_internal):  Use destination_operand"}, {"sha": "8a76681a38bd881bd89f93c9249267cffb2b8f49", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 23, "deletions": 18, "changes": 41, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e5f9d91646f6ee51ab0e029dc315abc29716397a/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e5f9d91646f6ee51ab0e029dc315abc29716397a/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=e5f9d91646f6ee51ab0e029dc315abc29716397a", "patch": "@@ -20,10 +20,7 @@\n ;; MA 02111-1307, USA.\n \n (define_constants\n-  [(UNSPEC_VSPLTISW\t141)\n-   (UNSPEC_VSPLTISH\t140)\n-   (UNSPEC_VSPLTISB\t139)\n-   (UNSPEC_VCMPBFP       50)\n+  [(UNSPEC_VCMPBFP       50)\n    (UNSPEC_VCMPEQUB      51)\n    (UNSPEC_VCMPEQUH      52)\n    (UNSPEC_VCMPEQUW      53)\n@@ -1494,59 +1491,67 @@\n   \"TARGET_ALTIVEC\"\n   \"vxor %0,%1,%2\"\n   [(set_attr \"type\" \"vecsimple\")])\n+;; End of vector xor's\n \n (define_insn \"altivec_vspltb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")\n-                       (match_operand:QI 2 \"immediate_operand\" \"i\")] 136))]\n+        (vec_duplicate:V16QI\n+\t (vec_select:QI (match_operand:V16QI 1 \"register_operand\" \"v\")\n+\t\t\t(parallel\n+\t\t\t [(match_operand:QI 2 \"immediate_operand\" \"i\")]))))]\n   \"TARGET_ALTIVEC\"\n   \"vspltb %0,%1,%2\"\n   [(set_attr \"type\" \"vecperm\")])\n-;; End of vector xor's\n \n (define_insn \"altivec_vsplth\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")\n-                      (match_operand:QI 2 \"immediate_operand\" \"i\")] 137))]\n+\t(vec_duplicate:V8HI\n+\t (vec_select:HI (match_operand:V8HI 1 \"register_operand\" \"v\")\n+\t\t\t(parallel\n+\t\t\t [(match_operand:QI 2 \"immediate_operand\" \"i\")]))))]\n   \"TARGET_ALTIVEC\"\n   \"vsplth %0,%1,%2\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vspltw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")\n-                      (match_operand:QI 2 \"immediate_operand\" \"i\")] 138))]\n+\t(vec_duplicate:V4SI\n+\t (vec_select:SI (match_operand:V4SI 1 \"register_operand\" \"v\")\n+\t\t\t(parallel\n+\t\t\t [(match_operand:QI 2 \"immediate_operand\" \"i\")]))))]\n   \"TARGET_ALTIVEC\"\n   \"vspltw %0,%1,%2\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vspltisb\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n-        (unspec:V16QI [(match_operand:QI 1 \"immediate_operand\" \"i\")]\n-\t\t      UNSPEC_VSPLTISB))]\n+\t(vec_duplicate:V16QI\n+\t (match_operand:QI 1 \"immediate_operand\" \"i\")))]\n   \"TARGET_ALTIVEC\"\n   \"vspltisb %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vspltish\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n-        (unspec:V8HI [(match_operand:QI 1 \"immediate_operand\" \"i\")]\n-\t\t     UNSPEC_VSPLTISH))]\n+\t(vec_duplicate:V8HI\n+\t (sign_extend:HI (match_operand:QI 1 \"immediate_operand\" \"i\"))))]\n   \"TARGET_ALTIVEC\"\n   \"vspltish %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vspltisw\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n-        (unspec:V4SI [(match_operand:QI 1 \"immediate_operand\" \"i\")]\n-\t\t     UNSPEC_VSPLTISW))]\n+\t(vec_duplicate:V4SI\n+\t (sign_extend:SI (match_operand:QI 1 \"immediate_operand\" \"i\"))))]\n   \"TARGET_ALTIVEC\"\n   \"vspltisw %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])\n \n (define_insn \"altivec_vspltisw_v4sf\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n-        (unspec:V4SF [(match_operand:QI 1 \"immediate_operand\" \"i\")] 142))]\n+\t(vec_duplicate:V4SF\n+\t (float:SF (sign_extend:SI\n+\t\t    (match_operand:QI 1 \"immediate_operand\" \"i\")))))]\n   \"TARGET_ALTIVEC\"\n   \"vspltisw %0,%1\"\n   [(set_attr \"type\" \"vecperm\")])"}]}