xpm_memory.sv,systemverilog,xpm,../../../../../../../Program_Files/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Program_Files/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,../../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,../../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
dsp_macro_v1_0_rfs.vhd,vhdl,dsp_macro_v1_0_2,../../../ipstatic/hdl/dsp_macro_v1_0_rfs.vhd,
bn_mult.vhd,vhdl,xil_defaultlib,../../../../../project_1/project_1.tmp/cfnn_ip_v1_0_project/CFNN_IP_v1_0_project.gen/sources_1/ip/bn_mult/sim/bn_mult.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
