
Two-Wheeled Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cce8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017d8  0800ce88  0800ce88  0000de88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e660  0800e660  000101f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e660  0800e660  0000f660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e668  0800e668  000101f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e668  0800e668  0000f668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e66c  0800e66c  0000f66c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0800e670  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008a4  200001f8  0800e868  000101f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a9c  0800e868  00010a9c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016e1a  00000000  00000000  00010228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003458  00000000  00000000  00027042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c0  00000000  00000000  0002a4a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00019029  00000000  00000000  0002b960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00019d9c  00000000  00000000  00044989  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0009513a  00000000  00000000  0005e725  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  000f385f  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 00001039  00000000  00000000  000f38a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006c0c  00000000  00000000  000f48dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000fb4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ce70 	.word	0x0800ce70

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	0800ce70 	.word	0x0800ce70

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96a 	b.w	8000f44 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	460c      	mov	r4, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14e      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c94:	4694      	mov	ip, r2
 8000c96:	458c      	cmp	ip, r1
 8000c98:	4686      	mov	lr, r0
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	d962      	bls.n	8000d66 <__udivmoddi4+0xde>
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0320 	rsb	r3, r2, #32
 8000ca6:	4091      	lsls	r1, r2
 8000ca8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f f68c 	uxth.w	r6, ip
 8000cbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb04 f106 	mul.w	r1, r4, r6
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cde:	f080 8112 	bcs.w	8000f06 <__udivmoddi4+0x27e>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 810f 	bls.w	8000f06 <__udivmoddi4+0x27e>
 8000ce8:	3c02      	subs	r4, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	fa1f f38e 	uxth.w	r3, lr
 8000cf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb00 f606 	mul.w	r6, r0, r6
 8000d02:	429e      	cmp	r6, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x94>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0e:	f080 80fc 	bcs.w	8000f0a <__udivmoddi4+0x282>
 8000d12:	429e      	cmp	r6, r3
 8000d14:	f240 80f9 	bls.w	8000f0a <__udivmoddi4+0x282>
 8000d18:	4463      	add	r3, ip
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	1b9b      	subs	r3, r3, r6
 8000d1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa6>
 8000d26:	40d3      	lsrs	r3, r2
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xba>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb4>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x150>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xcc>
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	f0c0 80f0 	bcc.w	8000f34 <__udivmoddi4+0x2ac>
 8000d54:	1a86      	subs	r6, r0, r2
 8000d56:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	d0e6      	beq.n	8000d2e <__udivmoddi4+0xa6>
 8000d60:	e9c5 6300 	strd	r6, r3, [r5]
 8000d64:	e7e3      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	f040 8090 	bne.w	8000e8c <__udivmoddi4+0x204>
 8000d6c:	eba1 040c 	sub.w	r4, r1, ip
 8000d70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d74:	fa1f f78c 	uxth.w	r7, ip
 8000d78:	2101      	movs	r1, #1
 8000d7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb08 4416 	mls	r4, r8, r6, r4
 8000d86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8a:	fb07 f006 	mul.w	r0, r7, r6
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x11c>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x11a>
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	f200 80cd 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000da2:	4626      	mov	r6, r4
 8000da4:	1a1c      	subs	r4, r3, r0
 8000da6:	fa1f f38e 	uxth.w	r3, lr
 8000daa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dae:	fb08 4410 	mls	r4, r8, r0, r4
 8000db2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000db6:	fb00 f707 	mul.w	r7, r0, r7
 8000dba:	429f      	cmp	r7, r3
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0x148>
 8000dbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x146>
 8000dc8:	429f      	cmp	r7, r3
 8000dca:	f200 80b0 	bhi.w	8000f2e <__udivmoddi4+0x2a6>
 8000dce:	4620      	mov	r0, r4
 8000dd0:	1bdb      	subs	r3, r3, r7
 8000dd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x9c>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000de8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dec:	ea43 030c 	orr.w	r3, r3, ip
 8000df0:	40f4      	lsrs	r4, r6
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	0c38      	lsrs	r0, r7, #16
 8000df8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000e00:	fa1f fc87 	uxth.w	ip, r7
 8000e04:	fb00 441e 	mls	r4, r0, lr, r4
 8000e08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e10:	45a1      	cmp	r9, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x1a6>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e1e:	f080 8084 	bcs.w	8000f2a <__udivmoddi4+0x2a2>
 8000e22:	45a1      	cmp	r9, r4
 8000e24:	f240 8081 	bls.w	8000f2a <__udivmoddi4+0x2a2>
 8000e28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e2c:	443c      	add	r4, r7
 8000e2e:	eba4 0409 	sub.w	r4, r4, r9
 8000e32:	fa1f f983 	uxth.w	r9, r3
 8000e36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e46:	45a4      	cmp	ip, r4
 8000e48:	d907      	bls.n	8000e5a <__udivmoddi4+0x1d2>
 8000e4a:	193c      	adds	r4, r7, r4
 8000e4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e50:	d267      	bcs.n	8000f22 <__udivmoddi4+0x29a>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d965      	bls.n	8000f22 <__udivmoddi4+0x29a>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e62:	eba4 040c 	sub.w	r4, r4, ip
 8000e66:	429c      	cmp	r4, r3
 8000e68:	46ce      	mov	lr, r9
 8000e6a:	469c      	mov	ip, r3
 8000e6c:	d351      	bcc.n	8000f12 <__udivmoddi4+0x28a>
 8000e6e:	d04e      	beq.n	8000f0e <__udivmoddi4+0x286>
 8000e70:	b155      	cbz	r5, 8000e88 <__udivmoddi4+0x200>
 8000e72:	ebb8 030e 	subs.w	r3, r8, lr
 8000e76:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	40cb      	lsrs	r3, r1
 8000e80:	431e      	orrs	r6, r3
 8000e82:	40cc      	lsrs	r4, r1
 8000e84:	e9c5 6400 	strd	r6, r4, [r5]
 8000e88:	2100      	movs	r1, #0
 8000e8a:	e750      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f103 	lsr.w	r1, r0, r3
 8000e94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e98:	fa24 f303 	lsr.w	r3, r4, r3
 8000e9c:	4094      	lsls	r4, r2
 8000e9e:	430c      	orrs	r4, r1
 8000ea0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ea8:	fa1f f78c 	uxth.w	r7, ip
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb4:	0c23      	lsrs	r3, r4, #16
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	fb00 f107 	mul.w	r1, r0, r7
 8000ebe:	4299      	cmp	r1, r3
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x24c>
 8000ec2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ec6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eca:	d22c      	bcs.n	8000f26 <__udivmoddi4+0x29e>
 8000ecc:	4299      	cmp	r1, r3
 8000ece:	d92a      	bls.n	8000f26 <__udivmoddi4+0x29e>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	4463      	add	r3, ip
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b2a4      	uxth	r4, r4
 8000ed8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000edc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee4:	fb01 f307 	mul.w	r3, r1, r7
 8000ee8:	42a3      	cmp	r3, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x276>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ef4:	d213      	bcs.n	8000f1e <__udivmoddi4+0x296>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d911      	bls.n	8000f1e <__udivmoddi4+0x296>
 8000efa:	3902      	subs	r1, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	1ae4      	subs	r4, r4, r3
 8000f00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f04:	e739      	b.n	8000d7a <__udivmoddi4+0xf2>
 8000f06:	4604      	mov	r4, r0
 8000f08:	e6f0      	b.n	8000cec <__udivmoddi4+0x64>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e706      	b.n	8000d1c <__udivmoddi4+0x94>
 8000f0e:	45c8      	cmp	r8, r9
 8000f10:	d2ae      	bcs.n	8000e70 <__udivmoddi4+0x1e8>
 8000f12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1a:	3801      	subs	r0, #1
 8000f1c:	e7a8      	b.n	8000e70 <__udivmoddi4+0x1e8>
 8000f1e:	4631      	mov	r1, r6
 8000f20:	e7ed      	b.n	8000efe <__udivmoddi4+0x276>
 8000f22:	4603      	mov	r3, r0
 8000f24:	e799      	b.n	8000e5a <__udivmoddi4+0x1d2>
 8000f26:	4630      	mov	r0, r6
 8000f28:	e7d4      	b.n	8000ed4 <__udivmoddi4+0x24c>
 8000f2a:	46d6      	mov	lr, sl
 8000f2c:	e77f      	b.n	8000e2e <__udivmoddi4+0x1a6>
 8000f2e:	4463      	add	r3, ip
 8000f30:	3802      	subs	r0, #2
 8000f32:	e74d      	b.n	8000dd0 <__udivmoddi4+0x148>
 8000f34:	4606      	mov	r6, r0
 8000f36:	4623      	mov	r3, r4
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e70f      	b.n	8000d5c <__udivmoddi4+0xd4>
 8000f3c:	3e02      	subs	r6, #2
 8000f3e:	4463      	add	r3, ip
 8000f40:	e730      	b.n	8000da4 <__udivmoddi4+0x11c>
 8000f42:	bf00      	nop

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f50:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f54:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000f58:	f003 0301 	and.w	r3, r3, #1
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d013      	beq.n	8000f88 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f60:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f64:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000f68:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d00b      	beq.n	8000f88 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f70:	e000      	b.n	8000f74 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f72:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f74:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d0f9      	beq.n	8000f72 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f7e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f82:	687a      	ldr	r2, [r7, #4]
 8000f84:	b2d2      	uxtb	r2, r2
 8000f86:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f88:	687b      	ldr	r3, [r7, #4]
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
	...

08000f98 <send_imu_data>:
void send_at_command(const char *command) {
    HAL_UART_Transmit(&huart6, (uint8_t*)command, strlen(command), HAL_MAX_DELAY);
}

void send_imu_data(void)
{
 8000f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000f9c:	b0a8      	sub	sp, #160	@ 0xa0
 8000f9e:	af0a      	add	r7, sp, #40	@ 0x28
    char buffer[100];
    imu_t* imu = MPU6500_GetIMUData();
 8000fa0:	f002 fe92 	bl	8003cc8 <MPU6500_GetIMUData>
 8000fa4:	6778      	str	r0, [r7, #116]	@ 0x74
    sprintf(buffer, "ax: %.2f, ay: %.2f, az: %.2f, roll: %.2f, pitch: %.2f, yaw: %.2f\r\n",
            imu->ax, imu->ay, imu->az,
 8000fa6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fa8:	681b      	ldr	r3, [r3, #0]
    sprintf(buffer, "ax: %.2f, ay: %.2f, az: %.2f, roll: %.2f, pitch: %.2f, yaw: %.2f\r\n",
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff fad4 	bl	8000558 <__aeabi_f2d>
 8000fb0:	e9c7 0102 	strd	r0, r1, [r7, #8]
            imu->ax, imu->ay, imu->az,
 8000fb4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fb6:	685b      	ldr	r3, [r3, #4]
    sprintf(buffer, "ax: %.2f, ay: %.2f, az: %.2f, roll: %.2f, pitch: %.2f, yaw: %.2f\r\n",
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff facd 	bl	8000558 <__aeabi_f2d>
 8000fbe:	4604      	mov	r4, r0
 8000fc0:	460d      	mov	r5, r1
            imu->ax, imu->ay, imu->az,
 8000fc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fc4:	689b      	ldr	r3, [r3, #8]
    sprintf(buffer, "ax: %.2f, ay: %.2f, az: %.2f, roll: %.2f, pitch: %.2f, yaw: %.2f\r\n",
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fac6 	bl	8000558 <__aeabi_f2d>
 8000fcc:	4680      	mov	r8, r0
 8000fce:	4689      	mov	r9, r1
            imu->rol, imu->pit, imu->yaw);
 8000fd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    sprintf(buffer, "ax: %.2f, ay: %.2f, az: %.2f, roll: %.2f, pitch: %.2f, yaw: %.2f\r\n",
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff fabf 	bl	8000558 <__aeabi_f2d>
 8000fda:	4682      	mov	sl, r0
 8000fdc:	468b      	mov	fp, r1
            imu->rol, imu->pit, imu->yaw);
 8000fde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fe0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    sprintf(buffer, "ax: %.2f, ay: %.2f, az: %.2f, roll: %.2f, pitch: %.2f, yaw: %.2f\r\n",
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff fab8 	bl	8000558 <__aeabi_f2d>
 8000fe8:	e9c7 0100 	strd	r0, r1, [r7]
            imu->rol, imu->pit, imu->yaw);
 8000fec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    sprintf(buffer, "ax: %.2f, ay: %.2f, az: %.2f, roll: %.2f, pitch: %.2f, yaw: %.2f\r\n",
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fab1 	bl	8000558 <__aeabi_f2d>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	f107 0010 	add.w	r0, r7, #16
 8000ffe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001002:	ed97 7b00 	vldr	d7, [r7]
 8001006:	ed8d 7b06 	vstr	d7, [sp, #24]
 800100a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800100e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001012:	e9cd 4500 	strd	r4, r5, [sp]
 8001016:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800101a:	490b      	ldr	r1, [pc, #44]	@ (8001048 <send_imu_data+0xb0>)
 800101c:	f008 fddc 	bl	8009bd8 <siprintf>
    HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001020:	f107 0310 	add.w	r3, r7, #16
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff f92b 	bl	8000280 <strlen>
 800102a:	4603      	mov	r3, r0
 800102c:	b29a      	uxth	r2, r3
 800102e:	f107 0110 	add.w	r1, r7, #16
 8001032:	f04f 33ff 	mov.w	r3, #4294967295
 8001036:	4805      	ldr	r0, [pc, #20]	@ (800104c <send_imu_data+0xb4>)
 8001038:	f007 f8ae 	bl	8008198 <HAL_UART_Transmit>
}
 800103c:	bf00      	nop
 800103e:	3778      	adds	r7, #120	@ 0x78
 8001040:	46bd      	mov	sp, r7
 8001042:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001046:	bf00      	nop
 8001048:	0800ce88 	.word	0x0800ce88
 800104c:	20000434 	.word	0x20000434

08001050 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_1) { // PB1, the up button
 800105a:	88fb      	ldrh	r3, [r7, #6]
 800105c:	2b02      	cmp	r3, #2
 800105e:	d102      	bne.n	8001066 <HAL_GPIO_EXTI_Callback+0x16>
		MPU6500_InitStructures();
 8001060:	f002 fdb6 	bl	8003bd0 <MPU6500_InitStructures>
	}
	else if (GPIO_Pin == GPIO_PIN_10) { // PA10, 
		Motor_Forward(50); // 50%
	}
}
 8001064:	e006      	b.n	8001074 <HAL_GPIO_EXTI_Callback+0x24>
	else if (GPIO_Pin == GPIO_PIN_10) { // PA10, 
 8001066:	88fb      	ldrh	r3, [r7, #6]
 8001068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800106c:	d102      	bne.n	8001074 <HAL_GPIO_EXTI_Callback+0x24>
		Motor_Forward(50); // 50%
 800106e:	2032      	movs	r0, #50	@ 0x32
 8001070:	f001 fe92 	bl	8002d98 <Motor_Forward>
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}

0800107c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6) {
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4a08      	ldr	r2, [pc, #32]	@ (80010ac <HAL_UART_RxCpltCallback+0x30>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d109      	bne.n	80010a2 <HAL_UART_RxCpltCallback+0x26>
        Motor_BluetoothCommand(bluetooth_rx_data);
 800108e:	4b08      	ldr	r3, [pc, #32]	@ (80010b0 <HAL_UART_RxCpltCallback+0x34>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	4618      	mov	r0, r3
 8001094:	f001 fa0c 	bl	80024b0 <Motor_BluetoothCommand>
        HAL_UART_Receive_IT(&huart6, &bluetooth_rx_data, 1);
 8001098:	2201      	movs	r2, #1
 800109a:	4905      	ldr	r1, [pc, #20]	@ (80010b0 <HAL_UART_RxCpltCallback+0x34>)
 800109c:	4805      	ldr	r0, [pc, #20]	@ (80010b4 <HAL_UART_RxCpltCallback+0x38>)
 800109e:	f007 f906 	bl	80082ae <HAL_UART_Receive_IT>
    }
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40011400 	.word	0x40011400
 80010b0:	2000047d 	.word	0x2000047d
 80010b4:	20000434 	.word	0x20000434

080010b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b09a      	sub	sp, #104	@ 0x68
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010be:	f003 fc71 	bl	80049a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010c2:	f000 f929 	bl	8001318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c6:	f000 fbab 	bl	8001820 <MX_GPIO_Init>
  MX_SPI1_Init();
 80010ca:	f000 f9ed 	bl	80014a8 <MX_SPI1_Init>
  MX_TIM1_Init();
 80010ce:	f000 fa21 	bl	8001514 <MX_TIM1_Init>
  MX_USART6_UART_Init();
 80010d2:	f000 fb7b 	bl	80017cc <MX_USART6_UART_Init>
  MX_I2C1_Init();
 80010d6:	f000 f98b 	bl	80013f0 <MX_I2C1_Init>
  MX_TIM2_Init();
 80010da:	f000 fa6b 	bl	80015b4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80010de:	f000 fabd 	bl	800165c <MX_TIM3_Init>
  MX_TIM4_Init();
 80010e2:	f000 fb0f 	bl	8001704 <MX_TIM4_Init>
  MX_I2C3_Init();
 80010e6:	f000 f9b1 	bl	800144c <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init(&hi2c3);
 80010ea:	4875      	ldr	r0, [pc, #468]	@ (80012c0 <main+0x208>)
 80010ec:	f002 fe0e 	bl	8003d0c <ssd1306_Init>
  // 
  ssd1306_Fill(Black);
 80010f0:	2000      	movs	r0, #0
 80010f2:	f002 ff2b 	bl	8003f4c <ssd1306_Fill>

  MPU6500_Init();
 80010f6:	f002 f967 	bl	80033c8 <MPU6500_Init>
  MPU6500_InitStructures();
 80010fa:	f002 fd69 	bl	8003bd0 <MPU6500_InitStructures>
  
  // Initialize DMP for better quaternion calculation
  DMP_Init_SPI();
 80010fe:	f001 ff3b 	bl	8002f78 <DMP_Init_SPI>
  
  HAL_TIM_Base_Start_IT(&htim1);
 8001102:	4870      	ldr	r0, [pc, #448]	@ (80012c4 <main+0x20c>)
 8001104:	f005 ff66 	bl	8006fd4 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8001108:	2201      	movs	r2, #1
 800110a:	2180      	movs	r1, #128	@ 0x80
 800110c:	486e      	ldr	r0, [pc, #440]	@ (80012c8 <main+0x210>)
 800110e:	f004 f807 	bl	8005120 <HAL_GPIO_WritePin>
  Motor_Init();
 8001112:	f001 fbfd 	bl	8002910 <Motor_Init>
  char at_command[] = "AT+NAME=MSDG48\r\n";
  send_at_command("AT\n");
  send_at_command(at_command);*/

  uint8_t dummy;
  HAL_UART_Receive_IT(&huart6, &dummy, 1);
 8001116:	f107 0357 	add.w	r3, r7, #87	@ 0x57
 800111a:	2201      	movs	r2, #1
 800111c:	4619      	mov	r1, r3
 800111e:	486b      	ldr	r0, [pc, #428]	@ (80012cc <main+0x214>)
 8001120:	f007 f8c5 	bl	80082ae <HAL_UART_Receive_IT>

  uint32_t last_send_time = HAL_GetTick();
 8001124:	f003 fca4 	bl	8004a70 <HAL_GetTick>
 8001128:	6678      	str	r0, [r7, #100]	@ 0x64
  uint32_t last_refresh_time = HAL_GetTick();
 800112a:	f003 fca1 	bl	8004a70 <HAL_GetTick>
 800112e:	6638      	str	r0, [r7, #96]	@ 0x60

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	if(timer_flag)
 8001130:	4b67      	ldr	r3, [pc, #412]	@ (80012d0 <main+0x218>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b2db      	uxtb	r3, r3
 8001136:	2b00      	cmp	r3, #0
 8001138:	d006      	beq.n	8001148 <main+0x90>
	{
	  MPU6500_UpdateData();
 800113a:	f002 fdb7 	bl	8003cac <MPU6500_UpdateData>
	  
	  // Read DMP data for more accurate quaternion calculation
	  Read_DMP_SPI();
 800113e:	f001 ff6b 	bl	8003018 <Read_DMP_SPI>
	  
	  timer_flag = 0;
 8001142:	4b63      	ldr	r3, [pc, #396]	@ (80012d0 <main+0x218>)
 8001144:	2200      	movs	r2, #0
 8001146:	701a      	strb	r2, [r3, #0]
	}
	uint32_t current_time = HAL_GetTick();
 8001148:	f003 fc92 	bl	8004a70 <HAL_GetTick>
 800114c:	65f8      	str	r0, [r7, #92]	@ 0x5c

	static uint32_t last_update = 0;
	if (HAL_GetTick() - last_update > 100) {
 800114e:	f003 fc8f 	bl	8004a70 <HAL_GetTick>
 8001152:	4602      	mov	r2, r0
 8001154:	4b5f      	ldr	r3, [pc, #380]	@ (80012d4 <main+0x21c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b64      	cmp	r3, #100	@ 0x64
 800115c:	d906      	bls.n	800116c <main+0xb4>
	   Encoder_Update();
 800115e:	f001 fc33 	bl	80029c8 <Encoder_Update>
	   last_update = HAL_GetTick();
 8001162:	f003 fc85 	bl	8004a70 <HAL_GetTick>
 8001166:	4603      	mov	r3, r0
 8001168:	4a5a      	ldr	r2, [pc, #360]	@ (80012d4 <main+0x21c>)
 800116a:	6013      	str	r3, [r2, #0]
	}

	if (current_time - last_send_time >= send_interval && send_flag)
 800116c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800116e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	4a59      	ldr	r2, [pc, #356]	@ (80012d8 <main+0x220>)
 8001174:	8812      	ldrh	r2, [r2, #0]
 8001176:	4293      	cmp	r3, r2
 8001178:	d308      	bcc.n	800118c <main+0xd4>
 800117a:	4b58      	ldr	r3, [pc, #352]	@ (80012dc <main+0x224>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	b2db      	uxtb	r3, r3
 8001180:	2b00      	cmp	r3, #0
 8001182:	d003      	beq.n	800118c <main+0xd4>
	{
		send_imu_data();
 8001184:	f7ff ff08 	bl	8000f98 <send_imu_data>
		last_send_time = current_time;
 8001188:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800118a:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	if (current_time - last_refresh_time >= refresh_interval)
 800118c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800118e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	4a53      	ldr	r2, [pc, #332]	@ (80012e0 <main+0x228>)
 8001194:	8812      	ldrh	r2, [r2, #0]
 8001196:	4293      	cmp	r3, r2
 8001198:	d3ca      	bcc.n	8001130 <main+0x78>
	{
		ssd1306_Fill(Black);
 800119a:	2000      	movs	r0, #0
 800119c:	f002 fed6 	bl	8003f4c <ssd1306_Fill>
		char display_str2[20];
		char display_str3[20];
		char display_str4[20];

		// Check if DMP data is available and use it, otherwise fall back to regular IMU data
		if (sensors & INV_WXYZ_QUAT) {
 80011a0:	4b50      	ldr	r3, [pc, #320]	@ (80012e4 <main+0x22c>)
 80011a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d029      	beq.n	8001204 <main+0x14c>
			// Use DMP calculated angles (more accurate)
			sprintf(display_str1, "DMP Roll: %.1f", Roll_dmp);
 80011b0:	4b4d      	ldr	r3, [pc, #308]	@ (80012e8 <main+0x230>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f9cf 	bl	8000558 <__aeabi_f2d>
 80011ba:	4602      	mov	r2, r0
 80011bc:	460b      	mov	r3, r1
 80011be:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80011c2:	494a      	ldr	r1, [pc, #296]	@ (80012ec <main+0x234>)
 80011c4:	f008 fd08 	bl	8009bd8 <siprintf>
			sprintf(display_str2, "DMP Pitch: %.1f", Pitch_dmp);
 80011c8:	4b49      	ldr	r3, [pc, #292]	@ (80012f0 <main+0x238>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff f9c3 	bl	8000558 <__aeabi_f2d>
 80011d2:	4602      	mov	r2, r0
 80011d4:	460b      	mov	r3, r1
 80011d6:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80011da:	4946      	ldr	r1, [pc, #280]	@ (80012f4 <main+0x23c>)
 80011dc:	f008 fcfc 	bl	8009bd8 <siprintf>
			sprintf(display_str3, "DMP Yaw: %.1f", Yaw_dmp);
 80011e0:	4b45      	ldr	r3, [pc, #276]	@ (80012f8 <main+0x240>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff f9b7 	bl	8000558 <__aeabi_f2d>
 80011ea:	4602      	mov	r2, r0
 80011ec:	460b      	mov	r3, r1
 80011ee:	f107 0018 	add.w	r0, r7, #24
 80011f2:	4942      	ldr	r1, [pc, #264]	@ (80012fc <main+0x244>)
 80011f4:	f008 fcf0 	bl	8009bd8 <siprintf>
			sprintf(display_str4, "DMP Mode");
 80011f8:	1d3b      	adds	r3, r7, #4
 80011fa:	4941      	ldr	r1, [pc, #260]	@ (8001300 <main+0x248>)
 80011fc:	4618      	mov	r0, r3
 80011fe:	f008 fceb 	bl	8009bd8 <siprintf>
 8001202:	e02b      	b.n	800125c <main+0x1a4>
		} else {
			// Fall back to regular IMU calculation
			imu_t* imu = MPU6500_GetIMUData();
 8001204:	f002 fd60 	bl	8003cc8 <MPU6500_GetIMUData>
 8001208:	65b8      	str	r0, [r7, #88]	@ 0x58
			sprintf(display_str1, "Roll: %.1f", imu->rol);
 800120a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800120c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f9a2 	bl	8000558 <__aeabi_f2d>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800121c:	4939      	ldr	r1, [pc, #228]	@ (8001304 <main+0x24c>)
 800121e:	f008 fcdb 	bl	8009bd8 <siprintf>
			sprintf(display_str2, "Pitch: %.1f", imu->pit);
 8001222:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff f996 	bl	8000558 <__aeabi_f2d>
 800122c:	4602      	mov	r2, r0
 800122e:	460b      	mov	r3, r1
 8001230:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001234:	4934      	ldr	r1, [pc, #208]	@ (8001308 <main+0x250>)
 8001236:	f008 fccf 	bl	8009bd8 <siprintf>
			sprintf(display_str3, "Yaw: %.1f", imu->yaw);
 800123a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff f98a 	bl	8000558 <__aeabi_f2d>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	f107 0018 	add.w	r0, r7, #24
 800124c:	492f      	ldr	r1, [pc, #188]	@ (800130c <main+0x254>)
 800124e:	f008 fcc3 	bl	8009bd8 <siprintf>
			sprintf(display_str4, "IMU Mode");
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	492e      	ldr	r1, [pc, #184]	@ (8001310 <main+0x258>)
 8001256:	4618      	mov	r0, r3
 8001258:	f008 fcbe 	bl	8009bd8 <siprintf>
		}

		ssd1306_SetCursor(0, 0);
 800125c:	2100      	movs	r1, #0
 800125e:	2000      	movs	r0, #0
 8001260:	f002 ffd0 	bl	8004204 <ssd1306_SetCursor>
		ssd1306_WriteString(display_str1, Font_7x10, White);
 8001264:	4a2b      	ldr	r2, [pc, #172]	@ (8001314 <main+0x25c>)
 8001266:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 800126a:	2301      	movs	r3, #1
 800126c:	ca06      	ldmia	r2, {r1, r2}
 800126e:	f002 ffa3 	bl	80041b8 <ssd1306_WriteString>

		ssd1306_SetCursor(0, 12);
 8001272:	210c      	movs	r1, #12
 8001274:	2000      	movs	r0, #0
 8001276:	f002 ffc5 	bl	8004204 <ssd1306_SetCursor>
		ssd1306_WriteString(display_str2, Font_7x10, White);
 800127a:	4a26      	ldr	r2, [pc, #152]	@ (8001314 <main+0x25c>)
 800127c:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001280:	2301      	movs	r3, #1
 8001282:	ca06      	ldmia	r2, {r1, r2}
 8001284:	f002 ff98 	bl	80041b8 <ssd1306_WriteString>

		ssd1306_SetCursor(0, 24);
 8001288:	2118      	movs	r1, #24
 800128a:	2000      	movs	r0, #0
 800128c:	f002 ffba 	bl	8004204 <ssd1306_SetCursor>
		ssd1306_WriteString(display_str3, Font_7x10, White);
 8001290:	4a20      	ldr	r2, [pc, #128]	@ (8001314 <main+0x25c>)
 8001292:	f107 0018 	add.w	r0, r7, #24
 8001296:	2301      	movs	r3, #1
 8001298:	ca06      	ldmia	r2, {r1, r2}
 800129a:	f002 ff8d 	bl	80041b8 <ssd1306_WriteString>

		ssd1306_SetCursor(0, 36);
 800129e:	2124      	movs	r1, #36	@ 0x24
 80012a0:	2000      	movs	r0, #0
 80012a2:	f002 ffaf 	bl	8004204 <ssd1306_SetCursor>
		ssd1306_WriteString(display_str4, Font_7x10, White);
 80012a6:	4a1b      	ldr	r2, [pc, #108]	@ (8001314 <main+0x25c>)
 80012a8:	1d38      	adds	r0, r7, #4
 80012aa:	2301      	movs	r3, #1
 80012ac:	ca06      	ldmia	r2, {r1, r2}
 80012ae:	f002 ff83 	bl	80041b8 <ssd1306_WriteString>

		ssd1306_UpdateScreen(&hi2c3);
 80012b2:	4803      	ldr	r0, [pc, #12]	@ (80012c0 <main+0x208>)
 80012b4:	f002 fe6e 	bl	8003f94 <ssd1306_UpdateScreen>

		last_refresh_time = current_time;
 80012b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012ba:	663b      	str	r3, [r7, #96]	@ 0x60
  {
 80012bc:	e738      	b.n	8001130 <main+0x78>
 80012be:	bf00      	nop
 80012c0:	20000268 	.word	0x20000268
 80012c4:	20000314 	.word	0x20000314
 80012c8:	40020800 	.word	0x40020800
 80012cc:	20000434 	.word	0x20000434
 80012d0:	2000047c 	.word	0x2000047c
 80012d4:	20000480 	.word	0x20000480
 80012d8:	2000000a 	.word	0x2000000a
 80012dc:	2000000c 	.word	0x2000000c
 80012e0:	20000008 	.word	0x20000008
 80012e4:	20000526 	.word	0x20000526
 80012e8:	20000528 	.word	0x20000528
 80012ec:	0800cecc 	.word	0x0800cecc
 80012f0:	2000052c 	.word	0x2000052c
 80012f4:	0800cedc 	.word	0x0800cedc
 80012f8:	20000530 	.word	0x20000530
 80012fc:	0800ceec 	.word	0x0800ceec
 8001300:	0800cefc 	.word	0x0800cefc
 8001304:	0800cf08 	.word	0x0800cf08
 8001308:	0800cf14 	.word	0x0800cf14
 800130c:	0800cf20 	.word	0x0800cf20
 8001310:	0800cf2c 	.word	0x0800cf2c
 8001314:	20000000 	.word	0x20000000

08001318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b094      	sub	sp, #80	@ 0x50
 800131c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800131e:	f107 0320 	add.w	r3, r7, #32
 8001322:	2230      	movs	r2, #48	@ 0x30
 8001324:	2100      	movs	r1, #0
 8001326:	4618      	mov	r0, r3
 8001328:	f008 fcb9 	bl	8009c9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800132c:	f107 030c 	add.w	r3, r7, #12
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800133c:	2300      	movs	r3, #0
 800133e:	60bb      	str	r3, [r7, #8]
 8001340:	4b29      	ldr	r3, [pc, #164]	@ (80013e8 <SystemClock_Config+0xd0>)
 8001342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001344:	4a28      	ldr	r2, [pc, #160]	@ (80013e8 <SystemClock_Config+0xd0>)
 8001346:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800134a:	6413      	str	r3, [r2, #64]	@ 0x40
 800134c:	4b26      	ldr	r3, [pc, #152]	@ (80013e8 <SystemClock_Config+0xd0>)
 800134e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001350:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001354:	60bb      	str	r3, [r7, #8]
 8001356:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001358:	2300      	movs	r3, #0
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	4b23      	ldr	r3, [pc, #140]	@ (80013ec <SystemClock_Config+0xd4>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001364:	4a21      	ldr	r2, [pc, #132]	@ (80013ec <SystemClock_Config+0xd4>)
 8001366:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800136a:	6013      	str	r3, [r2, #0]
 800136c:	4b1f      	ldr	r3, [pc, #124]	@ (80013ec <SystemClock_Config+0xd4>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001374:	607b      	str	r3, [r7, #4]
 8001376:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001378:	2302      	movs	r3, #2
 800137a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800137c:	2301      	movs	r3, #1
 800137e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001380:	2310      	movs	r3, #16
 8001382:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001384:	2302      	movs	r3, #2
 8001386:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001388:	2300      	movs	r3, #0
 800138a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800138c:	2310      	movs	r3, #16
 800138e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001390:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001394:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001396:	2304      	movs	r3, #4
 8001398:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800139a:	2304      	movs	r3, #4
 800139c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800139e:	f107 0320 	add.w	r3, r7, #32
 80013a2:	4618      	mov	r0, r3
 80013a4:	f004 fb9c 	bl	8005ae0 <HAL_RCC_OscConfig>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80013ae:	f000 fb11 	bl	80019d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b2:	230f      	movs	r3, #15
 80013b4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013b6:	2302      	movs	r3, #2
 80013b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013c8:	f107 030c 	add.w	r3, r7, #12
 80013cc:	2102      	movs	r1, #2
 80013ce:	4618      	mov	r0, r3
 80013d0:	f004 fdfe 	bl	8005fd0 <HAL_RCC_ClockConfig>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80013da:	f000 fafb 	bl	80019d4 <Error_Handler>
  }
}
 80013de:	bf00      	nop
 80013e0:	3750      	adds	r7, #80	@ 0x50
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40023800 	.word	0x40023800
 80013ec:	40007000 	.word	0x40007000

080013f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013f4:	4b12      	ldr	r3, [pc, #72]	@ (8001440 <MX_I2C1_Init+0x50>)
 80013f6:	4a13      	ldr	r2, [pc, #76]	@ (8001444 <MX_I2C1_Init+0x54>)
 80013f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013fa:	4b11      	ldr	r3, [pc, #68]	@ (8001440 <MX_I2C1_Init+0x50>)
 80013fc:	4a12      	ldr	r2, [pc, #72]	@ (8001448 <MX_I2C1_Init+0x58>)
 80013fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001400:	4b0f      	ldr	r3, [pc, #60]	@ (8001440 <MX_I2C1_Init+0x50>)
 8001402:	2200      	movs	r2, #0
 8001404:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001406:	4b0e      	ldr	r3, [pc, #56]	@ (8001440 <MX_I2C1_Init+0x50>)
 8001408:	2200      	movs	r2, #0
 800140a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800140c:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <MX_I2C1_Init+0x50>)
 800140e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001412:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001414:	4b0a      	ldr	r3, [pc, #40]	@ (8001440 <MX_I2C1_Init+0x50>)
 8001416:	2200      	movs	r2, #0
 8001418:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800141a:	4b09      	ldr	r3, [pc, #36]	@ (8001440 <MX_I2C1_Init+0x50>)
 800141c:	2200      	movs	r2, #0
 800141e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001420:	4b07      	ldr	r3, [pc, #28]	@ (8001440 <MX_I2C1_Init+0x50>)
 8001422:	2200      	movs	r2, #0
 8001424:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001426:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <MX_I2C1_Init+0x50>)
 8001428:	2200      	movs	r2, #0
 800142a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800142c:	4804      	ldr	r0, [pc, #16]	@ (8001440 <MX_I2C1_Init+0x50>)
 800142e:	f003 fea9 	bl	8005184 <HAL_I2C_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001438:	f000 facc 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000214 	.word	0x20000214
 8001444:	40005400 	.word	0x40005400
 8001448:	000186a0 	.word	0x000186a0

0800144c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001450:	4b12      	ldr	r3, [pc, #72]	@ (800149c <MX_I2C3_Init+0x50>)
 8001452:	4a13      	ldr	r2, [pc, #76]	@ (80014a0 <MX_I2C3_Init+0x54>)
 8001454:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001456:	4b11      	ldr	r3, [pc, #68]	@ (800149c <MX_I2C3_Init+0x50>)
 8001458:	4a12      	ldr	r2, [pc, #72]	@ (80014a4 <MX_I2C3_Init+0x58>)
 800145a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800145c:	4b0f      	ldr	r3, [pc, #60]	@ (800149c <MX_I2C3_Init+0x50>)
 800145e:	2200      	movs	r2, #0
 8001460:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001462:	4b0e      	ldr	r3, [pc, #56]	@ (800149c <MX_I2C3_Init+0x50>)
 8001464:	2200      	movs	r2, #0
 8001466:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001468:	4b0c      	ldr	r3, [pc, #48]	@ (800149c <MX_I2C3_Init+0x50>)
 800146a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800146e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001470:	4b0a      	ldr	r3, [pc, #40]	@ (800149c <MX_I2C3_Init+0x50>)
 8001472:	2200      	movs	r2, #0
 8001474:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001476:	4b09      	ldr	r3, [pc, #36]	@ (800149c <MX_I2C3_Init+0x50>)
 8001478:	2200      	movs	r2, #0
 800147a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800147c:	4b07      	ldr	r3, [pc, #28]	@ (800149c <MX_I2C3_Init+0x50>)
 800147e:	2200      	movs	r2, #0
 8001480:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001482:	4b06      	ldr	r3, [pc, #24]	@ (800149c <MX_I2C3_Init+0x50>)
 8001484:	2200      	movs	r2, #0
 8001486:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001488:	4804      	ldr	r0, [pc, #16]	@ (800149c <MX_I2C3_Init+0x50>)
 800148a:	f003 fe7b 	bl	8005184 <HAL_I2C_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001494:	f000 fa9e 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001498:	bf00      	nop
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20000268 	.word	0x20000268
 80014a0:	40005c00 	.word	0x40005c00
 80014a4:	000186a0 	.word	0x000186a0

080014a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014ac:	4b17      	ldr	r3, [pc, #92]	@ (800150c <MX_SPI1_Init+0x64>)
 80014ae:	4a18      	ldr	r2, [pc, #96]	@ (8001510 <MX_SPI1_Init+0x68>)
 80014b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014b2:	4b16      	ldr	r3, [pc, #88]	@ (800150c <MX_SPI1_Init+0x64>)
 80014b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80014b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014ba:	4b14      	ldr	r3, [pc, #80]	@ (800150c <MX_SPI1_Init+0x64>)
 80014bc:	2200      	movs	r2, #0
 80014be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014c0:	4b12      	ldr	r3, [pc, #72]	@ (800150c <MX_SPI1_Init+0x64>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80014c6:	4b11      	ldr	r3, [pc, #68]	@ (800150c <MX_SPI1_Init+0x64>)
 80014c8:	2202      	movs	r2, #2
 80014ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80014cc:	4b0f      	ldr	r3, [pc, #60]	@ (800150c <MX_SPI1_Init+0x64>)
 80014ce:	2201      	movs	r2, #1
 80014d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014d2:	4b0e      	ldr	r3, [pc, #56]	@ (800150c <MX_SPI1_Init+0x64>)
 80014d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80014da:	4b0c      	ldr	r3, [pc, #48]	@ (800150c <MX_SPI1_Init+0x64>)
 80014dc:	2230      	movs	r2, #48	@ 0x30
 80014de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014e0:	4b0a      	ldr	r3, [pc, #40]	@ (800150c <MX_SPI1_Init+0x64>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014e6:	4b09      	ldr	r3, [pc, #36]	@ (800150c <MX_SPI1_Init+0x64>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014ec:	4b07      	ldr	r3, [pc, #28]	@ (800150c <MX_SPI1_Init+0x64>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80014f2:	4b06      	ldr	r3, [pc, #24]	@ (800150c <MX_SPI1_Init+0x64>)
 80014f4:	220a      	movs	r2, #10
 80014f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014f8:	4804      	ldr	r0, [pc, #16]	@ (800150c <MX_SPI1_Init+0x64>)
 80014fa:	f004 ff49 	bl	8006390 <HAL_SPI_Init>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001504:	f000 fa66 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}
 800150c:	200002bc 	.word	0x200002bc
 8001510:	40013000 	.word	0x40013000

08001514 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800151a:	f107 0308 	add.w	r3, r7, #8
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	605a      	str	r2, [r3, #4]
 8001524:	609a      	str	r2, [r3, #8]
 8001526:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001528:	463b      	mov	r3, r7
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001530:	4b1e      	ldr	r3, [pc, #120]	@ (80015ac <MX_TIM1_Init+0x98>)
 8001532:	4a1f      	ldr	r2, [pc, #124]	@ (80015b0 <MX_TIM1_Init+0x9c>)
 8001534:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8001536:	4b1d      	ldr	r3, [pc, #116]	@ (80015ac <MX_TIM1_Init+0x98>)
 8001538:	2253      	movs	r2, #83	@ 0x53
 800153a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800153c:	4b1b      	ldr	r3, [pc, #108]	@ (80015ac <MX_TIM1_Init+0x98>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001542:	4b1a      	ldr	r3, [pc, #104]	@ (80015ac <MX_TIM1_Init+0x98>)
 8001544:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001548:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800154a:	4b18      	ldr	r3, [pc, #96]	@ (80015ac <MX_TIM1_Init+0x98>)
 800154c:	2200      	movs	r2, #0
 800154e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001550:	4b16      	ldr	r3, [pc, #88]	@ (80015ac <MX_TIM1_Init+0x98>)
 8001552:	2200      	movs	r2, #0
 8001554:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001556:	4b15      	ldr	r3, [pc, #84]	@ (80015ac <MX_TIM1_Init+0x98>)
 8001558:	2200      	movs	r2, #0
 800155a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800155c:	4813      	ldr	r0, [pc, #76]	@ (80015ac <MX_TIM1_Init+0x98>)
 800155e:	f005 fce9 	bl	8006f34 <HAL_TIM_Base_Init>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001568:	f000 fa34 	bl	80019d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800156c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001570:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001572:	f107 0308 	add.w	r3, r7, #8
 8001576:	4619      	mov	r1, r3
 8001578:	480c      	ldr	r0, [pc, #48]	@ (80015ac <MX_TIM1_Init+0x98>)
 800157a:	f006 f973 	bl	8007864 <HAL_TIM_ConfigClockSource>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001584:	f000 fa26 	bl	80019d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001588:	2300      	movs	r3, #0
 800158a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800158c:	2300      	movs	r3, #0
 800158e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001590:	463b      	mov	r3, r7
 8001592:	4619      	mov	r1, r3
 8001594:	4805      	ldr	r0, [pc, #20]	@ (80015ac <MX_TIM1_Init+0x98>)
 8001596:	f006 fd2d 	bl	8007ff4 <HAL_TIMEx_MasterConfigSynchronization>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80015a0:	f000 fa18 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015a4:	bf00      	nop
 80015a6:	3718      	adds	r7, #24
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000314 	.word	0x20000314
 80015b0:	40010000 	.word	0x40010000

080015b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08c      	sub	sp, #48	@ 0x30
 80015b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80015ba:	f107 030c 	add.w	r3, r7, #12
 80015be:	2224      	movs	r2, #36	@ 0x24
 80015c0:	2100      	movs	r1, #0
 80015c2:	4618      	mov	r0, r3
 80015c4:	f008 fb6b 	bl	8009c9e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c8:	1d3b      	adds	r3, r7, #4
 80015ca:	2200      	movs	r2, #0
 80015cc:	601a      	str	r2, [r3, #0]
 80015ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015d0:	4b21      	ldr	r3, [pc, #132]	@ (8001658 <MX_TIM2_Init+0xa4>)
 80015d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001658 <MX_TIM2_Init+0xa4>)
 80015da:	2200      	movs	r2, #0
 80015dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015de:	4b1e      	ldr	r3, [pc, #120]	@ (8001658 <MX_TIM2_Init+0xa4>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80015e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001658 <MX_TIM2_Init+0xa4>)
 80015e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80015ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001658 <MX_TIM2_Init+0xa4>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015f2:	4b19      	ldr	r3, [pc, #100]	@ (8001658 <MX_TIM2_Init+0xa4>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80015f8:	2303      	movs	r3, #3
 80015fa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015fc:	2300      	movs	r3, #0
 80015fe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001600:	2301      	movs	r3, #1
 8001602:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001604:	2300      	movs	r3, #0
 8001606:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800160c:	2300      	movs	r3, #0
 800160e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001610:	2301      	movs	r3, #1
 8001612:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001614:	2300      	movs	r3, #0
 8001616:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001618:	2300      	movs	r3, #0
 800161a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800161c:	f107 030c 	add.w	r3, r7, #12
 8001620:	4619      	mov	r1, r3
 8001622:	480d      	ldr	r0, [pc, #52]	@ (8001658 <MX_TIM2_Init+0xa4>)
 8001624:	f005 fe38 	bl	8007298 <HAL_TIM_Encoder_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800162e:	f000 f9d1 	bl	80019d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001632:	2300      	movs	r3, #0
 8001634:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001636:	2300      	movs	r3, #0
 8001638:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	4619      	mov	r1, r3
 800163e:	4806      	ldr	r0, [pc, #24]	@ (8001658 <MX_TIM2_Init+0xa4>)
 8001640:	f006 fcd8 	bl	8007ff4 <HAL_TIMEx_MasterConfigSynchronization>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800164a:	f000 f9c3 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	3730      	adds	r7, #48	@ 0x30
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	2000035c 	.word	0x2000035c

0800165c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08c      	sub	sp, #48	@ 0x30
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001662:	f107 030c 	add.w	r3, r7, #12
 8001666:	2224      	movs	r2, #36	@ 0x24
 8001668:	2100      	movs	r1, #0
 800166a:	4618      	mov	r0, r3
 800166c:	f008 fb17 	bl	8009c9e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001670:	1d3b      	adds	r3, r7, #4
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001678:	4b20      	ldr	r3, [pc, #128]	@ (80016fc <MX_TIM3_Init+0xa0>)
 800167a:	4a21      	ldr	r2, [pc, #132]	@ (8001700 <MX_TIM3_Init+0xa4>)
 800167c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800167e:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <MX_TIM3_Init+0xa0>)
 8001680:	2200      	movs	r2, #0
 8001682:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001684:	4b1d      	ldr	r3, [pc, #116]	@ (80016fc <MX_TIM3_Init+0xa0>)
 8001686:	2200      	movs	r2, #0
 8001688:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800168a:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <MX_TIM3_Init+0xa0>)
 800168c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001690:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001692:	4b1a      	ldr	r3, [pc, #104]	@ (80016fc <MX_TIM3_Init+0xa0>)
 8001694:	2200      	movs	r2, #0
 8001696:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001698:	4b18      	ldr	r3, [pc, #96]	@ (80016fc <MX_TIM3_Init+0xa0>)
 800169a:	2200      	movs	r2, #0
 800169c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800169e:	2303      	movs	r3, #3
 80016a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016a2:	2300      	movs	r3, #0
 80016a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016a6:	2301      	movs	r3, #1
 80016a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016aa:	2300      	movs	r3, #0
 80016ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016b2:	2300      	movs	r3, #0
 80016b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016b6:	2301      	movs	r3, #1
 80016b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016ba:	2300      	movs	r3, #0
 80016bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80016be:	2300      	movs	r3, #0
 80016c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80016c2:	f107 030c 	add.w	r3, r7, #12
 80016c6:	4619      	mov	r1, r3
 80016c8:	480c      	ldr	r0, [pc, #48]	@ (80016fc <MX_TIM3_Init+0xa0>)
 80016ca:	f005 fde5 	bl	8007298 <HAL_TIM_Encoder_Init>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80016d4:	f000 f97e 	bl	80019d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016d8:	2300      	movs	r3, #0
 80016da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016dc:	2300      	movs	r3, #0
 80016de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016e0:	1d3b      	adds	r3, r7, #4
 80016e2:	4619      	mov	r1, r3
 80016e4:	4805      	ldr	r0, [pc, #20]	@ (80016fc <MX_TIM3_Init+0xa0>)
 80016e6:	f006 fc85 	bl	8007ff4 <HAL_TIMEx_MasterConfigSynchronization>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80016f0:	f000 f970 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016f4:	bf00      	nop
 80016f6:	3730      	adds	r7, #48	@ 0x30
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	200003a4 	.word	0x200003a4
 8001700:	40000400 	.word	0x40000400

08001704 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b08a      	sub	sp, #40	@ 0x28
 8001708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800170a:	f107 0320 	add.w	r3, r7, #32
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001714:	1d3b      	adds	r3, r7, #4
 8001716:	2200      	movs	r2, #0
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	605a      	str	r2, [r3, #4]
 800171c:	609a      	str	r2, [r3, #8]
 800171e:	60da      	str	r2, [r3, #12]
 8001720:	611a      	str	r2, [r3, #16]
 8001722:	615a      	str	r2, [r3, #20]
 8001724:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001726:	4b27      	ldr	r3, [pc, #156]	@ (80017c4 <MX_TIM4_Init+0xc0>)
 8001728:	4a27      	ldr	r2, [pc, #156]	@ (80017c8 <MX_TIM4_Init+0xc4>)
 800172a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800172c:	4b25      	ldr	r3, [pc, #148]	@ (80017c4 <MX_TIM4_Init+0xc0>)
 800172e:	2200      	movs	r2, #0
 8001730:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001732:	4b24      	ldr	r3, [pc, #144]	@ (80017c4 <MX_TIM4_Init+0xc0>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8001738:	4b22      	ldr	r3, [pc, #136]	@ (80017c4 <MX_TIM4_Init+0xc0>)
 800173a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800173e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001740:	4b20      	ldr	r3, [pc, #128]	@ (80017c4 <MX_TIM4_Init+0xc0>)
 8001742:	2200      	movs	r2, #0
 8001744:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001746:	4b1f      	ldr	r3, [pc, #124]	@ (80017c4 <MX_TIM4_Init+0xc0>)
 8001748:	2200      	movs	r2, #0
 800174a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800174c:	481d      	ldr	r0, [pc, #116]	@ (80017c4 <MX_TIM4_Init+0xc0>)
 800174e:	f005 fca3 	bl	8007098 <HAL_TIM_PWM_Init>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001758:	f000 f93c 	bl	80019d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800175c:	2300      	movs	r3, #0
 800175e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001760:	2300      	movs	r3, #0
 8001762:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001764:	f107 0320 	add.w	r3, r7, #32
 8001768:	4619      	mov	r1, r3
 800176a:	4816      	ldr	r0, [pc, #88]	@ (80017c4 <MX_TIM4_Init+0xc0>)
 800176c:	f006 fc42 	bl	8007ff4 <HAL_TIMEx_MasterConfigSynchronization>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001776:	f000 f92d 	bl	80019d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800177a:	2360      	movs	r3, #96	@ 0x60
 800177c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001782:	2300      	movs	r3, #0
 8001784:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001786:	2300      	movs	r3, #0
 8001788:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800178a:	1d3b      	adds	r3, r7, #4
 800178c:	2208      	movs	r2, #8
 800178e:	4619      	mov	r1, r3
 8001790:	480c      	ldr	r0, [pc, #48]	@ (80017c4 <MX_TIM4_Init+0xc0>)
 8001792:	f005 ffa5 	bl	80076e0 <HAL_TIM_PWM_ConfigChannel>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d001      	beq.n	80017a0 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 800179c:	f000 f91a 	bl	80019d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	220c      	movs	r2, #12
 80017a4:	4619      	mov	r1, r3
 80017a6:	4807      	ldr	r0, [pc, #28]	@ (80017c4 <MX_TIM4_Init+0xc0>)
 80017a8:	f005 ff9a 	bl	80076e0 <HAL_TIM_PWM_ConfigChannel>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 80017b2:	f000 f90f 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80017b6:	4803      	ldr	r0, [pc, #12]	@ (80017c4 <MX_TIM4_Init+0xc0>)
 80017b8:	f002 ff32 	bl	8004620 <HAL_TIM_MspPostInit>

}
 80017bc:	bf00      	nop
 80017be:	3728      	adds	r7, #40	@ 0x28
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	200003ec 	.word	0x200003ec
 80017c8:	40000800 	.word	0x40000800

080017cc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80017d0:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <MX_USART6_UART_Init+0x4c>)
 80017d2:	4a12      	ldr	r2, [pc, #72]	@ (800181c <MX_USART6_UART_Init+0x50>)
 80017d4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80017d6:	4b10      	ldr	r3, [pc, #64]	@ (8001818 <MX_USART6_UART_Init+0x4c>)
 80017d8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80017dc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80017de:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <MX_USART6_UART_Init+0x4c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80017e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001818 <MX_USART6_UART_Init+0x4c>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80017ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <MX_USART6_UART_Init+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80017f0:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <MX_USART6_UART_Init+0x4c>)
 80017f2:	220c      	movs	r2, #12
 80017f4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f6:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <MX_USART6_UART_Init+0x4c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80017fc:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <MX_USART6_UART_Init+0x4c>)
 80017fe:	2200      	movs	r2, #0
 8001800:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001802:	4805      	ldr	r0, [pc, #20]	@ (8001818 <MX_USART6_UART_Init+0x4c>)
 8001804:	f006 fc78 	bl	80080f8 <HAL_UART_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800180e:	f000 f8e1 	bl	80019d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000434 	.word	0x20000434
 800181c:	40011400 	.word	0x40011400

08001820 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b088      	sub	sp, #32
 8001824:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001826:	f107 030c 	add.w	r3, r7, #12
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]
 8001832:	60da      	str	r2, [r3, #12]
 8001834:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	60bb      	str	r3, [r7, #8]
 800183a:	4b49      	ldr	r3, [pc, #292]	@ (8001960 <MX_GPIO_Init+0x140>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	4a48      	ldr	r2, [pc, #288]	@ (8001960 <MX_GPIO_Init+0x140>)
 8001840:	f043 0304 	orr.w	r3, r3, #4
 8001844:	6313      	str	r3, [r2, #48]	@ 0x30
 8001846:	4b46      	ldr	r3, [pc, #280]	@ (8001960 <MX_GPIO_Init+0x140>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184a:	f003 0304 	and.w	r3, r3, #4
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	607b      	str	r3, [r7, #4]
 8001856:	4b42      	ldr	r3, [pc, #264]	@ (8001960 <MX_GPIO_Init+0x140>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185a:	4a41      	ldr	r2, [pc, #260]	@ (8001960 <MX_GPIO_Init+0x140>)
 800185c:	f043 0301 	orr.w	r3, r3, #1
 8001860:	6313      	str	r3, [r2, #48]	@ 0x30
 8001862:	4b3f      	ldr	r3, [pc, #252]	@ (8001960 <MX_GPIO_Init+0x140>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	603b      	str	r3, [r7, #0]
 8001872:	4b3b      	ldr	r3, [pc, #236]	@ (8001960 <MX_GPIO_Init+0x140>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	4a3a      	ldr	r2, [pc, #232]	@ (8001960 <MX_GPIO_Init+0x140>)
 8001878:	f043 0302 	orr.w	r3, r3, #2
 800187c:	6313      	str	r3, [r2, #48]	@ 0x30
 800187e:	4b38      	ldr	r3, [pc, #224]	@ (8001960 <MX_GPIO_Init+0x140>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	603b      	str	r3, [r7, #0]
 8001888:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 800188a:	2200      	movs	r2, #0
 800188c:	2110      	movs	r1, #16
 800188e:	4835      	ldr	r0, [pc, #212]	@ (8001964 <MX_GPIO_Init+0x144>)
 8001890:	f003 fc46 	bl	8005120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BIN2_Pin|BIN1_Pin|AIN1_Pin|AIN2_Pin, GPIO_PIN_RESET);
 8001894:	2200      	movs	r2, #0
 8001896:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800189a:	4833      	ldr	r0, [pc, #204]	@ (8001968 <MX_GPIO_Init+0x148>)
 800189c:	f003 fc40 	bl	8005120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80018a0:	2200      	movs	r2, #0
 80018a2:	2180      	movs	r1, #128	@ 0x80
 80018a4:	4831      	ldr	r0, [pc, #196]	@ (800196c <MX_GPIO_Init+0x14c>)
 80018a6:	f003 fc3b 	bl	8005120 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 80018aa:	2310      	movs	r3, #16
 80018ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ae:	2301      	movs	r3, #1
 80018b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 80018ba:	f107 030c 	add.w	r3, r7, #12
 80018be:	4619      	mov	r1, r3
 80018c0:	4828      	ldr	r0, [pc, #160]	@ (8001964 <MX_GPIO_Init+0x144>)
 80018c2:	f003 faa9 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018c6:	2302      	movs	r3, #2
 80018c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018ca:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80018ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d4:	f107 030c 	add.w	r3, r7, #12
 80018d8:	4619      	mov	r1, r3
 80018da:	4823      	ldr	r0, [pc, #140]	@ (8001968 <MX_GPIO_Init+0x148>)
 80018dc:	f003 fa9c 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pins : BIN2_Pin BIN1_Pin AIN1_Pin AIN2_Pin */
  GPIO_InitStruct.Pin = BIN2_Pin|BIN1_Pin|AIN1_Pin|AIN2_Pin;
 80018e0:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80018e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018e6:	2301      	movs	r3, #1
 80018e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ea:	2300      	movs	r3, #0
 80018ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f2:	f107 030c 	add.w	r3, r7, #12
 80018f6:	4619      	mov	r1, r3
 80018f8:	481b      	ldr	r0, [pc, #108]	@ (8001968 <MX_GPIO_Init+0x148>)
 80018fa:	f003 fa8d 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80018fe:	2380      	movs	r3, #128	@ 0x80
 8001900:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001902:	2301      	movs	r3, #1
 8001904:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800190e:	f107 030c 	add.w	r3, r7, #12
 8001912:	4619      	mov	r1, r3
 8001914:	4815      	ldr	r0, [pc, #84]	@ (800196c <MX_GPIO_Init+0x14c>)
 8001916:	f003 fa7f 	bl	8004e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800191a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800191e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001920:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001924:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192a:	f107 030c 	add.w	r3, r7, #12
 800192e:	4619      	mov	r1, r3
 8001930:	480c      	ldr	r0, [pc, #48]	@ (8001964 <MX_GPIO_Init+0x144>)
 8001932:	f003 fa71 	bl	8004e18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2100      	movs	r1, #0
 800193a:	2007      	movs	r0, #7
 800193c:	f003 f9a3 	bl	8004c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001940:	2007      	movs	r0, #7
 8001942:	f003 f9bc 	bl	8004cbe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2100      	movs	r1, #0
 800194a:	2028      	movs	r0, #40	@ 0x28
 800194c:	f003 f99b 	bl	8004c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001950:	2028      	movs	r0, #40	@ 0x28
 8001952:	f003 f9b4 	bl	8004cbe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001956:	bf00      	nop
 8001958:	3720      	adds	r7, #32
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40023800 	.word	0x40023800
 8001964:	40020000 	.word	0x40020000
 8001968:	40020400 	.word	0x40020400
 800196c:	40020800 	.word	0x40020800

08001970 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
	if (htim == &htim1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4a06      	ldr	r2, [pc, #24]	@ (8001994 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d102      	bne.n	8001986 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		timer_flag = 1;
 8001980:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001982:	2201      	movs	r2, #1
 8001984:	701a      	strb	r2, [r3, #0]
	}
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	20000314 	.word	0x20000314
 8001998:	2000047c 	.word	0x2000047c

0800199c <_write>:
int _write(int file, char *ptr, int len)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	e009      	b.n	80019c2 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	1c5a      	adds	r2, r3, #1
 80019b2:	60ba      	str	r2, [r7, #8]
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff fac6 	bl	8000f48 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	3301      	adds	r3, #1
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	697a      	ldr	r2, [r7, #20]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	dbf1      	blt.n	80019ae <_write+0x12>
	}
	return len;
 80019ca:	687b      	ldr	r3, [r7, #4]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3718      	adds	r7, #24
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019d8:	b672      	cpsid	i
}
 80019da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019dc:	bf00      	nop
 80019de:	e7fd      	b.n	80019dc <Error_Handler+0x8>

080019e0 <Motor_Debug_PWMTest>:
  * @brief  PWM
  * @param  None
  * @retval None
  */
void Motor_Debug_PWMTest(void)
{
 80019e0:	b5b0      	push	{r4, r5, r7, lr}
 80019e2:	b0c6      	sub	sp, #280	@ 0x118
 80019e4:	af04      	add	r7, sp, #16
    char buffer[200];
    
    // 
    HAL_UART_Transmit(&huart6, (uint8_t*)"=== PWM Output Test ===\r\n", 26, HAL_MAX_DELAY);
 80019e6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ea:	221a      	movs	r2, #26
 80019ec:	498e      	ldr	r1, [pc, #568]	@ (8001c28 <Motor_Debug_PWMTest+0x248>)
 80019ee:	488f      	ldr	r0, [pc, #572]	@ (8001c2c <Motor_Debug_PWMTest+0x24c>)
 80019f0:	f006 fbd2 	bl	8008198 <HAL_UART_Transmit>
    
    // TIM4
    sprintf(buffer, "TIM4 Config:\r\n");
 80019f4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019f8:	498d      	ldr	r1, [pc, #564]	@ (8001c30 <Motor_Debug_PWMTest+0x250>)
 80019fa:	4618      	mov	r0, r3
 80019fc:	f008 f8ec 	bl	8009bd8 <siprintf>
    HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001a00:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a04:	4618      	mov	r0, r3
 8001a06:	f7fe fc3b 	bl	8000280 <strlen>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	b29a      	uxth	r2, r3
 8001a0e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001a12:	f04f 33ff 	mov.w	r3, #4294967295
 8001a16:	4885      	ldr	r0, [pc, #532]	@ (8001c2c <Motor_Debug_PWMTest+0x24c>)
 8001a18:	f006 fbbe 	bl	8008198 <HAL_UART_Transmit>
    
    sprintf(buffer, "  Prescaler: %lu\r\n", htim4.Init.Prescaler);
 8001a1c:	4b85      	ldr	r3, [pc, #532]	@ (8001c34 <Motor_Debug_PWMTest+0x254>)
 8001a1e:	685a      	ldr	r2, [r3, #4]
 8001a20:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a24:	4984      	ldr	r1, [pc, #528]	@ (8001c38 <Motor_Debug_PWMTest+0x258>)
 8001a26:	4618      	mov	r0, r3
 8001a28:	f008 f8d6 	bl	8009bd8 <siprintf>
    HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001a2c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7fe fc25 	bl	8000280 <strlen>
 8001a36:	4603      	mov	r3, r0
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	487a      	ldr	r0, [pc, #488]	@ (8001c2c <Motor_Debug_PWMTest+0x24c>)
 8001a44:	f006 fba8 	bl	8008198 <HAL_UART_Transmit>
    
    sprintf(buffer, "  Period: %lu\r\n", htim4.Init.Period);
 8001a48:	4b7a      	ldr	r3, [pc, #488]	@ (8001c34 <Motor_Debug_PWMTest+0x254>)
 8001a4a:	68da      	ldr	r2, [r3, #12]
 8001a4c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a50:	497a      	ldr	r1, [pc, #488]	@ (8001c3c <Motor_Debug_PWMTest+0x25c>)
 8001a52:	4618      	mov	r0, r3
 8001a54:	f008 f8c0 	bl	8009bd8 <siprintf>
    HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001a58:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7fe fc0f 	bl	8000280 <strlen>
 8001a62:	4603      	mov	r3, r0
 8001a64:	b29a      	uxth	r2, r3
 8001a66:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001a6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a6e:	486f      	ldr	r0, [pc, #444]	@ (8001c2c <Motor_Debug_PWMTest+0x24c>)
 8001a70:	f006 fb92 	bl	8008198 <HAL_UART_Transmit>
    
    sprintf(buffer, "  Clock Division: %lu\r\n", htim4.Init.ClockDivision);
 8001a74:	4b6f      	ldr	r3, [pc, #444]	@ (8001c34 <Motor_Debug_PWMTest+0x254>)
 8001a76:	691a      	ldr	r2, [r3, #16]
 8001a78:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a7c:	4970      	ldr	r1, [pc, #448]	@ (8001c40 <Motor_Debug_PWMTest+0x260>)
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f008 f8aa 	bl	8009bd8 <siprintf>
    HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001a84:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7fe fbf9 	bl	8000280 <strlen>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9a:	4864      	ldr	r0, [pc, #400]	@ (8001c2c <Motor_Debug_PWMTest+0x24c>)
 8001a9c:	f006 fb7c 	bl	8008198 <HAL_UART_Transmit>
    
    // PWM
    // APB1TimFreq = 84MHz (.ioc)
    uint32_t timer_freq = 84000000; // 84MHz
 8001aa0:	4b68      	ldr	r3, [pc, #416]	@ (8001c44 <Motor_Debug_PWMTest+0x264>)
 8001aa2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    uint32_t pwm_freq = timer_freq / ((htim4.Init.Prescaler + 1) * (htim4.Init.Period + 1));
 8001aa6:	4b63      	ldr	r3, [pc, #396]	@ (8001c34 <Motor_Debug_PWMTest+0x254>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	4a61      	ldr	r2, [pc, #388]	@ (8001c34 <Motor_Debug_PWMTest+0x254>)
 8001aae:	68d2      	ldr	r2, [r2, #12]
 8001ab0:	3201      	adds	r2, #1
 8001ab2:	fb02 f303 	mul.w	r3, r2, r3
 8001ab6:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 8001aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001abe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    sprintf(buffer, "  Calculated PWM Freq: %lu Hz\r\n", pwm_freq);
 8001ac2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ac6:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8001aca:	495f      	ldr	r1, [pc, #380]	@ (8001c48 <Motor_Debug_PWMTest+0x268>)
 8001acc:	4618      	mov	r0, r3
 8001ace:	f008 f883 	bl	8009bd8 <siprintf>
    HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001ad2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7fe fbd2 	bl	8000280 <strlen>
 8001adc:	4603      	mov	r3, r0
 8001ade:	b29a      	uxth	r2, r3
 8001ae0:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001ae4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ae8:	4850      	ldr	r0, [pc, #320]	@ (8001c2c <Motor_Debug_PWMTest+0x24c>)
 8001aea:	f006 fb55 	bl	8008198 <HAL_UART_Transmit>
    
    // PWM
    HAL_UART_Transmit(&huart6, (uint8_t*)"Testing PWM values:\r\n", 21, HAL_MAX_DELAY);
 8001aee:	f04f 33ff 	mov.w	r3, #4294967295
 8001af2:	2215      	movs	r2, #21
 8001af4:	4955      	ldr	r1, [pc, #340]	@ (8001c4c <Motor_Debug_PWMTest+0x26c>)
 8001af6:	484d      	ldr	r0, [pc, #308]	@ (8001c2c <Motor_Debug_PWMTest+0x24c>)
 8001af8:	f006 fb4e 	bl	8008198 <HAL_UART_Transmit>
    
    uint32_t test_values[] = {0, 100, 500, 1000, 2000, 3000, 5000, 7000, 9000, 9999};
 8001afc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001b00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001b04:	4a52      	ldr	r2, [pc, #328]	@ (8001c50 <Motor_Debug_PWMTest+0x270>)
 8001b06:	461c      	mov	r4, r3
 8001b08:	4615      	mov	r5, r2
 8001b0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b12:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b16:	e884 0003 	stmia.w	r4, {r0, r1}
    uint8_t num_tests = sizeof(test_values) / sizeof(test_values[0]);
 8001b1a:	230a      	movs	r3, #10
 8001b1c:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb
    
    for (uint8_t i = 0; i < num_tests; i++) {
 8001b20:	2300      	movs	r3, #0
 8001b22:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
 8001b26:	e061      	b.n	8001bec <Motor_Debug_PWMTest+0x20c>
        uint32_t pwm_value = test_values[i];
 8001b28:	f897 2107 	ldrb.w	r2, [r7, #263]	@ 0x107
 8001b2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001b30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001b34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b38:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
        
        // PWM
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pwm_value);  // Left motor
 8001b3c:	4b3d      	ldr	r3, [pc, #244]	@ (8001c34 <Motor_Debug_PWMTest+0x254>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001b44:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pwm_value);  // Right motor
 8001b46:	4b3b      	ldr	r3, [pc, #236]	@ (8001c34 <Motor_Debug_PWMTest+0x254>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001b4e:	641a      	str	r2, [r3, #64]	@ 0x40
        
        // 
        float duty_cycle = (float)pwm_value / 9999.0 * 100.0;
 8001b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001b54:	ee07 3a90 	vmov	s15, r3
 8001b58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b5c:	ee17 0a90 	vmov	r0, s15
 8001b60:	f7fe fcfa 	bl	8000558 <__aeabi_f2d>
 8001b64:	a32e      	add	r3, pc, #184	@ (adr r3, 8001c20 <Motor_Debug_PWMTest+0x240>)
 8001b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6a:	f7fe fe77 	bl	800085c <__aeabi_ddiv>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
 8001b72:	4610      	mov	r0, r2
 8001b74:	4619      	mov	r1, r3
 8001b76:	f04f 0200 	mov.w	r2, #0
 8001b7a:	4b36      	ldr	r3, [pc, #216]	@ (8001c54 <Motor_Debug_PWMTest+0x274>)
 8001b7c:	f7fe fd44 	bl	8000608 <__aeabi_dmul>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	4610      	mov	r0, r2
 8001b86:	4619      	mov	r1, r3
 8001b88:	f7ff f816 	bl	8000bb8 <__aeabi_d2f>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
        
        sprintf(buffer, "  PWM: %5lu, Duty: %5.1f%%, Speed: %3d%%\r\n", 
 8001b92:	f8d7 00f0 	ldr.w	r0, [r7, #240]	@ 0xf0
 8001b96:	f7fe fcdf 	bl	8000558 <__aeabi_f2d>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8001ba2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ba6:	ee17 1a90 	vmov	r1, s15
 8001baa:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8001bae:	9102      	str	r1, [sp, #8]
 8001bb0:	e9cd 2300 	strd	r2, r3, [sp]
 8001bb4:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001bb8:	4927      	ldr	r1, [pc, #156]	@ (8001c58 <Motor_Debug_PWMTest+0x278>)
 8001bba:	f008 f80d 	bl	8009bd8 <siprintf>
                pwm_value, duty_cycle, (int)(duty_cycle));
        HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001bbe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe fb5c 	bl	8000280 <strlen>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd4:	4815      	ldr	r0, [pc, #84]	@ (8001c2c <Motor_Debug_PWMTest+0x24c>)
 8001bd6:	f006 fadf 	bl	8008198 <HAL_UART_Transmit>
        
        HAL_Delay(2000);  // 2
 8001bda:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001bde:	f002 ff53 	bl	8004a88 <HAL_Delay>
    for (uint8_t i = 0; i < num_tests; i++) {
 8001be2:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8001be6:	3301      	adds	r3, #1
 8001be8:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
 8001bec:	f897 2107 	ldrb.w	r2, [r7, #263]	@ 0x107
 8001bf0:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d397      	bcc.n	8001b28 <Motor_Debug_PWMTest+0x148>
    }
    
    // PWM
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8001bf8:	4b0e      	ldr	r3, [pc, #56]	@ (8001c34 <Motor_Debug_PWMTest+0x254>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8001c00:	4b0c      	ldr	r3, [pc, #48]	@ (8001c34 <Motor_Debug_PWMTest+0x254>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2200      	movs	r2, #0
 8001c06:	641a      	str	r2, [r3, #64]	@ 0x40
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"PWM Test completed!\r\n", 21, HAL_MAX_DELAY);
 8001c08:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0c:	2215      	movs	r2, #21
 8001c0e:	4913      	ldr	r1, [pc, #76]	@ (8001c5c <Motor_Debug_PWMTest+0x27c>)
 8001c10:	4806      	ldr	r0, [pc, #24]	@ (8001c2c <Motor_Debug_PWMTest+0x24c>)
 8001c12:	f006 fac1 	bl	8008198 <HAL_UART_Transmit>
}
 8001c16:	bf00      	nop
 8001c18:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8001c20:	00000000 	.word	0x00000000
 8001c24:	40c38780 	.word	0x40c38780
 8001c28:	0800cf38 	.word	0x0800cf38
 8001c2c:	20000434 	.word	0x20000434
 8001c30:	0800cf54 	.word	0x0800cf54
 8001c34:	200003ec 	.word	0x200003ec
 8001c38:	0800cf64 	.word	0x0800cf64
 8001c3c:	0800cf78 	.word	0x0800cf78
 8001c40:	0800cf88 	.word	0x0800cf88
 8001c44:	0501bd00 	.word	0x0501bd00
 8001c48:	0800cfa0 	.word	0x0800cfa0
 8001c4c:	0800cfc0 	.word	0x0800cfc0
 8001c50:	0800d01c 	.word	0x0800d01c
 8001c54:	40590000 	.word	0x40590000
 8001c58:	0800cfd8 	.word	0x0800cfd8
 8001c5c:	0800d004 	.word	0x0800d004

08001c60 <Motor_Debug_DirectionTest>:
  * @brief  
  * @param  None
  * @retval None
  */
void Motor_Debug_DirectionTest(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b09a      	sub	sp, #104	@ 0x68
 8001c64:	af00      	add	r7, sp, #0
    char buffer[100];
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"=== Direction Pin Test ===\r\n", 29, HAL_MAX_DELAY);
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6a:	221d      	movs	r2, #29
 8001c6c:	4951      	ldr	r1, [pc, #324]	@ (8001db4 <Motor_Debug_DirectionTest+0x154>)
 8001c6e:	4852      	ldr	r0, [pc, #328]	@ (8001db8 <Motor_Debug_DirectionTest+0x158>)
 8001c70:	f006 fa92 	bl	8008198 <HAL_UART_Transmit>
    
    // 
    HAL_UART_Transmit(&huart6, (uint8_t*)"Left Motor Direction Test:\r\n", 28, HAL_MAX_DELAY);
 8001c74:	f04f 33ff 	mov.w	r3, #4294967295
 8001c78:	221c      	movs	r2, #28
 8001c7a:	4950      	ldr	r1, [pc, #320]	@ (8001dbc <Motor_Debug_DirectionTest+0x15c>)
 8001c7c:	484e      	ldr	r0, [pc, #312]	@ (8001db8 <Motor_Debug_DirectionTest+0x158>)
 8001c7e:	f006 fa8b 	bl	8008198 <HAL_UART_Transmit>
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"  Forward: AIN1=1, AIN2=0\r\n", 27, HAL_MAX_DELAY);
 8001c82:	f04f 33ff 	mov.w	r3, #4294967295
 8001c86:	221b      	movs	r2, #27
 8001c88:	494d      	ldr	r1, [pc, #308]	@ (8001dc0 <Motor_Debug_DirectionTest+0x160>)
 8001c8a:	484b      	ldr	r0, [pc, #300]	@ (8001db8 <Motor_Debug_DirectionTest+0x158>)
 8001c8c:	f006 fa84 	bl	8008198 <HAL_UART_Transmit>
    HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_SET);
 8001c90:	2201      	movs	r2, #1
 8001c92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c96:	484b      	ldr	r0, [pc, #300]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001c98:	f003 fa42 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET);
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ca2:	4848      	ldr	r0, [pc, #288]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001ca4:	f003 fa3c 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8001ca8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cac:	f002 feec 	bl	8004a88 <HAL_Delay>
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"  Backward: AIN1=0, AIN2=1\r\n", 28, HAL_MAX_DELAY);
 8001cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb4:	221c      	movs	r2, #28
 8001cb6:	4944      	ldr	r1, [pc, #272]	@ (8001dc8 <Motor_Debug_DirectionTest+0x168>)
 8001cb8:	483f      	ldr	r0, [pc, #252]	@ (8001db8 <Motor_Debug_DirectionTest+0x158>)
 8001cba:	f006 fa6d 	bl	8008198 <HAL_UART_Transmit>
    HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_RESET);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cc4:	483f      	ldr	r0, [pc, #252]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001cc6:	f003 fa2b 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_SET);
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cd0:	483c      	ldr	r0, [pc, #240]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001cd2:	f003 fa25 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8001cd6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cda:	f002 fed5 	bl	8004a88 <HAL_Delay>
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"  Stop: AIN1=0, AIN2=0\r\n", 24, HAL_MAX_DELAY);
 8001cde:	f04f 33ff 	mov.w	r3, #4294967295
 8001ce2:	2218      	movs	r2, #24
 8001ce4:	4939      	ldr	r1, [pc, #228]	@ (8001dcc <Motor_Debug_DirectionTest+0x16c>)
 8001ce6:	4834      	ldr	r0, [pc, #208]	@ (8001db8 <Motor_Debug_DirectionTest+0x158>)
 8001ce8:	f006 fa56 	bl	8008198 <HAL_UART_Transmit>
    HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_RESET);
 8001cec:	2200      	movs	r2, #0
 8001cee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001cf2:	4834      	ldr	r0, [pc, #208]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001cf4:	f003 fa14 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET);
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cfe:	4831      	ldr	r0, [pc, #196]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001d00:	f003 fa0e 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8001d04:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d08:	f002 febe 	bl	8004a88 <HAL_Delay>
    
    // 
    HAL_UART_Transmit(&huart6, (uint8_t*)"Right Motor Direction Test:\r\n", 29, HAL_MAX_DELAY);
 8001d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d10:	221d      	movs	r2, #29
 8001d12:	492f      	ldr	r1, [pc, #188]	@ (8001dd0 <Motor_Debug_DirectionTest+0x170>)
 8001d14:	4828      	ldr	r0, [pc, #160]	@ (8001db8 <Motor_Debug_DirectionTest+0x158>)
 8001d16:	f006 fa3f 	bl	8008198 <HAL_UART_Transmit>
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"  Forward: BIN1=0, BIN2=1\r\n", 27, HAL_MAX_DELAY);
 8001d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d1e:	221b      	movs	r2, #27
 8001d20:	492c      	ldr	r1, [pc, #176]	@ (8001dd4 <Motor_Debug_DirectionTest+0x174>)
 8001d22:	4825      	ldr	r0, [pc, #148]	@ (8001db8 <Motor_Debug_DirectionTest+0x158>)
 8001d24:	f006 fa38 	bl	8008198 <HAL_UART_Transmit>
    HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, GPIO_PIN_RESET);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d2e:	4825      	ldr	r0, [pc, #148]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001d30:	f003 f9f6 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, GPIO_PIN_SET);
 8001d34:	2201      	movs	r2, #1
 8001d36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d3a:	4822      	ldr	r0, [pc, #136]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001d3c:	f003 f9f0 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8001d40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d44:	f002 fea0 	bl	8004a88 <HAL_Delay>
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"  Backward: BIN1=1, BIN2=0\r\n", 28, HAL_MAX_DELAY);
 8001d48:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4c:	221c      	movs	r2, #28
 8001d4e:	4922      	ldr	r1, [pc, #136]	@ (8001dd8 <Motor_Debug_DirectionTest+0x178>)
 8001d50:	4819      	ldr	r0, [pc, #100]	@ (8001db8 <Motor_Debug_DirectionTest+0x158>)
 8001d52:	f006 fa21 	bl	8008198 <HAL_UART_Transmit>
    HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, GPIO_PIN_SET);
 8001d56:	2201      	movs	r2, #1
 8001d58:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d5c:	4819      	ldr	r0, [pc, #100]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001d5e:	f003 f9df 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, GPIO_PIN_RESET);
 8001d62:	2200      	movs	r2, #0
 8001d64:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d68:	4816      	ldr	r0, [pc, #88]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001d6a:	f003 f9d9 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8001d6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d72:	f002 fe89 	bl	8004a88 <HAL_Delay>
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"  Stop: BIN1=0, BIN2=0\r\n", 24, HAL_MAX_DELAY);
 8001d76:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7a:	2218      	movs	r2, #24
 8001d7c:	4917      	ldr	r1, [pc, #92]	@ (8001ddc <Motor_Debug_DirectionTest+0x17c>)
 8001d7e:	480e      	ldr	r0, [pc, #56]	@ (8001db8 <Motor_Debug_DirectionTest+0x158>)
 8001d80:	f006 fa0a 	bl	8008198 <HAL_UART_Transmit>
    HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, GPIO_PIN_RESET);
 8001d84:	2200      	movs	r2, #0
 8001d86:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d8a:	480e      	ldr	r0, [pc, #56]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001d8c:	f003 f9c8 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, GPIO_PIN_RESET);
 8001d90:	2200      	movs	r2, #0
 8001d92:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d96:	480b      	ldr	r0, [pc, #44]	@ (8001dc4 <Motor_Debug_DirectionTest+0x164>)
 8001d98:	f003 f9c2 	bl	8005120 <HAL_GPIO_WritePin>
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"Direction Test completed!\r\n", 27, HAL_MAX_DELAY);
 8001d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8001da0:	221b      	movs	r2, #27
 8001da2:	490f      	ldr	r1, [pc, #60]	@ (8001de0 <Motor_Debug_DirectionTest+0x180>)
 8001da4:	4804      	ldr	r0, [pc, #16]	@ (8001db8 <Motor_Debug_DirectionTest+0x158>)
 8001da6:	f006 f9f7 	bl	8008198 <HAL_UART_Transmit>
}
 8001daa:	bf00      	nop
 8001dac:	3768      	adds	r7, #104	@ 0x68
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	0800d044 	.word	0x0800d044
 8001db8:	20000434 	.word	0x20000434
 8001dbc:	0800d064 	.word	0x0800d064
 8001dc0:	0800d084 	.word	0x0800d084
 8001dc4:	40020400 	.word	0x40020400
 8001dc8:	0800d0a0 	.word	0x0800d0a0
 8001dcc:	0800d0c0 	.word	0x0800d0c0
 8001dd0:	0800d0dc 	.word	0x0800d0dc
 8001dd4:	0800d0fc 	.word	0x0800d0fc
 8001dd8:	0800d118 	.word	0x0800d118
 8001ddc:	0800d138 	.word	0x0800d138
 8001de0:	0800d154 	.word	0x0800d154

08001de4 <Motor_Debug_SpeedFunctionTest>:
  * @brief  
  * @param  None
  * @retval None
  */
void Motor_Debug_SpeedFunctionTest(void)
{
 8001de4:	b5b0      	push	{r4, r5, r7, lr}
 8001de6:	b0ae      	sub	sp, #184	@ 0xb8
 8001de8:	af00      	add	r7, sp, #0
    char buffer[150];
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"=== Speed Function Test ===\r\n", 30, HAL_MAX_DELAY);
 8001dea:	f04f 33ff 	mov.w	r3, #4294967295
 8001dee:	221e      	movs	r2, #30
 8001df0:	4939      	ldr	r1, [pc, #228]	@ (8001ed8 <Motor_Debug_SpeedFunctionTest+0xf4>)
 8001df2:	483a      	ldr	r0, [pc, #232]	@ (8001edc <Motor_Debug_SpeedFunctionTest+0xf8>)
 8001df4:	f006 f9d0 	bl	8008198 <HAL_UART_Transmit>
    
    // 
    int16_t test_speeds[] = {0, 1, 5, 10, 20, 30, 50, 70, 90, 100};
 8001df8:	4b39      	ldr	r3, [pc, #228]	@ (8001ee0 <Motor_Debug_SpeedFunctionTest+0xfc>)
 8001dfa:	463c      	mov	r4, r7
 8001dfc:	461d      	mov	r5, r3
 8001dfe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e02:	682b      	ldr	r3, [r5, #0]
 8001e04:	6023      	str	r3, [r4, #0]
    uint8_t num_speeds = sizeof(test_speeds) / sizeof(test_speeds[0]);
 8001e06:	230a      	movs	r3, #10
 8001e08:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
    
    for (uint8_t i = 0; i < num_speeds; i++) {
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 8001e12:	e04d      	b.n	8001eb0 <Motor_Debug_SpeedFunctionTest+0xcc>
        int16_t speed = test_speeds[i];
 8001e14:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	33b8      	adds	r3, #184	@ 0xb8
 8001e1c:	443b      	add	r3, r7
 8001e1e:	f833 3cb8 	ldrh.w	r3, [r3, #-184]
 8001e22:	f8a7 30b4 	strh.w	r3, [r7, #180]	@ 0xb4
        
        sprintf(buffer, "Testing speed: %d%%\r\n", speed);
 8001e26:	f9b7 20b4 	ldrsh.w	r2, [r7, #180]	@ 0xb4
 8001e2a:	f107 0314 	add.w	r3, r7, #20
 8001e2e:	492d      	ldr	r1, [pc, #180]	@ (8001ee4 <Motor_Debug_SpeedFunctionTest+0x100>)
 8001e30:	4618      	mov	r0, r3
 8001e32:	f007 fed1 	bl	8009bd8 <siprintf>
        HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001e36:	f107 0314 	add.w	r3, r7, #20
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7fe fa20 	bl	8000280 <strlen>
 8001e40:	4603      	mov	r3, r0
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	f107 0114 	add.w	r1, r7, #20
 8001e48:	f04f 33ff 	mov.w	r3, #4294967295
 8001e4c:	4823      	ldr	r0, [pc, #140]	@ (8001edc <Motor_Debug_SpeedFunctionTest+0xf8>)
 8001e4e:	f006 f9a3 	bl	8008198 <HAL_UART_Transmit>
        
        // 
        Motor_Forward(speed);
 8001e52:	f9b7 30b4 	ldrsh.w	r3, [r7, #180]	@ 0xb4
 8001e56:	4618      	mov	r0, r3
 8001e58:	f000 ff9e 	bl	8002d98 <Motor_Forward>
        
        // PWM
        uint32_t left_pwm = __HAL_TIM_GET_COMPARE(&htim4, TIM_CHANNEL_3);
 8001e5c:	4b22      	ldr	r3, [pc, #136]	@ (8001ee8 <Motor_Debug_SpeedFunctionTest+0x104>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
        uint32_t right_pwm = __HAL_TIM_GET_COMPARE(&htim4, TIM_CHANNEL_4);
 8001e66:	4b20      	ldr	r3, [pc, #128]	@ (8001ee8 <Motor_Debug_SpeedFunctionTest+0x104>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        
        sprintf(buffer, "  Left PWM: %5lu, Right PWM: %5lu\r\n", left_pwm, right_pwm);
 8001e70:	f107 0014 	add.w	r0, r7, #20
 8001e74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e78:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8001e7c:	491b      	ldr	r1, [pc, #108]	@ (8001eec <Motor_Debug_SpeedFunctionTest+0x108>)
 8001e7e:	f007 feab 	bl	8009bd8 <siprintf>
        HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001e82:	f107 0314 	add.w	r3, r7, #20
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7fe f9fa 	bl	8000280 <strlen>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	f107 0114 	add.w	r1, r7, #20
 8001e94:	f04f 33ff 	mov.w	r3, #4294967295
 8001e98:	4810      	ldr	r0, [pc, #64]	@ (8001edc <Motor_Debug_SpeedFunctionTest+0xf8>)
 8001e9a:	f006 f97d 	bl	8008198 <HAL_UART_Transmit>
        
        HAL_Delay(1500);
 8001e9e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001ea2:	f002 fdf1 	bl	8004a88 <HAL_Delay>
    for (uint8_t i = 0; i < num_speeds; i++) {
 8001ea6:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8001eaa:	3301      	adds	r3, #1
 8001eac:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 8001eb0:	f897 20b7 	ldrb.w	r2, [r7, #183]	@ 0xb7
 8001eb4:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d3ab      	bcc.n	8001e14 <Motor_Debug_SpeedFunctionTest+0x30>
    }
    
    Motor_Stop();
 8001ebc:	f000 ff64 	bl	8002d88 <Motor_Stop>
    HAL_UART_Transmit(&huart6, (uint8_t*)"Speed Function Test completed!\r\n", 32, HAL_MAX_DELAY);
 8001ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec4:	2220      	movs	r2, #32
 8001ec6:	490a      	ldr	r1, [pc, #40]	@ (8001ef0 <Motor_Debug_SpeedFunctionTest+0x10c>)
 8001ec8:	4804      	ldr	r0, [pc, #16]	@ (8001edc <Motor_Debug_SpeedFunctionTest+0xf8>)
 8001eca:	f006 f965 	bl	8008198 <HAL_UART_Transmit>
}
 8001ece:	bf00      	nop
 8001ed0:	37b8      	adds	r7, #184	@ 0xb8
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	0800d170 	.word	0x0800d170
 8001edc:	20000434 	.word	0x20000434
 8001ee0:	0800d1f0 	.word	0x0800d1f0
 8001ee4:	0800d190 	.word	0x0800d190
 8001ee8:	200003ec 	.word	0x200003ec
 8001eec:	0800d1a8 	.word	0x0800d1a8
 8001ef0:	0800d1cc 	.word	0x0800d1cc

08001ef4 <Motor_Debug_DiagnoseProblem>:
  * @brief  
  * @param  None
  * @retval None
  */
void Motor_Debug_DiagnoseProblem(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b0b2      	sub	sp, #200	@ 0xc8
 8001ef8:	af00      	add	r7, sp, #0
    char buffer[200];
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"=== Motor Control Diagnosis ===\r\n", 34, HAL_MAX_DELAY);
 8001efa:	f04f 33ff 	mov.w	r3, #4294967295
 8001efe:	2222      	movs	r2, #34	@ 0x22
 8001f00:	4964      	ldr	r1, [pc, #400]	@ (8002094 <Motor_Debug_DiagnoseProblem+0x1a0>)
 8001f02:	4865      	ldr	r0, [pc, #404]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8001f04:	f006 f948 	bl	8008198 <HAL_UART_Transmit>
    
    // 1. PWM
    HAL_UART_Transmit(&huart6, (uint8_t*)"1. Checking PWM Configuration...\r\n", 35, HAL_MAX_DELAY);
 8001f08:	f04f 33ff 	mov.w	r3, #4294967295
 8001f0c:	2223      	movs	r2, #35	@ 0x23
 8001f0e:	4963      	ldr	r1, [pc, #396]	@ (800209c <Motor_Debug_DiagnoseProblem+0x1a8>)
 8001f10:	4861      	ldr	r0, [pc, #388]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8001f12:	f006 f941 	bl	8008198 <HAL_UART_Transmit>
    
    if (htim4.Init.Prescaler == 0 && htim4.Init.Period == 9999) {
 8001f16:	4b62      	ldr	r3, [pc, #392]	@ (80020a0 <Motor_Debug_DiagnoseProblem+0x1ac>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d10d      	bne.n	8001f3a <Motor_Debug_DiagnoseProblem+0x46>
 8001f1e:	4b60      	ldr	r3, [pc, #384]	@ (80020a0 <Motor_Debug_DiagnoseProblem+0x1ac>)
 8001f20:	68db      	ldr	r3, [r3, #12]
 8001f22:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d107      	bne.n	8001f3a <Motor_Debug_DiagnoseProblem+0x46>
        HAL_UART_Transmit(&huart6, (uint8_t*)"   PWM Config: OK\r\n", 19, HAL_MAX_DELAY);
 8001f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2e:	2213      	movs	r2, #19
 8001f30:	495c      	ldr	r1, [pc, #368]	@ (80020a4 <Motor_Debug_DiagnoseProblem+0x1b0>)
 8001f32:	4859      	ldr	r0, [pc, #356]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8001f34:	f006 f930 	bl	8008198 <HAL_UART_Transmit>
 8001f38:	e01a      	b.n	8001f70 <Motor_Debug_DiagnoseProblem+0x7c>
    } else {
        HAL_UART_Transmit(&huart6, (uint8_t*)"   PWM Config: ISSUE DETECTED\r\n", 31, HAL_MAX_DELAY);
 8001f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001f3e:	221f      	movs	r2, #31
 8001f40:	4959      	ldr	r1, [pc, #356]	@ (80020a8 <Motor_Debug_DiagnoseProblem+0x1b4>)
 8001f42:	4855      	ldr	r0, [pc, #340]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8001f44:	f006 f928 	bl	8008198 <HAL_UART_Transmit>
        sprintf(buffer, "   Expected: Prescaler=0, Period=9999\r\n   Actual: Prescaler=%lu, Period=%lu\r\n", 
 8001f48:	4b55      	ldr	r3, [pc, #340]	@ (80020a0 <Motor_Debug_DiagnoseProblem+0x1ac>)
 8001f4a:	685a      	ldr	r2, [r3, #4]
 8001f4c:	4b54      	ldr	r3, [pc, #336]	@ (80020a0 <Motor_Debug_DiagnoseProblem+0x1ac>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	4638      	mov	r0, r7
 8001f52:	4956      	ldr	r1, [pc, #344]	@ (80020ac <Motor_Debug_DiagnoseProblem+0x1b8>)
 8001f54:	f007 fe40 	bl	8009bd8 <siprintf>
                htim4.Init.Prescaler, htim4.Init.Period);
        HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001f58:	463b      	mov	r3, r7
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7fe f990 	bl	8000280 <strlen>
 8001f60:	4603      	mov	r3, r0
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	4639      	mov	r1, r7
 8001f66:	f04f 33ff 	mov.w	r3, #4294967295
 8001f6a:	484b      	ldr	r0, [pc, #300]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8001f6c:	f006 f914 	bl	8008198 <HAL_UART_Transmit>
    }
    
    // 2. PWM
    HAL_UART_Transmit(&huart6, (uint8_t*)"2. Checking PWM Start Status...\r\n", 34, HAL_MAX_DELAY);
 8001f70:	f04f 33ff 	mov.w	r3, #4294967295
 8001f74:	2222      	movs	r2, #34	@ 0x22
 8001f76:	494e      	ldr	r1, [pc, #312]	@ (80020b0 <Motor_Debug_DiagnoseProblem+0x1bc>)
 8001f78:	4847      	ldr	r0, [pc, #284]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8001f7a:	f006 f90d 	bl	8008198 <HAL_UART_Transmit>
    
    // TIM4PWM
    if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4) || __HAL_TIM_GET_COUNTER(&htim4) > 0) {
 8001f7e:	4b48      	ldr	r3, [pc, #288]	@ (80020a0 <Motor_Debug_DiagnoseProblem+0x1ac>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0310 	and.w	r3, r3, #16
 8001f88:	2b10      	cmp	r3, #16
 8001f8a:	d004      	beq.n	8001f96 <Motor_Debug_DiagnoseProblem+0xa2>
 8001f8c:	4b44      	ldr	r3, [pc, #272]	@ (80020a0 <Motor_Debug_DiagnoseProblem+0x1ac>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d007      	beq.n	8001fa6 <Motor_Debug_DiagnoseProblem+0xb2>
        HAL_UART_Transmit(&huart6, (uint8_t*)"   PWM Timer: RUNNING\r\n", 23, HAL_MAX_DELAY);
 8001f96:	f04f 33ff 	mov.w	r3, #4294967295
 8001f9a:	2217      	movs	r2, #23
 8001f9c:	4945      	ldr	r1, [pc, #276]	@ (80020b4 <Motor_Debug_DiagnoseProblem+0x1c0>)
 8001f9e:	483e      	ldr	r0, [pc, #248]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8001fa0:	f006 f8fa 	bl	8008198 <HAL_UART_Transmit>
 8001fa4:	e006      	b.n	8001fb4 <Motor_Debug_DiagnoseProblem+0xc0>
    } else {
        HAL_UART_Transmit(&huart6, (uint8_t*)"   PWM Timer: NOT RUNNING - ISSUE!\r\n", 37, HAL_MAX_DELAY);
 8001fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8001faa:	2225      	movs	r2, #37	@ 0x25
 8001fac:	4942      	ldr	r1, [pc, #264]	@ (80020b8 <Motor_Debug_DiagnoseProblem+0x1c4>)
 8001fae:	483a      	ldr	r0, [pc, #232]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8001fb0:	f006 f8f2 	bl	8008198 <HAL_UART_Transmit>
    }
    
    // 3. PWM
    HAL_UART_Transmit(&huart6, (uint8_t*)"3. Testing minimum PWM threshold...\r\n", 38, HAL_MAX_DELAY);
 8001fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb8:	2226      	movs	r2, #38	@ 0x26
 8001fba:	4940      	ldr	r1, [pc, #256]	@ (80020bc <Motor_Debug_DiagnoseProblem+0x1c8>)
 8001fbc:	4836      	ldr	r0, [pc, #216]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8001fbe:	f006 f8eb 	bl	8008198 <HAL_UART_Transmit>
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"   Setting very low PWM (50)...\r\n", 33, HAL_MAX_DELAY);
 8001fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc6:	2221      	movs	r2, #33	@ 0x21
 8001fc8:	493d      	ldr	r1, [pc, #244]	@ (80020c0 <Motor_Debug_DiagnoseProblem+0x1cc>)
 8001fca:	4833      	ldr	r0, [pc, #204]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8001fcc:	f006 f8e4 	bl	8008198 <HAL_UART_Transmit>
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 50);
 8001fd0:	4b33      	ldr	r3, [pc, #204]	@ (80020a0 <Motor_Debug_DiagnoseProblem+0x1ac>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2232      	movs	r2, #50	@ 0x32
 8001fd6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 50);
 8001fd8:	4b31      	ldr	r3, [pc, #196]	@ (80020a0 <Motor_Debug_DiagnoseProblem+0x1ac>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2232      	movs	r2, #50	@ 0x32
 8001fde:	641a      	str	r2, [r3, #64]	@ 0x40
    
    // 
    HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_SET);
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001fe6:	4837      	ldr	r0, [pc, #220]	@ (80020c4 <Motor_Debug_DiagnoseProblem+0x1d0>)
 8001fe8:	f003 f89a 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET);
 8001fec:	2200      	movs	r2, #0
 8001fee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ff2:	4834      	ldr	r0, [pc, #208]	@ (80020c4 <Motor_Debug_DiagnoseProblem+0x1d0>)
 8001ff4:	f003 f894 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, GPIO_PIN_RESET);
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ffe:	4831      	ldr	r0, [pc, #196]	@ (80020c4 <Motor_Debug_DiagnoseProblem+0x1d0>)
 8002000:	f003 f88e 	bl	8005120 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, GPIO_PIN_SET);
 8002004:	2201      	movs	r2, #1
 8002006:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800200a:	482e      	ldr	r0, [pc, #184]	@ (80020c4 <Motor_Debug_DiagnoseProblem+0x1d0>)
 800200c:	f003 f888 	bl	8005120 <HAL_GPIO_WritePin>
    
    HAL_Delay(3000);  // 
 8002010:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002014:	f002 fd38 	bl	8004a88 <HAL_Delay>
    
    Motor_Stop();
 8002018:	f000 feb6 	bl	8002d88 <Motor_Stop>
    HAL_UART_Transmit(&huart6, (uint8_t*)"   Low PWM test completed\r\n", 27, HAL_MAX_DELAY);
 800201c:	f04f 33ff 	mov.w	r3, #4294967295
 8002020:	221b      	movs	r2, #27
 8002022:	4929      	ldr	r1, [pc, #164]	@ (80020c8 <Motor_Debug_DiagnoseProblem+0x1d4>)
 8002024:	481c      	ldr	r0, [pc, #112]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8002026:	f006 f8b7 	bl	8008198 <HAL_UART_Transmit>
    
    // 4. 
    HAL_UART_Transmit(&huart6, (uint8_t*)"4. Diagnosis Summary:\r\n", 23, HAL_MAX_DELAY);
 800202a:	f04f 33ff 	mov.w	r3, #4294967295
 800202e:	2217      	movs	r2, #23
 8002030:	4926      	ldr	r1, [pc, #152]	@ (80020cc <Motor_Debug_DiagnoseProblem+0x1d8>)
 8002032:	4819      	ldr	r0, [pc, #100]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8002034:	f006 f8b0 	bl	8008198 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart6, (uint8_t*)"   Common causes of constant speed:\r\n", 37, HAL_MAX_DELAY);
 8002038:	f04f 33ff 	mov.w	r3, #4294967295
 800203c:	2225      	movs	r2, #37	@ 0x25
 800203e:	4924      	ldr	r1, [pc, #144]	@ (80020d0 <Motor_Debug_DiagnoseProblem+0x1dc>)
 8002040:	4815      	ldr	r0, [pc, #84]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8002042:	f006 f8a9 	bl	8008198 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart6, (uint8_t*)"   a) Motor driver board dead zone\r\n", 36, HAL_MAX_DELAY);
 8002046:	f04f 33ff 	mov.w	r3, #4294967295
 800204a:	2224      	movs	r2, #36	@ 0x24
 800204c:	4921      	ldr	r1, [pc, #132]	@ (80020d4 <Motor_Debug_DiagnoseProblem+0x1e0>)
 800204e:	4812      	ldr	r0, [pc, #72]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8002050:	f006 f8a2 	bl	8008198 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart6, (uint8_t*)"   b) Power supply voltage issues\r\n", 35, HAL_MAX_DELAY);
 8002054:	f04f 33ff 	mov.w	r3, #4294967295
 8002058:	2223      	movs	r2, #35	@ 0x23
 800205a:	491f      	ldr	r1, [pc, #124]	@ (80020d8 <Motor_Debug_DiagnoseProblem+0x1e4>)
 800205c:	480e      	ldr	r0, [pc, #56]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 800205e:	f006 f89b 	bl	8008198 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart6, (uint8_t*)"   c) Motor mechanical issues\r\n", 31, HAL_MAX_DELAY);
 8002062:	f04f 33ff 	mov.w	r3, #4294967295
 8002066:	221f      	movs	r2, #31
 8002068:	491c      	ldr	r1, [pc, #112]	@ (80020dc <Motor_Debug_DiagnoseProblem+0x1e8>)
 800206a:	480b      	ldr	r0, [pc, #44]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 800206c:	f006 f894 	bl	8008198 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart6, (uint8_t*)"   d) PWM not reaching motor driver\r\n", 37, HAL_MAX_DELAY);
 8002070:	f04f 33ff 	mov.w	r3, #4294967295
 8002074:	2225      	movs	r2, #37	@ 0x25
 8002076:	491a      	ldr	r1, [pc, #104]	@ (80020e0 <Motor_Debug_DiagnoseProblem+0x1ec>)
 8002078:	4807      	ldr	r0, [pc, #28]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 800207a:	f006 f88d 	bl	8008198 <HAL_UART_Transmit>
    
    HAL_UART_Transmit(&huart6, (uint8_t*)"Diagnosis completed!\r\n", 22, HAL_MAX_DELAY);
 800207e:	f04f 33ff 	mov.w	r3, #4294967295
 8002082:	2216      	movs	r2, #22
 8002084:	4917      	ldr	r1, [pc, #92]	@ (80020e4 <Motor_Debug_DiagnoseProblem+0x1f0>)
 8002086:	4804      	ldr	r0, [pc, #16]	@ (8002098 <Motor_Debug_DiagnoseProblem+0x1a4>)
 8002088:	f006 f886 	bl	8008198 <HAL_UART_Transmit>
}
 800208c:	bf00      	nop
 800208e:	37c8      	adds	r7, #200	@ 0xc8
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	0800d204 	.word	0x0800d204
 8002098:	20000434 	.word	0x20000434
 800209c:	0800d228 	.word	0x0800d228
 80020a0:	200003ec 	.word	0x200003ec
 80020a4:	0800d24c 	.word	0x0800d24c
 80020a8:	0800d260 	.word	0x0800d260
 80020ac:	0800d280 	.word	0x0800d280
 80020b0:	0800d2d0 	.word	0x0800d2d0
 80020b4:	0800d2f4 	.word	0x0800d2f4
 80020b8:	0800d30c 	.word	0x0800d30c
 80020bc:	0800d334 	.word	0x0800d334
 80020c0:	0800d35c 	.word	0x0800d35c
 80020c4:	40020400 	.word	0x40020400
 80020c8:	0800d380 	.word	0x0800d380
 80020cc:	0800d39c 	.word	0x0800d39c
 80020d0:	0800d3b4 	.word	0x0800d3b4
 80020d4:	0800d3dc 	.word	0x0800d3dc
 80020d8:	0800d404 	.word	0x0800d404
 80020dc:	0800d428 	.word	0x0800d428
 80020e0:	0800d448 	.word	0x0800d448
 80020e4:	0800d470 	.word	0x0800d470

080020e8 <Motor_Debug_ShowPWMValue>:
  * @brief  PWM
  * @param  speed 
  * @retval None
  */
void Motor_Debug_ShowPWMValue(int16_t speed)
{
 80020e8:	b590      	push	{r4, r7, lr}
 80020ea:	b0a1      	sub	sp, #132	@ 0x84
 80020ec:	af02      	add	r7, sp, #8
 80020ee:	4603      	mov	r3, r0
 80020f0:	80fb      	strh	r3, [r7, #6]
    char buffer[100];
    
    // PWM
    int16_t abs_speed = (speed < 0) ? -speed : speed;
 80020f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	bfb8      	it	lt
 80020fa:	425b      	neglt	r3, r3
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    abs_speed = (abs_speed > 100) ? 100 : abs_speed;
 8002102:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	@ 0x72
 8002106:	2b64      	cmp	r3, #100	@ 0x64
 8002108:	bfa8      	it	ge
 800210a:	2364      	movge	r3, #100	@ 0x64
 800210c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    
    uint32_t pwm_value = (uint32_t)((abs_speed * 9999) / 100);
 8002110:	f9b7 3072 	ldrsh.w	r3, [r7, #114]	@ 0x72
 8002114:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002118:	fb02 f303 	mul.w	r3, r2, r3
 800211c:	4a24      	ldr	r2, [pc, #144]	@ (80021b0 <Motor_Debug_ShowPWMValue+0xc8>)
 800211e:	fb82 1203 	smull	r1, r2, r2, r3
 8002122:	1152      	asrs	r2, r2, #5
 8002124:	17db      	asrs	r3, r3, #31
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	677b      	str	r3, [r7, #116]	@ 0x74
    if (pwm_value > 0 && pwm_value < 10) {
 800212a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800212c:	2b00      	cmp	r3, #0
 800212e:	d004      	beq.n	800213a <Motor_Debug_ShowPWMValue+0x52>
 8002130:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002132:	2b09      	cmp	r3, #9
 8002134:	d801      	bhi.n	800213a <Motor_Debug_ShowPWMValue+0x52>
        pwm_value = 10;  // PWM
 8002136:	230a      	movs	r3, #10
 8002138:	677b      	str	r3, [r7, #116]	@ 0x74
    }
    
    sprintf(buffer, "Speed: %3d%% -> PWM: %4lu (%.1f%%)\r\n", 
 800213a:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
            speed, pwm_value, (float)pwm_value/9999.0*100.0);
 800213e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002140:	ee07 3a90 	vmov	s15, r3
 8002144:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002148:	ee17 0a90 	vmov	r0, s15
 800214c:	f7fe fa04 	bl	8000558 <__aeabi_f2d>
 8002150:	a315      	add	r3, pc, #84	@ (adr r3, 80021a8 <Motor_Debug_ShowPWMValue+0xc0>)
 8002152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002156:	f7fe fb81 	bl	800085c <__aeabi_ddiv>
 800215a:	4602      	mov	r2, r0
 800215c:	460b      	mov	r3, r1
 800215e:	4610      	mov	r0, r2
 8002160:	4619      	mov	r1, r3
    sprintf(buffer, "Speed: %3d%% -> PWM: %4lu (%.1f%%)\r\n", 
 8002162:	f04f 0200 	mov.w	r2, #0
 8002166:	4b13      	ldr	r3, [pc, #76]	@ (80021b4 <Motor_Debug_ShowPWMValue+0xcc>)
 8002168:	f7fe fa4e 	bl	8000608 <__aeabi_dmul>
 800216c:	4602      	mov	r2, r0
 800216e:	460b      	mov	r3, r1
 8002170:	f107 000c 	add.w	r0, r7, #12
 8002174:	e9cd 2300 	strd	r2, r3, [sp]
 8002178:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800217a:	4622      	mov	r2, r4
 800217c:	490e      	ldr	r1, [pc, #56]	@ (80021b8 <Motor_Debug_ShowPWMValue+0xd0>)
 800217e:	f007 fd2b 	bl	8009bd8 <siprintf>
    HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8002182:	f107 030c 	add.w	r3, r7, #12
 8002186:	4618      	mov	r0, r3
 8002188:	f7fe f87a 	bl	8000280 <strlen>
 800218c:	4603      	mov	r3, r0
 800218e:	b29a      	uxth	r2, r3
 8002190:	f107 010c 	add.w	r1, r7, #12
 8002194:	f04f 33ff 	mov.w	r3, #4294967295
 8002198:	4808      	ldr	r0, [pc, #32]	@ (80021bc <Motor_Debug_ShowPWMValue+0xd4>)
 800219a:	f005 fffd 	bl	8008198 <HAL_UART_Transmit>
 800219e:	bf00      	nop
 80021a0:	377c      	adds	r7, #124	@ 0x7c
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd90      	pop	{r4, r7, pc}
 80021a6:	bf00      	nop
 80021a8:	00000000 	.word	0x00000000
 80021ac:	40c38780 	.word	0x40c38780
 80021b0:	51eb851f 	.word	0x51eb851f
 80021b4:	40590000 	.word	0x40590000
 80021b8:	0800d488 	.word	0x0800d488
 80021bc:	20000434 	.word	0x20000434

080021c0 <Bluetooth_SendMessage>:
  * @brief  
  * @param  message: 
  * @retval None
  */
static void Bluetooth_SendMessage(const char* message)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f7fe f859 	bl	8000280 <strlen>
 80021ce:	4603      	mov	r3, r0
 80021d0:	b29a      	uxth	r2, r3
 80021d2:	f04f 33ff 	mov.w	r3, #4294967295
 80021d6:	6879      	ldr	r1, [r7, #4]
 80021d8:	4803      	ldr	r0, [pc, #12]	@ (80021e8 <Bluetooth_SendMessage+0x28>)
 80021da:	f005 ffdd 	bl	8008198 <HAL_UART_Transmit>
}
 80021de:	bf00      	nop
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	20000434 	.word	0x20000434

080021ec <Motor_BluetoothDirectionTest>:
  * @brief  
  * @param  None
  * @retval None
  */
void Motor_BluetoothDirectionTest(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
    Bluetooth_SendMessage("Starting direction test...\r\n");
 80021f0:	4823      	ldr	r0, [pc, #140]	@ (8002280 <Motor_BluetoothDirectionTest+0x94>)
 80021f2:	f7ff ffe5 	bl	80021c0 <Bluetooth_SendMessage>
    
    // 1. Forward test
    Bluetooth_SendMessage("Forward test (3 sec)\r\n");
 80021f6:	4823      	ldr	r0, [pc, #140]	@ (8002284 <Motor_BluetoothDirectionTest+0x98>)
 80021f8:	f7ff ffe2 	bl	80021c0 <Bluetooth_SendMessage>
    Motor_Forward(30);
 80021fc:	201e      	movs	r0, #30
 80021fe:	f000 fdcb 	bl	8002d98 <Motor_Forward>
    HAL_Delay(3000);
 8002202:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002206:	f002 fc3f 	bl	8004a88 <HAL_Delay>
    Motor_Stop();
 800220a:	f000 fdbd 	bl	8002d88 <Motor_Stop>
    HAL_Delay(1000);
 800220e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002212:	f002 fc39 	bl	8004a88 <HAL_Delay>
    
    // 2. Backward test
    Bluetooth_SendMessage("Backward test (3 sec)\r\n");
 8002216:	481c      	ldr	r0, [pc, #112]	@ (8002288 <Motor_BluetoothDirectionTest+0x9c>)
 8002218:	f7ff ffd2 	bl	80021c0 <Bluetooth_SendMessage>
    Motor_Backward(30);
 800221c:	201e      	movs	r0, #30
 800221e:	f000 fdd9 	bl	8002dd4 <Motor_Backward>
    HAL_Delay(3000);
 8002222:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002226:	f002 fc2f 	bl	8004a88 <HAL_Delay>
    Motor_Stop();
 800222a:	f000 fdad 	bl	8002d88 <Motor_Stop>
    HAL_Delay(1000);
 800222e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002232:	f002 fc29 	bl	8004a88 <HAL_Delay>
    
    // 3. Left turn test
    Bluetooth_SendMessage("Left turn test (2 sec)\r\n");
 8002236:	4815      	ldr	r0, [pc, #84]	@ (800228c <Motor_BluetoothDirectionTest+0xa0>)
 8002238:	f7ff ffc2 	bl	80021c0 <Bluetooth_SendMessage>
    Motor_TurnLeft(30);
 800223c:	201e      	movs	r0, #30
 800223e:	f000 fdeb 	bl	8002e18 <Motor_TurnLeft>
    HAL_Delay(2000);
 8002242:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002246:	f002 fc1f 	bl	8004a88 <HAL_Delay>
    Motor_Stop();
 800224a:	f000 fd9d 	bl	8002d88 <Motor_Stop>
    HAL_Delay(1000);
 800224e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002252:	f002 fc19 	bl	8004a88 <HAL_Delay>
    
    // 4. Right turn test
    Bluetooth_SendMessage("Right turn test (2 sec)\r\n");
 8002256:	480e      	ldr	r0, [pc, #56]	@ (8002290 <Motor_BluetoothDirectionTest+0xa4>)
 8002258:	f7ff ffb2 	bl	80021c0 <Bluetooth_SendMessage>
    Motor_TurnRight(30);
 800225c:	201e      	movs	r0, #30
 800225e:	f000 fdfb 	bl	8002e58 <Motor_TurnRight>
    HAL_Delay(2000);
 8002262:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002266:	f002 fc0f 	bl	8004a88 <HAL_Delay>
    Motor_Stop();
 800226a:	f000 fd8d 	bl	8002d88 <Motor_Stop>
    HAL_Delay(1000);
 800226e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002272:	f002 fc09 	bl	8004a88 <HAL_Delay>
    
    Bluetooth_SendMessage("Direction test completed!\r\n");
 8002276:	4807      	ldr	r0, [pc, #28]	@ (8002294 <Motor_BluetoothDirectionTest+0xa8>)
 8002278:	f7ff ffa2 	bl	80021c0 <Bluetooth_SendMessage>
}
 800227c:	bf00      	nop
 800227e:	bd80      	pop	{r7, pc}
 8002280:	0800d4b0 	.word	0x0800d4b0
 8002284:	0800d4d0 	.word	0x0800d4d0
 8002288:	0800d4e8 	.word	0x0800d4e8
 800228c:	0800d500 	.word	0x0800d500
 8002290:	0800d51c 	.word	0x0800d51c
 8002294:	0800d538 	.word	0x0800d538

08002298 <Motor_BluetoothIndividualTest>:
  * @brief  
  * @param  None
  * @retval None
  */
void Motor_BluetoothIndividualTest(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
    Bluetooth_SendMessage("Starting individual motor test...\r\n");
 800229c:	482e      	ldr	r0, [pc, #184]	@ (8002358 <Motor_BluetoothIndividualTest+0xc0>)
 800229e:	f7ff ff8f 	bl	80021c0 <Bluetooth_SendMessage>
    
    // Left motor forward
    Bluetooth_SendMessage("Left motor forward\r\n");
 80022a2:	482e      	ldr	r0, [pc, #184]	@ (800235c <Motor_BluetoothIndividualTest+0xc4>)
 80022a4:	f7ff ff8c 	bl	80021c0 <Bluetooth_SendMessage>
    Motor_SetSpeed(MOTOR_LEFT, 40);
 80022a8:	2128      	movs	r1, #40	@ 0x28
 80022aa:	2000      	movs	r0, #0
 80022ac:	f000 fd00 	bl	8002cb0 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_RIGHT, 0);
 80022b0:	2100      	movs	r1, #0
 80022b2:	2001      	movs	r0, #1
 80022b4:	f000 fcfc 	bl	8002cb0 <Motor_SetSpeed>
    HAL_Delay(2000);
 80022b8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80022bc:	f002 fbe4 	bl	8004a88 <HAL_Delay>
    Motor_Stop();
 80022c0:	f000 fd62 	bl	8002d88 <Motor_Stop>
    HAL_Delay(1000);
 80022c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022c8:	f002 fbde 	bl	8004a88 <HAL_Delay>
    
    // Left motor backward
    Bluetooth_SendMessage("Left motor backward\r\n");
 80022cc:	4824      	ldr	r0, [pc, #144]	@ (8002360 <Motor_BluetoothIndividualTest+0xc8>)
 80022ce:	f7ff ff77 	bl	80021c0 <Bluetooth_SendMessage>
    Motor_SetSpeed(MOTOR_LEFT, -40);
 80022d2:	f06f 0127 	mvn.w	r1, #39	@ 0x27
 80022d6:	2000      	movs	r0, #0
 80022d8:	f000 fcea 	bl	8002cb0 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_RIGHT, 0);
 80022dc:	2100      	movs	r1, #0
 80022de:	2001      	movs	r0, #1
 80022e0:	f000 fce6 	bl	8002cb0 <Motor_SetSpeed>
    HAL_Delay(2000);
 80022e4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80022e8:	f002 fbce 	bl	8004a88 <HAL_Delay>
    Motor_Stop();
 80022ec:	f000 fd4c 	bl	8002d88 <Motor_Stop>
    HAL_Delay(1000);
 80022f0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022f4:	f002 fbc8 	bl	8004a88 <HAL_Delay>
    
    // Right motor forward
    Bluetooth_SendMessage("Right motor forward\r\n");
 80022f8:	481a      	ldr	r0, [pc, #104]	@ (8002364 <Motor_BluetoothIndividualTest+0xcc>)
 80022fa:	f7ff ff61 	bl	80021c0 <Bluetooth_SendMessage>
    Motor_SetSpeed(MOTOR_LEFT, 0);
 80022fe:	2100      	movs	r1, #0
 8002300:	2000      	movs	r0, #0
 8002302:	f000 fcd5 	bl	8002cb0 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_RIGHT, 40);
 8002306:	2128      	movs	r1, #40	@ 0x28
 8002308:	2001      	movs	r0, #1
 800230a:	f000 fcd1 	bl	8002cb0 <Motor_SetSpeed>
    HAL_Delay(2000);
 800230e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002312:	f002 fbb9 	bl	8004a88 <HAL_Delay>
    Motor_Stop();
 8002316:	f000 fd37 	bl	8002d88 <Motor_Stop>
    HAL_Delay(1000);
 800231a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800231e:	f002 fbb3 	bl	8004a88 <HAL_Delay>
    
    // Right motor backward
    Bluetooth_SendMessage("Right motor backward\r\n");
 8002322:	4811      	ldr	r0, [pc, #68]	@ (8002368 <Motor_BluetoothIndividualTest+0xd0>)
 8002324:	f7ff ff4c 	bl	80021c0 <Bluetooth_SendMessage>
    Motor_SetSpeed(MOTOR_LEFT, 0);
 8002328:	2100      	movs	r1, #0
 800232a:	2000      	movs	r0, #0
 800232c:	f000 fcc0 	bl	8002cb0 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_RIGHT, -40);
 8002330:	f06f 0127 	mvn.w	r1, #39	@ 0x27
 8002334:	2001      	movs	r0, #1
 8002336:	f000 fcbb 	bl	8002cb0 <Motor_SetSpeed>
    HAL_Delay(2000);
 800233a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800233e:	f002 fba3 	bl	8004a88 <HAL_Delay>
    Motor_Stop();
 8002342:	f000 fd21 	bl	8002d88 <Motor_Stop>
    HAL_Delay(1000);
 8002346:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800234a:	f002 fb9d 	bl	8004a88 <HAL_Delay>
    
    Bluetooth_SendMessage("Individual motor test completed!\r\n");
 800234e:	4807      	ldr	r0, [pc, #28]	@ (800236c <Motor_BluetoothIndividualTest+0xd4>)
 8002350:	f7ff ff36 	bl	80021c0 <Bluetooth_SendMessage>
}
 8002354:	bf00      	nop
 8002356:	bd80      	pop	{r7, pc}
 8002358:	0800d554 	.word	0x0800d554
 800235c:	0800d578 	.word	0x0800d578
 8002360:	0800d590 	.word	0x0800d590
 8002364:	0800d5a8 	.word	0x0800d5a8
 8002368:	0800d5c0 	.word	0x0800d5c0
 800236c:	0800d5d8 	.word	0x0800d5d8

08002370 <Encoder_BluetoothTest>:
  * @brief  
  * @param  None
  * @retval None
  */
void Encoder_BluetoothTest(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b09e      	sub	sp, #120	@ 0x78
 8002374:	af00      	add	r7, sp, #0
    char buffer[100];
    
    Bluetooth_SendMessage("Starting encoder test...\r\n");
 8002376:	482e      	ldr	r0, [pc, #184]	@ (8002430 <Encoder_BluetoothTest+0xc0>)
 8002378:	f7ff ff22 	bl	80021c0 <Bluetooth_SendMessage>
    
    // Reset encoders
    Encoder_Reset();
 800237c:	f000 faf4 	bl	8002968 <Encoder_Reset>
    Bluetooth_SendMessage("Encoders reset\r\n");
 8002380:	482c      	ldr	r0, [pc, #176]	@ (8002434 <Encoder_BluetoothTest+0xc4>)
 8002382:	f7ff ff1d 	bl	80021c0 <Bluetooth_SendMessage>
    
    // Forward test
    Bluetooth_SendMessage("Moving forward 5 sec, monitoring encoders...\r\n");
 8002386:	482c      	ldr	r0, [pc, #176]	@ (8002438 <Encoder_BluetoothTest+0xc8>)
 8002388:	f7ff ff1a 	bl	80021c0 <Bluetooth_SendMessage>
    Motor_Forward(40);
 800238c:	2028      	movs	r0, #40	@ 0x28
 800238e:	f000 fd03 	bl	8002d98 <Motor_Forward>
    
    for (int i = 0; i < 10; i++) {  // Output every 0.5 sec
 8002392:	2300      	movs	r3, #0
 8002394:	677b      	str	r3, [r7, #116]	@ 0x74
 8002396:	e018      	b.n	80023ca <Encoder_BluetoothTest+0x5a>
        Encoder_Update();
 8002398:	f000 fb16 	bl	80029c8 <Encoder_Update>
        int32_t left_count = Encoder_GetLeftCount();
 800239c:	f000 fba8 	bl	8002af0 <Encoder_GetLeftCount>
 80023a0:	66b8      	str	r0, [r7, #104]	@ 0x68
        int32_t right_count = Encoder_GetRightCount();
 80023a2:	f000 fbb1 	bl	8002b08 <Encoder_GetRightCount>
 80023a6:	6678      	str	r0, [r7, #100]	@ 0x64
        
        sprintf(buffer, "Encoders: L=%ld, R=%ld\r\n", left_count, right_count);
 80023a8:	4638      	mov	r0, r7
 80023aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80023ac:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80023ae:	4923      	ldr	r1, [pc, #140]	@ (800243c <Encoder_BluetoothTest+0xcc>)
 80023b0:	f007 fc12 	bl	8009bd8 <siprintf>
        Bluetooth_SendMessage(buffer);
 80023b4:	463b      	mov	r3, r7
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff ff02 	bl	80021c0 <Bluetooth_SendMessage>
        HAL_Delay(500);
 80023bc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80023c0:	f002 fb62 	bl	8004a88 <HAL_Delay>
    for (int i = 0; i < 10; i++) {  // Output every 0.5 sec
 80023c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80023c6:	3301      	adds	r3, #1
 80023c8:	677b      	str	r3, [r7, #116]	@ 0x74
 80023ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80023cc:	2b09      	cmp	r3, #9
 80023ce:	dde3      	ble.n	8002398 <Encoder_BluetoothTest+0x28>
    }
    
    Motor_Stop();
 80023d0:	f000 fcda 	bl	8002d88 <Motor_Stop>
    
    // Final results
    Encoder_Update();
 80023d4:	f000 faf8 	bl	80029c8 <Encoder_Update>
    int32_t final_left = Encoder_GetLeftCount();
 80023d8:	f000 fb8a 	bl	8002af0 <Encoder_GetLeftCount>
 80023dc:	6738      	str	r0, [r7, #112]	@ 0x70
    int32_t final_right = Encoder_GetRightCount();
 80023de:	f000 fb93 	bl	8002b08 <Encoder_GetRightCount>
 80023e2:	66f8      	str	r0, [r7, #108]	@ 0x6c
    
    sprintf(buffer, "Final counts: L=%ld, R=%ld\r\n", final_left, final_right);
 80023e4:	4638      	mov	r0, r7
 80023e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023e8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80023ea:	4915      	ldr	r1, [pc, #84]	@ (8002440 <Encoder_BluetoothTest+0xd0>)
 80023ec:	f007 fbf4 	bl	8009bd8 <siprintf>
    Bluetooth_SendMessage(buffer);
 80023f0:	463b      	mov	r3, r7
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff fee4 	bl	80021c0 <Bluetooth_SendMessage>
    
    if (final_left > 0 && final_right > 0) {
 80023f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	dd06      	ble.n	800240c <Encoder_BluetoothTest+0x9c>
 80023fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002400:	2b00      	cmp	r3, #0
 8002402:	dd03      	ble.n	800240c <Encoder_BluetoothTest+0x9c>
        Bluetooth_SendMessage("Encoder direction correct\r\n");
 8002404:	480f      	ldr	r0, [pc, #60]	@ (8002444 <Encoder_BluetoothTest+0xd4>)
 8002406:	f7ff fedb 	bl	80021c0 <Bluetooth_SendMessage>
 800240a:	e00d      	b.n	8002428 <Encoder_BluetoothTest+0xb8>
    } else if (final_left < 0 && final_right < 0) {
 800240c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800240e:	2b00      	cmp	r3, #0
 8002410:	da06      	bge.n	8002420 <Encoder_BluetoothTest+0xb0>
 8002412:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002414:	2b00      	cmp	r3, #0
 8002416:	da03      	bge.n	8002420 <Encoder_BluetoothTest+0xb0>
        Bluetooth_SendMessage("Encoder direction reversed\r\n");
 8002418:	480b      	ldr	r0, [pc, #44]	@ (8002448 <Encoder_BluetoothTest+0xd8>)
 800241a:	f7ff fed1 	bl	80021c0 <Bluetooth_SendMessage>
 800241e:	e003      	b.n	8002428 <Encoder_BluetoothTest+0xb8>
    } else {
        Bluetooth_SendMessage("Encoder count abnormal\r\n");
 8002420:	480a      	ldr	r0, [pc, #40]	@ (800244c <Encoder_BluetoothTest+0xdc>)
 8002422:	f7ff fecd 	bl	80021c0 <Bluetooth_SendMessage>
    }
}
 8002426:	bf00      	nop
 8002428:	bf00      	nop
 800242a:	3778      	adds	r7, #120	@ 0x78
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	0800d5fc 	.word	0x0800d5fc
 8002434:	0800d618 	.word	0x0800d618
 8002438:	0800d62c 	.word	0x0800d62c
 800243c:	0800d65c 	.word	0x0800d65c
 8002440:	0800d678 	.word	0x0800d678
 8002444:	0800d698 	.word	0x0800d698
 8002448:	0800d6b4 	.word	0x0800d6b4
 800244c:	0800d6d4 	.word	0x0800d6d4

08002450 <Encoder_BluetoothMonitor>:
  * @brief  
  * @param  None
  * @retval None
  */
void Encoder_BluetoothMonitor(void)
{
 8002450:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002452:	b0b5      	sub	sp, #212	@ 0xd4
 8002454:	af06      	add	r7, sp, #24
    char buffer[150];
    
    Encoder_Update();
 8002456:	f000 fab7 	bl	80029c8 <Encoder_Update>
    EncoderData_t data = Encoder_GetData();
 800245a:	f107 0308 	add.w	r3, r7, #8
 800245e:	4618      	mov	r0, r3
 8002460:	f000 fb30 	bl	8002ac4 <Encoder_GetData>
    
    sprintf(buffer, "L:%ld(%.1fRPM) R:%ld(%.1fRPM)\r\n", 
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	607b      	str	r3, [r7, #4]
            data.left_encoder, data.left_speed_rpm,
 8002468:	69bb      	ldr	r3, [r7, #24]
    sprintf(buffer, "L:%ld(%.1fRPM) R:%ld(%.1fRPM)\r\n", 
 800246a:	4618      	mov	r0, r3
 800246c:	f7fe f874 	bl	8000558 <__aeabi_f2d>
 8002470:	4604      	mov	r4, r0
 8002472:	460d      	mov	r5, r1
 8002474:	68fe      	ldr	r6, [r7, #12]
            data.right_encoder, data.right_speed_rpm);
 8002476:	69fb      	ldr	r3, [r7, #28]
    sprintf(buffer, "L:%ld(%.1fRPM) R:%ld(%.1fRPM)\r\n", 
 8002478:	4618      	mov	r0, r3
 800247a:	f7fe f86d 	bl	8000558 <__aeabi_f2d>
 800247e:	4602      	mov	r2, r0
 8002480:	460b      	mov	r3, r1
 8002482:	f107 0020 	add.w	r0, r7, #32
 8002486:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800248a:	9602      	str	r6, [sp, #8]
 800248c:	e9cd 4500 	strd	r4, r5, [sp]
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	4906      	ldr	r1, [pc, #24]	@ (80024ac <Encoder_BluetoothMonitor+0x5c>)
 8002494:	f007 fba0 	bl	8009bd8 <siprintf>
    Bluetooth_SendMessage(buffer);
 8002498:	f107 0320 	add.w	r3, r7, #32
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff fe8f 	bl	80021c0 <Bluetooth_SendMessage>
}
 80024a2:	bf00      	nop
 80024a4:	37bc      	adds	r7, #188	@ 0xbc
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024aa:	bf00      	nop
 80024ac:	0800d6f0 	.word	0x0800d6f0

080024b0 <Motor_BluetoothCommand>:
  * @brief  
  * @param  cmd: 
  * @retval None
  */
void Motor_BluetoothCommand(uint8_t cmd)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b09c      	sub	sp, #112	@ 0x70
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	71fb      	strb	r3, [r7, #7]
    char buffer[100];
    
    switch (cmd) {
 80024ba:	79fb      	ldrb	r3, [r7, #7]
 80024bc:	3b20      	subs	r3, #32
 80024be:	2b5a      	cmp	r3, #90	@ 0x5a
 80024c0:	f200 81da 	bhi.w	8002878 <Motor_BluetoothCommand+0x3c8>
 80024c4:	a201      	add	r2, pc, #4	@ (adr r2, 80024cc <Motor_BluetoothCommand+0x1c>)
 80024c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ca:	bf00      	nop
 80024cc:	080026a9 	.word	0x080026a9
 80024d0:	08002879 	.word	0x08002879
 80024d4:	08002879 	.word	0x08002879
 80024d8:	08002879 	.word	0x08002879
 80024dc:	08002879 	.word	0x08002879
 80024e0:	08002879 	.word	0x08002879
 80024e4:	08002879 	.word	0x08002879
 80024e8:	08002879 	.word	0x08002879
 80024ec:	08002879 	.word	0x08002879
 80024f0:	08002879 	.word	0x08002879
 80024f4:	08002879 	.word	0x08002879
 80024f8:	08002879 	.word	0x08002879
 80024fc:	08002879 	.word	0x08002879
 8002500:	08002879 	.word	0x08002879
 8002504:	08002879 	.word	0x08002879
 8002508:	08002879 	.word	0x08002879
 800250c:	08002879 	.word	0x08002879
 8002510:	080026c1 	.word	0x080026c1
 8002514:	080026e5 	.word	0x080026e5
 8002518:	08002709 	.word	0x08002709
 800251c:	0800272d 	.word	0x0800272d
 8002520:	08002751 	.word	0x08002751
 8002524:	08002775 	.word	0x08002775
 8002528:	08002799 	.word	0x08002799
 800252c:	080027bd 	.word	0x080027bd
 8002530:	080027e1 	.word	0x080027e1
 8002534:	08002879 	.word	0x08002879
 8002538:	08002879 	.word	0x08002879
 800253c:	08002879 	.word	0x08002879
 8002540:	08002879 	.word	0x08002879
 8002544:	08002879 	.word	0x08002879
 8002548:	08002817 	.word	0x08002817
 800254c:	08002879 	.word	0x08002879
 8002550:	0800268d 	.word	0x0800268d
 8002554:	080026b5 	.word	0x080026b5
 8002558:	08002645 	.word	0x08002645
 800255c:	0800269b 	.word	0x0800269b
 8002560:	08002811 	.word	0x08002811
 8002564:	08002657 	.word	0x08002657
 8002568:	08002651 	.word	0x08002651
 800256c:	08002817 	.word	0x08002817
 8002570:	0800263f 	.word	0x0800263f
 8002574:	08002879 	.word	0x08002879
 8002578:	08002879 	.word	0x08002879
 800257c:	08002879 	.word	0x08002879
 8002580:	08002879 	.word	0x08002879
 8002584:	08002879 	.word	0x08002879
 8002588:	08002879 	.word	0x08002879
 800258c:	0800264b 	.word	0x0800264b
 8002590:	08002879 	.word	0x08002879
 8002594:	08002805 	.word	0x08002805
 8002598:	08002677 	.word	0x08002677
 800259c:	08002639 	.word	0x08002639
 80025a0:	08002879 	.word	0x08002879
 80025a4:	08002879 	.word	0x08002879
 80025a8:	08002663 	.word	0x08002663
 80025ac:	08002879 	.word	0x08002879
 80025b0:	08002879 	.word	0x08002879
 80025b4:	0800265d 	.word	0x0800265d
 80025b8:	08002879 	.word	0x08002879
 80025bc:	08002879 	.word	0x08002879
 80025c0:	08002879 	.word	0x08002879
 80025c4:	08002879 	.word	0x08002879
 80025c8:	08002879 	.word	0x08002879
 80025cc:	08002879 	.word	0x08002879
 80025d0:	0800268d 	.word	0x0800268d
 80025d4:	080026b5 	.word	0x080026b5
 80025d8:	08002645 	.word	0x08002645
 80025dc:	0800269b 	.word	0x0800269b
 80025e0:	08002811 	.word	0x08002811
 80025e4:	08002657 	.word	0x08002657
 80025e8:	08002651 	.word	0x08002651
 80025ec:	08002817 	.word	0x08002817
 80025f0:	0800263f 	.word	0x0800263f
 80025f4:	08002879 	.word	0x08002879
 80025f8:	08002879 	.word	0x08002879
 80025fc:	08002879 	.word	0x08002879
 8002600:	08002879 	.word	0x08002879
 8002604:	08002879 	.word	0x08002879
 8002608:	08002879 	.word	0x08002879
 800260c:	0800264b 	.word	0x0800264b
 8002610:	08002879 	.word	0x08002879
 8002614:	08002805 	.word	0x08002805
 8002618:	08002677 	.word	0x08002677
 800261c:	08002639 	.word	0x08002639
 8002620:	08002879 	.word	0x08002879
 8002624:	08002879 	.word	0x08002879
 8002628:	08002663 	.word	0x08002663
 800262c:	08002879 	.word	0x08002879
 8002630:	08002879 	.word	0x08002879
 8002634:	0800265d 	.word	0x0800265d
        // Test commands
        case 't':  // Complete direction test
        case 'T':
            Motor_BluetoothDirectionTest();
 8002638:	f7ff fdd8 	bl	80021ec <Motor_BluetoothDirectionTest>
            break;
 800263c:	e122      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case 'i':  // Individual test
        case 'I':
            Motor_BluetoothIndividualTest();
 800263e:	f7ff fe2b 	bl	8002298 <Motor_BluetoothIndividualTest>
            break;
 8002642:	e11f      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case 'c':  // Encoder test
        case 'C':
            Encoder_BluetoothTest();
 8002644:	f7ff fe94 	bl	8002370 <Encoder_BluetoothTest>
            break;
 8002648:	e11c      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        // Debug commands (NEW)
        case 'p':  // PWM test
        case 'P':
            Motor_Debug_PWMTest();
 800264a:	f7ff f9c9 	bl	80019e0 <Motor_Debug_PWMTest>
            break;
 800264e:	e119      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case 'g':  // Direction GPIO test
        case 'G':
            Motor_Debug_DirectionTest();
 8002650:	f7ff fb06 	bl	8001c60 <Motor_Debug_DirectionTest>
            break;
 8002654:	e116      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case 'f':  // Speed Function test
        case 'F':
            Motor_Debug_SpeedFunctionTest();
 8002656:	f7ff fbc5 	bl	8001de4 <Motor_Debug_SpeedFunctionTest>
            break;
 800265a:	e113      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case 'z':  // Diagnosis
        case 'Z':
            Motor_Debug_DiagnoseProblem();
 800265c:	f7ff fc4a 	bl	8001ef4 <Motor_Debug_DiagnoseProblem>
            break;
 8002660:	e110      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        // Basic control
        case 'w':  // Forward
        case 'W':
            Motor_Forward(50);
 8002662:	2032      	movs	r0, #50	@ 0x32
 8002664:	f000 fb98 	bl	8002d98 <Motor_Forward>
            Motor_Debug_ShowPWMValue(50);
 8002668:	2032      	movs	r0, #50	@ 0x32
 800266a:	f7ff fd3d 	bl	80020e8 <Motor_Debug_ShowPWMValue>
            Bluetooth_SendMessage("Moving forward (50%)\r\n");
 800266e:	4887      	ldr	r0, [pc, #540]	@ (800288c <Motor_BluetoothCommand+0x3dc>)
 8002670:	f7ff fda6 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 8002674:	e106      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case 's':  // Backward
        case 'S':
            Motor_Backward(50);
 8002676:	2032      	movs	r0, #50	@ 0x32
 8002678:	f000 fbac 	bl	8002dd4 <Motor_Backward>
            Motor_Debug_ShowPWMValue(-50);
 800267c:	f06f 0031 	mvn.w	r0, #49	@ 0x31
 8002680:	f7ff fd32 	bl	80020e8 <Motor_Debug_ShowPWMValue>
            Bluetooth_SendMessage("Moving backward (50%)\r\n");
 8002684:	4882      	ldr	r0, [pc, #520]	@ (8002890 <Motor_BluetoothCommand+0x3e0>)
 8002686:	f7ff fd9b 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 800268a:	e0fb      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case 'a':  // Turn left
        case 'A':
            Motor_TurnLeft(50);
 800268c:	2032      	movs	r0, #50	@ 0x32
 800268e:	f000 fbc3 	bl	8002e18 <Motor_TurnLeft>
            Bluetooth_SendMessage("Turning left (50%)\r\n");
 8002692:	4880      	ldr	r0, [pc, #512]	@ (8002894 <Motor_BluetoothCommand+0x3e4>)
 8002694:	f7ff fd94 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 8002698:	e0f4      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case 'd':  // Turn right
        case 'D':
            Motor_TurnRight(50);
 800269a:	2032      	movs	r0, #50	@ 0x32
 800269c:	f000 fbdc 	bl	8002e58 <Motor_TurnRight>
            Bluetooth_SendMessage("Turning right (50%)\r\n");
 80026a0:	487d      	ldr	r0, [pc, #500]	@ (8002898 <Motor_BluetoothCommand+0x3e8>)
 80026a2:	f7ff fd8d 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 80026a6:	e0ed      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case ' ':  // Stop
            Motor_Stop();
 80026a8:	f000 fb6e 	bl	8002d88 <Motor_Stop>
            Bluetooth_SendMessage("Stopped\r\n");
 80026ac:	487b      	ldr	r0, [pc, #492]	@ (800289c <Motor_BluetoothCommand+0x3ec>)
 80026ae:	f7ff fd87 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 80026b2:	e0e7      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case 'b':  // Brake
        case 'B':
            Motor_Brake();
 80026b4:	f000 fbf0 	bl	8002e98 <Motor_Brake>
            Bluetooth_SendMessage("Braking\r\n");
 80026b8:	4879      	ldr	r0, [pc, #484]	@ (80028a0 <Motor_BluetoothCommand+0x3f0>)
 80026ba:	f7ff fd81 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 80026be:	e0e1      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        // Enhanced speed control with debug info
        case '1':  // Ultra low speed (1%)
            Motor_Forward(1);
 80026c0:	2001      	movs	r0, #1
 80026c2:	f000 fb69 	bl	8002d98 <Motor_Forward>
            Motor_Debug_ShowPWMValue(1);
 80026c6:	2001      	movs	r0, #1
 80026c8:	f7ff fd0e 	bl	80020e8 <Motor_Debug_ShowPWMValue>
            sprintf(buffer, "Ultra low speed forward (1%%)\r\n");
 80026cc:	f107 030c 	add.w	r3, r7, #12
 80026d0:	4974      	ldr	r1, [pc, #464]	@ (80028a4 <Motor_BluetoothCommand+0x3f4>)
 80026d2:	4618      	mov	r0, r3
 80026d4:	f007 fa80 	bl	8009bd8 <siprintf>
            Bluetooth_SendMessage(buffer);
 80026d8:	f107 030c 	add.w	r3, r7, #12
 80026dc:	4618      	mov	r0, r3
 80026de:	f7ff fd6f 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 80026e2:	e0cf      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case '2':  // Very low speed (5%)
            Motor_Forward(5);
 80026e4:	2005      	movs	r0, #5
 80026e6:	f000 fb57 	bl	8002d98 <Motor_Forward>
            Motor_Debug_ShowPWMValue(5);
 80026ea:	2005      	movs	r0, #5
 80026ec:	f7ff fcfc 	bl	80020e8 <Motor_Debug_ShowPWMValue>
            sprintf(buffer, "Very low speed forward (5%%)\r\n");
 80026f0:	f107 030c 	add.w	r3, r7, #12
 80026f4:	496c      	ldr	r1, [pc, #432]	@ (80028a8 <Motor_BluetoothCommand+0x3f8>)
 80026f6:	4618      	mov	r0, r3
 80026f8:	f007 fa6e 	bl	8009bd8 <siprintf>
            Bluetooth_SendMessage(buffer);
 80026fc:	f107 030c 	add.w	r3, r7, #12
 8002700:	4618      	mov	r0, r3
 8002702:	f7ff fd5d 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 8002706:	e0bd      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case '3':  // Low speed (7%)
            Motor_Forward(7);
 8002708:	2007      	movs	r0, #7
 800270a:	f000 fb45 	bl	8002d98 <Motor_Forward>
            Motor_Debug_ShowPWMValue(7);
 800270e:	2007      	movs	r0, #7
 8002710:	f7ff fcea 	bl	80020e8 <Motor_Debug_ShowPWMValue>
            sprintf(buffer, "Low speed forward (7%%)\r\n");
 8002714:	f107 030c 	add.w	r3, r7, #12
 8002718:	4964      	ldr	r1, [pc, #400]	@ (80028ac <Motor_BluetoothCommand+0x3fc>)
 800271a:	4618      	mov	r0, r3
 800271c:	f007 fa5c 	bl	8009bd8 <siprintf>
            Bluetooth_SendMessage(buffer);
 8002720:	f107 030c 	add.w	r3, r7, #12
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff fd4b 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 800272a:	e0ab      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case '4':  // Medium-low speed (10%)
            Motor_Forward(10);
 800272c:	200a      	movs	r0, #10
 800272e:	f000 fb33 	bl	8002d98 <Motor_Forward>
            Motor_Debug_ShowPWMValue(10);
 8002732:	200a      	movs	r0, #10
 8002734:	f7ff fcd8 	bl	80020e8 <Motor_Debug_ShowPWMValue>
            sprintf(buffer, "Medium-low speed forward (10%%)\r\n");
 8002738:	f107 030c 	add.w	r3, r7, #12
 800273c:	495c      	ldr	r1, [pc, #368]	@ (80028b0 <Motor_BluetoothCommand+0x400>)
 800273e:	4618      	mov	r0, r3
 8002740:	f007 fa4a 	bl	8009bd8 <siprintf>
            Bluetooth_SendMessage(buffer);
 8002744:	f107 030c 	add.w	r3, r7, #12
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff fd39 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 800274e:	e099      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case '5':  // Medium speed (50%)
            Motor_Forward(50);
 8002750:	2032      	movs	r0, #50	@ 0x32
 8002752:	f000 fb21 	bl	8002d98 <Motor_Forward>
            Motor_Debug_ShowPWMValue(50);
 8002756:	2032      	movs	r0, #50	@ 0x32
 8002758:	f7ff fcc6 	bl	80020e8 <Motor_Debug_ShowPWMValue>
            sprintf(buffer, "Medium speed forward (50%%)\r\n");
 800275c:	f107 030c 	add.w	r3, r7, #12
 8002760:	4954      	ldr	r1, [pc, #336]	@ (80028b4 <Motor_BluetoothCommand+0x404>)
 8002762:	4618      	mov	r0, r3
 8002764:	f007 fa38 	bl	8009bd8 <siprintf>
            Bluetooth_SendMessage(buffer);
 8002768:	f107 030c 	add.w	r3, r7, #12
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff fd27 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 8002772:	e087      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case '6':  // Medium-high speed (65%)
            Motor_Forward(65);
 8002774:	2041      	movs	r0, #65	@ 0x41
 8002776:	f000 fb0f 	bl	8002d98 <Motor_Forward>
            Motor_Debug_ShowPWMValue(65);
 800277a:	2041      	movs	r0, #65	@ 0x41
 800277c:	f7ff fcb4 	bl	80020e8 <Motor_Debug_ShowPWMValue>
            sprintf(buffer, "Medium-high speed forward (65%%)\r\n");
 8002780:	f107 030c 	add.w	r3, r7, #12
 8002784:	494c      	ldr	r1, [pc, #304]	@ (80028b8 <Motor_BluetoothCommand+0x408>)
 8002786:	4618      	mov	r0, r3
 8002788:	f007 fa26 	bl	8009bd8 <siprintf>
            Bluetooth_SendMessage(buffer);
 800278c:	f107 030c 	add.w	r3, r7, #12
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff fd15 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 8002796:	e075      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case '7':  // High speed (80%)
            Motor_Forward(80);
 8002798:	2050      	movs	r0, #80	@ 0x50
 800279a:	f000 fafd 	bl	8002d98 <Motor_Forward>
            Motor_Debug_ShowPWMValue(80);
 800279e:	2050      	movs	r0, #80	@ 0x50
 80027a0:	f7ff fca2 	bl	80020e8 <Motor_Debug_ShowPWMValue>
            sprintf(buffer, "High speed forward (80%%)\r\n");
 80027a4:	f107 030c 	add.w	r3, r7, #12
 80027a8:	4944      	ldr	r1, [pc, #272]	@ (80028bc <Motor_BluetoothCommand+0x40c>)
 80027aa:	4618      	mov	r0, r3
 80027ac:	f007 fa14 	bl	8009bd8 <siprintf>
            Bluetooth_SendMessage(buffer);
 80027b0:	f107 030c 	add.w	r3, r7, #12
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff fd03 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 80027ba:	e063      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case '8':  // Very high speed (90%)
            Motor_Forward(90);
 80027bc:	205a      	movs	r0, #90	@ 0x5a
 80027be:	f000 faeb 	bl	8002d98 <Motor_Forward>
            Motor_Debug_ShowPWMValue(90);
 80027c2:	205a      	movs	r0, #90	@ 0x5a
 80027c4:	f7ff fc90 	bl	80020e8 <Motor_Debug_ShowPWMValue>
            sprintf(buffer, "Very high speed forward (90%%)\r\n");
 80027c8:	f107 030c 	add.w	r3, r7, #12
 80027cc:	493c      	ldr	r1, [pc, #240]	@ (80028c0 <Motor_BluetoothCommand+0x410>)
 80027ce:	4618      	mov	r0, r3
 80027d0:	f007 fa02 	bl	8009bd8 <siprintf>
            Bluetooth_SendMessage(buffer);
 80027d4:	f107 030c 	add.w	r3, r7, #12
 80027d8:	4618      	mov	r0, r3
 80027da:	f7ff fcf1 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 80027de:	e051      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        case '9':  // Maximum speed (100%)
            Motor_Forward(100);
 80027e0:	2064      	movs	r0, #100	@ 0x64
 80027e2:	f000 fad9 	bl	8002d98 <Motor_Forward>
            Motor_Debug_ShowPWMValue(100);
 80027e6:	2064      	movs	r0, #100	@ 0x64
 80027e8:	f7ff fc7e 	bl	80020e8 <Motor_Debug_ShowPWMValue>
            sprintf(buffer, "Maximum speed forward (100%%)\r\n");
 80027ec:	f107 030c 	add.w	r3, r7, #12
 80027f0:	4934      	ldr	r1, [pc, #208]	@ (80028c4 <Motor_BluetoothCommand+0x414>)
 80027f2:	4618      	mov	r0, r3
 80027f4:	f007 f9f0 	bl	8009bd8 <siprintf>
            Bluetooth_SendMessage(buffer);
 80027f8:	f107 030c 	add.w	r3, r7, #12
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7ff fcdf 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 8002802:	e03f      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        // Reset encoders
        case 'r':
        case 'R':
            Encoder_Reset();
 8002804:	f000 f8b0 	bl	8002968 <Encoder_Reset>
            Bluetooth_SendMessage("Encoders reset\r\n");
 8002808:	482f      	ldr	r0, [pc, #188]	@ (80028c8 <Motor_BluetoothCommand+0x418>)
 800280a:	f7ff fcd9 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 800280e:	e039      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        // Encoder monitor
        case 'e':
        case 'E':
            Encoder_BluetoothMonitor();
 8002810:	f7ff fe1e 	bl	8002450 <Encoder_BluetoothMonitor>
            break;
 8002814:	e036      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        // Help
        case 'h':  // Help
        case 'H':
        case '?':
            Bluetooth_SendMessage("\r\n=== Bluetooth Motor Control ===\r\n");
 8002816:	482d      	ldr	r0, [pc, #180]	@ (80028cc <Motor_BluetoothCommand+0x41c>)
 8002818:	f7ff fcd2 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("Tests: t-Direction i-Individual c-Encoder\r\n");
 800281c:	482c      	ldr	r0, [pc, #176]	@ (80028d0 <Motor_BluetoothCommand+0x420>)
 800281e:	f7ff fccf 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("Debug: p-PWM Test g-GPIO Test f-Function Test z-Diagnose\r\n");
 8002822:	482c      	ldr	r0, [pc, #176]	@ (80028d4 <Motor_BluetoothCommand+0x424>)
 8002824:	f7ff fccc 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("Move:  w-Forward s-Back a-Left d-Right\r\n");
 8002828:	482b      	ldr	r0, [pc, #172]	@ (80028d8 <Motor_BluetoothCommand+0x428>)
 800282a:	f7ff fcc9 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("Other: Space-Stop b-Brake r-Reset e-Encoder\r\n");
 800282e:	482b      	ldr	r0, [pc, #172]	@ (80028dc <Motor_BluetoothCommand+0x42c>)
 8002830:	f7ff fcc6 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("Speed Control (with PWM info):\r\n");
 8002834:	482a      	ldr	r0, [pc, #168]	@ (80028e0 <Motor_BluetoothCommand+0x430>)
 8002836:	f7ff fcc3 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("1 - Ultra low (1%)\r\n");
 800283a:	482a      	ldr	r0, [pc, #168]	@ (80028e4 <Motor_BluetoothCommand+0x434>)
 800283c:	f7ff fcc0 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("2 - Very low (5%)\r\n");
 8002840:	4829      	ldr	r0, [pc, #164]	@ (80028e8 <Motor_BluetoothCommand+0x438>)
 8002842:	f7ff fcbd 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("3 - Low (7%)\r\n");
 8002846:	4829      	ldr	r0, [pc, #164]	@ (80028ec <Motor_BluetoothCommand+0x43c>)
 8002848:	f7ff fcba 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("4 - Medium-low (10%)\r\n");
 800284c:	4828      	ldr	r0, [pc, #160]	@ (80028f0 <Motor_BluetoothCommand+0x440>)
 800284e:	f7ff fcb7 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("5 - Medium (50%)\r\n");
 8002852:	4828      	ldr	r0, [pc, #160]	@ (80028f4 <Motor_BluetoothCommand+0x444>)
 8002854:	f7ff fcb4 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("6 - Medium-high (65%)\r\n");
 8002858:	4827      	ldr	r0, [pc, #156]	@ (80028f8 <Motor_BluetoothCommand+0x448>)
 800285a:	f7ff fcb1 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("7 - High (80%)\r\n");
 800285e:	4827      	ldr	r0, [pc, #156]	@ (80028fc <Motor_BluetoothCommand+0x44c>)
 8002860:	f7ff fcae 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("8 - Very high (90%)\r\n");
 8002864:	4826      	ldr	r0, [pc, #152]	@ (8002900 <Motor_BluetoothCommand+0x450>)
 8002866:	f7ff fcab 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("9 - Maximum (100%)\r\n");
 800286a:	4826      	ldr	r0, [pc, #152]	@ (8002904 <Motor_BluetoothCommand+0x454>)
 800286c:	f7ff fca8 	bl	80021c0 <Bluetooth_SendMessage>
            Bluetooth_SendMessage("==========================\r\n");
 8002870:	4825      	ldr	r0, [pc, #148]	@ (8002908 <Motor_BluetoothCommand+0x458>)
 8002872:	f7ff fca5 	bl	80021c0 <Bluetooth_SendMessage>
            break;
 8002876:	e005      	b.n	8002884 <Motor_BluetoothCommand+0x3d4>
            
        default:
            Bluetooth_SendMessage("Unknown command, send h for help\r\n");
 8002878:	4824      	ldr	r0, [pc, #144]	@ (800290c <Motor_BluetoothCommand+0x45c>)
 800287a:	f7ff fca1 	bl	80021c0 <Bluetooth_SendMessage>
            Motor_Stop();  // Safety stop
 800287e:	f000 fa83 	bl	8002d88 <Motor_Stop>
            break;
 8002882:	bf00      	nop
    }
} 
 8002884:	bf00      	nop
 8002886:	3770      	adds	r7, #112	@ 0x70
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	0800d710 	.word	0x0800d710
 8002890:	0800d728 	.word	0x0800d728
 8002894:	0800d740 	.word	0x0800d740
 8002898:	0800d758 	.word	0x0800d758
 800289c:	0800d770 	.word	0x0800d770
 80028a0:	0800d77c 	.word	0x0800d77c
 80028a4:	0800d788 	.word	0x0800d788
 80028a8:	0800d7a8 	.word	0x0800d7a8
 80028ac:	0800d7c8 	.word	0x0800d7c8
 80028b0:	0800d7e4 	.word	0x0800d7e4
 80028b4:	0800d808 	.word	0x0800d808
 80028b8:	0800d828 	.word	0x0800d828
 80028bc:	0800d84c 	.word	0x0800d84c
 80028c0:	0800d868 	.word	0x0800d868
 80028c4:	0800d88c 	.word	0x0800d88c
 80028c8:	0800d618 	.word	0x0800d618
 80028cc:	0800d8ac 	.word	0x0800d8ac
 80028d0:	0800d8d0 	.word	0x0800d8d0
 80028d4:	0800d8fc 	.word	0x0800d8fc
 80028d8:	0800d938 	.word	0x0800d938
 80028dc:	0800d964 	.word	0x0800d964
 80028e0:	0800d994 	.word	0x0800d994
 80028e4:	0800d9b8 	.word	0x0800d9b8
 80028e8:	0800d9d0 	.word	0x0800d9d0
 80028ec:	0800d9e4 	.word	0x0800d9e4
 80028f0:	0800d9f4 	.word	0x0800d9f4
 80028f4:	0800da0c 	.word	0x0800da0c
 80028f8:	0800da20 	.word	0x0800da20
 80028fc:	0800da38 	.word	0x0800da38
 8002900:	0800da4c 	.word	0x0800da4c
 8002904:	0800da64 	.word	0x0800da64
 8002908:	0800da7c 	.word	0x0800da7c
 800290c:	0800da9c 	.word	0x0800da9c

08002910 <Motor_Init>:
  * @brief  Initialize motor driver
  * @param  None
  * @retval None
  */
void Motor_Init(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
    // Start PWM generation on TIM4 channels
    HAL_TIM_PWM_Start(&htim4, MOTOR_LEFT_PWM_CHANNEL);
 8002914:	2108      	movs	r1, #8
 8002916:	4809      	ldr	r0, [pc, #36]	@ (800293c <Motor_Init+0x2c>)
 8002918:	f004 fc0e 	bl	8007138 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, MOTOR_RIGHT_PWM_CHANNEL);
 800291c:	210c      	movs	r1, #12
 800291e:	4807      	ldr	r0, [pc, #28]	@ (800293c <Motor_Init+0x2c>)
 8002920:	f004 fc0a 	bl	8007138 <HAL_TIM_PWM_Start>
    
    // Initialize motors to stop state
    Motor_Stop();
 8002924:	f000 fa30 	bl	8002d88 <Motor_Stop>
    
    // Initialize current speeds
    current_speeds.left_speed = 0;
 8002928:	4b05      	ldr	r3, [pc, #20]	@ (8002940 <Motor_Init+0x30>)
 800292a:	2200      	movs	r2, #0
 800292c:	801a      	strh	r2, [r3, #0]
    current_speeds.right_speed = 0;
 800292e:	4b04      	ldr	r3, [pc, #16]	@ (8002940 <Motor_Init+0x30>)
 8002930:	2200      	movs	r2, #0
 8002932:	805a      	strh	r2, [r3, #2]
    
    // Initialize encoder functionality
    Encoder_Init();
 8002934:	f000 f806 	bl	8002944 <Encoder_Init>
}
 8002938:	bf00      	nop
 800293a:	bd80      	pop	{r7, pc}
 800293c:	200003ec 	.word	0x200003ec
 8002940:	20000484 	.word	0x20000484

08002944 <Encoder_Init>:
  * @brief  Initialize encoder functionality
  * @param  None
  * @retval None
  */
void Encoder_Init(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
    // Start encoder timers
    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);  // Left encoder (TIM2)
 8002948:	213c      	movs	r1, #60	@ 0x3c
 800294a:	4805      	ldr	r0, [pc, #20]	@ (8002960 <Encoder_Init+0x1c>)
 800294c:	f004 fd4a 	bl	80073e4 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);  // Right encoder (TIM3)
 8002950:	213c      	movs	r1, #60	@ 0x3c
 8002952:	4804      	ldr	r0, [pc, #16]	@ (8002964 <Encoder_Init+0x20>)
 8002954:	f004 fd46 	bl	80073e4 <HAL_TIM_Encoder_Start>
    
    // Reset encoder data
    Encoder_Reset();
 8002958:	f000 f806 	bl	8002968 <Encoder_Reset>
}
 800295c:	bf00      	nop
 800295e:	bd80      	pop	{r7, pc}
 8002960:	2000035c 	.word	0x2000035c
 8002964:	200003a4 	.word	0x200003a4

08002968 <Encoder_Reset>:
  * @brief  Reset encoder data
  * @param  None
  * @retval None
  */
void Encoder_Reset(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&htim2, 32768);  // Set to middle value to handle negative counts
 800296c:	4b12      	ldr	r3, [pc, #72]	@ (80029b8 <Encoder_Reset+0x50>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002974:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_COUNTER(&htim3, 32768);
 8002976:	4b11      	ldr	r3, [pc, #68]	@ (80029bc <Encoder_Reset+0x54>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800297e:	625a      	str	r2, [r3, #36]	@ 0x24
    
    encoder_data.left_encoder = 0;
 8002980:	4b0f      	ldr	r3, [pc, #60]	@ (80029c0 <Encoder_Reset+0x58>)
 8002982:	2200      	movs	r2, #0
 8002984:	601a      	str	r2, [r3, #0]
    encoder_data.right_encoder = 0;
 8002986:	4b0e      	ldr	r3, [pc, #56]	@ (80029c0 <Encoder_Reset+0x58>)
 8002988:	2200      	movs	r2, #0
 800298a:	605a      	str	r2, [r3, #4]
    encoder_data.left_encoder_prev = 0;
 800298c:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <Encoder_Reset+0x58>)
 800298e:	2200      	movs	r2, #0
 8002990:	609a      	str	r2, [r3, #8]
    encoder_data.right_encoder_prev = 0;
 8002992:	4b0b      	ldr	r3, [pc, #44]	@ (80029c0 <Encoder_Reset+0x58>)
 8002994:	2200      	movs	r2, #0
 8002996:	60da      	str	r2, [r3, #12]
    encoder_data.left_speed_rpm = 0.0f;
 8002998:	4b09      	ldr	r3, [pc, #36]	@ (80029c0 <Encoder_Reset+0x58>)
 800299a:	f04f 0200 	mov.w	r2, #0
 800299e:	611a      	str	r2, [r3, #16]
    encoder_data.right_speed_rpm = 0.0f;
 80029a0:	4b07      	ldr	r3, [pc, #28]	@ (80029c0 <Encoder_Reset+0x58>)
 80029a2:	f04f 0200 	mov.w	r2, #0
 80029a6:	615a      	str	r2, [r3, #20]
    
    last_encoder_update_time = HAL_GetTick();
 80029a8:	f002 f862 	bl	8004a70 <HAL_GetTick>
 80029ac:	4603      	mov	r3, r0
 80029ae:	4a05      	ldr	r2, [pc, #20]	@ (80029c4 <Encoder_Reset+0x5c>)
 80029b0:	6013      	str	r3, [r2, #0]
}
 80029b2:	bf00      	nop
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	2000035c 	.word	0x2000035c
 80029bc:	200003a4 	.word	0x200003a4
 80029c0:	20000488 	.word	0x20000488
 80029c4:	200004a0 	.word	0x200004a0

080029c8 <Encoder_Update>:
  * @brief  Update encoder readings and calculate speeds
  * @param  None
  * @retval None
  */
void Encoder_Update(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b086      	sub	sp, #24
 80029cc:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 80029ce:	f002 f84f 	bl	8004a70 <HAL_GetTick>
 80029d2:	6178      	str	r0, [r7, #20]
    
    // Update encoder counts
    int32_t left_raw = (int32_t)__HAL_TIM_GET_COUNTER(&htim2) - 32768;
 80029d4:	4b34      	ldr	r3, [pc, #208]	@ (8002aa8 <Encoder_Update+0xe0>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029da:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80029de:	613b      	str	r3, [r7, #16]
    int32_t right_raw = (int32_t)__HAL_TIM_GET_COUNTER(&htim3) - 32768;
 80029e0:	4b32      	ldr	r3, [pc, #200]	@ (8002aac <Encoder_Update+0xe4>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e6:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80029ea:	60fb      	str	r3, [r7, #12]
    
    encoder_data.left_encoder = left_raw;
 80029ec:	4a30      	ldr	r2, [pc, #192]	@ (8002ab0 <Encoder_Update+0xe8>)
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	6013      	str	r3, [r2, #0]
    encoder_data.right_encoder = right_raw;
 80029f2:	4a2f      	ldr	r2, [pc, #188]	@ (8002ab0 <Encoder_Update+0xe8>)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6053      	str	r3, [r2, #4]
    
    // Calculate speed if enough time has passed
    if (current_time - last_encoder_update_time >= SPEED_CALC_PERIOD_MS) {
 80029f8:	4b2e      	ldr	r3, [pc, #184]	@ (8002ab4 <Encoder_Update+0xec>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	697a      	ldr	r2, [r7, #20]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	2b63      	cmp	r3, #99	@ 0x63
 8002a02:	d94c      	bls.n	8002a9e <Encoder_Update+0xd6>
        float time_diff = (current_time - last_encoder_update_time) / 1000.0f; // Convert to seconds
 8002a04:	4b2b      	ldr	r3, [pc, #172]	@ (8002ab4 <Encoder_Update+0xec>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	697a      	ldr	r2, [r7, #20]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	ee07 3a90 	vmov	s15, r3
 8002a10:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a14:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8002ab8 <Encoder_Update+0xf0>
 8002a18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a1c:	edc7 7a02 	vstr	s15, [r7, #8]
        
        // Calculate speed in RPM
        int32_t left_diff = encoder_data.left_encoder - encoder_data.left_encoder_prev;
 8002a20:	4b23      	ldr	r3, [pc, #140]	@ (8002ab0 <Encoder_Update+0xe8>)
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	4b22      	ldr	r3, [pc, #136]	@ (8002ab0 <Encoder_Update+0xe8>)
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	607b      	str	r3, [r7, #4]
        int32_t right_diff = encoder_data.right_encoder - encoder_data.right_encoder_prev;
 8002a2c:	4b20      	ldr	r3, [pc, #128]	@ (8002ab0 <Encoder_Update+0xe8>)
 8002a2e:	685a      	ldr	r2, [r3, #4]
 8002a30:	4b1f      	ldr	r3, [pc, #124]	@ (8002ab0 <Encoder_Update+0xe8>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	603b      	str	r3, [r7, #0]
        
        encoder_data.left_speed_rpm = (left_diff / (float)ENCODER_CPR) * (60.0f / time_diff);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	ee07 3a90 	vmov	s15, r3
 8002a3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a42:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8002abc <Encoder_Update+0xf4>
 8002a46:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002a4a:	ed9f 6a1d 	vldr	s12, [pc, #116]	@ 8002ac0 <Encoder_Update+0xf8>
 8002a4e:	edd7 6a02 	vldr	s13, [r7, #8]
 8002a52:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a5a:	4b15      	ldr	r3, [pc, #84]	@ (8002ab0 <Encoder_Update+0xe8>)
 8002a5c:	edc3 7a04 	vstr	s15, [r3, #16]
        encoder_data.right_speed_rpm = (right_diff / (float)ENCODER_CPR) * (60.0f / time_diff);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	ee07 3a90 	vmov	s15, r3
 8002a66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002a6a:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8002abc <Encoder_Update+0xf4>
 8002a6e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002a72:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8002ac0 <Encoder_Update+0xf8>
 8002a76:	edd7 6a02 	vldr	s13, [r7, #8]
 8002a7a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a82:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <Encoder_Update+0xe8>)
 8002a84:	edc3 7a05 	vstr	s15, [r3, #20]
        
        // Update previous values
        encoder_data.left_encoder_prev = encoder_data.left_encoder;
 8002a88:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <Encoder_Update+0xe8>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a08      	ldr	r2, [pc, #32]	@ (8002ab0 <Encoder_Update+0xe8>)
 8002a8e:	6093      	str	r3, [r2, #8]
        encoder_data.right_encoder_prev = encoder_data.right_encoder;
 8002a90:	4b07      	ldr	r3, [pc, #28]	@ (8002ab0 <Encoder_Update+0xe8>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	4a06      	ldr	r2, [pc, #24]	@ (8002ab0 <Encoder_Update+0xe8>)
 8002a96:	60d3      	str	r3, [r2, #12]
        last_encoder_update_time = current_time;
 8002a98:	4a06      	ldr	r2, [pc, #24]	@ (8002ab4 <Encoder_Update+0xec>)
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	6013      	str	r3, [r2, #0]
    }
}
 8002a9e:	bf00      	nop
 8002aa0:	3718      	adds	r7, #24
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	2000035c 	.word	0x2000035c
 8002aac:	200003a4 	.word	0x200003a4
 8002ab0:	20000488 	.word	0x20000488
 8002ab4:	200004a0 	.word	0x200004a0
 8002ab8:	447a0000 	.word	0x447a0000
 8002abc:	44800000 	.word	0x44800000
 8002ac0:	42700000 	.word	0x42700000

08002ac4 <Encoder_GetData>:
  * @brief  Get encoder data
  * @param  None
  * @retval Encoder data structure
  */
EncoderData_t Encoder_GetData(void)
{
 8002ac4:	b4b0      	push	{r4, r5, r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
    return encoder_data;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a07      	ldr	r2, [pc, #28]	@ (8002aec <Encoder_GetData+0x28>)
 8002ad0:	461c      	mov	r4, r3
 8002ad2:	4615      	mov	r5, r2
 8002ad4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ad6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ad8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002adc:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bcb0      	pop	{r4, r5, r7}
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	20000488 	.word	0x20000488

08002af0 <Encoder_GetLeftCount>:
  * @brief  Get left encoder count
  * @param  None
  * @retval Left encoder count
  */
int32_t Encoder_GetLeftCount(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
    return encoder_data.left_encoder;
 8002af4:	4b03      	ldr	r3, [pc, #12]	@ (8002b04 <Encoder_GetLeftCount+0x14>)
 8002af6:	681b      	ldr	r3, [r3, #0]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	20000488 	.word	0x20000488

08002b08 <Encoder_GetRightCount>:
  * @brief  Get right encoder count
  * @param  None
  * @retval Right encoder count
  */
int32_t Encoder_GetRightCount(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
    return encoder_data.right_encoder;
 8002b0c:	4b03      	ldr	r3, [pc, #12]	@ (8002b1c <Encoder_GetRightCount+0x14>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	20000488 	.word	0x20000488

08002b20 <Motor_SpeedToPWM>:
  * @brief  Convert speed percentage to PWM value with exponential mapping
  * @param  speed: Speed percentage (-100 to 100)
  * @retval PWM value (0 to PWM_MAX_VALUE)
  */
static uint32_t Motor_SpeedToPWM(int16_t speed)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	80fb      	strh	r3, [r7, #6]
    // Get absolute value for PWM calculation
    int16_t abs_speed = (speed < 0) ? -speed : speed;
 8002b2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	bfb8      	it	lt
 8002b32:	425b      	neglt	r3, r3
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	817b      	strh	r3, [r7, #10]
    
    // Clamp speed to valid range
    abs_speed = CLAMP(abs_speed, 0, MOTOR_MAX_SPEED);
 8002b38:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	db06      	blt.n	8002b4e <Motor_SpeedToPWM+0x2e>
 8002b40:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b44:	2b64      	cmp	r3, #100	@ 0x64
 8002b46:	bfa8      	it	ge
 8002b48:	2364      	movge	r3, #100	@ 0x64
 8002b4a:	b21b      	sxth	r3, r3
 8002b4c:	e000      	b.n	8002b50 <Motor_SpeedToPWM+0x30>
 8002b4e:	2300      	movs	r3, #0
 8002b50:	817b      	strh	r3, [r7, #10]
    
    // Convert percentage (0-100) to PWM value (0-PWM_MAX_VALUE)
    uint32_t pwm_value = (uint32_t)((abs_speed * PWM_MAX_VALUE) / 100);
 8002b52:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002b56:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002b5a:	fb02 f303 	mul.w	r3, r2, r3
 8002b5e:	4a0b      	ldr	r2, [pc, #44]	@ (8002b8c <Motor_SpeedToPWM+0x6c>)
 8002b60:	fb82 1203 	smull	r1, r2, r2, r3
 8002b64:	1152      	asrs	r2, r2, #5
 8002b66:	17db      	asrs	r3, r3, #31
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	60fb      	str	r3, [r7, #12]
    
    // Apply minimum PWM threshold for motor startup
    if (pwm_value > 0 && pwm_value < PWM_MIN_VALUE) {
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d004      	beq.n	8002b7c <Motor_SpeedToPWM+0x5c>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2b09      	cmp	r3, #9
 8002b76:	d801      	bhi.n	8002b7c <Motor_SpeedToPWM+0x5c>
        pwm_value = PWM_MIN_VALUE;
 8002b78:	230a      	movs	r3, #10
 8002b7a:	60fb      	str	r3, [r7, #12]
    }
    
    return pwm_value;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3714      	adds	r7, #20
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	51eb851f 	.word	0x51eb851f

08002b90 <Motor_SetDirection>:
  * @param  motor: Motor selector (MOTOR_LEFT or MOTOR_RIGHT)
  * @param  direction: Motor direction
  * @retval None
  */
static void Motor_SetDirection(MotorSelector_t motor, MotorDirection_t direction)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	b082      	sub	sp, #8
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	460a      	mov	r2, r1
 8002b9a:	71fb      	strb	r3, [r7, #7]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	71bb      	strb	r3, [r7, #6]
    if (motor == MOTOR_LEFT) {
 8002ba0:	79fb      	ldrb	r3, [r7, #7]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d13d      	bne.n	8002c22 <Motor_SetDirection+0x92>
        // Left motor control (AIN1=PB14, AIN2=PB15)
        switch (direction) {
 8002ba6:	79bb      	ldrb	r3, [r7, #6]
 8002ba8:	2b03      	cmp	r3, #3
 8002baa:	d020      	beq.n	8002bee <Motor_SetDirection+0x5e>
 8002bac:	2b03      	cmp	r3, #3
 8002bae:	dc2b      	bgt.n	8002c08 <Motor_SetDirection+0x78>
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d002      	beq.n	8002bba <Motor_SetDirection+0x2a>
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d00d      	beq.n	8002bd4 <Motor_SetDirection+0x44>
 8002bb8:	e026      	b.n	8002c08 <Motor_SetDirection+0x78>
            case MOTOR_FORWARD:
                HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_SET);   // AIN1 = 1
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002bc0:	483a      	ldr	r0, [pc, #232]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002bc2:	f002 faad 	bl	8005120 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET); // AIN2 = 0
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002bcc:	4837      	ldr	r0, [pc, #220]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002bce:	f002 faa7 	bl	8005120 <HAL_GPIO_WritePin>
                break;
 8002bd2:	e067      	b.n	8002ca4 <Motor_SetDirection+0x114>
            case MOTOR_BACKWARD:
                HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_RESET); // AIN1 = 0
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002bda:	4834      	ldr	r0, [pc, #208]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002bdc:	f002 faa0 	bl	8005120 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_SET);   // AIN2 = 1
 8002be0:	2201      	movs	r2, #1
 8002be2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002be6:	4831      	ldr	r0, [pc, #196]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002be8:	f002 fa9a 	bl	8005120 <HAL_GPIO_WritePin>
                break;
 8002bec:	e05a      	b.n	8002ca4 <Motor_SetDirection+0x114>
            case MOTOR_BRAKE:
                HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_SET);   // AIN1 = 1
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002bf4:	482d      	ldr	r0, [pc, #180]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002bf6:	f002 fa93 	bl	8005120 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_SET);   // AIN2 = 1
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c00:	482a      	ldr	r0, [pc, #168]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002c02:	f002 fa8d 	bl	8005120 <HAL_GPIO_WritePin>
                break;
 8002c06:	e04d      	b.n	8002ca4 <Motor_SetDirection+0x114>
            case MOTOR_STOP:
            default:
                HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_RESET); // AIN1 = 0
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002c0e:	4827      	ldr	r0, [pc, #156]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002c10:	f002 fa86 	bl	8005120 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET); // AIN2 = 0
 8002c14:	2200      	movs	r2, #0
 8002c16:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002c1a:	4824      	ldr	r0, [pc, #144]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002c1c:	f002 fa80 	bl	8005120 <HAL_GPIO_WritePin>
                break;
 8002c20:	e040      	b.n	8002ca4 <Motor_SetDirection+0x114>
        }
    } else if (motor == MOTOR_RIGHT) {
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d13d      	bne.n	8002ca4 <Motor_SetDirection+0x114>
        // Right motor control (BIN1=PB13, BIN2=PB12)
        switch (direction) {
 8002c28:	79bb      	ldrb	r3, [r7, #6]
 8002c2a:	2b03      	cmp	r3, #3
 8002c2c:	d020      	beq.n	8002c70 <Motor_SetDirection+0xe0>
 8002c2e:	2b03      	cmp	r3, #3
 8002c30:	dc2b      	bgt.n	8002c8a <Motor_SetDirection+0xfa>
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d002      	beq.n	8002c3c <Motor_SetDirection+0xac>
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d00d      	beq.n	8002c56 <Motor_SetDirection+0xc6>
 8002c3a:	e026      	b.n	8002c8a <Motor_SetDirection+0xfa>
            case MOTOR_FORWARD:
                HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, GPIO_PIN_RESET); // BIN1 = 0
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c42:	481a      	ldr	r0, [pc, #104]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002c44:	f002 fa6c 	bl	8005120 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, GPIO_PIN_SET);   // BIN2 = 1
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002c4e:	4817      	ldr	r0, [pc, #92]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002c50:	f002 fa66 	bl	8005120 <HAL_GPIO_WritePin>
                break;
 8002c54:	e026      	b.n	8002ca4 <Motor_SetDirection+0x114>
            case MOTOR_BACKWARD:
                HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, GPIO_PIN_SET);   // BIN1 = 1
 8002c56:	2201      	movs	r2, #1
 8002c58:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c5c:	4813      	ldr	r0, [pc, #76]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002c5e:	f002 fa5f 	bl	8005120 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, GPIO_PIN_RESET); // BIN2 = 0
 8002c62:	2200      	movs	r2, #0
 8002c64:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002c68:	4810      	ldr	r0, [pc, #64]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002c6a:	f002 fa59 	bl	8005120 <HAL_GPIO_WritePin>
                break;
 8002c6e:	e019      	b.n	8002ca4 <Motor_SetDirection+0x114>
            case MOTOR_BRAKE:
                HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, GPIO_PIN_SET);   // BIN1 = 1
 8002c70:	2201      	movs	r2, #1
 8002c72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c76:	480d      	ldr	r0, [pc, #52]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002c78:	f002 fa52 	bl	8005120 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, GPIO_PIN_SET);   // BIN2 = 1
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002c82:	480a      	ldr	r0, [pc, #40]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002c84:	f002 fa4c 	bl	8005120 <HAL_GPIO_WritePin>
                break;
 8002c88:	e00c      	b.n	8002ca4 <Motor_SetDirection+0x114>
            case MOTOR_STOP:
            default:
                HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin, GPIO_PIN_RESET); // BIN1 = 0
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002c90:	4806      	ldr	r0, [pc, #24]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002c92:	f002 fa45 	bl	8005120 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin, GPIO_PIN_RESET); // BIN2 = 0
 8002c96:	2200      	movs	r2, #0
 8002c98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002c9c:	4803      	ldr	r0, [pc, #12]	@ (8002cac <Motor_SetDirection+0x11c>)
 8002c9e:	f002 fa3f 	bl	8005120 <HAL_GPIO_WritePin>
                break;
 8002ca2:	bf00      	nop
        }
    }
}
 8002ca4:	bf00      	nop
 8002ca6:	3708      	adds	r7, #8
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40020400 	.word	0x40020400

08002cb0 <Motor_SetSpeed>:
  * @param  motor: Motor selector (MOTOR_LEFT or MOTOR_RIGHT)
  * @param  speed: Speed percentage (-100 to 100, negative for backward)
  * @retval None
  */
void Motor_SetSpeed(MotorSelector_t motor, int16_t speed)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	460a      	mov	r2, r1
 8002cba:	71fb      	strb	r3, [r7, #7]
 8002cbc:	4613      	mov	r3, r2
 8002cbe:	80bb      	strh	r3, [r7, #4]
    // Clamp speed to valid range
    speed = CLAMP(speed, MOTOR_MIN_SPEED, MOTOR_MAX_SPEED);
 8002cc0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002cc4:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8002cc8:	db06      	blt.n	8002cd8 <Motor_SetSpeed+0x28>
 8002cca:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002cce:	2b64      	cmp	r3, #100	@ 0x64
 8002cd0:	bfa8      	it	ge
 8002cd2:	2364      	movge	r3, #100	@ 0x64
 8002cd4:	b21b      	sxth	r3, r3
 8002cd6:	e001      	b.n	8002cdc <Motor_SetSpeed+0x2c>
 8002cd8:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8002cdc:	80bb      	strh	r3, [r7, #4]
    
    // Update current speeds
    if (motor == MOTOR_LEFT) {
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d103      	bne.n	8002cec <Motor_SetSpeed+0x3c>
        current_speeds.left_speed = speed;
 8002ce4:	4a1a      	ldr	r2, [pc, #104]	@ (8002d50 <Motor_SetSpeed+0xa0>)
 8002ce6:	88bb      	ldrh	r3, [r7, #4]
 8002ce8:	8013      	strh	r3, [r2, #0]
 8002cea:	e002      	b.n	8002cf2 <Motor_SetSpeed+0x42>
    } else {
        current_speeds.right_speed = speed;
 8002cec:	4a18      	ldr	r2, [pc, #96]	@ (8002d50 <Motor_SetSpeed+0xa0>)
 8002cee:	88bb      	ldrh	r3, [r7, #4]
 8002cf0:	8053      	strh	r3, [r2, #2]
    }
    
    // Determine direction and PWM value
    MotorDirection_t direction;
    uint32_t pwm_value = Motor_SpeedToPWM(speed);
 8002cf2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7ff ff12 	bl	8002b20 <Motor_SpeedToPWM>
 8002cfc:	60b8      	str	r0, [r7, #8]
    
    if (speed > 0) {
 8002cfe:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	dd02      	ble.n	8002d0c <Motor_SetSpeed+0x5c>
        direction = MOTOR_FORWARD;
 8002d06:	2301      	movs	r3, #1
 8002d08:	73fb      	strb	r3, [r7, #15]
 8002d0a:	e00a      	b.n	8002d22 <Motor_SetSpeed+0x72>
    } else if (speed < 0) {
 8002d0c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	da02      	bge.n	8002d1a <Motor_SetSpeed+0x6a>
        direction = MOTOR_BACKWARD;
 8002d14:	2302      	movs	r3, #2
 8002d16:	73fb      	strb	r3, [r7, #15]
 8002d18:	e003      	b.n	8002d22 <Motor_SetSpeed+0x72>
    } else {
        direction = MOTOR_STOP;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	73fb      	strb	r3, [r7, #15]
        pwm_value = 0;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	60bb      	str	r3, [r7, #8]
    }
    
    // Set direction pins
    Motor_SetDirection(motor, direction);
 8002d22:	7bfa      	ldrb	r2, [r7, #15]
 8002d24:	79fb      	ldrb	r3, [r7, #7]
 8002d26:	4611      	mov	r1, r2
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff ff31 	bl	8002b90 <Motor_SetDirection>
    
    // Set PWM duty cycle
    if (motor == MOTOR_LEFT) {
 8002d2e:	79fb      	ldrb	r3, [r7, #7]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d104      	bne.n	8002d3e <Motor_SetSpeed+0x8e>
        __HAL_TIM_SET_COMPARE(&htim4, MOTOR_LEFT_PWM_CHANNEL, pwm_value);
 8002d34:	4b07      	ldr	r3, [pc, #28]	@ (8002d54 <Motor_SetSpeed+0xa4>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68ba      	ldr	r2, [r7, #8]
 8002d3a:	63da      	str	r2, [r3, #60]	@ 0x3c
    } else {
        __HAL_TIM_SET_COMPARE(&htim4, MOTOR_RIGHT_PWM_CHANNEL, pwm_value);
    }
}
 8002d3c:	e003      	b.n	8002d46 <Motor_SetSpeed+0x96>
        __HAL_TIM_SET_COMPARE(&htim4, MOTOR_RIGHT_PWM_CHANNEL, pwm_value);
 8002d3e:	4b05      	ldr	r3, [pc, #20]	@ (8002d54 <Motor_SetSpeed+0xa4>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68ba      	ldr	r2, [r7, #8]
 8002d44:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002d46:	bf00      	nop
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	20000484 	.word	0x20000484
 8002d54:	200003ec 	.word	0x200003ec

08002d58 <Motor_SetSpeeds>:
  * @param  left_speed: Left motor speed (-100 to 100)
  * @param  right_speed: Right motor speed (-100 to 100)
  * @retval None
  */
void Motor_SetSpeeds(int16_t left_speed, int16_t right_speed)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	4603      	mov	r3, r0
 8002d60:	460a      	mov	r2, r1
 8002d62:	80fb      	strh	r3, [r7, #6]
 8002d64:	4613      	mov	r3, r2
 8002d66:	80bb      	strh	r3, [r7, #4]
    Motor_SetSpeed(MOTOR_LEFT, left_speed);
 8002d68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	2000      	movs	r0, #0
 8002d70:	f7ff ff9e 	bl	8002cb0 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_RIGHT, right_speed);
 8002d74:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002d78:	4619      	mov	r1, r3
 8002d7a:	2001      	movs	r0, #1
 8002d7c:	f7ff ff98 	bl	8002cb0 <Motor_SetSpeed>
}
 8002d80:	bf00      	nop
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <Motor_Stop>:
  * @brief  Stop both motors
  * @param  None
  * @retval None
  */
void Motor_Stop(void)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
    Motor_SetSpeeds(0, 0);
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	2000      	movs	r0, #0
 8002d90:	f7ff ffe2 	bl	8002d58 <Motor_SetSpeeds>
}
 8002d94:	bf00      	nop
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <Motor_Forward>:
  * @brief  Move both motors forward
  * @param  speed: Forward speed (0 to 100)
  * @retval None
  */
void Motor_Forward(int16_t speed)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	80fb      	strh	r3, [r7, #6]
    speed = CLAMP(speed, 0, MOTOR_MAX_SPEED);
 8002da2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	db06      	blt.n	8002db8 <Motor_Forward+0x20>
 8002daa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dae:	2b64      	cmp	r3, #100	@ 0x64
 8002db0:	bfa8      	it	ge
 8002db2:	2364      	movge	r3, #100	@ 0x64
 8002db4:	b21b      	sxth	r3, r3
 8002db6:	e000      	b.n	8002dba <Motor_Forward+0x22>
 8002db8:	2300      	movs	r3, #0
 8002dba:	80fb      	strh	r3, [r7, #6]
    Motor_SetSpeeds(speed, speed);
 8002dbc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002dc0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dc4:	4611      	mov	r1, r2
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff ffc6 	bl	8002d58 <Motor_SetSpeeds>
}
 8002dcc:	bf00      	nop
 8002dce:	3708      	adds	r7, #8
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <Motor_Backward>:
  * @brief  Move both motors backward
  * @param  speed: Backward speed (0 to 100)
  * @retval None
  */
void Motor_Backward(int16_t speed)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	4603      	mov	r3, r0
 8002ddc:	80fb      	strh	r3, [r7, #6]
    speed = CLAMP(speed, 0, MOTOR_MAX_SPEED);
 8002dde:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	db06      	blt.n	8002df4 <Motor_Backward+0x20>
 8002de6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002dea:	2b64      	cmp	r3, #100	@ 0x64
 8002dec:	bfa8      	it	ge
 8002dee:	2364      	movge	r3, #100	@ 0x64
 8002df0:	b21b      	sxth	r3, r3
 8002df2:	e000      	b.n	8002df6 <Motor_Backward+0x22>
 8002df4:	2300      	movs	r3, #0
 8002df6:	80fb      	strh	r3, [r7, #6]
    Motor_SetSpeeds(-speed, -speed);
 8002df8:	88fb      	ldrh	r3, [r7, #6]
 8002dfa:	425b      	negs	r3, r3
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	b21b      	sxth	r3, r3
 8002e00:	88fa      	ldrh	r2, [r7, #6]
 8002e02:	4252      	negs	r2, r2
 8002e04:	b292      	uxth	r2, r2
 8002e06:	b212      	sxth	r2, r2
 8002e08:	4611      	mov	r1, r2
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7ff ffa4 	bl	8002d58 <Motor_SetSpeeds>
}
 8002e10:	bf00      	nop
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <Motor_TurnLeft>:
  * @brief  Turn left (right motor forward, left motor backward)
  * @param  speed: Turn speed (0 to 100)
  * @retval None
  */
void Motor_TurnLeft(int16_t speed)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	4603      	mov	r3, r0
 8002e20:	80fb      	strh	r3, [r7, #6]
    speed = CLAMP(speed, 0, MOTOR_MAX_SPEED);
 8002e22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	db06      	blt.n	8002e38 <Motor_TurnLeft+0x20>
 8002e2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e2e:	2b64      	cmp	r3, #100	@ 0x64
 8002e30:	bfa8      	it	ge
 8002e32:	2364      	movge	r3, #100	@ 0x64
 8002e34:	b21b      	sxth	r3, r3
 8002e36:	e000      	b.n	8002e3a <Motor_TurnLeft+0x22>
 8002e38:	2300      	movs	r3, #0
 8002e3a:	80fb      	strh	r3, [r7, #6]
    Motor_SetSpeeds(-speed, speed);
 8002e3c:	88fb      	ldrh	r3, [r7, #6]
 8002e3e:	425b      	negs	r3, r3
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	b21b      	sxth	r3, r3
 8002e44:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002e48:	4611      	mov	r1, r2
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff ff84 	bl	8002d58 <Motor_SetSpeeds>
}
 8002e50:	bf00      	nop
 8002e52:	3708      	adds	r7, #8
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <Motor_TurnRight>:
  * @brief  Turn right (left motor forward, right motor backward)
  * @param  speed: Turn speed (0 to 100)
  * @retval None
  */
void Motor_TurnRight(int16_t speed)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	80fb      	strh	r3, [r7, #6]
    speed = CLAMP(speed, 0, MOTOR_MAX_SPEED);
 8002e62:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	db06      	blt.n	8002e78 <Motor_TurnRight+0x20>
 8002e6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e6e:	2b64      	cmp	r3, #100	@ 0x64
 8002e70:	bfa8      	it	ge
 8002e72:	2364      	movge	r3, #100	@ 0x64
 8002e74:	b21b      	sxth	r3, r3
 8002e76:	e000      	b.n	8002e7a <Motor_TurnRight+0x22>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	80fb      	strh	r3, [r7, #6]
    Motor_SetSpeeds(speed, -speed);
 8002e7c:	88fb      	ldrh	r3, [r7, #6]
 8002e7e:	425b      	negs	r3, r3
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	b21a      	sxth	r2, r3
 8002e84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e88:	4611      	mov	r1, r2
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff ff64 	bl	8002d58 <Motor_SetSpeeds>
}
 8002e90:	bf00      	nop
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <Motor_Brake>:
  * @brief  Brake both motors
  * @param  None
  * @retval None
  */
void Motor_Brake(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
    // Set PWM to 0 first
    __HAL_TIM_SET_COMPARE(&htim4, MOTOR_LEFT_PWM_CHANNEL, 0);
 8002e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ecc <Motor_Brake+0x34>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, MOTOR_RIGHT_PWM_CHANNEL, 0);
 8002ea4:	4b09      	ldr	r3, [pc, #36]	@ (8002ecc <Motor_Brake+0x34>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	641a      	str	r2, [r3, #64]	@ 0x40
    
    // Set direction to brake
    Motor_SetDirection(MOTOR_LEFT, MOTOR_BRAKE);
 8002eac:	2103      	movs	r1, #3
 8002eae:	2000      	movs	r0, #0
 8002eb0:	f7ff fe6e 	bl	8002b90 <Motor_SetDirection>
    Motor_SetDirection(MOTOR_RIGHT, MOTOR_BRAKE);
 8002eb4:	2103      	movs	r1, #3
 8002eb6:	2001      	movs	r0, #1
 8002eb8:	f7ff fe6a 	bl	8002b90 <Motor_SetDirection>
    
    // Update current speeds
    current_speeds.left_speed = 0;
 8002ebc:	4b04      	ldr	r3, [pc, #16]	@ (8002ed0 <Motor_Brake+0x38>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	801a      	strh	r2, [r3, #0]
    current_speeds.right_speed = 0;
 8002ec2:	4b03      	ldr	r3, [pc, #12]	@ (8002ed0 <Motor_Brake+0x38>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	805a      	strh	r2, [r3, #2]
}
 8002ec8:	bf00      	nop
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	200003ec 	.word	0x200003ec
 8002ed0:	20000484 	.word	0x20000484

08002ed4 <sqrtf>:
    sprintf(buffer, "PWM Resolution: %lu steps\r\n", PWM_MAX_VALUE + 1);
    HAL_UART_Transmit(&huart6, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
}

// Math functions (math.h)
float sqrtf(float x) {
 8002ed4:	b480      	push	{r7}
 8002ed6:	b085      	sub	sp, #20
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x < 0) return 0;
 8002ede:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ee2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eea:	d502      	bpl.n	8002ef2 <sqrtf+0x1e>
 8002eec:	f04f 0300 	mov.w	r3, #0
 8002ef0:	e025      	b.n	8002f3e <sqrtf+0x6a>
    if (x == 0) return 0;
 8002ef2:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ef6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efe:	d102      	bne.n	8002f06 <sqrtf+0x32>
 8002f00:	f04f 0300 	mov.w	r3, #0
 8002f04:	e01b      	b.n	8002f3e <sqrtf+0x6a>
    
    // 
    float result = x;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < 10; i++) {
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60bb      	str	r3, [r7, #8]
 8002f0e:	e012      	b.n	8002f36 <sqrtf+0x62>
        result = 0.5f * (result + x / result);
 8002f10:	edd7 6a01 	vldr	s13, [r7, #4]
 8002f14:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f24:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002f28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f2c:	edc7 7a03 	vstr	s15, [r7, #12]
    for (int i = 0; i < 10; i++) {
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	3301      	adds	r3, #1
 8002f34:	60bb      	str	r3, [r7, #8]
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	2b09      	cmp	r3, #9
 8002f3a:	dde9      	ble.n	8002f10 <sqrtf+0x3c>
    }
    return result;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	ee07 3a90 	vmov	s15, r3
 8002f42:	eeb0 0a67 	vmov.f32	s0, s15
 8002f46:	3714      	adds	r7, #20
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <MPU6500_TestConnection>:
  * @brief  Test MPU6500 connection by reading WHO_AM_I register
  * @param  None
  * @retval 1 if connected (WHO_AM_I = 0x70), 0 if not connected
  */
uint8_t MPU6500_TestConnection(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
    uint8_t who_am_i;
    MPU6500_ReadReg(MPU6500_RA_WHO_AM_I, &who_am_i, 1);
 8002f56:	1dfb      	adds	r3, r7, #7
 8002f58:	2201      	movs	r2, #1
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	2075      	movs	r0, #117	@ 0x75
 8002f5e:	f000 fb71 	bl	8003644 <MPU6500_ReadReg>
    return (who_am_i == 0x70) ? 1 : 0;  // MPU6500 WHO_AM_I should be 0x70
 8002f62:	79fb      	ldrb	r3, [r7, #7]
 8002f64:	2b70      	cmp	r3, #112	@ 0x70
 8002f66:	bf0c      	ite	eq
 8002f68:	2301      	moveq	r3, #1
 8002f6a:	2300      	movne	r3, #0
 8002f6c:	b2db      	uxtb	r3, r3
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
	...

08002f78 <DMP_Init_SPI>:
  * @retval None
  * @note   This function initializes the DMP without loading firmware.
  *         For full DMP functionality, you would need to load the DMP firmware.
  */
void DMP_Init_SPI(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
    uint8_t temp;
    
    // Test connection first
    if (!MPU6500_TestConnection()) {
 8002f7e:	f7ff ffe7 	bl	8002f50 <MPU6500_TestConnection>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d039      	beq.n	8002ffc <DMP_Init_SPI+0x84>
        return; // MPU6500 not found
    }
    
    // Reset device
    MPU6500_WriteReg(MPU6500_RA_PWR_MGMT_1, 0x80);
 8002f88:	2180      	movs	r1, #128	@ 0x80
 8002f8a:	206b      	movs	r0, #107	@ 0x6b
 8002f8c:	f000 fb34 	bl	80035f8 <MPU6500_WriteReg>
    HAL_Delay(100);
 8002f90:	2064      	movs	r0, #100	@ 0x64
 8002f92:	f001 fd79 	bl	8004a88 <HAL_Delay>
    
    // Wake up device and set clock source to PLL with Y Gyro reference
    MPU6500_WriteReg(MPU6500_RA_PWR_MGMT_1, 0x02);
 8002f96:	2102      	movs	r1, #2
 8002f98:	206b      	movs	r0, #107	@ 0x6b
 8002f9a:	f000 fb2d 	bl	80035f8 <MPU6500_WriteReg>
    HAL_Delay(10);
 8002f9e:	200a      	movs	r0, #10
 8002fa0:	f001 fd72 	bl	8004a88 <HAL_Delay>
    
    // Set gyroscope full scale range to 2000/s
    MPU6500_WriteReg(MPU6500_RA_GYRO_CONFIG, 0x18);
 8002fa4:	2118      	movs	r1, #24
 8002fa6:	201b      	movs	r0, #27
 8002fa8:	f000 fb26 	bl	80035f8 <MPU6500_WriteReg>
    
    // Set accelerometer full scale range to 2g
    MPU6500_WriteReg(MPU6500_RA_ACCEL_CONFIG, 0x00);
 8002fac:	2100      	movs	r1, #0
 8002fae:	201c      	movs	r0, #28
 8002fb0:	f000 fb22 	bl	80035f8 <MPU6500_WriteReg>
    
    // Reset FIFO and DMP
    MPU6500_ReadReg(MPU6500_RA_USER_CTRL, &temp, 1);
 8002fb4:	1dfb      	adds	r3, r7, #7
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	4619      	mov	r1, r3
 8002fba:	206a      	movs	r0, #106	@ 0x6a
 8002fbc:	f000 fb42 	bl	8003644 <MPU6500_ReadReg>
    temp |= (BIT_FIFO_RST | BIT_DMP_RST);
 8002fc0:	79fb      	ldrb	r3, [r7, #7]
 8002fc2:	f043 030c 	orr.w	r3, r3, #12
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	71fb      	strb	r3, [r7, #7]
    MPU6500_WriteReg(MPU6500_RA_USER_CTRL, temp);
 8002fca:	79fb      	ldrb	r3, [r7, #7]
 8002fcc:	4619      	mov	r1, r3
 8002fce:	206a      	movs	r0, #106	@ 0x6a
 8002fd0:	f000 fb12 	bl	80035f8 <MPU6500_WriteReg>
    HAL_Delay(10);
 8002fd4:	200a      	movs	r0, #10
 8002fd6:	f001 fd57 	bl	8004a88 <HAL_Delay>
    // 2. Configure DMP features
    // 3. Set up FIFO
    // This is a basic initialization that prepares the sensor
    
    // Initialize quaternion
    q0_dmp = 1.0f;
 8002fda:	4b0a      	ldr	r3, [pc, #40]	@ (8003004 <DMP_Init_SPI+0x8c>)
 8002fdc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002fe0:	601a      	str	r2, [r3, #0]
    q1_dmp = 0.0f;
 8002fe2:	4b09      	ldr	r3, [pc, #36]	@ (8003008 <DMP_Init_SPI+0x90>)
 8002fe4:	f04f 0200 	mov.w	r2, #0
 8002fe8:	601a      	str	r2, [r3, #0]
    q2_dmp = 0.0f;
 8002fea:	4b08      	ldr	r3, [pc, #32]	@ (800300c <DMP_Init_SPI+0x94>)
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	601a      	str	r2, [r3, #0]
    q3_dmp = 0.0f;
 8002ff2:	4b07      	ldr	r3, [pc, #28]	@ (8003010 <DMP_Init_SPI+0x98>)
 8002ff4:	f04f 0200 	mov.w	r2, #0
 8002ff8:	601a      	str	r2, [r3, #0]
 8002ffa:	e000      	b.n	8002ffe <DMP_Init_SPI+0x86>
        return; // MPU6500 not found
 8002ffc:	bf00      	nop
}
 8002ffe:	3708      	adds	r7, #8
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	20000010 	.word	0x20000010
 8003008:	20000534 	.word	0x20000534
 800300c:	20000538 	.word	0x20000538
 8003010:	2000053c 	.word	0x2000053c
 8003014:	00000000 	.word	0x00000000

08003018 <Read_DMP_SPI>:
  * @retval None
  * @note   This function reads FIFO data and extracts quaternion if available.
  *         For full functionality, DMP firmware must be loaded first.
  */
void Read_DMP_SPI(void)
{
 8003018:	b5b0      	push	{r4, r5, r7, lr}
 800301a:	b08e      	sub	sp, #56	@ 0x38
 800301c:	af00      	add	r7, sp, #0
    uint8_t int_status;
    uint8_t fifo_buffer[28]; // DMP packet size is typically 28 bytes
    long quat[4];
    
    // Read interrupt status
    MPU6500_ReadReg(MPU6500_RA_INT_STATUS, &int_status, 1);
 800301e:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 8003022:	2201      	movs	r2, #1
 8003024:	4619      	mov	r1, r3
 8003026:	203a      	movs	r0, #58	@ 0x3a
 8003028:	f000 fb0c 	bl	8003644 <MPU6500_ReadReg>
    
    // Read FIFO count
    MPU6500_ReadReg(MPU6500_RA_FIFO_COUNTH, fifo_count_reg, 2);
 800302c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003030:	2202      	movs	r2, #2
 8003032:	4619      	mov	r1, r3
 8003034:	2072      	movs	r0, #114	@ 0x72
 8003036:	f000 fb05 	bl	8003644 <MPU6500_ReadReg>
    fifo_count = (fifo_count_reg[0] << 8) | fifo_count_reg[1];
 800303a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800303e:	021b      	lsls	r3, r3, #8
 8003040:	b21a      	sxth	r2, r3
 8003042:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8003046:	b21b      	sxth	r3, r3
 8003048:	4313      	orrs	r3, r2
 800304a:	b21b      	sxth	r3, r3
 800304c:	86fb      	strh	r3, [r7, #54]	@ 0x36
    
    // Check if we have a complete DMP packet (28 bytes)
    if (fifo_count >= 28) {
 800304e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003050:	2b1b      	cmp	r3, #27
 8003052:	f240 816c 	bls.w	800332e <Read_DMP_SPI+0x316>
        // Read FIFO data
        MPU6500_ReadReg(MPU6500_RA_FIFO_R_W, fifo_buffer, 28);
 8003056:	f107 0314 	add.w	r3, r7, #20
 800305a:	221c      	movs	r2, #28
 800305c:	4619      	mov	r1, r3
 800305e:	2074      	movs	r0, #116	@ 0x74
 8003060:	f000 faf0 	bl	8003644 <MPU6500_ReadReg>
        
        // Extract quaternion data from FIFO buffer
        // DMP quaternion data typically starts at offset 0 in the packet
        // Format: 32-bit signed integers in big-endian format
        quat[0] = ((long)fifo_buffer[0] << 24) | ((long)fifo_buffer[1] << 16) | 
 8003064:	7d3b      	ldrb	r3, [r7, #20]
 8003066:	061a      	lsls	r2, r3, #24
 8003068:	7d7b      	ldrb	r3, [r7, #21]
 800306a:	041b      	lsls	r3, r3, #16
 800306c:	431a      	orrs	r2, r3
                  ((long)fifo_buffer[2] << 8) | fifo_buffer[3];
 800306e:	7dbb      	ldrb	r3, [r7, #22]
 8003070:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_buffer[0] << 24) | ((long)fifo_buffer[1] << 16) | 
 8003072:	4313      	orrs	r3, r2
                  ((long)fifo_buffer[2] << 8) | fifo_buffer[3];
 8003074:	7dfa      	ldrb	r2, [r7, #23]
 8003076:	4313      	orrs	r3, r2
        quat[0] = ((long)fifo_buffer[0] << 24) | ((long)fifo_buffer[1] << 16) | 
 8003078:	607b      	str	r3, [r7, #4]
        quat[1] = ((long)fifo_buffer[4] << 24) | ((long)fifo_buffer[5] << 16) | 
 800307a:	7e3b      	ldrb	r3, [r7, #24]
 800307c:	061a      	lsls	r2, r3, #24
 800307e:	7e7b      	ldrb	r3, [r7, #25]
 8003080:	041b      	lsls	r3, r3, #16
 8003082:	431a      	orrs	r2, r3
                  ((long)fifo_buffer[6] << 8) | fifo_buffer[7];
 8003084:	7ebb      	ldrb	r3, [r7, #26]
 8003086:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_buffer[4] << 24) | ((long)fifo_buffer[5] << 16) | 
 8003088:	4313      	orrs	r3, r2
                  ((long)fifo_buffer[6] << 8) | fifo_buffer[7];
 800308a:	7efa      	ldrb	r2, [r7, #27]
 800308c:	4313      	orrs	r3, r2
        quat[1] = ((long)fifo_buffer[4] << 24) | ((long)fifo_buffer[5] << 16) | 
 800308e:	60bb      	str	r3, [r7, #8]
        quat[2] = ((long)fifo_buffer[8] << 24) | ((long)fifo_buffer[9] << 16) | 
 8003090:	7f3b      	ldrb	r3, [r7, #28]
 8003092:	061a      	lsls	r2, r3, #24
 8003094:	7f7b      	ldrb	r3, [r7, #29]
 8003096:	041b      	lsls	r3, r3, #16
 8003098:	431a      	orrs	r2, r3
                  ((long)fifo_buffer[10] << 8) | fifo_buffer[11];
 800309a:	7fbb      	ldrb	r3, [r7, #30]
 800309c:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_buffer[8] << 24) | ((long)fifo_buffer[9] << 16) | 
 800309e:	4313      	orrs	r3, r2
                  ((long)fifo_buffer[10] << 8) | fifo_buffer[11];
 80030a0:	7ffa      	ldrb	r2, [r7, #31]
 80030a2:	4313      	orrs	r3, r2
        quat[2] = ((long)fifo_buffer[8] << 24) | ((long)fifo_buffer[9] << 16) | 
 80030a4:	60fb      	str	r3, [r7, #12]
        quat[3] = ((long)fifo_buffer[12] << 24) | ((long)fifo_buffer[13] << 16) | 
 80030a6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80030aa:	061a      	lsls	r2, r3, #24
 80030ac:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80030b0:	041b      	lsls	r3, r3, #16
 80030b2:	431a      	orrs	r2, r3
                  ((long)fifo_buffer[14] << 8) | fifo_buffer[15];
 80030b4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80030b8:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_buffer[12] << 24) | ((long)fifo_buffer[13] << 16) | 
 80030ba:	4313      	orrs	r3, r2
                  ((long)fifo_buffer[14] << 8) | fifo_buffer[15];
 80030bc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80030c0:	4313      	orrs	r3, r2
        quat[3] = ((long)fifo_buffer[12] << 24) | ((long)fifo_buffer[13] << 16) | 
 80030c2:	613b      	str	r3, [r7, #16]
        
        // Convert to float quaternion (same as MPU6050)
        q0_dmp = quat[0] / q30;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	ee07 3a90 	vmov	s15, r3
 80030ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030ce:	eddf 6ab0 	vldr	s13, [pc, #704]	@ 8003390 <Read_DMP_SPI+0x378>
 80030d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030d6:	4baf      	ldr	r3, [pc, #700]	@ (8003394 <Read_DMP_SPI+0x37c>)
 80030d8:	edc3 7a00 	vstr	s15, [r3]
        q1_dmp = quat[1] / q30;
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	ee07 3a90 	vmov	s15, r3
 80030e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030e6:	eddf 6aaa 	vldr	s13, [pc, #680]	@ 8003390 <Read_DMP_SPI+0x378>
 80030ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030ee:	4baa      	ldr	r3, [pc, #680]	@ (8003398 <Read_DMP_SPI+0x380>)
 80030f0:	edc3 7a00 	vstr	s15, [r3]
        q2_dmp = quat[2] / q30;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	ee07 3a90 	vmov	s15, r3
 80030fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030fe:	eddf 6aa4 	vldr	s13, [pc, #656]	@ 8003390 <Read_DMP_SPI+0x378>
 8003102:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003106:	4ba5      	ldr	r3, [pc, #660]	@ (800339c <Read_DMP_SPI+0x384>)
 8003108:	edc3 7a00 	vstr	s15, [r3]
        q3_dmp = quat[3] / q30;
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	ee07 3a90 	vmov	s15, r3
 8003112:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003116:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8003390 <Read_DMP_SPI+0x378>
 800311a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800311e:	4ba0      	ldr	r3, [pc, #640]	@ (80033a0 <Read_DMP_SPI+0x388>)
 8003120:	edc3 7a00 	vstr	s15, [r3]
        
        // Calculate Euler angles from quaternion (same as MPU6050)
        Roll_dmp = asin(-2 * q1_dmp * q3_dmp + 2 * q0_dmp * q2_dmp) * 57.3f;
 8003124:	4b9c      	ldr	r3, [pc, #624]	@ (8003398 <Read_DMP_SPI+0x380>)
 8003126:	edd3 7a00 	vldr	s15, [r3]
 800312a:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 800312e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003132:	4b9b      	ldr	r3, [pc, #620]	@ (80033a0 <Read_DMP_SPI+0x388>)
 8003134:	edd3 7a00 	vldr	s15, [r3]
 8003138:	ee27 7a27 	vmul.f32	s14, s14, s15
 800313c:	4b95      	ldr	r3, [pc, #596]	@ (8003394 <Read_DMP_SPI+0x37c>)
 800313e:	edd3 7a00 	vldr	s15, [r3]
 8003142:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003146:	4b95      	ldr	r3, [pc, #596]	@ (800339c <Read_DMP_SPI+0x384>)
 8003148:	edd3 7a00 	vldr	s15, [r3]
 800314c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003150:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003154:	ee17 0a90 	vmov	r0, s15
 8003158:	f7fd f9fe 	bl	8000558 <__aeabi_f2d>
 800315c:	4602      	mov	r2, r0
 800315e:	460b      	mov	r3, r1
 8003160:	ec43 2b10 	vmov	d0, r2, r3
 8003164:	f008 fe64 	bl	800be30 <asin>
 8003168:	ec51 0b10 	vmov	r0, r1, d0
 800316c:	a386      	add	r3, pc, #536	@ (adr r3, 8003388 <Read_DMP_SPI+0x370>)
 800316e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003172:	f7fd fa49 	bl	8000608 <__aeabi_dmul>
 8003176:	4602      	mov	r2, r0
 8003178:	460b      	mov	r3, r1
 800317a:	4610      	mov	r0, r2
 800317c:	4619      	mov	r1, r3
 800317e:	f7fd fd1b 	bl	8000bb8 <__aeabi_d2f>
 8003182:	4603      	mov	r3, r0
 8003184:	4a87      	ldr	r2, [pc, #540]	@ (80033a4 <Read_DMP_SPI+0x38c>)
 8003186:	6013      	str	r3, [r2, #0]
        Pitch_dmp = atan2(2 * q2_dmp * q3_dmp + 2 * q0_dmp * q1_dmp, 
 8003188:	4b84      	ldr	r3, [pc, #528]	@ (800339c <Read_DMP_SPI+0x384>)
 800318a:	edd3 7a00 	vldr	s15, [r3]
 800318e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003192:	4b83      	ldr	r3, [pc, #524]	@ (80033a0 <Read_DMP_SPI+0x388>)
 8003194:	edd3 7a00 	vldr	s15, [r3]
 8003198:	ee27 7a27 	vmul.f32	s14, s14, s15
 800319c:	4b7d      	ldr	r3, [pc, #500]	@ (8003394 <Read_DMP_SPI+0x37c>)
 800319e:	edd3 7a00 	vldr	s15, [r3]
 80031a2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80031a6:	4b7c      	ldr	r3, [pc, #496]	@ (8003398 <Read_DMP_SPI+0x380>)
 80031a8:	edd3 7a00 	vldr	s15, [r3]
 80031ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031b4:	ee17 0a90 	vmov	r0, s15
 80031b8:	f7fd f9ce 	bl	8000558 <__aeabi_f2d>
 80031bc:	4604      	mov	r4, r0
 80031be:	460d      	mov	r5, r1
                         -2 * q1_dmp * q1_dmp - 2 * q2_dmp * q2_dmp + 1) * 57.3f;
 80031c0:	4b75      	ldr	r3, [pc, #468]	@ (8003398 <Read_DMP_SPI+0x380>)
 80031c2:	edd3 7a00 	vldr	s15, [r3]
 80031c6:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80031ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031ce:	4b72      	ldr	r3, [pc, #456]	@ (8003398 <Read_DMP_SPI+0x380>)
 80031d0:	edd3 7a00 	vldr	s15, [r3]
 80031d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031d8:	4b70      	ldr	r3, [pc, #448]	@ (800339c <Read_DMP_SPI+0x384>)
 80031da:	edd3 7a00 	vldr	s15, [r3]
 80031de:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80031e2:	4b6e      	ldr	r3, [pc, #440]	@ (800339c <Read_DMP_SPI+0x384>)
 80031e4:	edd3 7a00 	vldr	s15, [r3]
 80031e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031f4:	ee77 7a87 	vadd.f32	s15, s15, s14
        Pitch_dmp = atan2(2 * q2_dmp * q3_dmp + 2 * q0_dmp * q1_dmp, 
 80031f8:	ee17 0a90 	vmov	r0, s15
 80031fc:	f7fd f9ac 	bl	8000558 <__aeabi_f2d>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	ec43 2b11 	vmov	d1, r2, r3
 8003208:	ec45 4b10 	vmov	d0, r4, r5
 800320c:	f008 fe44 	bl	800be98 <atan2>
 8003210:	ec51 0b10 	vmov	r0, r1, d0
                         -2 * q1_dmp * q1_dmp - 2 * q2_dmp * q2_dmp + 1) * 57.3f;
 8003214:	a35c      	add	r3, pc, #368	@ (adr r3, 8003388 <Read_DMP_SPI+0x370>)
 8003216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800321a:	f7fd f9f5 	bl	8000608 <__aeabi_dmul>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4610      	mov	r0, r2
 8003224:	4619      	mov	r1, r3
 8003226:	f7fd fcc7 	bl	8000bb8 <__aeabi_d2f>
 800322a:	4603      	mov	r3, r0
        Pitch_dmp = atan2(2 * q2_dmp * q3_dmp + 2 * q0_dmp * q1_dmp, 
 800322c:	4a5e      	ldr	r2, [pc, #376]	@ (80033a8 <Read_DMP_SPI+0x390>)
 800322e:	6013      	str	r3, [r2, #0]
        Yaw_dmp = atan2(2 * (q1_dmp * q2_dmp + q0_dmp * q3_dmp), 
 8003230:	4b59      	ldr	r3, [pc, #356]	@ (8003398 <Read_DMP_SPI+0x380>)
 8003232:	ed93 7a00 	vldr	s14, [r3]
 8003236:	4b59      	ldr	r3, [pc, #356]	@ (800339c <Read_DMP_SPI+0x384>)
 8003238:	edd3 7a00 	vldr	s15, [r3]
 800323c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003240:	4b54      	ldr	r3, [pc, #336]	@ (8003394 <Read_DMP_SPI+0x37c>)
 8003242:	edd3 6a00 	vldr	s13, [r3]
 8003246:	4b56      	ldr	r3, [pc, #344]	@ (80033a0 <Read_DMP_SPI+0x388>)
 8003248:	edd3 7a00 	vldr	s15, [r3]
 800324c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003250:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003254:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003258:	ee17 0a90 	vmov	r0, s15
 800325c:	f7fd f97c 	bl	8000558 <__aeabi_f2d>
 8003260:	4604      	mov	r4, r0
 8003262:	460d      	mov	r5, r1
                       q0_dmp * q0_dmp + q1_dmp * q1_dmp - q2_dmp * q2_dmp - q3_dmp * q3_dmp) * 57.3f;
 8003264:	4b4b      	ldr	r3, [pc, #300]	@ (8003394 <Read_DMP_SPI+0x37c>)
 8003266:	ed93 7a00 	vldr	s14, [r3]
 800326a:	4b4a      	ldr	r3, [pc, #296]	@ (8003394 <Read_DMP_SPI+0x37c>)
 800326c:	edd3 7a00 	vldr	s15, [r3]
 8003270:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003274:	4b48      	ldr	r3, [pc, #288]	@ (8003398 <Read_DMP_SPI+0x380>)
 8003276:	edd3 6a00 	vldr	s13, [r3]
 800327a:	4b47      	ldr	r3, [pc, #284]	@ (8003398 <Read_DMP_SPI+0x380>)
 800327c:	edd3 7a00 	vldr	s15, [r3]
 8003280:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003284:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003288:	4b44      	ldr	r3, [pc, #272]	@ (800339c <Read_DMP_SPI+0x384>)
 800328a:	edd3 6a00 	vldr	s13, [r3]
 800328e:	4b43      	ldr	r3, [pc, #268]	@ (800339c <Read_DMP_SPI+0x384>)
 8003290:	edd3 7a00 	vldr	s15, [r3]
 8003294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003298:	ee37 7a67 	vsub.f32	s14, s14, s15
 800329c:	4b40      	ldr	r3, [pc, #256]	@ (80033a0 <Read_DMP_SPI+0x388>)
 800329e:	edd3 6a00 	vldr	s13, [r3]
 80032a2:	4b3f      	ldr	r3, [pc, #252]	@ (80033a0 <Read_DMP_SPI+0x388>)
 80032a4:	edd3 7a00 	vldr	s15, [r3]
 80032a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032ac:	ee77 7a67 	vsub.f32	s15, s14, s15
        Yaw_dmp = atan2(2 * (q1_dmp * q2_dmp + q0_dmp * q3_dmp), 
 80032b0:	ee17 0a90 	vmov	r0, s15
 80032b4:	f7fd f950 	bl	8000558 <__aeabi_f2d>
 80032b8:	4602      	mov	r2, r0
 80032ba:	460b      	mov	r3, r1
 80032bc:	ec43 2b11 	vmov	d1, r2, r3
 80032c0:	ec45 4b10 	vmov	d0, r4, r5
 80032c4:	f008 fde8 	bl	800be98 <atan2>
 80032c8:	ec51 0b10 	vmov	r0, r1, d0
                       q0_dmp * q0_dmp + q1_dmp * q1_dmp - q2_dmp * q2_dmp - q3_dmp * q3_dmp) * 57.3f;
 80032cc:	a32e      	add	r3, pc, #184	@ (adr r3, 8003388 <Read_DMP_SPI+0x370>)
 80032ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032d2:	f7fd f999 	bl	8000608 <__aeabi_dmul>
 80032d6:	4602      	mov	r2, r0
 80032d8:	460b      	mov	r3, r1
 80032da:	4610      	mov	r0, r2
 80032dc:	4619      	mov	r1, r3
 80032de:	f7fd fc6b 	bl	8000bb8 <__aeabi_d2f>
 80032e2:	4603      	mov	r3, r0
        Yaw_dmp = atan2(2 * (q1_dmp * q2_dmp + q0_dmp * q3_dmp), 
 80032e4:	4a31      	ldr	r2, [pc, #196]	@ (80033ac <Read_DMP_SPI+0x394>)
 80032e6:	6013      	str	r3, [r2, #0]
        
        // Extract gyro and accel data from FIFO if available
        // This depends on the DMP configuration and packet format
        // For now, use the regular sensor readings
        gyro_dmp[0] = mpu_data.gx;
 80032e8:	4b31      	ldr	r3, [pc, #196]	@ (80033b0 <Read_DMP_SPI+0x398>)
 80032ea:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 80032ee:	4b31      	ldr	r3, [pc, #196]	@ (80033b4 <Read_DMP_SPI+0x39c>)
 80032f0:	801a      	strh	r2, [r3, #0]
        gyro_dmp[1] = mpu_data.gy;
 80032f2:	4b2f      	ldr	r3, [pc, #188]	@ (80033b0 <Read_DMP_SPI+0x398>)
 80032f4:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 80032f8:	4b2e      	ldr	r3, [pc, #184]	@ (80033b4 <Read_DMP_SPI+0x39c>)
 80032fa:	805a      	strh	r2, [r3, #2]
        gyro_dmp[2] = mpu_data.gz;
 80032fc:	4b2c      	ldr	r3, [pc, #176]	@ (80033b0 <Read_DMP_SPI+0x398>)
 80032fe:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8003302:	4b2c      	ldr	r3, [pc, #176]	@ (80033b4 <Read_DMP_SPI+0x39c>)
 8003304:	809a      	strh	r2, [r3, #4]
        
        accel_dmp[0] = mpu_data.ax;
 8003306:	4b2a      	ldr	r3, [pc, #168]	@ (80033b0 <Read_DMP_SPI+0x398>)
 8003308:	f9b3 2000 	ldrsh.w	r2, [r3]
 800330c:	4b2a      	ldr	r3, [pc, #168]	@ (80033b8 <Read_DMP_SPI+0x3a0>)
 800330e:	801a      	strh	r2, [r3, #0]
        accel_dmp[1] = mpu_data.ay;
 8003310:	4b27      	ldr	r3, [pc, #156]	@ (80033b0 <Read_DMP_SPI+0x398>)
 8003312:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8003316:	4b28      	ldr	r3, [pc, #160]	@ (80033b8 <Read_DMP_SPI+0x3a0>)
 8003318:	805a      	strh	r2, [r3, #2]
        accel_dmp[2] = mpu_data.az;
 800331a:	4b25      	ldr	r3, [pc, #148]	@ (80033b0 <Read_DMP_SPI+0x398>)
 800331c:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8003320:	4b25      	ldr	r3, [pc, #148]	@ (80033b8 <Read_DMP_SPI+0x3a0>)
 8003322:	809a      	strh	r2, [r3, #4]
        
        sensors = INV_WXYZ_QUAT; // Indicate that quaternion data is available
 8003324:	4b25      	ldr	r3, [pc, #148]	@ (80033bc <Read_DMP_SPI+0x3a4>)
 8003326:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800332a:	801a      	strh	r2, [r3, #0]
        Pitch_dmp = imu_data.pit;
        Yaw_dmp = imu_data.yaw;
        
        sensors = 0;
    }
}
 800332c:	e025      	b.n	800337a <Read_DMP_SPI+0x362>
        MPU6500_ReadReg(59, mpu_buffer, sizeof(mpu_buffer));
 800332e:	220e      	movs	r2, #14
 8003330:	4923      	ldr	r1, [pc, #140]	@ (80033c0 <Read_DMP_SPI+0x3a8>)
 8003332:	203b      	movs	r0, #59	@ 0x3b
 8003334:	f000 f986 	bl	8003644 <MPU6500_ReadReg>
        MPU6500_ReadData();
 8003338:	f000 f9b2 	bl	80036a0 <MPU6500_ReadData>
        q0_dmp = imu_data.q0;
 800333c:	4b21      	ldr	r3, [pc, #132]	@ (80033c4 <Read_DMP_SPI+0x3ac>)
 800333e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003340:	4a14      	ldr	r2, [pc, #80]	@ (8003394 <Read_DMP_SPI+0x37c>)
 8003342:	6013      	str	r3, [r2, #0]
        q1_dmp = imu_data.q1;
 8003344:	4b1f      	ldr	r3, [pc, #124]	@ (80033c4 <Read_DMP_SPI+0x3ac>)
 8003346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003348:	4a13      	ldr	r2, [pc, #76]	@ (8003398 <Read_DMP_SPI+0x380>)
 800334a:	6013      	str	r3, [r2, #0]
        q2_dmp = imu_data.q2;
 800334c:	4b1d      	ldr	r3, [pc, #116]	@ (80033c4 <Read_DMP_SPI+0x3ac>)
 800334e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003350:	4a12      	ldr	r2, [pc, #72]	@ (800339c <Read_DMP_SPI+0x384>)
 8003352:	6013      	str	r3, [r2, #0]
        q3_dmp = imu_data.q3;
 8003354:	4b1b      	ldr	r3, [pc, #108]	@ (80033c4 <Read_DMP_SPI+0x3ac>)
 8003356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003358:	4a11      	ldr	r2, [pc, #68]	@ (80033a0 <Read_DMP_SPI+0x388>)
 800335a:	6013      	str	r3, [r2, #0]
        Roll_dmp = imu_data.rol;
 800335c:	4b19      	ldr	r3, [pc, #100]	@ (80033c4 <Read_DMP_SPI+0x3ac>)
 800335e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003360:	4a10      	ldr	r2, [pc, #64]	@ (80033a4 <Read_DMP_SPI+0x38c>)
 8003362:	6013      	str	r3, [r2, #0]
        Pitch_dmp = imu_data.pit;
 8003364:	4b17      	ldr	r3, [pc, #92]	@ (80033c4 <Read_DMP_SPI+0x3ac>)
 8003366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003368:	4a0f      	ldr	r2, [pc, #60]	@ (80033a8 <Read_DMP_SPI+0x390>)
 800336a:	6013      	str	r3, [r2, #0]
        Yaw_dmp = imu_data.yaw;
 800336c:	4b15      	ldr	r3, [pc, #84]	@ (80033c4 <Read_DMP_SPI+0x3ac>)
 800336e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003370:	4a0e      	ldr	r2, [pc, #56]	@ (80033ac <Read_DMP_SPI+0x394>)
 8003372:	6013      	str	r3, [r2, #0]
        sensors = 0;
 8003374:	4b11      	ldr	r3, [pc, #68]	@ (80033bc <Read_DMP_SPI+0x3a4>)
 8003376:	2200      	movs	r2, #0
 8003378:	801a      	strh	r2, [r3, #0]
}
 800337a:	bf00      	nop
 800337c:	3738      	adds	r7, #56	@ 0x38
 800337e:	46bd      	mov	sp, r7
 8003380:	bdb0      	pop	{r4, r5, r7, pc}
 8003382:	bf00      	nop
 8003384:	f3af 8000 	nop.w
 8003388:	60000000 	.word	0x60000000
 800338c:	404ca666 	.word	0x404ca666
 8003390:	4e800000 	.word	0x4e800000
 8003394:	20000010 	.word	0x20000010
 8003398:	20000534 	.word	0x20000534
 800339c:	20000538 	.word	0x20000538
 80033a0:	2000053c 	.word	0x2000053c
 80033a4:	20000528 	.word	0x20000528
 80033a8:	2000052c 	.word	0x2000052c
 80033ac:	20000530 	.word	0x20000530
 80033b0:	200004a4 	.word	0x200004a4
 80033b4:	20000518 	.word	0x20000518
 80033b8:	20000520 	.word	0x20000520
 80033bc:	20000526 	.word	0x20000526
 80033c0:	20000508 	.word	0x20000508
 80033c4:	200004c4 	.word	0x200004c4

080033c8 <MPU6500_Init>:
  * @brief  Initialize MPU6500 sensor
  * @param  None
  * @retval None
  */
void MPU6500_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80033cc:	2064      	movs	r0, #100	@ 0x64
 80033ce:	f001 fb5b 	bl	8004a88 <HAL_Delay>
	
	//  Gyro  / Disable sleep mode and use Gyro clock source
	// 0x6BPWR_MGMT_1
	// 00000010CLKSEL=010 X  Gyro 
	MPU6500_WriteReg(0x6B, 0x02);
 80033d2:	2102      	movs	r1, #2
 80033d4:	206b      	movs	r0, #107	@ 0x6b
 80033d6:	f000 f90f 	bl	80035f8 <MPU6500_WriteReg>
	
	//  2000/s / Set gyroscope range to 2000/s
	// 0x1BGYRO_CONFIG
	// 00011000FS_SEL=11 2000/s
	MPU6500_WriteReg(0x1B, 0x18);
 80033da:	2118      	movs	r1, #24
 80033dc:	201b      	movs	r0, #27
 80033de:	f000 f90b 	bl	80035f8 <MPU6500_WriteReg>
	
	//  2g / Set accelerometer range to 2g
	// 0x1CACCEL_CONFIG
	// 00000000AFS_SEL=00 2g
	MPU6500_WriteReg(0x1C, 0x00);
 80033e2:	2100      	movs	r1, #0
 80033e4:	201c      	movs	r0, #28
 80033e6:	f000 f907 	bl	80035f8 <MPU6500_WriteReg>
	
	//  DMP / Activate DMP
	// 0x6AUSER_CTRL
	// 10000000 DMP
	MPU6500_WriteReg(0x6A, 0x80);
 80033ea:	2180      	movs	r1, #128	@ 0x80
 80033ec:	206a      	movs	r0, #106	@ 0x6a
 80033ee:	f000 f903 	bl	80035f8 <MPU6500_WriteReg>
	
	/*
	mpu_set_gyro_fsr(3);
	mpu_set_accel_fsr(2);
	*/
	imu_data.q0 = 1.0f; // Initialize quaternions
 80033f2:	4b0a      	ldr	r3, [pc, #40]	@ (800341c <MPU6500_Init+0x54>)
 80033f4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80033f8:	629a      	str	r2, [r3, #40]	@ 0x28
	imu_data.q1 = 0.0f;
 80033fa:	4b08      	ldr	r3, [pc, #32]	@ (800341c <MPU6500_Init+0x54>)
 80033fc:	f04f 0200 	mov.w	r2, #0
 8003400:	62da      	str	r2, [r3, #44]	@ 0x2c
	imu_data.q2 = 0.0f;
 8003402:	4b06      	ldr	r3, [pc, #24]	@ (800341c <MPU6500_Init+0x54>)
 8003404:	f04f 0200 	mov.w	r2, #0
 8003408:	631a      	str	r2, [r3, #48]	@ 0x30
	imu_data.q3 = 0.0f;
 800340a:	4b04      	ldr	r3, [pc, #16]	@ (800341c <MPU6500_Init+0x54>)
 800340c:	f04f 0200 	mov.w	r2, #0
 8003410:	635a      	str	r2, [r3, #52]	@ 0x34

	MPU6500_OffsetCall();
 8003412:	f000 f805 	bl	8003420 <MPU6500_OffsetCall>
}
 8003416:	bf00      	nop
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	200004c4 	.word	0x200004c4

08003420 <MPU6500_OffsetCall>:
  * @brief  Calculate offset values for MPU6500
  * @param  None
  * @retval None
  */
void MPU6500_OffsetCall(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
	mpu_data.ax_offset = 0;
 8003426:	4b71      	ldr	r3, [pc, #452]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 8003428:	2200      	movs	r2, #0
 800342a:	829a      	strh	r2, [r3, #20]
	mpu_data.ay_offset = 0;
 800342c:	4b6f      	ldr	r3, [pc, #444]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 800342e:	2200      	movs	r2, #0
 8003430:	82da      	strh	r2, [r3, #22]
	mpu_data.az_offset = 0;
 8003432:	4b6e      	ldr	r3, [pc, #440]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 8003434:	2200      	movs	r2, #0
 8003436:	831a      	strh	r2, [r3, #24]
	mpu_data.gx_offset = 0;
 8003438:	4b6c      	ldr	r3, [pc, #432]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 800343a:	2200      	movs	r2, #0
 800343c:	835a      	strh	r2, [r3, #26]
	mpu_data.gy_offset = 0;
 800343e:	4b6b      	ldr	r3, [pc, #428]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 8003440:	2200      	movs	r2, #0
 8003442:	839a      	strh	r2, [r3, #28]
	mpu_data.gz_offset = 0;
 8003444:	4b69      	ldr	r3, [pc, #420]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 8003446:	2200      	movs	r2, #0
 8003448:	83da      	strh	r2, [r3, #30]
	int i;
	for (i=0; i<300;i++)
 800344a:	2300      	movs	r3, #0
 800344c:	607b      	str	r3, [r7, #4]
 800344e:	e07c      	b.n	800354a <MPU6500_OffsetCall+0x12a>
	{
		MPU6500_ReadReg(59, mpu_buffer, sizeof(mpu_buffer));
 8003450:	220e      	movs	r2, #14
 8003452:	4967      	ldr	r1, [pc, #412]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 8003454:	203b      	movs	r0, #59	@ 0x3b
 8003456:	f000 f8f5 	bl	8003644 <MPU6500_ReadReg>

		mpu_data.ax_offset += mpu_buffer[0] << 8 | mpu_buffer[1];
 800345a:	4b64      	ldr	r3, [pc, #400]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 800345c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8003460:	b29a      	uxth	r2, r3
 8003462:	4b63      	ldr	r3, [pc, #396]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	021b      	lsls	r3, r3, #8
 8003468:	b219      	sxth	r1, r3
 800346a:	4b61      	ldr	r3, [pc, #388]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 800346c:	785b      	ldrb	r3, [r3, #1]
 800346e:	b21b      	sxth	r3, r3
 8003470:	430b      	orrs	r3, r1
 8003472:	b21b      	sxth	r3, r3
 8003474:	b29b      	uxth	r3, r3
 8003476:	4413      	add	r3, r2
 8003478:	b29b      	uxth	r3, r3
 800347a:	b21a      	sxth	r2, r3
 800347c:	4b5b      	ldr	r3, [pc, #364]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 800347e:	829a      	strh	r2, [r3, #20]
		mpu_data.ay_offset += mpu_buffer[2] << 8 | mpu_buffer[3];
 8003480:	4b5a      	ldr	r3, [pc, #360]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 8003482:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8003486:	b29a      	uxth	r2, r3
 8003488:	4b59      	ldr	r3, [pc, #356]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 800348a:	789b      	ldrb	r3, [r3, #2]
 800348c:	021b      	lsls	r3, r3, #8
 800348e:	b219      	sxth	r1, r3
 8003490:	4b57      	ldr	r3, [pc, #348]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 8003492:	78db      	ldrb	r3, [r3, #3]
 8003494:	b21b      	sxth	r3, r3
 8003496:	430b      	orrs	r3, r1
 8003498:	b21b      	sxth	r3, r3
 800349a:	b29b      	uxth	r3, r3
 800349c:	4413      	add	r3, r2
 800349e:	b29b      	uxth	r3, r3
 80034a0:	b21a      	sxth	r2, r3
 80034a2:	4b52      	ldr	r3, [pc, #328]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 80034a4:	82da      	strh	r2, [r3, #22]
		mpu_data.az_offset += mpu_buffer[4] << 8 | mpu_buffer[5];
 80034a6:	4b51      	ldr	r3, [pc, #324]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 80034a8:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	4b50      	ldr	r3, [pc, #320]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 80034b0:	791b      	ldrb	r3, [r3, #4]
 80034b2:	021b      	lsls	r3, r3, #8
 80034b4:	b219      	sxth	r1, r3
 80034b6:	4b4e      	ldr	r3, [pc, #312]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 80034b8:	795b      	ldrb	r3, [r3, #5]
 80034ba:	b21b      	sxth	r3, r3
 80034bc:	430b      	orrs	r3, r1
 80034be:	b21b      	sxth	r3, r3
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	4413      	add	r3, r2
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	b21a      	sxth	r2, r3
 80034c8:	4b48      	ldr	r3, [pc, #288]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 80034ca:	831a      	strh	r2, [r3, #24]

		mpu_data.gx_offset += mpu_buffer[8]  << 8 | mpu_buffer[9];
 80034cc:	4b47      	ldr	r3, [pc, #284]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 80034ce:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	4b46      	ldr	r3, [pc, #280]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 80034d6:	7a1b      	ldrb	r3, [r3, #8]
 80034d8:	021b      	lsls	r3, r3, #8
 80034da:	b219      	sxth	r1, r3
 80034dc:	4b44      	ldr	r3, [pc, #272]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 80034de:	7a5b      	ldrb	r3, [r3, #9]
 80034e0:	b21b      	sxth	r3, r3
 80034e2:	430b      	orrs	r3, r1
 80034e4:	b21b      	sxth	r3, r3
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	4413      	add	r3, r2
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	b21a      	sxth	r2, r3
 80034ee:	4b3f      	ldr	r3, [pc, #252]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 80034f0:	835a      	strh	r2, [r3, #26]
		mpu_data.gy_offset += mpu_buffer[10] << 8 | mpu_buffer[11];
 80034f2:	4b3e      	ldr	r3, [pc, #248]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 80034f4:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	4b3d      	ldr	r3, [pc, #244]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 80034fc:	7a9b      	ldrb	r3, [r3, #10]
 80034fe:	021b      	lsls	r3, r3, #8
 8003500:	b219      	sxth	r1, r3
 8003502:	4b3b      	ldr	r3, [pc, #236]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 8003504:	7adb      	ldrb	r3, [r3, #11]
 8003506:	b21b      	sxth	r3, r3
 8003508:	430b      	orrs	r3, r1
 800350a:	b21b      	sxth	r3, r3
 800350c:	b29b      	uxth	r3, r3
 800350e:	4413      	add	r3, r2
 8003510:	b29b      	uxth	r3, r3
 8003512:	b21a      	sxth	r2, r3
 8003514:	4b35      	ldr	r3, [pc, #212]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 8003516:	839a      	strh	r2, [r3, #28]
		mpu_data.gz_offset += mpu_buffer[12] << 8 | mpu_buffer[13];
 8003518:	4b34      	ldr	r3, [pc, #208]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 800351a:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800351e:	b29a      	uxth	r2, r3
 8003520:	4b33      	ldr	r3, [pc, #204]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 8003522:	7b1b      	ldrb	r3, [r3, #12]
 8003524:	021b      	lsls	r3, r3, #8
 8003526:	b219      	sxth	r1, r3
 8003528:	4b31      	ldr	r3, [pc, #196]	@ (80035f0 <MPU6500_OffsetCall+0x1d0>)
 800352a:	7b5b      	ldrb	r3, [r3, #13]
 800352c:	b21b      	sxth	r3, r3
 800352e:	430b      	orrs	r3, r1
 8003530:	b21b      	sxth	r3, r3
 8003532:	b29b      	uxth	r3, r3
 8003534:	4413      	add	r3, r2
 8003536:	b29b      	uxth	r3, r3
 8003538:	b21a      	sxth	r2, r3
 800353a:	4b2c      	ldr	r3, [pc, #176]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 800353c:	83da      	strh	r2, [r3, #30]

		HAL_Delay(5);
 800353e:	2005      	movs	r0, #5
 8003540:	f001 faa2 	bl	8004a88 <HAL_Delay>
	for (i=0; i<300;i++)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3301      	adds	r3, #1
 8003548:	607b      	str	r3, [r7, #4]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8003550:	f6ff af7e 	blt.w	8003450 <MPU6500_OffsetCall+0x30>
	}
	mpu_data.ax_offset=mpu_data.ax_offset / 300;
 8003554:	4b25      	ldr	r3, [pc, #148]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 8003556:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800355a:	4a26      	ldr	r2, [pc, #152]	@ (80035f4 <MPU6500_OffsetCall+0x1d4>)
 800355c:	fb82 1203 	smull	r1, r2, r2, r3
 8003560:	1152      	asrs	r2, r2, #5
 8003562:	17db      	asrs	r3, r3, #31
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	b21a      	sxth	r2, r3
 8003568:	4b20      	ldr	r3, [pc, #128]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 800356a:	829a      	strh	r2, [r3, #20]
	mpu_data.ay_offset=mpu_data.ay_offset / 300;
 800356c:	4b1f      	ldr	r3, [pc, #124]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 800356e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8003572:	4a20      	ldr	r2, [pc, #128]	@ (80035f4 <MPU6500_OffsetCall+0x1d4>)
 8003574:	fb82 1203 	smull	r1, r2, r2, r3
 8003578:	1152      	asrs	r2, r2, #5
 800357a:	17db      	asrs	r3, r3, #31
 800357c:	1ad3      	subs	r3, r2, r3
 800357e:	b21a      	sxth	r2, r3
 8003580:	4b1a      	ldr	r3, [pc, #104]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 8003582:	82da      	strh	r2, [r3, #22]
	mpu_data.az_offset=mpu_data.az_offset / 300;
 8003584:	4b19      	ldr	r3, [pc, #100]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 8003586:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800358a:	4a1a      	ldr	r2, [pc, #104]	@ (80035f4 <MPU6500_OffsetCall+0x1d4>)
 800358c:	fb82 1203 	smull	r1, r2, r2, r3
 8003590:	1152      	asrs	r2, r2, #5
 8003592:	17db      	asrs	r3, r3, #31
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	b21a      	sxth	r2, r3
 8003598:	4b14      	ldr	r3, [pc, #80]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 800359a:	831a      	strh	r2, [r3, #24]
	mpu_data.gx_offset=mpu_data.gx_offset / 300;
 800359c:	4b13      	ldr	r3, [pc, #76]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 800359e:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80035a2:	4a14      	ldr	r2, [pc, #80]	@ (80035f4 <MPU6500_OffsetCall+0x1d4>)
 80035a4:	fb82 1203 	smull	r1, r2, r2, r3
 80035a8:	1152      	asrs	r2, r2, #5
 80035aa:	17db      	asrs	r3, r3, #31
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	b21a      	sxth	r2, r3
 80035b0:	4b0e      	ldr	r3, [pc, #56]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 80035b2:	835a      	strh	r2, [r3, #26]
	mpu_data.gy_offset=mpu_data.gx_offset / 300;
 80035b4:	4b0d      	ldr	r3, [pc, #52]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 80035b6:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80035ba:	4a0e      	ldr	r2, [pc, #56]	@ (80035f4 <MPU6500_OffsetCall+0x1d4>)
 80035bc:	fb82 1203 	smull	r1, r2, r2, r3
 80035c0:	1152      	asrs	r2, r2, #5
 80035c2:	17db      	asrs	r3, r3, #31
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	b21a      	sxth	r2, r3
 80035c8:	4b08      	ldr	r3, [pc, #32]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 80035ca:	839a      	strh	r2, [r3, #28]
	mpu_data.gz_offset=mpu_data.gz_offset / 300;
 80035cc:	4b07      	ldr	r3, [pc, #28]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 80035ce:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80035d2:	4a08      	ldr	r2, [pc, #32]	@ (80035f4 <MPU6500_OffsetCall+0x1d4>)
 80035d4:	fb82 1203 	smull	r1, r2, r2, r3
 80035d8:	1152      	asrs	r2, r2, #5
 80035da:	17db      	asrs	r3, r3, #31
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	b21a      	sxth	r2, r3
 80035e0:	4b02      	ldr	r3, [pc, #8]	@ (80035ec <MPU6500_OffsetCall+0x1cc>)
 80035e2:	83da      	strh	r2, [r3, #30]
}
 80035e4:	bf00      	nop
 80035e6:	3708      	adds	r7, #8
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	200004a4 	.word	0x200004a4
 80035f0:	20000508 	.word	0x20000508
 80035f4:	1b4e81b5 	.word	0x1b4e81b5

080035f8 <MPU6500_WriteReg>:
  * @param  reg: Register address
  * @param  data: Data to write
  * @retval None
  */
void MPU6500_WriteReg(uint8_t reg, uint8_t data)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	4603      	mov	r3, r0
 8003600:	460a      	mov	r2, r1
 8003602:	71fb      	strb	r3, [r7, #7]
 8003604:	4613      	mov	r3, r2
 8003606:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8003608:	2200      	movs	r2, #0
 800360a:	2110      	movs	r1, #16
 800360c:	480b      	ldr	r0, [pc, #44]	@ (800363c <MPU6500_WriteReg+0x44>)
 800360e:	f001 fd87 	bl	8005120 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &reg, 1, 100);
 8003612:	1df9      	adds	r1, r7, #7
 8003614:	2364      	movs	r3, #100	@ 0x64
 8003616:	2201      	movs	r2, #1
 8003618:	4809      	ldr	r0, [pc, #36]	@ (8003640 <MPU6500_WriteReg+0x48>)
 800361a:	f002 ff42 	bl	80064a2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, &data, 1, 100);
 800361e:	1db9      	adds	r1, r7, #6
 8003620:	2364      	movs	r3, #100	@ 0x64
 8003622:	2201      	movs	r2, #1
 8003624:	4806      	ldr	r0, [pc, #24]	@ (8003640 <MPU6500_WriteReg+0x48>)
 8003626:	f002 ff3c 	bl	80064a2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 800362a:	2201      	movs	r2, #1
 800362c:	2110      	movs	r1, #16
 800362e:	4803      	ldr	r0, [pc, #12]	@ (800363c <MPU6500_WriteReg+0x44>)
 8003630:	f001 fd76 	bl	8005120 <HAL_GPIO_WritePin>
}
 8003634:	bf00      	nop
 8003636:	3708      	adds	r7, #8
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	40020000 	.word	0x40020000
 8003640:	200002bc 	.word	0x200002bc

08003644 <MPU6500_ReadReg>:
  * @param  data: Pointer to data buffer
  * @param  len: Length of data to read
  * @retval None
  */
void MPU6500_ReadReg(uint8_t reg, uint8_t *data, uint8_t len)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b084      	sub	sp, #16
 8003648:	af00      	add	r7, sp, #0
 800364a:	4603      	mov	r3, r0
 800364c:	6039      	str	r1, [r7, #0]
 800364e:	71fb      	strb	r3, [r7, #7]
 8003650:	4613      	mov	r3, r2
 8003652:	71bb      	strb	r3, [r7, #6]
	uint8_t temp_data = 0x80|reg;
 8003654:	79fb      	ldrb	r3, [r7, #7]
 8003656:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800365a:	b2db      	uxtb	r3, r3
 800365c:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 800365e:	2200      	movs	r2, #0
 8003660:	2110      	movs	r1, #16
 8003662:	480d      	ldr	r0, [pc, #52]	@ (8003698 <MPU6500_ReadReg+0x54>)
 8003664:	f001 fd5c 	bl	8005120 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &temp_data , 1, 100);
 8003668:	f107 010f 	add.w	r1, r7, #15
 800366c:	2364      	movs	r3, #100	@ 0x64
 800366e:	2201      	movs	r2, #1
 8003670:	480a      	ldr	r0, [pc, #40]	@ (800369c <MPU6500_ReadReg+0x58>)
 8003672:	f002 ff16 	bl	80064a2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, data, len, 100);
 8003676:	79bb      	ldrb	r3, [r7, #6]
 8003678:	b29a      	uxth	r2, r3
 800367a:	2364      	movs	r3, #100	@ 0x64
 800367c:	6839      	ldr	r1, [r7, #0]
 800367e:	4807      	ldr	r0, [pc, #28]	@ (800369c <MPU6500_ReadReg+0x58>)
 8003680:	f003 f853 	bl	800672a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8003684:	2201      	movs	r2, #1
 8003686:	2110      	movs	r1, #16
 8003688:	4803      	ldr	r0, [pc, #12]	@ (8003698 <MPU6500_ReadReg+0x54>)
 800368a:	f001 fd49 	bl	8005120 <HAL_GPIO_WritePin>
}
 800368e:	bf00      	nop
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	40020000 	.word	0x40020000
 800369c:	200002bc 	.word	0x200002bc

080036a0 <MPU6500_ReadData>:
  * @brief  Read and process MPU6500 data
  * @param  None
  * @retval None
  */
void MPU6500_ReadData(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b090      	sub	sp, #64	@ 0x40
 80036a4:	af00      	add	r7, sp, #0
	 // Split data
	mpu_data.ax   = (mpu_buffer[0] << 8 | mpu_buffer[1]);
 80036a6:	4bc6      	ldr	r3, [pc, #792]	@ (80039c0 <MPU6500_ReadData+0x320>)
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	021b      	lsls	r3, r3, #8
 80036ac:	b21a      	sxth	r2, r3
 80036ae:	4bc4      	ldr	r3, [pc, #784]	@ (80039c0 <MPU6500_ReadData+0x320>)
 80036b0:	785b      	ldrb	r3, [r3, #1]
 80036b2:	b21b      	sxth	r3, r3
 80036b4:	4313      	orrs	r3, r2
 80036b6:	b21a      	sxth	r2, r3
 80036b8:	4bc2      	ldr	r3, [pc, #776]	@ (80039c4 <MPU6500_ReadData+0x324>)
 80036ba:	801a      	strh	r2, [r3, #0]
	mpu_data.ay   = (mpu_buffer[2] << 8 | mpu_buffer[3]);
 80036bc:	4bc0      	ldr	r3, [pc, #768]	@ (80039c0 <MPU6500_ReadData+0x320>)
 80036be:	789b      	ldrb	r3, [r3, #2]
 80036c0:	021b      	lsls	r3, r3, #8
 80036c2:	b21a      	sxth	r2, r3
 80036c4:	4bbe      	ldr	r3, [pc, #760]	@ (80039c0 <MPU6500_ReadData+0x320>)
 80036c6:	78db      	ldrb	r3, [r3, #3]
 80036c8:	b21b      	sxth	r3, r3
 80036ca:	4313      	orrs	r3, r2
 80036cc:	b21a      	sxth	r2, r3
 80036ce:	4bbd      	ldr	r3, [pc, #756]	@ (80039c4 <MPU6500_ReadData+0x324>)
 80036d0:	805a      	strh	r2, [r3, #2]
	mpu_data.az   = (mpu_buffer[4] << 8 | mpu_buffer[5]);
 80036d2:	4bbb      	ldr	r3, [pc, #748]	@ (80039c0 <MPU6500_ReadData+0x320>)
 80036d4:	791b      	ldrb	r3, [r3, #4]
 80036d6:	021b      	lsls	r3, r3, #8
 80036d8:	b21a      	sxth	r2, r3
 80036da:	4bb9      	ldr	r3, [pc, #740]	@ (80039c0 <MPU6500_ReadData+0x320>)
 80036dc:	795b      	ldrb	r3, [r3, #5]
 80036de:	b21b      	sxth	r3, r3
 80036e0:	4313      	orrs	r3, r2
 80036e2:	b21a      	sxth	r2, r3
 80036e4:	4bb7      	ldr	r3, [pc, #732]	@ (80039c4 <MPU6500_ReadData+0x324>)
 80036e6:	809a      	strh	r2, [r3, #4]
	mpu_data.temp = (mpu_buffer[6] << 8 | mpu_buffer[7]);
 80036e8:	4bb5      	ldr	r3, [pc, #724]	@ (80039c0 <MPU6500_ReadData+0x320>)
 80036ea:	799b      	ldrb	r3, [r3, #6]
 80036ec:	021b      	lsls	r3, r3, #8
 80036ee:	b21a      	sxth	r2, r3
 80036f0:	4bb3      	ldr	r3, [pc, #716]	@ (80039c0 <MPU6500_ReadData+0x320>)
 80036f2:	79db      	ldrb	r3, [r3, #7]
 80036f4:	b21b      	sxth	r3, r3
 80036f6:	4313      	orrs	r3, r2
 80036f8:	b21a      	sxth	r2, r3
 80036fa:	4bb2      	ldr	r3, [pc, #712]	@ (80039c4 <MPU6500_ReadData+0x324>)
 80036fc:	819a      	strh	r2, [r3, #12]

	mpu_data.gx = ((mpu_buffer[8]  << 8 | mpu_buffer[9])  - mpu_data.gx_offset);
 80036fe:	4bb0      	ldr	r3, [pc, #704]	@ (80039c0 <MPU6500_ReadData+0x320>)
 8003700:	7a1b      	ldrb	r3, [r3, #8]
 8003702:	021b      	lsls	r3, r3, #8
 8003704:	b21a      	sxth	r2, r3
 8003706:	4bae      	ldr	r3, [pc, #696]	@ (80039c0 <MPU6500_ReadData+0x320>)
 8003708:	7a5b      	ldrb	r3, [r3, #9]
 800370a:	b21b      	sxth	r3, r3
 800370c:	4313      	orrs	r3, r2
 800370e:	b21b      	sxth	r3, r3
 8003710:	b29a      	uxth	r2, r3
 8003712:	4bac      	ldr	r3, [pc, #688]	@ (80039c4 <MPU6500_ReadData+0x324>)
 8003714:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8003718:	b29b      	uxth	r3, r3
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	b29b      	uxth	r3, r3
 800371e:	b21a      	sxth	r2, r3
 8003720:	4ba8      	ldr	r3, [pc, #672]	@ (80039c4 <MPU6500_ReadData+0x324>)
 8003722:	81da      	strh	r2, [r3, #14]
	mpu_data.gy = ((mpu_buffer[10] << 8 | mpu_buffer[11]) - mpu_data.gy_offset);
 8003724:	4ba6      	ldr	r3, [pc, #664]	@ (80039c0 <MPU6500_ReadData+0x320>)
 8003726:	7a9b      	ldrb	r3, [r3, #10]
 8003728:	021b      	lsls	r3, r3, #8
 800372a:	b21a      	sxth	r2, r3
 800372c:	4ba4      	ldr	r3, [pc, #656]	@ (80039c0 <MPU6500_ReadData+0x320>)
 800372e:	7adb      	ldrb	r3, [r3, #11]
 8003730:	b21b      	sxth	r3, r3
 8003732:	4313      	orrs	r3, r2
 8003734:	b21b      	sxth	r3, r3
 8003736:	b29a      	uxth	r2, r3
 8003738:	4ba2      	ldr	r3, [pc, #648]	@ (80039c4 <MPU6500_ReadData+0x324>)
 800373a:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800373e:	b29b      	uxth	r3, r3
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	b29b      	uxth	r3, r3
 8003744:	b21a      	sxth	r2, r3
 8003746:	4b9f      	ldr	r3, [pc, #636]	@ (80039c4 <MPU6500_ReadData+0x324>)
 8003748:	821a      	strh	r2, [r3, #16]
	mpu_data.gz = ((mpu_buffer[12] << 8 | mpu_buffer[13]) - mpu_data.gz_offset);
 800374a:	4b9d      	ldr	r3, [pc, #628]	@ (80039c0 <MPU6500_ReadData+0x320>)
 800374c:	7b1b      	ldrb	r3, [r3, #12]
 800374e:	021b      	lsls	r3, r3, #8
 8003750:	b21a      	sxth	r2, r3
 8003752:	4b9b      	ldr	r3, [pc, #620]	@ (80039c0 <MPU6500_ReadData+0x320>)
 8003754:	7b5b      	ldrb	r3, [r3, #13]
 8003756:	b21b      	sxth	r3, r3
 8003758:	4313      	orrs	r3, r2
 800375a:	b21b      	sxth	r3, r3
 800375c:	b29a      	uxth	r2, r3
 800375e:	4b99      	ldr	r3, [pc, #612]	@ (80039c4 <MPU6500_ReadData+0x324>)
 8003760:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8003764:	b29b      	uxth	r3, r3
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	b29b      	uxth	r3, r3
 800376a:	b21a      	sxth	r2, r3
 800376c:	4b95      	ldr	r3, [pc, #596]	@ (80039c4 <MPU6500_ReadData+0x324>)
 800376e:	825a      	strh	r2, [r3, #18]

	// Conversion to physical quantities
	imu_data.ax = mpu_data.ax / 16384.0f; // 2g
 8003770:	4b94      	ldr	r3, [pc, #592]	@ (80039c4 <MPU6500_ReadData+0x324>)
 8003772:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003776:	ee07 3a90 	vmov	s15, r3
 800377a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800377e:	eddf 6a92 	vldr	s13, [pc, #584]	@ 80039c8 <MPU6500_ReadData+0x328>
 8003782:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003786:	4b91      	ldr	r3, [pc, #580]	@ (80039cc <MPU6500_ReadData+0x32c>)
 8003788:	edc3 7a00 	vstr	s15, [r3]
	imu_data.ay = mpu_data.ay / 16384.0f;
 800378c:	4b8d      	ldr	r3, [pc, #564]	@ (80039c4 <MPU6500_ReadData+0x324>)
 800378e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003792:	ee07 3a90 	vmov	s15, r3
 8003796:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800379a:	eddf 6a8b 	vldr	s13, [pc, #556]	@ 80039c8 <MPU6500_ReadData+0x328>
 800379e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037a2:	4b8a      	ldr	r3, [pc, #552]	@ (80039cc <MPU6500_ReadData+0x32c>)
 80037a4:	edc3 7a01 	vstr	s15, [r3, #4]
	imu_data.az = mpu_data.az / 16384.0f;
 80037a8:	4b86      	ldr	r3, [pc, #536]	@ (80039c4 <MPU6500_ReadData+0x324>)
 80037aa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80037ae:	ee07 3a90 	vmov	s15, r3
 80037b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037b6:	eddf 6a84 	vldr	s13, [pc, #528]	@ 80039c8 <MPU6500_ReadData+0x328>
 80037ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037be:	4b83      	ldr	r3, [pc, #524]	@ (80039cc <MPU6500_ReadData+0x32c>)
 80037c0:	edc3 7a02 	vstr	s15, [r3, #8]
	imu_data.temp = (mpu_data.temp / 333.87f) + 21.0f;
 80037c4:	4b7f      	ldr	r3, [pc, #508]	@ (80039c4 <MPU6500_ReadData+0x324>)
 80037c6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80037ca:	ee07 3a90 	vmov	s15, r3
 80037ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037d2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80039d0 <MPU6500_ReadData+0x330>
 80037d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037da:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 80037de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037e2:	4b7a      	ldr	r3, [pc, #488]	@ (80039cc <MPU6500_ReadData+0x32c>)
 80037e4:	edc3 7a03 	vstr	s15, [r3, #12]
	imu_data.gx = mpu_data.gx / 16.4f; // 2000dps (changed from 131.0f for 250dps)
 80037e8:	4b76      	ldr	r3, [pc, #472]	@ (80039c4 <MPU6500_ReadData+0x324>)
 80037ea:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80037ee:	ee07 3a90 	vmov	s15, r3
 80037f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037f6:	eddf 6a77 	vldr	s13, [pc, #476]	@ 80039d4 <MPU6500_ReadData+0x334>
 80037fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80037fe:	4b73      	ldr	r3, [pc, #460]	@ (80039cc <MPU6500_ReadData+0x32c>)
 8003800:	edc3 7a04 	vstr	s15, [r3, #16]
	imu_data.gy = mpu_data.gy / 16.4f; // 2000dps (changed from 131.0f for 250dps)
 8003804:	4b6f      	ldr	r3, [pc, #444]	@ (80039c4 <MPU6500_ReadData+0x324>)
 8003806:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800380a:	ee07 3a90 	vmov	s15, r3
 800380e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003812:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80039d4 <MPU6500_ReadData+0x334>
 8003816:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800381a:	4b6c      	ldr	r3, [pc, #432]	@ (80039cc <MPU6500_ReadData+0x32c>)
 800381c:	edc3 7a05 	vstr	s15, [r3, #20]
	imu_data.gz = mpu_data.gz / 16.4f; // 2000dps (changed from 131.0f for 250dps)
 8003820:	4b68      	ldr	r3, [pc, #416]	@ (80039c4 <MPU6500_ReadData+0x324>)
 8003822:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8003826:	ee07 3a90 	vmov	s15, r3
 800382a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800382e:	eddf 6a69 	vldr	s13, [pc, #420]	@ 80039d4 <MPU6500_ReadData+0x334>
 8003832:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003836:	4b65      	ldr	r3, [pc, #404]	@ (80039cc <MPU6500_ReadData+0x32c>)
 8003838:	edc3 7a06 	vstr	s15, [r3, #24]

	// Quaternion Updates
	const float dt = 0.001f;    // Sampling Interval
 800383c:	4b66      	ldr	r3, [pc, #408]	@ (80039d8 <MPU6500_ReadData+0x338>)
 800383e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	const float deg2rad = 0.0174532925f; // degree to radian coefficient
 8003840:	4b66      	ldr	r3, [pc, #408]	@ (80039dc <MPU6500_ReadData+0x33c>)
 8003842:	63bb      	str	r3, [r7, #56]	@ 0x38

	// Converts angular velocity in rad/s
	float gx_rad = imu_data.gx * deg2rad;
 8003844:	4b61      	ldr	r3, [pc, #388]	@ (80039cc <MPU6500_ReadData+0x32c>)
 8003846:	edd3 7a04 	vldr	s15, [r3, #16]
 800384a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800384e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003852:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	float gy_rad = imu_data.gy * deg2rad;
 8003856:	4b5d      	ldr	r3, [pc, #372]	@ (80039cc <MPU6500_ReadData+0x32c>)
 8003858:	edd3 7a05 	vldr	s15, [r3, #20]
 800385c:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003860:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003864:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	float gz_rad = imu_data.gz * deg2rad;
 8003868:	4b58      	ldr	r3, [pc, #352]	@ (80039cc <MPU6500_ReadData+0x32c>)
 800386a:	edd3 7a06 	vldr	s15, [r3, #24]
 800386e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003876:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	// Get the current quaternion
	float q0 = imu_data.q0;
 800387a:	4b54      	ldr	r3, [pc, #336]	@ (80039cc <MPU6500_ReadData+0x32c>)
 800387c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800387e:	62bb      	str	r3, [r7, #40]	@ 0x28
	float q1 = imu_data.q1;
 8003880:	4b52      	ldr	r3, [pc, #328]	@ (80039cc <MPU6500_ReadData+0x32c>)
 8003882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003884:	627b      	str	r3, [r7, #36]	@ 0x24
	float q2 = imu_data.q2;
 8003886:	4b51      	ldr	r3, [pc, #324]	@ (80039cc <MPU6500_ReadData+0x32c>)
 8003888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388a:	623b      	str	r3, [r7, #32]
	float q3 = imu_data.q3;
 800388c:	4b4f      	ldr	r3, [pc, #316]	@ (80039cc <MPU6500_ReadData+0x32c>)
 800388e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003890:	61fb      	str	r3, [r7, #28]

	float dq0 = 0.5f * (-q1*gx_rad - q2*gy_rad - q3*gz_rad) * dt;
 8003892:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003896:	eeb1 7a67 	vneg.f32	s14, s15
 800389a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800389e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038a2:	edd7 6a08 	vldr	s13, [r7, #32]
 80038a6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80038aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80038b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80038b6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80038ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038c2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80038c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038ca:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80038ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038d2:	edc7 7a06 	vstr	s15, [r7, #24]
	float dq1 = 0.5f * ( q0*gx_rad + q2*gz_rad - q3*gy_rad) * dt;
 80038d6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80038da:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80038de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038e2:	edd7 6a08 	vldr	s13, [r7, #32]
 80038e6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80038ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80038f6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80038fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003902:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003906:	ee67 7a87 	vmul.f32	s15, s15, s14
 800390a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800390e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003912:	edc7 7a05 	vstr	s15, [r7, #20]
	float dq2 = 0.5f * ( q0*gy_rad - q1*gz_rad + q3*gx_rad) * dt;
 8003916:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800391a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800391e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003922:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003926:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800392a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800392e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003932:	edd7 6a07 	vldr	s13, [r7, #28]
 8003936:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800393a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800393e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003942:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003946:	ee67 7a87 	vmul.f32	s15, s15, s14
 800394a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800394e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003952:	edc7 7a04 	vstr	s15, [r7, #16]
	float dq3 = 0.5f * ( q0*gz_rad + q1*gy_rad - q2*gx_rad) * dt;
 8003956:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800395a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800395e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003962:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003966:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800396a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800396e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003972:	edd7 6a08 	vldr	s13, [r7, #32]
 8003976:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800397a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800397e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003982:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003986:	ee67 7a87 	vmul.f32	s15, s15, s14
 800398a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800398e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003992:	edc7 7a03 	vstr	s15, [r7, #12]

	q0 += dq0;
 8003996:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800399a:	edd7 7a06 	vldr	s15, [r7, #24]
 800399e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039a2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	q1 += dq1;
 80039a6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80039aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80039ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039b2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	q2 += dq2;
 80039b6:	ed97 7a08 	vldr	s14, [r7, #32]
 80039ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80039be:	e00f      	b.n	80039e0 <MPU6500_ReadData+0x340>
 80039c0:	20000508 	.word	0x20000508
 80039c4:	200004a4 	.word	0x200004a4
 80039c8:	46800000 	.word	0x46800000
 80039cc:	200004c4 	.word	0x200004c4
 80039d0:	43a6ef5c 	.word	0x43a6ef5c
 80039d4:	41833333 	.word	0x41833333
 80039d8:	3a83126f 	.word	0x3a83126f
 80039dc:	3c8efa35 	.word	0x3c8efa35
 80039e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039e4:	edc7 7a08 	vstr	s15, [r7, #32]
	q3 += dq3;
 80039e8:	ed97 7a07 	vldr	s14, [r7, #28]
 80039ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80039f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039f4:	edc7 7a07 	vstr	s15, [r7, #28]

	// Nnormalize quaternions
	float norm = sqrtf(q0*q0 + q1*q1 + q2*q2 + q3*q3);
 80039f8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80039fc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003a00:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003a04:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003a08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a0c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003a10:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003a14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a18:	edd7 7a07 	vldr	s15, [r7, #28]
 8003a1c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003a20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a24:	eeb0 0a67 	vmov.f32	s0, s15
 8003a28:	f7ff fa54 	bl	8002ed4 <sqrtf>
 8003a2c:	ed87 0a02 	vstr	s0, [r7, #8]
	norm = (norm == 0.0f) ? 1.0f : norm; // Prevent division by zero
 8003a30:	edd7 7a02 	vldr	s15, [r7, #8]
 8003a34:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a3c:	d001      	beq.n	8003a42 <MPU6500_ReadData+0x3a2>
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	e001      	b.n	8003a46 <MPU6500_ReadData+0x3a6>
 8003a42:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003a46:	60bb      	str	r3, [r7, #8]
	q0 /= norm;
 8003a48:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8003a4c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a54:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	q1 /= norm;
 8003a58:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003a5c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a64:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	q2 /= norm;
 8003a68:	edd7 6a08 	vldr	s13, [r7, #32]
 8003a6c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a74:	edc7 7a08 	vstr	s15, [r7, #32]
	q3 /= norm;
 8003a78:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a7c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a84:	edc7 7a07 	vstr	s15, [r7, #28]

	imu_data.q0 = q0;
 8003a88:	4a4f      	ldr	r2, [pc, #316]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a8c:	6293      	str	r3, [r2, #40]	@ 0x28
	imu_data.q1 = q1;
 8003a8e:	4a4e      	ldr	r2, [pc, #312]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a92:	62d3      	str	r3, [r2, #44]	@ 0x2c
	imu_data.q2 = q2;
 8003a94:	4a4c      	ldr	r2, [pc, #304]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003a96:	6a3b      	ldr	r3, [r7, #32]
 8003a98:	6313      	str	r3, [r2, #48]	@ 0x30
	imu_data.q3 = q3;
 8003a9a:	4a4b      	ldr	r2, [pc, #300]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	6353      	str	r3, [r2, #52]	@ 0x34

	// Conversion to Euler angles (ZYX order)
	// Roll (X-axis)
	imu_data.rol = atan2f(2.0f*(q0*q1 + q2*q3), 1.0f - 2.0f*(q1*q1 + q2*q2));
 8003aa0:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003aa4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003aa8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003aac:	edd7 6a08 	vldr	s13, [r7, #32]
 8003ab0:	edd7 7a07 	vldr	s15, [r7, #28]
 8003ab4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ab8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003abc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003ac0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003ac4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003ac8:	edd7 7a08 	vldr	s15, [r7, #32]
 8003acc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003ad0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ad4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003ad8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003adc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ae0:	eef0 0a67 	vmov.f32	s1, s15
 8003ae4:	eeb0 0a66 	vmov.f32	s0, s13
 8003ae8:	f008 fa0c 	bl	800bf04 <atan2f>
 8003aec:	eef0 7a40 	vmov.f32	s15, s0
 8003af0:	4b35      	ldr	r3, [pc, #212]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003af2:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	// Pitch (Y-axis)
	imu_data.pit = asinf(2.0f*(q0*q2 - q3*q1));
 8003af6:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003afa:	edd7 7a08 	vldr	s15, [r7, #32]
 8003afe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b02:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b06:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003b0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b12:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003b16:	eeb0 0a67 	vmov.f32	s0, s15
 8003b1a:	f008 f9c7 	bl	800beac <asinf>
 8003b1e:	eef0 7a40 	vmov.f32	s15, s0
 8003b22:	4b29      	ldr	r3, [pc, #164]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003b24:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	// Yaw (Z-axis)
	imu_data.yaw = atan2f(2.0f*(q0*q3 + q1*q2), 1.0f - 2.0f*(q2*q2 + q3*q3));
 8003b28:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003b2c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b34:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003b38:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b44:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003b48:	edd7 7a08 	vldr	s15, [r7, #32]
 8003b4c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003b50:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b54:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003b58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b5c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003b60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003b64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b68:	eef0 0a67 	vmov.f32	s1, s15
 8003b6c:	eeb0 0a66 	vmov.f32	s0, s13
 8003b70:	f008 f9c8 	bl	800bf04 <atan2f>
 8003b74:	eef0 7a40 	vmov.f32	s15, s0
 8003b78:	4b13      	ldr	r3, [pc, #76]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003b7a:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

	// Radian to degree
	const float rad2deg = 57.2957795f;
 8003b7e:	4b13      	ldr	r3, [pc, #76]	@ (8003bcc <MPU6500_ReadData+0x52c>)
 8003b80:	607b      	str	r3, [r7, #4]
	imu_data.rol *= rad2deg;
 8003b82:	4b11      	ldr	r3, [pc, #68]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003b84:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8003b88:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b90:	4b0d      	ldr	r3, [pc, #52]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003b92:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	imu_data.pit *= rad2deg;
 8003b96:	4b0c      	ldr	r3, [pc, #48]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003b98:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003b9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003ba0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ba4:	4b08      	ldr	r3, [pc, #32]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003ba6:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
	imu_data.yaw *= rad2deg;
 8003baa:	4b07      	ldr	r3, [pc, #28]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003bac:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8003bb0:	edd7 7a01 	vldr	s15, [r7, #4]
 8003bb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bb8:	4b03      	ldr	r3, [pc, #12]	@ (8003bc8 <MPU6500_ReadData+0x528>)
 8003bba:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
}
 8003bbe:	bf00      	nop
 8003bc0:	3740      	adds	r7, #64	@ 0x40
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	200004c4 	.word	0x200004c4
 8003bcc:	42652ee1 	.word	0x42652ee1

08003bd0 <MPU6500_InitStructures>:
  * @brief  Initialize MPU and IMU data structures
  * @param  None
  * @retval None
  */
void MPU6500_InitStructures(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
    //  mpu_data_t 
    mpu_data.ax = 0;
 8003bd4:	4b33      	ldr	r3, [pc, #204]	@ (8003ca4 <MPU6500_InitStructures+0xd4>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	801a      	strh	r2, [r3, #0]
    mpu_data.ay = 0;
 8003bda:	4b32      	ldr	r3, [pc, #200]	@ (8003ca4 <MPU6500_InitStructures+0xd4>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	805a      	strh	r2, [r3, #2]
    mpu_data.az = 0;
 8003be0:	4b30      	ldr	r3, [pc, #192]	@ (8003ca4 <MPU6500_InitStructures+0xd4>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	809a      	strh	r2, [r3, #4]

    mpu_data.mx = 0;
 8003be6:	4b2f      	ldr	r3, [pc, #188]	@ (8003ca4 <MPU6500_InitStructures+0xd4>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	80da      	strh	r2, [r3, #6]
    mpu_data.my = 0;
 8003bec:	4b2d      	ldr	r3, [pc, #180]	@ (8003ca4 <MPU6500_InitStructures+0xd4>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	811a      	strh	r2, [r3, #8]
    mpu_data.mz = 0;
 8003bf2:	4b2c      	ldr	r3, [pc, #176]	@ (8003ca4 <MPU6500_InitStructures+0xd4>)
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	815a      	strh	r2, [r3, #10]

    mpu_data.temp = 0;
 8003bf8:	4b2a      	ldr	r3, [pc, #168]	@ (8003ca4 <MPU6500_InitStructures+0xd4>)
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	819a      	strh	r2, [r3, #12]

    mpu_data.gx = 0;
 8003bfe:	4b29      	ldr	r3, [pc, #164]	@ (8003ca4 <MPU6500_InitStructures+0xd4>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	81da      	strh	r2, [r3, #14]
    mpu_data.gy = 0;
 8003c04:	4b27      	ldr	r3, [pc, #156]	@ (8003ca4 <MPU6500_InitStructures+0xd4>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	821a      	strh	r2, [r3, #16]
    mpu_data.gz = 0;
 8003c0a:	4b26      	ldr	r3, [pc, #152]	@ (8003ca4 <MPU6500_InitStructures+0xd4>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	825a      	strh	r2, [r3, #18]

    //  imu_t 
    imu_data.ax = 0.0f;
 8003c10:	4b25      	ldr	r3, [pc, #148]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c12:	f04f 0200 	mov.w	r2, #0
 8003c16:	601a      	str	r2, [r3, #0]
    imu_data.ay = 0.0f;
 8003c18:	4b23      	ldr	r3, [pc, #140]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c1a:	f04f 0200 	mov.w	r2, #0
 8003c1e:	605a      	str	r2, [r3, #4]
    imu_data.az = 0.0f;
 8003c20:	4b21      	ldr	r3, [pc, #132]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c22:	f04f 0200 	mov.w	r2, #0
 8003c26:	609a      	str	r2, [r3, #8]

    imu_data.temp = 0.0f;
 8003c28:	4b1f      	ldr	r3, [pc, #124]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c2a:	f04f 0200 	mov.w	r2, #0
 8003c2e:	60da      	str	r2, [r3, #12]

    imu_data.gx = 0.0f;
 8003c30:	4b1d      	ldr	r3, [pc, #116]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	611a      	str	r2, [r3, #16]
    imu_data.gy = 0.0f;
 8003c38:	4b1b      	ldr	r3, [pc, #108]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c3a:	f04f 0200 	mov.w	r2, #0
 8003c3e:	615a      	str	r2, [r3, #20]
    imu_data.gz = 0.0f;
 8003c40:	4b19      	ldr	r3, [pc, #100]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c42:	f04f 0200 	mov.w	r2, #0
 8003c46:	619a      	str	r2, [r3, #24]

    imu_data.vx = 0.0f;
 8003c48:	4b17      	ldr	r3, [pc, #92]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c4a:	f04f 0200 	mov.w	r2, #0
 8003c4e:	61da      	str	r2, [r3, #28]
    imu_data.vy = 0.0f;
 8003c50:	4b15      	ldr	r3, [pc, #84]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c52:	f04f 0200 	mov.w	r2, #0
 8003c56:	621a      	str	r2, [r3, #32]
    imu_data.vz = 0.0f;
 8003c58:	4b13      	ldr	r3, [pc, #76]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c5a:	f04f 0200 	mov.w	r2, #0
 8003c5e:	625a      	str	r2, [r3, #36]	@ 0x24

    imu_data.q0 = 1.0f; // 
 8003c60:	4b11      	ldr	r3, [pc, #68]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c62:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003c66:	629a      	str	r2, [r3, #40]	@ 0x28
    imu_data.q1 = 0.0f;
 8003c68:	4b0f      	ldr	r3, [pc, #60]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c6a:	f04f 0200 	mov.w	r2, #0
 8003c6e:	62da      	str	r2, [r3, #44]	@ 0x2c
    imu_data.q2 = 0.0f;
 8003c70:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c72:	f04f 0200 	mov.w	r2, #0
 8003c76:	631a      	str	r2, [r3, #48]	@ 0x30
    imu_data.q3 = 0.0f;
 8003c78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c7a:	f04f 0200 	mov.w	r2, #0
 8003c7e:	635a      	str	r2, [r3, #52]	@ 0x34

    imu_data.rol = 0.0f;
 8003c80:	4b09      	ldr	r3, [pc, #36]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c82:	f04f 0200 	mov.w	r2, #0
 8003c86:	639a      	str	r2, [r3, #56]	@ 0x38
    imu_data.pit = 0.0f;
 8003c88:	4b07      	ldr	r3, [pc, #28]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c8a:	f04f 0200 	mov.w	r2, #0
 8003c8e:	63da      	str	r2, [r3, #60]	@ 0x3c
    imu_data.yaw = 0.0f;
 8003c90:	4b05      	ldr	r3, [pc, #20]	@ (8003ca8 <MPU6500_InitStructures+0xd8>)
 8003c92:	f04f 0200 	mov.w	r2, #0
 8003c96:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8003c98:	bf00      	nop
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	200004a4 	.word	0x200004a4
 8003ca8:	200004c4 	.word	0x200004c4

08003cac <MPU6500_UpdateData>:
  * @brief  Update MPU6500 data (read and process)
  * @param  None
  * @retval None
  */
void MPU6500_UpdateData(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	af00      	add	r7, sp, #0
    MPU6500_ReadReg(59, mpu_buffer, sizeof(mpu_buffer));
 8003cb0:	220e      	movs	r2, #14
 8003cb2:	4904      	ldr	r1, [pc, #16]	@ (8003cc4 <MPU6500_UpdateData+0x18>)
 8003cb4:	203b      	movs	r0, #59	@ 0x3b
 8003cb6:	f7ff fcc5 	bl	8003644 <MPU6500_ReadReg>
    MPU6500_ReadData();
 8003cba:	f7ff fcf1 	bl	80036a0 <MPU6500_ReadData>
}
 8003cbe:	bf00      	nop
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	20000508 	.word	0x20000508

08003cc8 <MPU6500_GetIMUData>:
  * @brief  Get IMU data pointer
  * @param  None
  * @retval Pointer to IMU data structure
  */
imu_t* MPU6500_GetIMUData(void)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	af00      	add	r7, sp, #0
    return &imu_data;
 8003ccc:	4b02      	ldr	r3, [pc, #8]	@ (8003cd8 <MPU6500_GetIMUData+0x10>)
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	200004c4 	.word	0x200004c4

08003cdc <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b086      	sub	sp, #24
 8003ce0:	af04      	add	r7, sp, #16
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 8003ce8:	230a      	movs	r3, #10
 8003cea:	9302      	str	r3, [sp, #8]
 8003cec:	2301      	movs	r3, #1
 8003cee:	9301      	str	r3, [sp, #4]
 8003cf0:	1cfb      	adds	r3, r7, #3
 8003cf2:	9300      	str	r3, [sp, #0]
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	2178      	movs	r1, #120	@ 0x78
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f001 fb86 	bl	800540c <HAL_I2C_Mem_Write>
 8003d00:	4603      	mov	r3, r0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3708      	adds	r7, #8
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
	...

08003d0c <ssd1306_Init>:

//
//  Initialize the oled screen
//
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
    // Wait for the screen to boot
    HAL_Delay(100);
 8003d14:	2064      	movs	r0, #100	@ 0x64
 8003d16:	f000 feb7 	bl	8004a88 <HAL_Delay>
    int status = 0;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	60fb      	str	r3, [r7, #12]

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 8003d1e:	21ae      	movs	r1, #174	@ 0xae
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f7ff ffdb 	bl	8003cdc <ssd1306_WriteCommand>
 8003d26:	4603      	mov	r3, r0
 8003d28:	461a      	mov	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	4413      	add	r3, r2
 8003d2e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 8003d30:	2120      	movs	r1, #32
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f7ff ffd2 	bl	8003cdc <ssd1306_WriteCommand>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	4413      	add	r3, r2
 8003d40:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8003d42:	2110      	movs	r1, #16
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f7ff ffc9 	bl	8003cdc <ssd1306_WriteCommand>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	4413      	add	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 8003d54:	21b0      	movs	r1, #176	@ 0xb0
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f7ff ffc0 	bl	8003cdc <ssd1306_WriteCommand>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	461a      	mov	r2, r3
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	4413      	add	r3, r2
 8003d64:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 8003d66:	21c8      	movs	r1, #200	@ 0xc8
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f7ff ffb7 	bl	8003cdc <ssd1306_WriteCommand>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	461a      	mov	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	4413      	add	r3, r2
 8003d76:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 8003d78:	2100      	movs	r1, #0
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7ff ffae 	bl	8003cdc <ssd1306_WriteCommand>
 8003d80:	4603      	mov	r3, r0
 8003d82:	461a      	mov	r2, r3
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	4413      	add	r3, r2
 8003d88:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 8003d8a:	2110      	movs	r1, #16
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f7ff ffa5 	bl	8003cdc <ssd1306_WriteCommand>
 8003d92:	4603      	mov	r3, r0
 8003d94:	461a      	mov	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	4413      	add	r3, r2
 8003d9a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 8003d9c:	2140      	movs	r1, #64	@ 0x40
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f7ff ff9c 	bl	8003cdc <ssd1306_WriteCommand>
 8003da4:	4603      	mov	r3, r0
 8003da6:	461a      	mov	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	4413      	add	r3, r2
 8003dac:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 8003dae:	2181      	movs	r1, #129	@ 0x81
 8003db0:	6878      	ldr	r0, [r7, #4]
 8003db2:	f7ff ff93 	bl	8003cdc <ssd1306_WriteCommand>
 8003db6:	4603      	mov	r3, r0
 8003db8:	461a      	mov	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xFF);
 8003dc0:	21ff      	movs	r1, #255	@ 0xff
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f7ff ff8a 	bl	8003cdc <ssd1306_WriteCommand>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	461a      	mov	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	4413      	add	r3, r2
 8003dd0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 8003dd2:	21a1      	movs	r1, #161	@ 0xa1
 8003dd4:	6878      	ldr	r0, [r7, #4]
 8003dd6:	f7ff ff81 	bl	8003cdc <ssd1306_WriteCommand>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	461a      	mov	r2, r3
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	4413      	add	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 8003de4:	21a6      	movs	r1, #166	@ 0xa6
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f7ff ff78 	bl	8003cdc <ssd1306_WriteCommand>
 8003dec:	4603      	mov	r3, r0
 8003dee:	461a      	mov	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	4413      	add	r3, r2
 8003df4:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 8003df6:	21a8      	movs	r1, #168	@ 0xa8
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f7ff ff6f 	bl	8003cdc <ssd1306_WriteCommand>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	461a      	mov	r2, r3
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	4413      	add	r3, r2
 8003e06:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 8003e08:	213f      	movs	r1, #63	@ 0x3f
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f7ff ff66 	bl	8003cdc <ssd1306_WriteCommand>
 8003e10:	4603      	mov	r3, r0
 8003e12:	461a      	mov	r2, r3
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	4413      	add	r3, r2
 8003e18:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003e1a:	21a4      	movs	r1, #164	@ 0xa4
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f7ff ff5d 	bl	8003cdc <ssd1306_WriteCommand>
 8003e22:	4603      	mov	r3, r0
 8003e24:	461a      	mov	r2, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	4413      	add	r3, r2
 8003e2a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 8003e2c:	21d3      	movs	r1, #211	@ 0xd3
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f7ff ff54 	bl	8003cdc <ssd1306_WriteCommand>
 8003e34:	4603      	mov	r3, r0
 8003e36:	461a      	mov	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 8003e3e:	2100      	movs	r1, #0
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f7ff ff4b 	bl	8003cdc <ssd1306_WriteCommand>
 8003e46:	4603      	mov	r3, r0
 8003e48:	461a      	mov	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 8003e50:	21d5      	movs	r1, #213	@ 0xd5
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f7ff ff42 	bl	8003cdc <ssd1306_WriteCommand>
 8003e58:	4603      	mov	r3, r0
 8003e5a:	461a      	mov	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	4413      	add	r3, r2
 8003e60:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 8003e62:	21f0      	movs	r1, #240	@ 0xf0
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7ff ff39 	bl	8003cdc <ssd1306_WriteCommand>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	4413      	add	r3, r2
 8003e72:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 8003e74:	21d9      	movs	r1, #217	@ 0xd9
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7ff ff30 	bl	8003cdc <ssd1306_WriteCommand>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	461a      	mov	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	4413      	add	r3, r2
 8003e84:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 8003e86:	2122      	movs	r1, #34	@ 0x22
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f7ff ff27 	bl	8003cdc <ssd1306_WriteCommand>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	461a      	mov	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	4413      	add	r3, r2
 8003e96:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 8003e98:	21da      	movs	r1, #218	@ 0xda
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f7ff ff1e 	bl	8003cdc <ssd1306_WriteCommand>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_COM_LR_REMAP << 5 | SSD1306_COM_ALTERNATIVE_PIN_CONFIG << 4 | 0x02);
 8003eaa:	2112      	movs	r1, #18
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f7ff ff15 	bl	8003cdc <ssd1306_WriteCommand>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	4413      	add	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 8003ebc:	21db      	movs	r1, #219	@ 0xdb
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f7ff ff0c 	bl	8003cdc <ssd1306_WriteCommand>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	4413      	add	r3, r2
 8003ecc:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 8003ece:	2120      	movs	r1, #32
 8003ed0:	6878      	ldr	r0, [r7, #4]
 8003ed2:	f7ff ff03 	bl	8003cdc <ssd1306_WriteCommand>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	461a      	mov	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	4413      	add	r3, r2
 8003ede:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 8003ee0:	218d      	movs	r1, #141	@ 0x8d
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f7ff fefa 	bl	8003cdc <ssd1306_WriteCommand>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	461a      	mov	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	4413      	add	r3, r2
 8003ef0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 8003ef2:	2114      	movs	r1, #20
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f7ff fef1 	bl	8003cdc <ssd1306_WriteCommand>
 8003efa:	4603      	mov	r3, r0
 8003efc:	461a      	mov	r2, r3
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	4413      	add	r3, r2
 8003f02:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 8003f04:	21af      	movs	r1, #175	@ 0xaf
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f7ff fee8 	bl	8003cdc <ssd1306_WriteCommand>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	461a      	mov	r2, r3
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	4413      	add	r3, r2
 8003f14:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d001      	beq.n	8003f20 <ssd1306_Init+0x214>
        return 1;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e00f      	b.n	8003f40 <ssd1306_Init+0x234>
    }

    // Clear screen
    ssd1306_Fill(Black);
 8003f20:	2000      	movs	r0, #0
 8003f22:	f000 f813 	bl	8003f4c <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 f834 	bl	8003f94 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003f2c:	4b06      	ldr	r3, [pc, #24]	@ (8003f48 <ssd1306_Init+0x23c>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003f32:	4b05      	ldr	r3, [pc, #20]	@ (8003f48 <ssd1306_Init+0x23c>)
 8003f34:	2200      	movs	r2, #0
 8003f36:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8003f38:	4b03      	ldr	r3, [pc, #12]	@ (8003f48 <ssd1306_Init+0x23c>)
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	715a      	strb	r2, [r3, #5]

    return 0;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3710      	adds	r7, #16
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	20000940 	.word	0x20000940

08003f4c <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	4603      	mov	r3, r0
 8003f54:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8003f56:	2300      	movs	r3, #0
 8003f58:	60fb      	str	r3, [r7, #12]
 8003f5a:	e00d      	b.n	8003f78 <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8003f5c:	79fb      	ldrb	r3, [r7, #7]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <ssd1306_Fill+0x1a>
 8003f62:	2100      	movs	r1, #0
 8003f64:	e000      	b.n	8003f68 <ssd1306_Fill+0x1c>
 8003f66:	21ff      	movs	r1, #255	@ 0xff
 8003f68:	4a09      	ldr	r2, [pc, #36]	@ (8003f90 <ssd1306_Fill+0x44>)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	460a      	mov	r2, r1
 8003f70:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	3301      	adds	r3, #1
 8003f76:	60fb      	str	r3, [r7, #12]
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f7e:	d3ed      	bcc.n	8003f5c <ssd1306_Fill+0x10>
    }
}
 8003f80:	bf00      	nop
 8003f82:	bf00      	nop
 8003f84:	3714      	adds	r7, #20
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr
 8003f8e:	bf00      	nop
 8003f90:	20000540 	.word	0x20000540

08003f94 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af04      	add	r7, sp, #16
 8003f9a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	73fb      	strb	r3, [r7, #15]
 8003fa0:	e020      	b.n	8003fe4 <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 8003fa2:	7bfb      	ldrb	r3, [r7, #15]
 8003fa4:	3b50      	subs	r3, #80	@ 0x50
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	4619      	mov	r1, r3
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7ff fe96 	bl	8003cdc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 8003fb0:	2100      	movs	r1, #0
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7ff fe92 	bl	8003cdc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 8003fb8:	2110      	movs	r1, #16
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7ff fe8e 	bl	8003cdc <ssd1306_WriteCommand>

        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8003fc0:	7bfb      	ldrb	r3, [r7, #15]
 8003fc2:	01db      	lsls	r3, r3, #7
 8003fc4:	4a0b      	ldr	r2, [pc, #44]	@ (8003ff4 <ssd1306_UpdateScreen+0x60>)
 8003fc6:	4413      	add	r3, r2
 8003fc8:	2264      	movs	r2, #100	@ 0x64
 8003fca:	9202      	str	r2, [sp, #8]
 8003fcc:	2280      	movs	r2, #128	@ 0x80
 8003fce:	9201      	str	r2, [sp, #4]
 8003fd0:	9300      	str	r3, [sp, #0]
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	2240      	movs	r2, #64	@ 0x40
 8003fd6:	2178      	movs	r1, #120	@ 0x78
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f001 fa17 	bl	800540c <HAL_I2C_Mem_Write>
    for (i = 0; i < 8; i++) {
 8003fde:	7bfb      	ldrb	r3, [r7, #15]
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	73fb      	strb	r3, [r7, #15]
 8003fe4:	7bfb      	ldrb	r3, [r7, #15]
 8003fe6:	2b07      	cmp	r3, #7
 8003fe8:	d9db      	bls.n	8003fa2 <ssd1306_UpdateScreen+0xe>
    }
}
 8003fea:	bf00      	nop
 8003fec:	bf00      	nop
 8003fee:	3710      	adds	r7, #16
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	20000540 	.word	0x20000540

08003ff8 <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	4603      	mov	r3, r0
 8004000:	71fb      	strb	r3, [r7, #7]
 8004002:	460b      	mov	r3, r1
 8004004:	71bb      	strb	r3, [r7, #6]
 8004006:	4613      	mov	r3, r2
 8004008:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 800400a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800400e:	2b00      	cmp	r3, #0
 8004010:	db48      	blt.n	80040a4 <ssd1306_DrawPixel+0xac>
 8004012:	79bb      	ldrb	r3, [r7, #6]
 8004014:	2b3f      	cmp	r3, #63	@ 0x3f
 8004016:	d845      	bhi.n	80040a4 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 8004018:	4b25      	ldr	r3, [pc, #148]	@ (80040b0 <ssd1306_DrawPixel+0xb8>)
 800401a:	791b      	ldrb	r3, [r3, #4]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d006      	beq.n	800402e <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 8004020:	797b      	ldrb	r3, [r7, #5]
 8004022:	2b00      	cmp	r3, #0
 8004024:	bf0c      	ite	eq
 8004026:	2301      	moveq	r3, #1
 8004028:	2300      	movne	r3, #0
 800402a:	b2db      	uxtb	r3, r3
 800402c:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 800402e:	797b      	ldrb	r3, [r7, #5]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d11a      	bne.n	800406a <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8004034:	79fa      	ldrb	r2, [r7, #7]
 8004036:	79bb      	ldrb	r3, [r7, #6]
 8004038:	08db      	lsrs	r3, r3, #3
 800403a:	b2d8      	uxtb	r0, r3
 800403c:	4603      	mov	r3, r0
 800403e:	01db      	lsls	r3, r3, #7
 8004040:	4413      	add	r3, r2
 8004042:	4a1c      	ldr	r2, [pc, #112]	@ (80040b4 <ssd1306_DrawPixel+0xbc>)
 8004044:	5cd3      	ldrb	r3, [r2, r3]
 8004046:	b25a      	sxtb	r2, r3
 8004048:	79bb      	ldrb	r3, [r7, #6]
 800404a:	f003 0307 	and.w	r3, r3, #7
 800404e:	2101      	movs	r1, #1
 8004050:	fa01 f303 	lsl.w	r3, r1, r3
 8004054:	b25b      	sxtb	r3, r3
 8004056:	4313      	orrs	r3, r2
 8004058:	b259      	sxtb	r1, r3
 800405a:	79fa      	ldrb	r2, [r7, #7]
 800405c:	4603      	mov	r3, r0
 800405e:	01db      	lsls	r3, r3, #7
 8004060:	4413      	add	r3, r2
 8004062:	b2c9      	uxtb	r1, r1
 8004064:	4a13      	ldr	r2, [pc, #76]	@ (80040b4 <ssd1306_DrawPixel+0xbc>)
 8004066:	54d1      	strb	r1, [r2, r3]
 8004068:	e01d      	b.n	80040a6 <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800406a:	79fa      	ldrb	r2, [r7, #7]
 800406c:	79bb      	ldrb	r3, [r7, #6]
 800406e:	08db      	lsrs	r3, r3, #3
 8004070:	b2d8      	uxtb	r0, r3
 8004072:	4603      	mov	r3, r0
 8004074:	01db      	lsls	r3, r3, #7
 8004076:	4413      	add	r3, r2
 8004078:	4a0e      	ldr	r2, [pc, #56]	@ (80040b4 <ssd1306_DrawPixel+0xbc>)
 800407a:	5cd3      	ldrb	r3, [r2, r3]
 800407c:	b25a      	sxtb	r2, r3
 800407e:	79bb      	ldrb	r3, [r7, #6]
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	2101      	movs	r1, #1
 8004086:	fa01 f303 	lsl.w	r3, r1, r3
 800408a:	b25b      	sxtb	r3, r3
 800408c:	43db      	mvns	r3, r3
 800408e:	b25b      	sxtb	r3, r3
 8004090:	4013      	ands	r3, r2
 8004092:	b259      	sxtb	r1, r3
 8004094:	79fa      	ldrb	r2, [r7, #7]
 8004096:	4603      	mov	r3, r0
 8004098:	01db      	lsls	r3, r3, #7
 800409a:	4413      	add	r3, r2
 800409c:	b2c9      	uxtb	r1, r1
 800409e:	4a05      	ldr	r2, [pc, #20]	@ (80040b4 <ssd1306_DrawPixel+0xbc>)
 80040a0:	54d1      	strb	r1, [r2, r3]
 80040a2:	e000      	b.n	80040a6 <ssd1306_DrawPixel+0xae>
        return;
 80040a4:	bf00      	nop
    }
}
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr
 80040b0:	20000940 	.word	0x20000940
 80040b4:	20000540 	.word	0x20000540

080040b8 <ssd1306_WriteChar>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 80040b8:	b590      	push	{r4, r7, lr}
 80040ba:	b089      	sub	sp, #36	@ 0x24
 80040bc:	af00      	add	r7, sp, #0
 80040be:	4604      	mov	r4, r0
 80040c0:	1d38      	adds	r0, r7, #4
 80040c2:	e880 0006 	stmia.w	r0, {r1, r2}
 80040c6:	461a      	mov	r2, r3
 80040c8:	4623      	mov	r3, r4
 80040ca:	73fb      	strb	r3, [r7, #15]
 80040cc:	4613      	mov	r3, r2
 80040ce:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80040d0:	4b38      	ldr	r3, [pc, #224]	@ (80041b4 <ssd1306_WriteChar+0xfc>)
 80040d2:	881b      	ldrh	r3, [r3, #0]
 80040d4:	461a      	mov	r2, r3
 80040d6:	793b      	ldrb	r3, [r7, #4]
 80040d8:	4413      	add	r3, r2
 80040da:	2b7f      	cmp	r3, #127	@ 0x7f
 80040dc:	dc06      	bgt.n	80040ec <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80040de:	4b35      	ldr	r3, [pc, #212]	@ (80041b4 <ssd1306_WriteChar+0xfc>)
 80040e0:	885b      	ldrh	r3, [r3, #2]
 80040e2:	461a      	mov	r2, r3
 80040e4:	797b      	ldrb	r3, [r7, #5]
 80040e6:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80040e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80040ea:	dd01      	ble.n	80040f0 <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 80040ec:	2300      	movs	r3, #0
 80040ee:	e05c      	b.n	80041aa <ssd1306_WriteChar+0xf2>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 80040f0:	2300      	movs	r3, #0
 80040f2:	61fb      	str	r3, [r7, #28]
 80040f4:	e04c      	b.n	8004190 <ssd1306_WriteChar+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80040f6:	68ba      	ldr	r2, [r7, #8]
 80040f8:	7bfb      	ldrb	r3, [r7, #15]
 80040fa:	3b20      	subs	r3, #32
 80040fc:	7979      	ldrb	r1, [r7, #5]
 80040fe:	fb01 f303 	mul.w	r3, r1, r3
 8004102:	4619      	mov	r1, r3
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	440b      	add	r3, r1
 8004108:	005b      	lsls	r3, r3, #1
 800410a:	4413      	add	r3, r2
 800410c:	881b      	ldrh	r3, [r3, #0]
 800410e:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 8004110:	2300      	movs	r3, #0
 8004112:	61bb      	str	r3, [r7, #24]
 8004114:	e034      	b.n	8004180 <ssd1306_WriteChar+0xc8>
        {
            if ((b << j) & 0x8000)
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	fa02 f303 	lsl.w	r3, r2, r3
 800411e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d012      	beq.n	800414c <ssd1306_WriteChar+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004126:	4b23      	ldr	r3, [pc, #140]	@ (80041b4 <ssd1306_WriteChar+0xfc>)
 8004128:	881b      	ldrh	r3, [r3, #0]
 800412a:	b2da      	uxtb	r2, r3
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	b2db      	uxtb	r3, r3
 8004130:	4413      	add	r3, r2
 8004132:	b2d8      	uxtb	r0, r3
 8004134:	4b1f      	ldr	r3, [pc, #124]	@ (80041b4 <ssd1306_WriteChar+0xfc>)
 8004136:	885b      	ldrh	r3, [r3, #2]
 8004138:	b2da      	uxtb	r2, r3
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	b2db      	uxtb	r3, r3
 800413e:	4413      	add	r3, r2
 8004140:	b2db      	uxtb	r3, r3
 8004142:	7bba      	ldrb	r2, [r7, #14]
 8004144:	4619      	mov	r1, r3
 8004146:	f7ff ff57 	bl	8003ff8 <ssd1306_DrawPixel>
 800414a:	e016      	b.n	800417a <ssd1306_WriteChar+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800414c:	4b19      	ldr	r3, [pc, #100]	@ (80041b4 <ssd1306_WriteChar+0xfc>)
 800414e:	881b      	ldrh	r3, [r3, #0]
 8004150:	b2da      	uxtb	r2, r3
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	b2db      	uxtb	r3, r3
 8004156:	4413      	add	r3, r2
 8004158:	b2d8      	uxtb	r0, r3
 800415a:	4b16      	ldr	r3, [pc, #88]	@ (80041b4 <ssd1306_WriteChar+0xfc>)
 800415c:	885b      	ldrh	r3, [r3, #2]
 800415e:	b2da      	uxtb	r2, r3
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	b2db      	uxtb	r3, r3
 8004164:	4413      	add	r3, r2
 8004166:	b2d9      	uxtb	r1, r3
 8004168:	7bbb      	ldrb	r3, [r7, #14]
 800416a:	2b00      	cmp	r3, #0
 800416c:	bf0c      	ite	eq
 800416e:	2301      	moveq	r3, #1
 8004170:	2300      	movne	r3, #0
 8004172:	b2db      	uxtb	r3, r3
 8004174:	461a      	mov	r2, r3
 8004176:	f7ff ff3f 	bl	8003ff8 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	3301      	adds	r3, #1
 800417e:	61bb      	str	r3, [r7, #24]
 8004180:	793b      	ldrb	r3, [r7, #4]
 8004182:	461a      	mov	r2, r3
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	4293      	cmp	r3, r2
 8004188:	d3c5      	bcc.n	8004116 <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	3301      	adds	r3, #1
 800418e:	61fb      	str	r3, [r7, #28]
 8004190:	797b      	ldrb	r3, [r7, #5]
 8004192:	461a      	mov	r2, r3
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	4293      	cmp	r3, r2
 8004198:	d3ad      	bcc.n	80040f6 <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800419a:	4b06      	ldr	r3, [pc, #24]	@ (80041b4 <ssd1306_WriteChar+0xfc>)
 800419c:	881b      	ldrh	r3, [r3, #0]
 800419e:	793a      	ldrb	r2, [r7, #4]
 80041a0:	4413      	add	r3, r2
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	4b03      	ldr	r3, [pc, #12]	@ (80041b4 <ssd1306_WriteChar+0xfc>)
 80041a6:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 80041a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3724      	adds	r7, #36	@ 0x24
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd90      	pop	{r4, r7, pc}
 80041b2:	bf00      	nop
 80041b4:	20000940 	.word	0x20000940

080041b8 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(const char* str, FontDef Font, SSD1306_COLOR color)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	1d38      	adds	r0, r7, #4
 80041c2:	e880 0006 	stmia.w	r0, {r1, r2}
 80041c6:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 80041c8:	e012      	b.n	80041f0 <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	7818      	ldrb	r0, [r3, #0]
 80041ce:	78fb      	ldrb	r3, [r7, #3]
 80041d0:	1d3a      	adds	r2, r7, #4
 80041d2:	ca06      	ldmia	r2, {r1, r2}
 80041d4:	f7ff ff70 	bl	80040b8 <ssd1306_WriteChar>
 80041d8:	4603      	mov	r3, r0
 80041da:	461a      	mov	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d002      	beq.n	80041ea <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	e008      	b.n	80041fc <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	3301      	adds	r3, #1
 80041ee:	60fb      	str	r3, [r7, #12]
    while (*str)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d1e8      	bne.n	80041ca <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	781b      	ldrb	r3, [r3, #0]
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <ssd1306_SetCursor>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	4603      	mov	r3, r0
 800420c:	460a      	mov	r2, r1
 800420e:	71fb      	strb	r3, [r7, #7]
 8004210:	4613      	mov	r3, r2
 8004212:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8004214:	79fb      	ldrb	r3, [r7, #7]
 8004216:	b29a      	uxth	r2, r3
 8004218:	4b05      	ldr	r3, [pc, #20]	@ (8004230 <ssd1306_SetCursor+0x2c>)
 800421a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800421c:	79bb      	ldrb	r3, [r7, #6]
 800421e:	b29a      	uxth	r2, r3
 8004220:	4b03      	ldr	r3, [pc, #12]	@ (8004230 <ssd1306_SetCursor+0x2c>)
 8004222:	805a      	strh	r2, [r3, #2]
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr
 8004230:	20000940 	.word	0x20000940

08004234 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800423a:	2300      	movs	r3, #0
 800423c:	607b      	str	r3, [r7, #4]
 800423e:	4b10      	ldr	r3, [pc, #64]	@ (8004280 <HAL_MspInit+0x4c>)
 8004240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004242:	4a0f      	ldr	r2, [pc, #60]	@ (8004280 <HAL_MspInit+0x4c>)
 8004244:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004248:	6453      	str	r3, [r2, #68]	@ 0x44
 800424a:	4b0d      	ldr	r3, [pc, #52]	@ (8004280 <HAL_MspInit+0x4c>)
 800424c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004252:	607b      	str	r3, [r7, #4]
 8004254:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004256:	2300      	movs	r3, #0
 8004258:	603b      	str	r3, [r7, #0]
 800425a:	4b09      	ldr	r3, [pc, #36]	@ (8004280 <HAL_MspInit+0x4c>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425e:	4a08      	ldr	r2, [pc, #32]	@ (8004280 <HAL_MspInit+0x4c>)
 8004260:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004264:	6413      	str	r3, [r2, #64]	@ 0x40
 8004266:	4b06      	ldr	r3, [pc, #24]	@ (8004280 <HAL_MspInit+0x4c>)
 8004268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800426e:	603b      	str	r3, [r7, #0]
 8004270:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004272:	bf00      	nop
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	40023800 	.word	0x40023800

08004284 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b08c      	sub	sp, #48	@ 0x30
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800428c:	f107 031c 	add.w	r3, r7, #28
 8004290:	2200      	movs	r2, #0
 8004292:	601a      	str	r2, [r3, #0]
 8004294:	605a      	str	r2, [r3, #4]
 8004296:	609a      	str	r2, [r3, #8]
 8004298:	60da      	str	r2, [r3, #12]
 800429a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a42      	ldr	r2, [pc, #264]	@ (80043ac <HAL_I2C_MspInit+0x128>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d12c      	bne.n	8004300 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042a6:	2300      	movs	r3, #0
 80042a8:	61bb      	str	r3, [r7, #24]
 80042aa:	4b41      	ldr	r3, [pc, #260]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 80042ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ae:	4a40      	ldr	r2, [pc, #256]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 80042b0:	f043 0302 	orr.w	r3, r3, #2
 80042b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80042b6:	4b3e      	ldr	r3, [pc, #248]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 80042b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	61bb      	str	r3, [r7, #24]
 80042c0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80042c2:	23c0      	movs	r3, #192	@ 0xc0
 80042c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80042c6:	2312      	movs	r3, #18
 80042c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ca:	2300      	movs	r3, #0
 80042cc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042ce:	2303      	movs	r3, #3
 80042d0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80042d2:	2304      	movs	r3, #4
 80042d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042d6:	f107 031c 	add.w	r3, r7, #28
 80042da:	4619      	mov	r1, r3
 80042dc:	4835      	ldr	r0, [pc, #212]	@ (80043b4 <HAL_I2C_MspInit+0x130>)
 80042de:	f000 fd9b 	bl	8004e18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80042e2:	2300      	movs	r3, #0
 80042e4:	617b      	str	r3, [r7, #20]
 80042e6:	4b32      	ldr	r3, [pc, #200]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 80042e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ea:	4a31      	ldr	r2, [pc, #196]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 80042ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80042f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80042f2:	4b2f      	ldr	r3, [pc, #188]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 80042f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80042fa:	617b      	str	r3, [r7, #20]
 80042fc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80042fe:	e050      	b.n	80043a2 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a2c      	ldr	r2, [pc, #176]	@ (80043b8 <HAL_I2C_MspInit+0x134>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d14b      	bne.n	80043a2 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800430a:	2300      	movs	r3, #0
 800430c:	613b      	str	r3, [r7, #16]
 800430e:	4b28      	ldr	r3, [pc, #160]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 8004310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004312:	4a27      	ldr	r2, [pc, #156]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 8004314:	f043 0304 	orr.w	r3, r3, #4
 8004318:	6313      	str	r3, [r2, #48]	@ 0x30
 800431a:	4b25      	ldr	r3, [pc, #148]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 800431c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431e:	f003 0304 	and.w	r3, r3, #4
 8004322:	613b      	str	r3, [r7, #16]
 8004324:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004326:	2300      	movs	r3, #0
 8004328:	60fb      	str	r3, [r7, #12]
 800432a:	4b21      	ldr	r3, [pc, #132]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 800432c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800432e:	4a20      	ldr	r2, [pc, #128]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 8004330:	f043 0301 	orr.w	r3, r3, #1
 8004334:	6313      	str	r3, [r2, #48]	@ 0x30
 8004336:	4b1e      	ldr	r3, [pc, #120]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 8004338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800433a:	f003 0301 	and.w	r3, r3, #1
 800433e:	60fb      	str	r3, [r7, #12]
 8004340:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004342:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004346:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004348:	2312      	movs	r3, #18
 800434a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800434c:	2300      	movs	r3, #0
 800434e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004350:	2303      	movs	r3, #3
 8004352:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004354:	2304      	movs	r3, #4
 8004356:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004358:	f107 031c 	add.w	r3, r7, #28
 800435c:	4619      	mov	r1, r3
 800435e:	4817      	ldr	r0, [pc, #92]	@ (80043bc <HAL_I2C_MspInit+0x138>)
 8004360:	f000 fd5a 	bl	8004e18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004364:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004368:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800436a:	2312      	movs	r3, #18
 800436c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800436e:	2300      	movs	r3, #0
 8004370:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004372:	2303      	movs	r3, #3
 8004374:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004376:	2304      	movs	r3, #4
 8004378:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800437a:	f107 031c 	add.w	r3, r7, #28
 800437e:	4619      	mov	r1, r3
 8004380:	480f      	ldr	r0, [pc, #60]	@ (80043c0 <HAL_I2C_MspInit+0x13c>)
 8004382:	f000 fd49 	bl	8004e18 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004386:	2300      	movs	r3, #0
 8004388:	60bb      	str	r3, [r7, #8]
 800438a:	4b09      	ldr	r3, [pc, #36]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 800438c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800438e:	4a08      	ldr	r2, [pc, #32]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 8004390:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004394:	6413      	str	r3, [r2, #64]	@ 0x40
 8004396:	4b06      	ldr	r3, [pc, #24]	@ (80043b0 <HAL_I2C_MspInit+0x12c>)
 8004398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800439e:	60bb      	str	r3, [r7, #8]
 80043a0:	68bb      	ldr	r3, [r7, #8]
}
 80043a2:	bf00      	nop
 80043a4:	3730      	adds	r7, #48	@ 0x30
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	40005400 	.word	0x40005400
 80043b0:	40023800 	.word	0x40023800
 80043b4:	40020400 	.word	0x40020400
 80043b8:	40005c00 	.word	0x40005c00
 80043bc:	40020800 	.word	0x40020800
 80043c0:	40020000 	.word	0x40020000

080043c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b08a      	sub	sp, #40	@ 0x28
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043cc:	f107 0314 	add.w	r3, r7, #20
 80043d0:	2200      	movs	r2, #0
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	605a      	str	r2, [r3, #4]
 80043d6:	609a      	str	r2, [r3, #8]
 80043d8:	60da      	str	r2, [r3, #12]
 80043da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a19      	ldr	r2, [pc, #100]	@ (8004448 <HAL_SPI_MspInit+0x84>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d12b      	bne.n	800443e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80043e6:	2300      	movs	r3, #0
 80043e8:	613b      	str	r3, [r7, #16]
 80043ea:	4b18      	ldr	r3, [pc, #96]	@ (800444c <HAL_SPI_MspInit+0x88>)
 80043ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ee:	4a17      	ldr	r2, [pc, #92]	@ (800444c <HAL_SPI_MspInit+0x88>)
 80043f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80043f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80043f6:	4b15      	ldr	r3, [pc, #84]	@ (800444c <HAL_SPI_MspInit+0x88>)
 80043f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043fe:	613b      	str	r3, [r7, #16]
 8004400:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004402:	2300      	movs	r3, #0
 8004404:	60fb      	str	r3, [r7, #12]
 8004406:	4b11      	ldr	r3, [pc, #68]	@ (800444c <HAL_SPI_MspInit+0x88>)
 8004408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800440a:	4a10      	ldr	r2, [pc, #64]	@ (800444c <HAL_SPI_MspInit+0x88>)
 800440c:	f043 0301 	orr.w	r3, r3, #1
 8004410:	6313      	str	r3, [r2, #48]	@ 0x30
 8004412:	4b0e      	ldr	r3, [pc, #56]	@ (800444c <HAL_SPI_MspInit+0x88>)
 8004414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	60fb      	str	r3, [r7, #12]
 800441c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800441e:	23e0      	movs	r3, #224	@ 0xe0
 8004420:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004422:	2302      	movs	r3, #2
 8004424:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004426:	2300      	movs	r3, #0
 8004428:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800442a:	2303      	movs	r3, #3
 800442c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800442e:	2305      	movs	r3, #5
 8004430:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004432:	f107 0314 	add.w	r3, r7, #20
 8004436:	4619      	mov	r1, r3
 8004438:	4805      	ldr	r0, [pc, #20]	@ (8004450 <HAL_SPI_MspInit+0x8c>)
 800443a:	f000 fced 	bl	8004e18 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800443e:	bf00      	nop
 8004440:	3728      	adds	r7, #40	@ 0x28
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	40013000 	.word	0x40013000
 800444c:	40023800 	.word	0x40023800
 8004450:	40020000 	.word	0x40020000

08004454 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a0e      	ldr	r2, [pc, #56]	@ (800449c <HAL_TIM_Base_MspInit+0x48>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d115      	bne.n	8004492 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004466:	2300      	movs	r3, #0
 8004468:	60fb      	str	r3, [r7, #12]
 800446a:	4b0d      	ldr	r3, [pc, #52]	@ (80044a0 <HAL_TIM_Base_MspInit+0x4c>)
 800446c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800446e:	4a0c      	ldr	r2, [pc, #48]	@ (80044a0 <HAL_TIM_Base_MspInit+0x4c>)
 8004470:	f043 0301 	orr.w	r3, r3, #1
 8004474:	6453      	str	r3, [r2, #68]	@ 0x44
 8004476:	4b0a      	ldr	r3, [pc, #40]	@ (80044a0 <HAL_TIM_Base_MspInit+0x4c>)
 8004478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	60fb      	str	r3, [r7, #12]
 8004480:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8004482:	2200      	movs	r2, #0
 8004484:	2100      	movs	r1, #0
 8004486:	2019      	movs	r0, #25
 8004488:	f000 fbfd 	bl	8004c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800448c:	2019      	movs	r0, #25
 800448e:	f000 fc16 	bl	8004cbe <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8004492:	bf00      	nop
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	40010000 	.word	0x40010000
 80044a0:	40023800 	.word	0x40023800

080044a4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b08c      	sub	sp, #48	@ 0x30
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044ac:	f107 031c 	add.w	r3, r7, #28
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]
 80044b4:	605a      	str	r2, [r3, #4]
 80044b6:	609a      	str	r2, [r3, #8]
 80044b8:	60da      	str	r2, [r3, #12]
 80044ba:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044c4:	d12c      	bne.n	8004520 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80044c6:	2300      	movs	r3, #0
 80044c8:	61bb      	str	r3, [r7, #24]
 80044ca:	4b3f      	ldr	r3, [pc, #252]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80044cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ce:	4a3e      	ldr	r2, [pc, #248]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80044d0:	f043 0301 	orr.w	r3, r3, #1
 80044d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80044d6:	4b3c      	ldr	r3, [pc, #240]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80044d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044da:	f003 0301 	and.w	r3, r3, #1
 80044de:	61bb      	str	r3, [r7, #24]
 80044e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044e2:	2300      	movs	r3, #0
 80044e4:	617b      	str	r3, [r7, #20]
 80044e6:	4b38      	ldr	r3, [pc, #224]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80044e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ea:	4a37      	ldr	r2, [pc, #220]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80044ec:	f043 0301 	orr.w	r3, r3, #1
 80044f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80044f2:	4b35      	ldr	r3, [pc, #212]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 80044f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f6:	f003 0301 	and.w	r3, r3, #1
 80044fa:	617b      	str	r3, [r7, #20]
 80044fc:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Encoder_A1_Pin|Encoder_A2_Pin;
 80044fe:	2303      	movs	r3, #3
 8004500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004502:	2302      	movs	r3, #2
 8004504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004506:	2300      	movs	r3, #0
 8004508:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800450a:	2300      	movs	r3, #0
 800450c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800450e:	2301      	movs	r3, #1
 8004510:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004512:	f107 031c 	add.w	r3, r7, #28
 8004516:	4619      	mov	r1, r3
 8004518:	482c      	ldr	r0, [pc, #176]	@ (80045cc <HAL_TIM_Encoder_MspInit+0x128>)
 800451a:	f000 fc7d 	bl	8004e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800451e:	e04e      	b.n	80045be <HAL_TIM_Encoder_MspInit+0x11a>
  else if(htim_encoder->Instance==TIM3)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a2a      	ldr	r2, [pc, #168]	@ (80045d0 <HAL_TIM_Encoder_MspInit+0x12c>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d149      	bne.n	80045be <HAL_TIM_Encoder_MspInit+0x11a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800452a:	2300      	movs	r3, #0
 800452c:	613b      	str	r3, [r7, #16]
 800452e:	4b26      	ldr	r3, [pc, #152]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8004530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004532:	4a25      	ldr	r2, [pc, #148]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8004534:	f043 0302 	orr.w	r3, r3, #2
 8004538:	6413      	str	r3, [r2, #64]	@ 0x40
 800453a:	4b23      	ldr	r3, [pc, #140]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 800453c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453e:	f003 0302 	and.w	r3, r3, #2
 8004542:	613b      	str	r3, [r7, #16]
 8004544:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004546:	2300      	movs	r3, #0
 8004548:	60fb      	str	r3, [r7, #12]
 800454a:	4b1f      	ldr	r3, [pc, #124]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 800454c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454e:	4a1e      	ldr	r2, [pc, #120]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8004550:	f043 0304 	orr.w	r3, r3, #4
 8004554:	6313      	str	r3, [r2, #48]	@ 0x30
 8004556:	4b1c      	ldr	r3, [pc, #112]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8004558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800455a:	f003 0304 	and.w	r3, r3, #4
 800455e:	60fb      	str	r3, [r7, #12]
 8004560:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004562:	2300      	movs	r3, #0
 8004564:	60bb      	str	r3, [r7, #8]
 8004566:	4b18      	ldr	r3, [pc, #96]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8004568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456a:	4a17      	ldr	r2, [pc, #92]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 800456c:	f043 0302 	orr.w	r3, r3, #2
 8004570:	6313      	str	r3, [r2, #48]	@ 0x30
 8004572:	4b15      	ldr	r3, [pc, #84]	@ (80045c8 <HAL_TIM_Encoder_MspInit+0x124>)
 8004574:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004576:	f003 0302 	and.w	r3, r3, #2
 800457a:	60bb      	str	r3, [r7, #8]
 800457c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Encoder_B1_Pin;
 800457e:	2340      	movs	r3, #64	@ 0x40
 8004580:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004582:	2302      	movs	r3, #2
 8004584:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004586:	2300      	movs	r3, #0
 8004588:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800458a:	2300      	movs	r3, #0
 800458c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800458e:	2302      	movs	r3, #2
 8004590:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Encoder_B1_GPIO_Port, &GPIO_InitStruct);
 8004592:	f107 031c 	add.w	r3, r7, #28
 8004596:	4619      	mov	r1, r3
 8004598:	480e      	ldr	r0, [pc, #56]	@ (80045d4 <HAL_TIM_Encoder_MspInit+0x130>)
 800459a:	f000 fc3d 	bl	8004e18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Encoder_B2_Pin;
 800459e:	2320      	movs	r3, #32
 80045a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045a2:	2302      	movs	r3, #2
 80045a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a6:	2300      	movs	r3, #0
 80045a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045aa:	2300      	movs	r3, #0
 80045ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80045ae:	2302      	movs	r3, #2
 80045b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Encoder_B2_GPIO_Port, &GPIO_InitStruct);
 80045b2:	f107 031c 	add.w	r3, r7, #28
 80045b6:	4619      	mov	r1, r3
 80045b8:	4807      	ldr	r0, [pc, #28]	@ (80045d8 <HAL_TIM_Encoder_MspInit+0x134>)
 80045ba:	f000 fc2d 	bl	8004e18 <HAL_GPIO_Init>
}
 80045be:	bf00      	nop
 80045c0:	3730      	adds	r7, #48	@ 0x30
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	bf00      	nop
 80045c8:	40023800 	.word	0x40023800
 80045cc:	40020000 	.word	0x40020000
 80045d0:	40000400 	.word	0x40000400
 80045d4:	40020800 	.word	0x40020800
 80045d8:	40020400 	.word	0x40020400

080045dc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a0b      	ldr	r2, [pc, #44]	@ (8004618 <HAL_TIM_PWM_MspInit+0x3c>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d10d      	bne.n	800460a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80045ee:	2300      	movs	r3, #0
 80045f0:	60fb      	str	r3, [r7, #12]
 80045f2:	4b0a      	ldr	r3, [pc, #40]	@ (800461c <HAL_TIM_PWM_MspInit+0x40>)
 80045f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f6:	4a09      	ldr	r2, [pc, #36]	@ (800461c <HAL_TIM_PWM_MspInit+0x40>)
 80045f8:	f043 0304 	orr.w	r3, r3, #4
 80045fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80045fe:	4b07      	ldr	r3, [pc, #28]	@ (800461c <HAL_TIM_PWM_MspInit+0x40>)
 8004600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004602:	f003 0304 	and.w	r3, r3, #4
 8004606:	60fb      	str	r3, [r7, #12]
 8004608:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 800460a:	bf00      	nop
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	40000800 	.word	0x40000800
 800461c:	40023800 	.word	0x40023800

08004620 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b088      	sub	sp, #32
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004628:	f107 030c 	add.w	r3, r7, #12
 800462c:	2200      	movs	r2, #0
 800462e:	601a      	str	r2, [r3, #0]
 8004630:	605a      	str	r2, [r3, #4]
 8004632:	609a      	str	r2, [r3, #8]
 8004634:	60da      	str	r2, [r3, #12]
 8004636:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a12      	ldr	r2, [pc, #72]	@ (8004688 <HAL_TIM_MspPostInit+0x68>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d11e      	bne.n	8004680 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004642:	2300      	movs	r3, #0
 8004644:	60bb      	str	r3, [r7, #8]
 8004646:	4b11      	ldr	r3, [pc, #68]	@ (800468c <HAL_TIM_MspPostInit+0x6c>)
 8004648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800464a:	4a10      	ldr	r2, [pc, #64]	@ (800468c <HAL_TIM_MspPostInit+0x6c>)
 800464c:	f043 0302 	orr.w	r3, r3, #2
 8004650:	6313      	str	r3, [r2, #48]	@ 0x30
 8004652:	4b0e      	ldr	r3, [pc, #56]	@ (800468c <HAL_TIM_MspPostInit+0x6c>)
 8004654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	60bb      	str	r3, [r7, #8]
 800465c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 800465e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004662:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004664:	2302      	movs	r3, #2
 8004666:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004668:	2300      	movs	r3, #0
 800466a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800466c:	2300      	movs	r3, #0
 800466e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004670:	2302      	movs	r3, #2
 8004672:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004674:	f107 030c 	add.w	r3, r7, #12
 8004678:	4619      	mov	r1, r3
 800467a:	4805      	ldr	r0, [pc, #20]	@ (8004690 <HAL_TIM_MspPostInit+0x70>)
 800467c:	f000 fbcc 	bl	8004e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004680:	bf00      	nop
 8004682:	3720      	adds	r7, #32
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	40000800 	.word	0x40000800
 800468c:	40023800 	.word	0x40023800
 8004690:	40020400 	.word	0x40020400

08004694 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b08a      	sub	sp, #40	@ 0x28
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800469c:	f107 0314 	add.w	r3, r7, #20
 80046a0:	2200      	movs	r2, #0
 80046a2:	601a      	str	r2, [r3, #0]
 80046a4:	605a      	str	r2, [r3, #4]
 80046a6:	609a      	str	r2, [r3, #8]
 80046a8:	60da      	str	r2, [r3, #12]
 80046aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a1d      	ldr	r2, [pc, #116]	@ (8004728 <HAL_UART_MspInit+0x94>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d134      	bne.n	8004720 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80046b6:	2300      	movs	r3, #0
 80046b8:	613b      	str	r3, [r7, #16]
 80046ba:	4b1c      	ldr	r3, [pc, #112]	@ (800472c <HAL_UART_MspInit+0x98>)
 80046bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046be:	4a1b      	ldr	r2, [pc, #108]	@ (800472c <HAL_UART_MspInit+0x98>)
 80046c0:	f043 0320 	orr.w	r3, r3, #32
 80046c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80046c6:	4b19      	ldr	r3, [pc, #100]	@ (800472c <HAL_UART_MspInit+0x98>)
 80046c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ca:	f003 0320 	and.w	r3, r3, #32
 80046ce:	613b      	str	r3, [r7, #16]
 80046d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046d2:	2300      	movs	r3, #0
 80046d4:	60fb      	str	r3, [r7, #12]
 80046d6:	4b15      	ldr	r3, [pc, #84]	@ (800472c <HAL_UART_MspInit+0x98>)
 80046d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046da:	4a14      	ldr	r2, [pc, #80]	@ (800472c <HAL_UART_MspInit+0x98>)
 80046dc:	f043 0301 	orr.w	r3, r3, #1
 80046e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80046e2:	4b12      	ldr	r3, [pc, #72]	@ (800472c <HAL_UART_MspInit+0x98>)
 80046e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	60fb      	str	r3, [r7, #12]
 80046ec:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80046ee:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80046f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046f4:	2302      	movs	r3, #2
 80046f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046f8:	2300      	movs	r3, #0
 80046fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046fc:	2303      	movs	r3, #3
 80046fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004700:	2308      	movs	r3, #8
 8004702:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004704:	f107 0314 	add.w	r3, r7, #20
 8004708:	4619      	mov	r1, r3
 800470a:	4809      	ldr	r0, [pc, #36]	@ (8004730 <HAL_UART_MspInit+0x9c>)
 800470c:	f000 fb84 	bl	8004e18 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004710:	2200      	movs	r2, #0
 8004712:	2100      	movs	r1, #0
 8004714:	2047      	movs	r0, #71	@ 0x47
 8004716:	f000 fab6 	bl	8004c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800471a:	2047      	movs	r0, #71	@ 0x47
 800471c:	f000 facf 	bl	8004cbe <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART6_MspInit 1 */

  }

}
 8004720:	bf00      	nop
 8004722:	3728      	adds	r7, #40	@ 0x28
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	40011400 	.word	0x40011400
 800472c:	40023800 	.word	0x40023800
 8004730:	40020000 	.word	0x40020000

08004734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004734:	b480      	push	{r7}
 8004736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004738:	bf00      	nop
 800473a:	e7fd      	b.n	8004738 <NMI_Handler+0x4>

0800473c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800473c:	b480      	push	{r7}
 800473e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004740:	bf00      	nop
 8004742:	e7fd      	b.n	8004740 <HardFault_Handler+0x4>

08004744 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004744:	b480      	push	{r7}
 8004746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004748:	bf00      	nop
 800474a:	e7fd      	b.n	8004748 <MemManage_Handler+0x4>

0800474c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800474c:	b480      	push	{r7}
 800474e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004750:	bf00      	nop
 8004752:	e7fd      	b.n	8004750 <BusFault_Handler+0x4>

08004754 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004754:	b480      	push	{r7}
 8004756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004758:	bf00      	nop
 800475a:	e7fd      	b.n	8004758 <UsageFault_Handler+0x4>

0800475c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800475c:	b480      	push	{r7}
 800475e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004760:	bf00      	nop
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr

0800476a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800476a:	b480      	push	{r7}
 800476c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800476e:	bf00      	nop
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004778:	b480      	push	{r7}
 800477a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800477c:	bf00      	nop
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004786:	b580      	push	{r7, lr}
 8004788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800478a:	f000 f95d 	bl	8004a48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800478e:	bf00      	nop
 8004790:	bd80      	pop	{r7, pc}

08004792 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004792:	b580      	push	{r7, lr}
 8004794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004796:	2002      	movs	r0, #2
 8004798:	f000 fcdc 	bl	8005154 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800479c:	bf00      	nop
 800479e:	bd80      	pop	{r7, pc}

080047a0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80047a4:	4802      	ldr	r0, [pc, #8]	@ (80047b0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80047a6:	f002 feab 	bl	8007500 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80047aa:	bf00      	nop
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	20000314 	.word	0x20000314

080047b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80047b8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80047bc:	f000 fcca 	bl	8005154 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80047c0:	bf00      	nop
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80047c8:	4802      	ldr	r0, [pc, #8]	@ (80047d4 <USART6_IRQHandler+0x10>)
 80047ca:	f003 fd95 	bl	80082f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80047ce:	bf00      	nop
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	20000434 	.word	0x20000434

080047d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80047d8:	b480      	push	{r7}
 80047da:	af00      	add	r7, sp, #0
  return 1;
 80047dc:	2301      	movs	r3, #1
}
 80047de:	4618      	mov	r0, r3
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <_kill>:

int _kill(int pid, int sig)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80047f2:	f005 faa7 	bl	8009d44 <__errno>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2216      	movs	r2, #22
 80047fa:	601a      	str	r2, [r3, #0]
  return -1;
 80047fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004800:	4618      	mov	r0, r3
 8004802:	3708      	adds	r7, #8
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <_exit>:

void _exit (int status)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004810:	f04f 31ff 	mov.w	r1, #4294967295
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7ff ffe7 	bl	80047e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800481a:	bf00      	nop
 800481c:	e7fd      	b.n	800481a <_exit+0x12>

0800481e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b086      	sub	sp, #24
 8004822:	af00      	add	r7, sp, #0
 8004824:	60f8      	str	r0, [r7, #12]
 8004826:	60b9      	str	r1, [r7, #8]
 8004828:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800482a:	2300      	movs	r3, #0
 800482c:	617b      	str	r3, [r7, #20]
 800482e:	e00a      	b.n	8004846 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004830:	f3af 8000 	nop.w
 8004834:	4601      	mov	r1, r0
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	1c5a      	adds	r2, r3, #1
 800483a:	60ba      	str	r2, [r7, #8]
 800483c:	b2ca      	uxtb	r2, r1
 800483e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	3301      	adds	r3, #1
 8004844:	617b      	str	r3, [r7, #20]
 8004846:	697a      	ldr	r2, [r7, #20]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	429a      	cmp	r2, r3
 800484c:	dbf0      	blt.n	8004830 <_read+0x12>
  }

  return len;
 800484e:	687b      	ldr	r3, [r7, #4]
}
 8004850:	4618      	mov	r0, r3
 8004852:	3718      	adds	r7, #24
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004860:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004864:	4618      	mov	r0, r3
 8004866:	370c      	adds	r7, #12
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr

08004870 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004870:	b480      	push	{r7}
 8004872:	b083      	sub	sp, #12
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004880:	605a      	str	r2, [r3, #4]
  return 0;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	370c      	adds	r7, #12
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr

08004890 <_isatty>:

int _isatty(int file)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004898:	2301      	movs	r3, #1
}
 800489a:	4618      	mov	r0, r3
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b085      	sub	sp, #20
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	60f8      	str	r0, [r7, #12]
 80048ae:	60b9      	str	r1, [r7, #8]
 80048b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3714      	adds	r7, #20
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80048c8:	4a14      	ldr	r2, [pc, #80]	@ (800491c <_sbrk+0x5c>)
 80048ca:	4b15      	ldr	r3, [pc, #84]	@ (8004920 <_sbrk+0x60>)
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80048d0:	697b      	ldr	r3, [r7, #20]
 80048d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80048d4:	4b13      	ldr	r3, [pc, #76]	@ (8004924 <_sbrk+0x64>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d102      	bne.n	80048e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80048dc:	4b11      	ldr	r3, [pc, #68]	@ (8004924 <_sbrk+0x64>)
 80048de:	4a12      	ldr	r2, [pc, #72]	@ (8004928 <_sbrk+0x68>)
 80048e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80048e2:	4b10      	ldr	r3, [pc, #64]	@ (8004924 <_sbrk+0x64>)
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4413      	add	r3, r2
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d207      	bcs.n	8004900 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80048f0:	f005 fa28 	bl	8009d44 <__errno>
 80048f4:	4603      	mov	r3, r0
 80048f6:	220c      	movs	r2, #12
 80048f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80048fa:	f04f 33ff 	mov.w	r3, #4294967295
 80048fe:	e009      	b.n	8004914 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004900:	4b08      	ldr	r3, [pc, #32]	@ (8004924 <_sbrk+0x64>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004906:	4b07      	ldr	r3, [pc, #28]	@ (8004924 <_sbrk+0x64>)
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4413      	add	r3, r2
 800490e:	4a05      	ldr	r2, [pc, #20]	@ (8004924 <_sbrk+0x64>)
 8004910:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004912:	68fb      	ldr	r3, [r7, #12]
}
 8004914:	4618      	mov	r0, r3
 8004916:	3718      	adds	r7, #24
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}
 800491c:	20018000 	.word	0x20018000
 8004920:	00000400 	.word	0x00000400
 8004924:	20000948 	.word	0x20000948
 8004928:	20000aa0 	.word	0x20000aa0

0800492c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800492c:	b480      	push	{r7}
 800492e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004930:	4b06      	ldr	r3, [pc, #24]	@ (800494c <SystemInit+0x20>)
 8004932:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004936:	4a05      	ldr	r2, [pc, #20]	@ (800494c <SystemInit+0x20>)
 8004938:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800493c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004940:	bf00      	nop
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	e000ed00 	.word	0xe000ed00

08004950 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004950:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004988 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004954:	f7ff ffea 	bl	800492c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004958:	480c      	ldr	r0, [pc, #48]	@ (800498c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800495a:	490d      	ldr	r1, [pc, #52]	@ (8004990 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800495c:	4a0d      	ldr	r2, [pc, #52]	@ (8004994 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800495e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004960:	e002      	b.n	8004968 <LoopCopyDataInit>

08004962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004966:	3304      	adds	r3, #4

08004968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800496a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800496c:	d3f9      	bcc.n	8004962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800496e:	4a0a      	ldr	r2, [pc, #40]	@ (8004998 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004970:	4c0a      	ldr	r4, [pc, #40]	@ (800499c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004974:	e001      	b.n	800497a <LoopFillZerobss>

08004976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004978:	3204      	adds	r2, #4

0800497a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800497a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800497c:	d3fb      	bcc.n	8004976 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800497e:	f005 f9e7 	bl	8009d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004982:	f7fc fb99 	bl	80010b8 <main>
  bx  lr    
 8004986:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004988:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800498c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004990:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8004994:	0800e670 	.word	0x0800e670
  ldr r2, =_sbss
 8004998:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 800499c:	20000a9c 	.word	0x20000a9c

080049a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80049a0:	e7fe      	b.n	80049a0 <ADC_IRQHandler>
	...

080049a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80049a8:	4b0e      	ldr	r3, [pc, #56]	@ (80049e4 <HAL_Init+0x40>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a0d      	ldr	r2, [pc, #52]	@ (80049e4 <HAL_Init+0x40>)
 80049ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80049b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80049b4:	4b0b      	ldr	r3, [pc, #44]	@ (80049e4 <HAL_Init+0x40>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a0a      	ldr	r2, [pc, #40]	@ (80049e4 <HAL_Init+0x40>)
 80049ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80049be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049c0:	4b08      	ldr	r3, [pc, #32]	@ (80049e4 <HAL_Init+0x40>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a07      	ldr	r2, [pc, #28]	@ (80049e4 <HAL_Init+0x40>)
 80049c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049cc:	2003      	movs	r0, #3
 80049ce:	f000 f94f 	bl	8004c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049d2:	200f      	movs	r0, #15
 80049d4:	f000 f808 	bl	80049e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049d8:	f7ff fc2c 	bl	8004234 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80049dc:	2300      	movs	r3, #0
}
 80049de:	4618      	mov	r0, r3
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	bf00      	nop
 80049e4:	40023c00 	.word	0x40023c00

080049e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80049f0:	4b12      	ldr	r3, [pc, #72]	@ (8004a3c <HAL_InitTick+0x54>)
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	4b12      	ldr	r3, [pc, #72]	@ (8004a40 <HAL_InitTick+0x58>)
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	4619      	mov	r1, r3
 80049fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80049fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a06:	4618      	mov	r0, r3
 8004a08:	f000 f967 	bl	8004cda <HAL_SYSTICK_Config>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e00e      	b.n	8004a34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2b0f      	cmp	r3, #15
 8004a1a:	d80a      	bhi.n	8004a32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	6879      	ldr	r1, [r7, #4]
 8004a20:	f04f 30ff 	mov.w	r0, #4294967295
 8004a24:	f000 f92f 	bl	8004c86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004a28:	4a06      	ldr	r2, [pc, #24]	@ (8004a44 <HAL_InitTick+0x5c>)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	e000      	b.n	8004a34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3708      	adds	r7, #8
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	20000014 	.word	0x20000014
 8004a40:	2000001c 	.word	0x2000001c
 8004a44:	20000018 	.word	0x20000018

08004a48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a4c:	4b06      	ldr	r3, [pc, #24]	@ (8004a68 <HAL_IncTick+0x20>)
 8004a4e:	781b      	ldrb	r3, [r3, #0]
 8004a50:	461a      	mov	r2, r3
 8004a52:	4b06      	ldr	r3, [pc, #24]	@ (8004a6c <HAL_IncTick+0x24>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4413      	add	r3, r2
 8004a58:	4a04      	ldr	r2, [pc, #16]	@ (8004a6c <HAL_IncTick+0x24>)
 8004a5a:	6013      	str	r3, [r2, #0]
}
 8004a5c:	bf00      	nop
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	2000001c 	.word	0x2000001c
 8004a6c:	2000094c 	.word	0x2000094c

08004a70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a70:	b480      	push	{r7}
 8004a72:	af00      	add	r7, sp, #0
  return uwTick;
 8004a74:	4b03      	ldr	r3, [pc, #12]	@ (8004a84 <HAL_GetTick+0x14>)
 8004a76:	681b      	ldr	r3, [r3, #0]
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	2000094c 	.word	0x2000094c

08004a88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a90:	f7ff ffee 	bl	8004a70 <HAL_GetTick>
 8004a94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa0:	d005      	beq.n	8004aae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8004acc <HAL_Delay+0x44>)
 8004aa4:	781b      	ldrb	r3, [r3, #0]
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	4413      	add	r3, r2
 8004aac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004aae:	bf00      	nop
 8004ab0:	f7ff ffde 	bl	8004a70 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d8f7      	bhi.n	8004ab0 <HAL_Delay+0x28>
  {
  }
}
 8004ac0:	bf00      	nop
 8004ac2:	bf00      	nop
 8004ac4:	3710      	adds	r7, #16
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	2000001c 	.word	0x2000001c

08004ad0 <__NVIC_SetPriorityGrouping>:
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f003 0307 	and.w	r3, r3, #7
 8004ade:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8004b14 <__NVIC_SetPriorityGrouping+0x44>)
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ae6:	68ba      	ldr	r2, [r7, #8]
 8004ae8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004aec:	4013      	ands	r3, r2
 8004aee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004af8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004afc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b02:	4a04      	ldr	r2, [pc, #16]	@ (8004b14 <__NVIC_SetPriorityGrouping+0x44>)
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	60d3      	str	r3, [r2, #12]
}
 8004b08:	bf00      	nop
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr
 8004b14:	e000ed00 	.word	0xe000ed00

08004b18 <__NVIC_GetPriorityGrouping>:
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b1c:	4b04      	ldr	r3, [pc, #16]	@ (8004b30 <__NVIC_GetPriorityGrouping+0x18>)
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	0a1b      	lsrs	r3, r3, #8
 8004b22:	f003 0307 	and.w	r3, r3, #7
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr
 8004b30:	e000ed00 	.word	0xe000ed00

08004b34 <__NVIC_EnableIRQ>:
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	db0b      	blt.n	8004b5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b46:	79fb      	ldrb	r3, [r7, #7]
 8004b48:	f003 021f 	and.w	r2, r3, #31
 8004b4c:	4907      	ldr	r1, [pc, #28]	@ (8004b6c <__NVIC_EnableIRQ+0x38>)
 8004b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b52:	095b      	lsrs	r3, r3, #5
 8004b54:	2001      	movs	r0, #1
 8004b56:	fa00 f202 	lsl.w	r2, r0, r2
 8004b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004b5e:	bf00      	nop
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	e000e100 	.word	0xe000e100

08004b70 <__NVIC_SetPriority>:
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	4603      	mov	r3, r0
 8004b78:	6039      	str	r1, [r7, #0]
 8004b7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	db0a      	blt.n	8004b9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	b2da      	uxtb	r2, r3
 8004b88:	490c      	ldr	r1, [pc, #48]	@ (8004bbc <__NVIC_SetPriority+0x4c>)
 8004b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b8e:	0112      	lsls	r2, r2, #4
 8004b90:	b2d2      	uxtb	r2, r2
 8004b92:	440b      	add	r3, r1
 8004b94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004b98:	e00a      	b.n	8004bb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	b2da      	uxtb	r2, r3
 8004b9e:	4908      	ldr	r1, [pc, #32]	@ (8004bc0 <__NVIC_SetPriority+0x50>)
 8004ba0:	79fb      	ldrb	r3, [r7, #7]
 8004ba2:	f003 030f 	and.w	r3, r3, #15
 8004ba6:	3b04      	subs	r3, #4
 8004ba8:	0112      	lsls	r2, r2, #4
 8004baa:	b2d2      	uxtb	r2, r2
 8004bac:	440b      	add	r3, r1
 8004bae:	761a      	strb	r2, [r3, #24]
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr
 8004bbc:	e000e100 	.word	0xe000e100
 8004bc0:	e000ed00 	.word	0xe000ed00

08004bc4 <NVIC_EncodePriority>:
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b089      	sub	sp, #36	@ 0x24
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f003 0307 	and.w	r3, r3, #7
 8004bd6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	f1c3 0307 	rsb	r3, r3, #7
 8004bde:	2b04      	cmp	r3, #4
 8004be0:	bf28      	it	cs
 8004be2:	2304      	movcs	r3, #4
 8004be4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	3304      	adds	r3, #4
 8004bea:	2b06      	cmp	r3, #6
 8004bec:	d902      	bls.n	8004bf4 <NVIC_EncodePriority+0x30>
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	3b03      	subs	r3, #3
 8004bf2:	e000      	b.n	8004bf6 <NVIC_EncodePriority+0x32>
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004c02:	43da      	mvns	r2, r3
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	401a      	ands	r2, r3
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	fa01 f303 	lsl.w	r3, r1, r3
 8004c16:	43d9      	mvns	r1, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c1c:	4313      	orrs	r3, r2
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3724      	adds	r7, #36	@ 0x24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
	...

08004c2c <SysTick_Config>:
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	3b01      	subs	r3, #1
 8004c38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c3c:	d301      	bcc.n	8004c42 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e00f      	b.n	8004c62 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c42:	4a0a      	ldr	r2, [pc, #40]	@ (8004c6c <SysTick_Config+0x40>)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	3b01      	subs	r3, #1
 8004c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c4a:	210f      	movs	r1, #15
 8004c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c50:	f7ff ff8e 	bl	8004b70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c54:	4b05      	ldr	r3, [pc, #20]	@ (8004c6c <SysTick_Config+0x40>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c5a:	4b04      	ldr	r3, [pc, #16]	@ (8004c6c <SysTick_Config+0x40>)
 8004c5c:	2207      	movs	r2, #7
 8004c5e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3708      	adds	r7, #8
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	e000e010 	.word	0xe000e010

08004c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f7ff ff29 	bl	8004ad0 <__NVIC_SetPriorityGrouping>
}
 8004c7e:	bf00      	nop
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b086      	sub	sp, #24
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	60b9      	str	r1, [r7, #8]
 8004c90:	607a      	str	r2, [r7, #4]
 8004c92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c94:	2300      	movs	r3, #0
 8004c96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c98:	f7ff ff3e 	bl	8004b18 <__NVIC_GetPriorityGrouping>
 8004c9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	68b9      	ldr	r1, [r7, #8]
 8004ca2:	6978      	ldr	r0, [r7, #20]
 8004ca4:	f7ff ff8e 	bl	8004bc4 <NVIC_EncodePriority>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cae:	4611      	mov	r1, r2
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7ff ff5d 	bl	8004b70 <__NVIC_SetPriority>
}
 8004cb6:	bf00      	nop
 8004cb8:	3718      	adds	r7, #24
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}

08004cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cbe:	b580      	push	{r7, lr}
 8004cc0:	b082      	sub	sp, #8
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f7ff ff31 	bl	8004b34 <__NVIC_EnableIRQ>
}
 8004cd2:	bf00      	nop
 8004cd4:	3708      	adds	r7, #8
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b082      	sub	sp, #8
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7ff ffa2 	bl	8004c2c <SysTick_Config>
 8004ce8:	4603      	mov	r3, r0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b084      	sub	sp, #16
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cfe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004d00:	f7ff feb6 	bl	8004a70 <HAL_GetTick>
 8004d04:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d008      	beq.n	8004d24 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2280      	movs	r2, #128	@ 0x80
 8004d16:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e052      	b.n	8004dca <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f022 0216 	bic.w	r2, r2, #22
 8004d32:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	695a      	ldr	r2, [r3, #20]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d42:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d103      	bne.n	8004d54 <HAL_DMA_Abort+0x62>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d007      	beq.n	8004d64 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 0208 	bic.w	r2, r2, #8
 8004d62:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 0201 	bic.w	r2, r2, #1
 8004d72:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d74:	e013      	b.n	8004d9e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d76:	f7ff fe7b 	bl	8004a70 <HAL_GetTick>
 8004d7a:	4602      	mov	r2, r0
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	1ad3      	subs	r3, r2, r3
 8004d80:	2b05      	cmp	r3, #5
 8004d82:	d90c      	bls.n	8004d9e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2220      	movs	r2, #32
 8004d88:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2203      	movs	r2, #3
 8004d8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e015      	b.n	8004dca <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1e4      	bne.n	8004d76 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004db0:	223f      	movs	r2, #63	@ 0x3f
 8004db2:	409a      	lsls	r2, r3
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004dd2:	b480      	push	{r7}
 8004dd4:	b083      	sub	sp, #12
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d004      	beq.n	8004df0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2280      	movs	r2, #128	@ 0x80
 8004dea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e00c      	b.n	8004e0a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2205      	movs	r2, #5
 8004df4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 0201 	bic.w	r2, r2, #1
 8004e06:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	370c      	adds	r7, #12
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
	...

08004e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b089      	sub	sp, #36	@ 0x24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e26:	2300      	movs	r3, #0
 8004e28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e2e:	2300      	movs	r3, #0
 8004e30:	61fb      	str	r3, [r7, #28]
 8004e32:	e159      	b.n	80050e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004e34:	2201      	movs	r2, #1
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	4013      	ands	r3, r2
 8004e46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	f040 8148 	bne.w	80050e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f003 0303 	and.w	r3, r3, #3
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d005      	beq.n	8004e6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d130      	bne.n	8004ecc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	005b      	lsls	r3, r3, #1
 8004e74:	2203      	movs	r2, #3
 8004e76:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7a:	43db      	mvns	r3, r3
 8004e7c:	69ba      	ldr	r2, [r7, #24]
 8004e7e:	4013      	ands	r3, r2
 8004e80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	68da      	ldr	r2, [r3, #12]
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8e:	69ba      	ldr	r2, [r7, #24]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea8:	43db      	mvns	r3, r3
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	4013      	ands	r3, r2
 8004eae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	091b      	lsrs	r3, r3, #4
 8004eb6:	f003 0201 	and.w	r2, r3, #1
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec0:	69ba      	ldr	r2, [r7, #24]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f003 0303 	and.w	r3, r3, #3
 8004ed4:	2b03      	cmp	r3, #3
 8004ed6:	d017      	beq.n	8004f08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	005b      	lsls	r3, r3, #1
 8004ee2:	2203      	movs	r2, #3
 8004ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee8:	43db      	mvns	r3, r3
 8004eea:	69ba      	ldr	r2, [r7, #24]
 8004eec:	4013      	ands	r3, r2
 8004eee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	689a      	ldr	r2, [r3, #8]
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	005b      	lsls	r3, r3, #1
 8004ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	69ba      	ldr	r2, [r7, #24]
 8004f06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	685b      	ldr	r3, [r3, #4]
 8004f0c:	f003 0303 	and.w	r3, r3, #3
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d123      	bne.n	8004f5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	08da      	lsrs	r2, r3, #3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	3208      	adds	r2, #8
 8004f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	f003 0307 	and.w	r3, r3, #7
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	220f      	movs	r2, #15
 8004f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f30:	43db      	mvns	r3, r3
 8004f32:	69ba      	ldr	r2, [r7, #24]
 8004f34:	4013      	ands	r3, r2
 8004f36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	691a      	ldr	r2, [r3, #16]
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	f003 0307 	and.w	r3, r3, #7
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	fa02 f303 	lsl.w	r3, r2, r3
 8004f48:	69ba      	ldr	r2, [r7, #24]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	08da      	lsrs	r2, r3, #3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	3208      	adds	r2, #8
 8004f56:	69b9      	ldr	r1, [r7, #24]
 8004f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	005b      	lsls	r3, r3, #1
 8004f66:	2203      	movs	r2, #3
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	43db      	mvns	r3, r3
 8004f6e:	69ba      	ldr	r2, [r7, #24]
 8004f70:	4013      	ands	r3, r2
 8004f72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f003 0203 	and.w	r2, r3, #3
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	005b      	lsls	r3, r3, #1
 8004f80:	fa02 f303 	lsl.w	r3, r2, r3
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69ba      	ldr	r2, [r7, #24]
 8004f8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 80a2 	beq.w	80050e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60fb      	str	r3, [r7, #12]
 8004fa2:	4b57      	ldr	r3, [pc, #348]	@ (8005100 <HAL_GPIO_Init+0x2e8>)
 8004fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fa6:	4a56      	ldr	r2, [pc, #344]	@ (8005100 <HAL_GPIO_Init+0x2e8>)
 8004fa8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004fac:	6453      	str	r3, [r2, #68]	@ 0x44
 8004fae:	4b54      	ldr	r3, [pc, #336]	@ (8005100 <HAL_GPIO_Init+0x2e8>)
 8004fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fb2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fb6:	60fb      	str	r3, [r7, #12]
 8004fb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004fba:	4a52      	ldr	r2, [pc, #328]	@ (8005104 <HAL_GPIO_Init+0x2ec>)
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	089b      	lsrs	r3, r3, #2
 8004fc0:	3302      	adds	r3, #2
 8004fc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004fc8:	69fb      	ldr	r3, [r7, #28]
 8004fca:	f003 0303 	and.w	r3, r3, #3
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	220f      	movs	r2, #15
 8004fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd6:	43db      	mvns	r3, r3
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a49      	ldr	r2, [pc, #292]	@ (8005108 <HAL_GPIO_Init+0x2f0>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d019      	beq.n	800501a <HAL_GPIO_Init+0x202>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a48      	ldr	r2, [pc, #288]	@ (800510c <HAL_GPIO_Init+0x2f4>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d013      	beq.n	8005016 <HAL_GPIO_Init+0x1fe>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a47      	ldr	r2, [pc, #284]	@ (8005110 <HAL_GPIO_Init+0x2f8>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d00d      	beq.n	8005012 <HAL_GPIO_Init+0x1fa>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a46      	ldr	r2, [pc, #280]	@ (8005114 <HAL_GPIO_Init+0x2fc>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d007      	beq.n	800500e <HAL_GPIO_Init+0x1f6>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a45      	ldr	r2, [pc, #276]	@ (8005118 <HAL_GPIO_Init+0x300>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d101      	bne.n	800500a <HAL_GPIO_Init+0x1f2>
 8005006:	2304      	movs	r3, #4
 8005008:	e008      	b.n	800501c <HAL_GPIO_Init+0x204>
 800500a:	2307      	movs	r3, #7
 800500c:	e006      	b.n	800501c <HAL_GPIO_Init+0x204>
 800500e:	2303      	movs	r3, #3
 8005010:	e004      	b.n	800501c <HAL_GPIO_Init+0x204>
 8005012:	2302      	movs	r3, #2
 8005014:	e002      	b.n	800501c <HAL_GPIO_Init+0x204>
 8005016:	2301      	movs	r3, #1
 8005018:	e000      	b.n	800501c <HAL_GPIO_Init+0x204>
 800501a:	2300      	movs	r3, #0
 800501c:	69fa      	ldr	r2, [r7, #28]
 800501e:	f002 0203 	and.w	r2, r2, #3
 8005022:	0092      	lsls	r2, r2, #2
 8005024:	4093      	lsls	r3, r2
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	4313      	orrs	r3, r2
 800502a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800502c:	4935      	ldr	r1, [pc, #212]	@ (8005104 <HAL_GPIO_Init+0x2ec>)
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	089b      	lsrs	r3, r3, #2
 8005032:	3302      	adds	r3, #2
 8005034:	69ba      	ldr	r2, [r7, #24]
 8005036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800503a:	4b38      	ldr	r3, [pc, #224]	@ (800511c <HAL_GPIO_Init+0x304>)
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	43db      	mvns	r3, r3
 8005044:	69ba      	ldr	r2, [r7, #24]
 8005046:	4013      	ands	r3, r2
 8005048:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d003      	beq.n	800505e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005056:	69ba      	ldr	r2, [r7, #24]
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	4313      	orrs	r3, r2
 800505c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800505e:	4a2f      	ldr	r2, [pc, #188]	@ (800511c <HAL_GPIO_Init+0x304>)
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005064:	4b2d      	ldr	r3, [pc, #180]	@ (800511c <HAL_GPIO_Init+0x304>)
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	43db      	mvns	r3, r3
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	4013      	ands	r3, r2
 8005072:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d003      	beq.n	8005088 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005080:	69ba      	ldr	r2, [r7, #24]
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	4313      	orrs	r3, r2
 8005086:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005088:	4a24      	ldr	r2, [pc, #144]	@ (800511c <HAL_GPIO_Init+0x304>)
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800508e:	4b23      	ldr	r3, [pc, #140]	@ (800511c <HAL_GPIO_Init+0x304>)
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	43db      	mvns	r3, r3
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	4013      	ands	r3, r2
 800509c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d003      	beq.n	80050b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80050aa:	69ba      	ldr	r2, [r7, #24]
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80050b2:	4a1a      	ldr	r2, [pc, #104]	@ (800511c <HAL_GPIO_Init+0x304>)
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80050b8:	4b18      	ldr	r3, [pc, #96]	@ (800511c <HAL_GPIO_Init+0x304>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	43db      	mvns	r3, r3
 80050c2:	69ba      	ldr	r2, [r7, #24]
 80050c4:	4013      	ands	r3, r2
 80050c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d003      	beq.n	80050dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80050d4:	69ba      	ldr	r2, [r7, #24]
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	4313      	orrs	r3, r2
 80050da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80050dc:	4a0f      	ldr	r2, [pc, #60]	@ (800511c <HAL_GPIO_Init+0x304>)
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	3301      	adds	r3, #1
 80050e6:	61fb      	str	r3, [r7, #28]
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	2b0f      	cmp	r3, #15
 80050ec:	f67f aea2 	bls.w	8004e34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80050f0:	bf00      	nop
 80050f2:	bf00      	nop
 80050f4:	3724      	adds	r7, #36	@ 0x24
 80050f6:	46bd      	mov	sp, r7
 80050f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fc:	4770      	bx	lr
 80050fe:	bf00      	nop
 8005100:	40023800 	.word	0x40023800
 8005104:	40013800 	.word	0x40013800
 8005108:	40020000 	.word	0x40020000
 800510c:	40020400 	.word	0x40020400
 8005110:	40020800 	.word	0x40020800
 8005114:	40020c00 	.word	0x40020c00
 8005118:	40021000 	.word	0x40021000
 800511c:	40013c00 	.word	0x40013c00

08005120 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	460b      	mov	r3, r1
 800512a:	807b      	strh	r3, [r7, #2]
 800512c:	4613      	mov	r3, r2
 800512e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005130:	787b      	ldrb	r3, [r7, #1]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d003      	beq.n	800513e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005136:	887a      	ldrh	r2, [r7, #2]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800513c:	e003      	b.n	8005146 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800513e:	887b      	ldrh	r3, [r7, #2]
 8005140:	041a      	lsls	r2, r3, #16
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	619a      	str	r2, [r3, #24]
}
 8005146:	bf00      	nop
 8005148:	370c      	adds	r7, #12
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
	...

08005154 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	4603      	mov	r3, r0
 800515c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800515e:	4b08      	ldr	r3, [pc, #32]	@ (8005180 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005160:	695a      	ldr	r2, [r3, #20]
 8005162:	88fb      	ldrh	r3, [r7, #6]
 8005164:	4013      	ands	r3, r2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d006      	beq.n	8005178 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800516a:	4a05      	ldr	r2, [pc, #20]	@ (8005180 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800516c:	88fb      	ldrh	r3, [r7, #6]
 800516e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005170:	88fb      	ldrh	r3, [r7, #6]
 8005172:	4618      	mov	r0, r3
 8005174:	f7fb ff6c 	bl	8001050 <HAL_GPIO_EXTI_Callback>
  }
}
 8005178:	bf00      	nop
 800517a:	3708      	adds	r7, #8
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	40013c00 	.word	0x40013c00

08005184 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d101      	bne.n	8005196 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e12b      	b.n	80053ee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800519c:	b2db      	uxtb	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d106      	bne.n	80051b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f7ff f86a 	bl	8004284 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2224      	movs	r2, #36	@ 0x24
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f022 0201 	bic.w	r2, r2, #1
 80051c6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80051d6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80051e6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80051e8:	f001 f8aa 	bl	8006340 <HAL_RCC_GetPCLK1Freq>
 80051ec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	4a81      	ldr	r2, [pc, #516]	@ (80053f8 <HAL_I2C_Init+0x274>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d807      	bhi.n	8005208 <HAL_I2C_Init+0x84>
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4a80      	ldr	r2, [pc, #512]	@ (80053fc <HAL_I2C_Init+0x278>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	bf94      	ite	ls
 8005200:	2301      	movls	r3, #1
 8005202:	2300      	movhi	r3, #0
 8005204:	b2db      	uxtb	r3, r3
 8005206:	e006      	b.n	8005216 <HAL_I2C_Init+0x92>
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	4a7d      	ldr	r2, [pc, #500]	@ (8005400 <HAL_I2C_Init+0x27c>)
 800520c:	4293      	cmp	r3, r2
 800520e:	bf94      	ite	ls
 8005210:	2301      	movls	r3, #1
 8005212:	2300      	movhi	r3, #0
 8005214:	b2db      	uxtb	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d001      	beq.n	800521e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e0e7      	b.n	80053ee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	4a78      	ldr	r2, [pc, #480]	@ (8005404 <HAL_I2C_Init+0x280>)
 8005222:	fba2 2303 	umull	r2, r3, r2, r3
 8005226:	0c9b      	lsrs	r3, r3, #18
 8005228:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68ba      	ldr	r2, [r7, #8]
 800523a:	430a      	orrs	r2, r1
 800523c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	6a1b      	ldr	r3, [r3, #32]
 8005244:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	4a6a      	ldr	r2, [pc, #424]	@ (80053f8 <HAL_I2C_Init+0x274>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d802      	bhi.n	8005258 <HAL_I2C_Init+0xd4>
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	3301      	adds	r3, #1
 8005256:	e009      	b.n	800526c <HAL_I2C_Init+0xe8>
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800525e:	fb02 f303 	mul.w	r3, r2, r3
 8005262:	4a69      	ldr	r2, [pc, #420]	@ (8005408 <HAL_I2C_Init+0x284>)
 8005264:	fba2 2303 	umull	r2, r3, r2, r3
 8005268:	099b      	lsrs	r3, r3, #6
 800526a:	3301      	adds	r3, #1
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	6812      	ldr	r2, [r2, #0]
 8005270:	430b      	orrs	r3, r1
 8005272:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	69db      	ldr	r3, [r3, #28]
 800527a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800527e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	495c      	ldr	r1, [pc, #368]	@ (80053f8 <HAL_I2C_Init+0x274>)
 8005288:	428b      	cmp	r3, r1
 800528a:	d819      	bhi.n	80052c0 <HAL_I2C_Init+0x13c>
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	1e59      	subs	r1, r3, #1
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	005b      	lsls	r3, r3, #1
 8005296:	fbb1 f3f3 	udiv	r3, r1, r3
 800529a:	1c59      	adds	r1, r3, #1
 800529c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80052a0:	400b      	ands	r3, r1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00a      	beq.n	80052bc <HAL_I2C_Init+0x138>
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	1e59      	subs	r1, r3, #1
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	005b      	lsls	r3, r3, #1
 80052b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80052b4:	3301      	adds	r3, #1
 80052b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052ba:	e051      	b.n	8005360 <HAL_I2C_Init+0x1dc>
 80052bc:	2304      	movs	r3, #4
 80052be:	e04f      	b.n	8005360 <HAL_I2C_Init+0x1dc>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d111      	bne.n	80052ec <HAL_I2C_Init+0x168>
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	1e58      	subs	r0, r3, #1
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6859      	ldr	r1, [r3, #4]
 80052d0:	460b      	mov	r3, r1
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	440b      	add	r3, r1
 80052d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80052da:	3301      	adds	r3, #1
 80052dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	bf0c      	ite	eq
 80052e4:	2301      	moveq	r3, #1
 80052e6:	2300      	movne	r3, #0
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	e012      	b.n	8005312 <HAL_I2C_Init+0x18e>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	1e58      	subs	r0, r3, #1
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6859      	ldr	r1, [r3, #4]
 80052f4:	460b      	mov	r3, r1
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	440b      	add	r3, r1
 80052fa:	0099      	lsls	r1, r3, #2
 80052fc:	440b      	add	r3, r1
 80052fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005302:	3301      	adds	r3, #1
 8005304:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005308:	2b00      	cmp	r3, #0
 800530a:	bf0c      	ite	eq
 800530c:	2301      	moveq	r3, #1
 800530e:	2300      	movne	r3, #0
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d001      	beq.n	800531a <HAL_I2C_Init+0x196>
 8005316:	2301      	movs	r3, #1
 8005318:	e022      	b.n	8005360 <HAL_I2C_Init+0x1dc>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d10e      	bne.n	8005340 <HAL_I2C_Init+0x1bc>
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	1e58      	subs	r0, r3, #1
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6859      	ldr	r1, [r3, #4]
 800532a:	460b      	mov	r3, r1
 800532c:	005b      	lsls	r3, r3, #1
 800532e:	440b      	add	r3, r1
 8005330:	fbb0 f3f3 	udiv	r3, r0, r3
 8005334:	3301      	adds	r3, #1
 8005336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800533a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800533e:	e00f      	b.n	8005360 <HAL_I2C_Init+0x1dc>
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	1e58      	subs	r0, r3, #1
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6859      	ldr	r1, [r3, #4]
 8005348:	460b      	mov	r3, r1
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	440b      	add	r3, r1
 800534e:	0099      	lsls	r1, r3, #2
 8005350:	440b      	add	r3, r1
 8005352:	fbb0 f3f3 	udiv	r3, r0, r3
 8005356:	3301      	adds	r3, #1
 8005358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800535c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005360:	6879      	ldr	r1, [r7, #4]
 8005362:	6809      	ldr	r1, [r1, #0]
 8005364:	4313      	orrs	r3, r2
 8005366:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	69da      	ldr	r2, [r3, #28]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	431a      	orrs	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	430a      	orrs	r2, r1
 8005382:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800538e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	6911      	ldr	r1, [r2, #16]
 8005396:	687a      	ldr	r2, [r7, #4]
 8005398:	68d2      	ldr	r2, [r2, #12]
 800539a:	4311      	orrs	r1, r2
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	6812      	ldr	r2, [r2, #0]
 80053a0:	430b      	orrs	r3, r1
 80053a2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	695a      	ldr	r2, [r3, #20]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	699b      	ldr	r3, [r3, #24]
 80053b6:	431a      	orrs	r2, r3
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	430a      	orrs	r2, r1
 80053be:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f042 0201 	orr.w	r2, r2, #1
 80053ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2220      	movs	r2, #32
 80053da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3710      	adds	r7, #16
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	000186a0 	.word	0x000186a0
 80053fc:	001e847f 	.word	0x001e847f
 8005400:	003d08ff 	.word	0x003d08ff
 8005404:	431bde83 	.word	0x431bde83
 8005408:	10624dd3 	.word	0x10624dd3

0800540c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b088      	sub	sp, #32
 8005410:	af02      	add	r7, sp, #8
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	4608      	mov	r0, r1
 8005416:	4611      	mov	r1, r2
 8005418:	461a      	mov	r2, r3
 800541a:	4603      	mov	r3, r0
 800541c:	817b      	strh	r3, [r7, #10]
 800541e:	460b      	mov	r3, r1
 8005420:	813b      	strh	r3, [r7, #8]
 8005422:	4613      	mov	r3, r2
 8005424:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005426:	f7ff fb23 	bl	8004a70 <HAL_GetTick>
 800542a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005432:	b2db      	uxtb	r3, r3
 8005434:	2b20      	cmp	r3, #32
 8005436:	f040 80d9 	bne.w	80055ec <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	9300      	str	r3, [sp, #0]
 800543e:	2319      	movs	r3, #25
 8005440:	2201      	movs	r2, #1
 8005442:	496d      	ldr	r1, [pc, #436]	@ (80055f8 <HAL_I2C_Mem_Write+0x1ec>)
 8005444:	68f8      	ldr	r0, [r7, #12]
 8005446:	f000 f971 	bl	800572c <I2C_WaitOnFlagUntilTimeout>
 800544a:	4603      	mov	r3, r0
 800544c:	2b00      	cmp	r3, #0
 800544e:	d001      	beq.n	8005454 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005450:	2302      	movs	r3, #2
 8005452:	e0cc      	b.n	80055ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800545a:	2b01      	cmp	r3, #1
 800545c:	d101      	bne.n	8005462 <HAL_I2C_Mem_Write+0x56>
 800545e:	2302      	movs	r3, #2
 8005460:	e0c5      	b.n	80055ee <HAL_I2C_Mem_Write+0x1e2>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2201      	movs	r2, #1
 8005466:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	2b01      	cmp	r3, #1
 8005476:	d007      	beq.n	8005488 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f042 0201 	orr.w	r2, r2, #1
 8005486:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005496:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2221      	movs	r2, #33	@ 0x21
 800549c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2240      	movs	r2, #64	@ 0x40
 80054a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6a3a      	ldr	r2, [r7, #32]
 80054b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80054b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054be:	b29a      	uxth	r2, r3
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4a4d      	ldr	r2, [pc, #308]	@ (80055fc <HAL_I2C_Mem_Write+0x1f0>)
 80054c8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80054ca:	88f8      	ldrh	r0, [r7, #6]
 80054cc:	893a      	ldrh	r2, [r7, #8]
 80054ce:	8979      	ldrh	r1, [r7, #10]
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	9301      	str	r3, [sp, #4]
 80054d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d6:	9300      	str	r3, [sp, #0]
 80054d8:	4603      	mov	r3, r0
 80054da:	68f8      	ldr	r0, [r7, #12]
 80054dc:	f000 f890 	bl	8005600 <I2C_RequestMemoryWrite>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d052      	beq.n	800558c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e081      	b.n	80055ee <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80054ee:	68f8      	ldr	r0, [r7, #12]
 80054f0:	f000 fa36 	bl	8005960 <I2C_WaitOnTXEFlagUntilTimeout>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00d      	beq.n	8005516 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fe:	2b04      	cmp	r3, #4
 8005500:	d107      	bne.n	8005512 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005510:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e06b      	b.n	80055ee <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551a:	781a      	ldrb	r2, [r3, #0]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005526:	1c5a      	adds	r2, r3, #1
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005530:	3b01      	subs	r3, #1
 8005532:	b29a      	uxth	r2, r3
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800553c:	b29b      	uxth	r3, r3
 800553e:	3b01      	subs	r3, #1
 8005540:	b29a      	uxth	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	f003 0304 	and.w	r3, r3, #4
 8005550:	2b04      	cmp	r3, #4
 8005552:	d11b      	bne.n	800558c <HAL_I2C_Mem_Write+0x180>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005558:	2b00      	cmp	r3, #0
 800555a:	d017      	beq.n	800558c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005560:	781a      	ldrb	r2, [r3, #0]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556c:	1c5a      	adds	r2, r3, #1
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005576:	3b01      	subs	r3, #1
 8005578:	b29a      	uxth	r2, r3
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005582:	b29b      	uxth	r3, r3
 8005584:	3b01      	subs	r3, #1
 8005586:	b29a      	uxth	r2, r3
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005590:	2b00      	cmp	r3, #0
 8005592:	d1aa      	bne.n	80054ea <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005598:	68f8      	ldr	r0, [r7, #12]
 800559a:	f000 fa29 	bl	80059f0 <I2C_WaitOnBTFFlagUntilTimeout>
 800559e:	4603      	mov	r3, r0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d00d      	beq.n	80055c0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a8:	2b04      	cmp	r3, #4
 80055aa:	d107      	bne.n	80055bc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055ba:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e016      	b.n	80055ee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2220      	movs	r2, #32
 80055d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80055e8:	2300      	movs	r3, #0
 80055ea:	e000      	b.n	80055ee <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80055ec:	2302      	movs	r3, #2
  }
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3718      	adds	r7, #24
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}
 80055f6:	bf00      	nop
 80055f8:	00100002 	.word	0x00100002
 80055fc:	ffff0000 	.word	0xffff0000

08005600 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b088      	sub	sp, #32
 8005604:	af02      	add	r7, sp, #8
 8005606:	60f8      	str	r0, [r7, #12]
 8005608:	4608      	mov	r0, r1
 800560a:	4611      	mov	r1, r2
 800560c:	461a      	mov	r2, r3
 800560e:	4603      	mov	r3, r0
 8005610:	817b      	strh	r3, [r7, #10]
 8005612:	460b      	mov	r3, r1
 8005614:	813b      	strh	r3, [r7, #8]
 8005616:	4613      	mov	r3, r2
 8005618:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005628:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800562a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800562c:	9300      	str	r3, [sp, #0]
 800562e:	6a3b      	ldr	r3, [r7, #32]
 8005630:	2200      	movs	r2, #0
 8005632:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f000 f878 	bl	800572c <I2C_WaitOnFlagUntilTimeout>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d00d      	beq.n	800565e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800564c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005650:	d103      	bne.n	800565a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005658:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e05f      	b.n	800571e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800565e:	897b      	ldrh	r3, [r7, #10]
 8005660:	b2db      	uxtb	r3, r3
 8005662:	461a      	mov	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800566c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800566e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005670:	6a3a      	ldr	r2, [r7, #32]
 8005672:	492d      	ldr	r1, [pc, #180]	@ (8005728 <I2C_RequestMemoryWrite+0x128>)
 8005674:	68f8      	ldr	r0, [r7, #12]
 8005676:	f000 f8d3 	bl	8005820 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800567a:	4603      	mov	r3, r0
 800567c:	2b00      	cmp	r3, #0
 800567e:	d001      	beq.n	8005684 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e04c      	b.n	800571e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005684:	2300      	movs	r3, #0
 8005686:	617b      	str	r3, [r7, #20]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	617b      	str	r3, [r7, #20]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	617b      	str	r3, [r7, #20]
 8005698:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800569a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800569c:	6a39      	ldr	r1, [r7, #32]
 800569e:	68f8      	ldr	r0, [r7, #12]
 80056a0:	f000 f95e 	bl	8005960 <I2C_WaitOnTXEFlagUntilTimeout>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00d      	beq.n	80056c6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056ae:	2b04      	cmp	r3, #4
 80056b0:	d107      	bne.n	80056c2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056c0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e02b      	b.n	800571e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80056c6:	88fb      	ldrh	r3, [r7, #6]
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d105      	bne.n	80056d8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056cc:	893b      	ldrh	r3, [r7, #8]
 80056ce:	b2da      	uxtb	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	611a      	str	r2, [r3, #16]
 80056d6:	e021      	b.n	800571c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80056d8:	893b      	ldrh	r3, [r7, #8]
 80056da:	0a1b      	lsrs	r3, r3, #8
 80056dc:	b29b      	uxth	r3, r3
 80056de:	b2da      	uxtb	r2, r3
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056e8:	6a39      	ldr	r1, [r7, #32]
 80056ea:	68f8      	ldr	r0, [r7, #12]
 80056ec:	f000 f938 	bl	8005960 <I2C_WaitOnTXEFlagUntilTimeout>
 80056f0:	4603      	mov	r3, r0
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00d      	beq.n	8005712 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fa:	2b04      	cmp	r3, #4
 80056fc:	d107      	bne.n	800570e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800570c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e005      	b.n	800571e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005712:	893b      	ldrh	r3, [r7, #8]
 8005714:	b2da      	uxtb	r2, r3
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3718      	adds	r7, #24
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	00010002 	.word	0x00010002

0800572c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	603b      	str	r3, [r7, #0]
 8005738:	4613      	mov	r3, r2
 800573a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800573c:	e048      	b.n	80057d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005744:	d044      	beq.n	80057d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005746:	f7ff f993 	bl	8004a70 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	683a      	ldr	r2, [r7, #0]
 8005752:	429a      	cmp	r2, r3
 8005754:	d302      	bcc.n	800575c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d139      	bne.n	80057d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	0c1b      	lsrs	r3, r3, #16
 8005760:	b2db      	uxtb	r3, r3
 8005762:	2b01      	cmp	r3, #1
 8005764:	d10d      	bne.n	8005782 <I2C_WaitOnFlagUntilTimeout+0x56>
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	695b      	ldr	r3, [r3, #20]
 800576c:	43da      	mvns	r2, r3
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	4013      	ands	r3, r2
 8005772:	b29b      	uxth	r3, r3
 8005774:	2b00      	cmp	r3, #0
 8005776:	bf0c      	ite	eq
 8005778:	2301      	moveq	r3, #1
 800577a:	2300      	movne	r3, #0
 800577c:	b2db      	uxtb	r3, r3
 800577e:	461a      	mov	r2, r3
 8005780:	e00c      	b.n	800579c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	43da      	mvns	r2, r3
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	4013      	ands	r3, r2
 800578e:	b29b      	uxth	r3, r3
 8005790:	2b00      	cmp	r3, #0
 8005792:	bf0c      	ite	eq
 8005794:	2301      	moveq	r3, #1
 8005796:	2300      	movne	r3, #0
 8005798:	b2db      	uxtb	r3, r3
 800579a:	461a      	mov	r2, r3
 800579c:	79fb      	ldrb	r3, [r7, #7]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d116      	bne.n	80057d0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2220      	movs	r2, #32
 80057ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057bc:	f043 0220 	orr.w	r2, r3, #32
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2200      	movs	r2, #0
 80057c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e023      	b.n	8005818 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	0c1b      	lsrs	r3, r3, #16
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d10d      	bne.n	80057f6 <I2C_WaitOnFlagUntilTimeout+0xca>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	695b      	ldr	r3, [r3, #20]
 80057e0:	43da      	mvns	r2, r3
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	4013      	ands	r3, r2
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	bf0c      	ite	eq
 80057ec:	2301      	moveq	r3, #1
 80057ee:	2300      	movne	r3, #0
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	461a      	mov	r2, r3
 80057f4:	e00c      	b.n	8005810 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	699b      	ldr	r3, [r3, #24]
 80057fc:	43da      	mvns	r2, r3
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	4013      	ands	r3, r2
 8005802:	b29b      	uxth	r3, r3
 8005804:	2b00      	cmp	r3, #0
 8005806:	bf0c      	ite	eq
 8005808:	2301      	moveq	r3, #1
 800580a:	2300      	movne	r3, #0
 800580c:	b2db      	uxtb	r3, r3
 800580e:	461a      	mov	r2, r3
 8005810:	79fb      	ldrb	r3, [r7, #7]
 8005812:	429a      	cmp	r2, r3
 8005814:	d093      	beq.n	800573e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005816:	2300      	movs	r3, #0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3710      	adds	r7, #16
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	60f8      	str	r0, [r7, #12]
 8005828:	60b9      	str	r1, [r7, #8]
 800582a:	607a      	str	r2, [r7, #4]
 800582c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800582e:	e071      	b.n	8005914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800583a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800583e:	d123      	bne.n	8005888 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800584e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005858:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2200      	movs	r2, #0
 800585e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2220      	movs	r2, #32
 8005864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005874:	f043 0204 	orr.w	r2, r3, #4
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2200      	movs	r2, #0
 8005880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e067      	b.n	8005958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588e:	d041      	beq.n	8005914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005890:	f7ff f8ee 	bl	8004a70 <HAL_GetTick>
 8005894:	4602      	mov	r2, r0
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	687a      	ldr	r2, [r7, #4]
 800589c:	429a      	cmp	r2, r3
 800589e:	d302      	bcc.n	80058a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d136      	bne.n	8005914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	0c1b      	lsrs	r3, r3, #16
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d10c      	bne.n	80058ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	695b      	ldr	r3, [r3, #20]
 80058b6:	43da      	mvns	r2, r3
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	4013      	ands	r3, r2
 80058bc:	b29b      	uxth	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	bf14      	ite	ne
 80058c2:	2301      	movne	r3, #1
 80058c4:	2300      	moveq	r3, #0
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	e00b      	b.n	80058e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	43da      	mvns	r2, r3
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	4013      	ands	r3, r2
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	2b00      	cmp	r3, #0
 80058da:	bf14      	ite	ne
 80058dc:	2301      	movne	r3, #1
 80058de:	2300      	moveq	r3, #0
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d016      	beq.n	8005914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2220      	movs	r2, #32
 80058f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005900:	f043 0220 	orr.w	r2, r3, #32
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2200      	movs	r2, #0
 800590c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e021      	b.n	8005958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	0c1b      	lsrs	r3, r3, #16
 8005918:	b2db      	uxtb	r3, r3
 800591a:	2b01      	cmp	r3, #1
 800591c:	d10c      	bne.n	8005938 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	695b      	ldr	r3, [r3, #20]
 8005924:	43da      	mvns	r2, r3
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	4013      	ands	r3, r2
 800592a:	b29b      	uxth	r3, r3
 800592c:	2b00      	cmp	r3, #0
 800592e:	bf14      	ite	ne
 8005930:	2301      	movne	r3, #1
 8005932:	2300      	moveq	r3, #0
 8005934:	b2db      	uxtb	r3, r3
 8005936:	e00b      	b.n	8005950 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	699b      	ldr	r3, [r3, #24]
 800593e:	43da      	mvns	r2, r3
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	4013      	ands	r3, r2
 8005944:	b29b      	uxth	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	bf14      	ite	ne
 800594a:	2301      	movne	r3, #1
 800594c:	2300      	moveq	r3, #0
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b00      	cmp	r3, #0
 8005952:	f47f af6d 	bne.w	8005830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005956:	2300      	movs	r3, #0
}
 8005958:	4618      	mov	r0, r3
 800595a:	3710      	adds	r7, #16
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}

08005960 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b084      	sub	sp, #16
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800596c:	e034      	b.n	80059d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800596e:	68f8      	ldr	r0, [r7, #12]
 8005970:	f000 f886 	bl	8005a80 <I2C_IsAcknowledgeFailed>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d001      	beq.n	800597e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e034      	b.n	80059e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005984:	d028      	beq.n	80059d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005986:	f7ff f873 	bl	8004a70 <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	68ba      	ldr	r2, [r7, #8]
 8005992:	429a      	cmp	r2, r3
 8005994:	d302      	bcc.n	800599c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d11d      	bne.n	80059d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	695b      	ldr	r3, [r3, #20]
 80059a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059a6:	2b80      	cmp	r3, #128	@ 0x80
 80059a8:	d016      	beq.n	80059d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2200      	movs	r2, #0
 80059ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2220      	movs	r2, #32
 80059b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059c4:	f043 0220 	orr.w	r2, r3, #32
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e007      	b.n	80059e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059e2:	2b80      	cmp	r3, #128	@ 0x80
 80059e4:	d1c3      	bne.n	800596e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80059e6:	2300      	movs	r3, #0
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059fc:	e034      	b.n	8005a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059fe:	68f8      	ldr	r0, [r7, #12]
 8005a00:	f000 f83e 	bl	8005a80 <I2C_IsAcknowledgeFailed>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e034      	b.n	8005a78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a14:	d028      	beq.n	8005a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a16:	f7ff f82b 	bl	8004a70 <HAL_GetTick>
 8005a1a:	4602      	mov	r2, r0
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	1ad3      	subs	r3, r2, r3
 8005a20:	68ba      	ldr	r2, [r7, #8]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d302      	bcc.n	8005a2c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d11d      	bne.n	8005a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	f003 0304 	and.w	r3, r3, #4
 8005a36:	2b04      	cmp	r3, #4
 8005a38:	d016      	beq.n	8005a68 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2220      	movs	r2, #32
 8005a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a54:	f043 0220 	orr.w	r2, r3, #32
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	e007      	b.n	8005a78 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	695b      	ldr	r3, [r3, #20]
 8005a6e:	f003 0304 	and.w	r3, r3, #4
 8005a72:	2b04      	cmp	r3, #4
 8005a74:	d1c3      	bne.n	80059fe <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a96:	d11b      	bne.n	8005ad0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005aa0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2220      	movs	r2, #32
 8005aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005abc:	f043 0204 	orr.w	r2, r3, #4
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	e000      	b.n	8005ad2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	370c      	adds	r7, #12
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr
	...

08005ae0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d101      	bne.n	8005af2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e267      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 0301 	and.w	r3, r3, #1
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d075      	beq.n	8005bea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005afe:	4b88      	ldr	r3, [pc, #544]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	f003 030c 	and.w	r3, r3, #12
 8005b06:	2b04      	cmp	r3, #4
 8005b08:	d00c      	beq.n	8005b24 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b0a:	4b85      	ldr	r3, [pc, #532]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b12:	2b08      	cmp	r3, #8
 8005b14:	d112      	bne.n	8005b3c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b16:	4b82      	ldr	r3, [pc, #520]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b22:	d10b      	bne.n	8005b3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b24:	4b7e      	ldr	r3, [pc, #504]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d05b      	beq.n	8005be8 <HAL_RCC_OscConfig+0x108>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d157      	bne.n	8005be8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e242      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b44:	d106      	bne.n	8005b54 <HAL_RCC_OscConfig+0x74>
 8005b46:	4b76      	ldr	r3, [pc, #472]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a75      	ldr	r2, [pc, #468]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b50:	6013      	str	r3, [r2, #0]
 8005b52:	e01d      	b.n	8005b90 <HAL_RCC_OscConfig+0xb0>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005b5c:	d10c      	bne.n	8005b78 <HAL_RCC_OscConfig+0x98>
 8005b5e:	4b70      	ldr	r3, [pc, #448]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a6f      	ldr	r2, [pc, #444]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005b68:	6013      	str	r3, [r2, #0]
 8005b6a:	4b6d      	ldr	r3, [pc, #436]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a6c      	ldr	r2, [pc, #432]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b74:	6013      	str	r3, [r2, #0]
 8005b76:	e00b      	b.n	8005b90 <HAL_RCC_OscConfig+0xb0>
 8005b78:	4b69      	ldr	r3, [pc, #420]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a68      	ldr	r2, [pc, #416]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005b82:	6013      	str	r3, [r2, #0]
 8005b84:	4b66      	ldr	r3, [pc, #408]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a65      	ldr	r2, [pc, #404]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005b8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005b8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d013      	beq.n	8005bc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b98:	f7fe ff6a 	bl	8004a70 <HAL_GetTick>
 8005b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b9e:	e008      	b.n	8005bb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ba0:	f7fe ff66 	bl	8004a70 <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	2b64      	cmp	r3, #100	@ 0x64
 8005bac:	d901      	bls.n	8005bb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e207      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bb2:	4b5b      	ldr	r3, [pc, #364]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d0f0      	beq.n	8005ba0 <HAL_RCC_OscConfig+0xc0>
 8005bbe:	e014      	b.n	8005bea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bc0:	f7fe ff56 	bl	8004a70 <HAL_GetTick>
 8005bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bc6:	e008      	b.n	8005bda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bc8:	f7fe ff52 	bl	8004a70 <HAL_GetTick>
 8005bcc:	4602      	mov	r2, r0
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	1ad3      	subs	r3, r2, r3
 8005bd2:	2b64      	cmp	r3, #100	@ 0x64
 8005bd4:	d901      	bls.n	8005bda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005bd6:	2303      	movs	r3, #3
 8005bd8:	e1f3      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bda:	4b51      	ldr	r3, [pc, #324]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1f0      	bne.n	8005bc8 <HAL_RCC_OscConfig+0xe8>
 8005be6:	e000      	b.n	8005bea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f003 0302 	and.w	r3, r3, #2
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d063      	beq.n	8005cbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	f003 030c 	and.w	r3, r3, #12
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00b      	beq.n	8005c1a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c02:	4b47      	ldr	r3, [pc, #284]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c0a:	2b08      	cmp	r3, #8
 8005c0c:	d11c      	bne.n	8005c48 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c0e:	4b44      	ldr	r3, [pc, #272]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d116      	bne.n	8005c48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c1a:	4b41      	ldr	r3, [pc, #260]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0302 	and.w	r3, r3, #2
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d005      	beq.n	8005c32 <HAL_RCC_OscConfig+0x152>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d001      	beq.n	8005c32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	e1c7      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c32:	4b3b      	ldr	r3, [pc, #236]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	00db      	lsls	r3, r3, #3
 8005c40:	4937      	ldr	r1, [pc, #220]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005c42:	4313      	orrs	r3, r2
 8005c44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c46:	e03a      	b.n	8005cbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d020      	beq.n	8005c92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c50:	4b34      	ldr	r3, [pc, #208]	@ (8005d24 <HAL_RCC_OscConfig+0x244>)
 8005c52:	2201      	movs	r2, #1
 8005c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c56:	f7fe ff0b 	bl	8004a70 <HAL_GetTick>
 8005c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c5c:	e008      	b.n	8005c70 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c5e:	f7fe ff07 	bl	8004a70 <HAL_GetTick>
 8005c62:	4602      	mov	r2, r0
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	1ad3      	subs	r3, r2, r3
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d901      	bls.n	8005c70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e1a8      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c70:	4b2b      	ldr	r3, [pc, #172]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 0302 	and.w	r3, r3, #2
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d0f0      	beq.n	8005c5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c7c:	4b28      	ldr	r3, [pc, #160]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	00db      	lsls	r3, r3, #3
 8005c8a:	4925      	ldr	r1, [pc, #148]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	600b      	str	r3, [r1, #0]
 8005c90:	e015      	b.n	8005cbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c92:	4b24      	ldr	r3, [pc, #144]	@ (8005d24 <HAL_RCC_OscConfig+0x244>)
 8005c94:	2200      	movs	r2, #0
 8005c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c98:	f7fe feea 	bl	8004a70 <HAL_GetTick>
 8005c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c9e:	e008      	b.n	8005cb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ca0:	f7fe fee6 	bl	8004a70 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e187      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f003 0302 	and.w	r3, r3, #2
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d1f0      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 0308 	and.w	r3, r3, #8
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d036      	beq.n	8005d38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d016      	beq.n	8005d00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cd2:	4b15      	ldr	r3, [pc, #84]	@ (8005d28 <HAL_RCC_OscConfig+0x248>)
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cd8:	f7fe feca 	bl	8004a70 <HAL_GetTick>
 8005cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cde:	e008      	b.n	8005cf2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ce0:	f7fe fec6 	bl	8004a70 <HAL_GetTick>
 8005ce4:	4602      	mov	r2, r0
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	2b02      	cmp	r3, #2
 8005cec:	d901      	bls.n	8005cf2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e167      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8005d20 <HAL_RCC_OscConfig+0x240>)
 8005cf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cf6:	f003 0302 	and.w	r3, r3, #2
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d0f0      	beq.n	8005ce0 <HAL_RCC_OscConfig+0x200>
 8005cfe:	e01b      	b.n	8005d38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d00:	4b09      	ldr	r3, [pc, #36]	@ (8005d28 <HAL_RCC_OscConfig+0x248>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d06:	f7fe feb3 	bl	8004a70 <HAL_GetTick>
 8005d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d0c:	e00e      	b.n	8005d2c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d0e:	f7fe feaf 	bl	8004a70 <HAL_GetTick>
 8005d12:	4602      	mov	r2, r0
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d907      	bls.n	8005d2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e150      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
 8005d20:	40023800 	.word	0x40023800
 8005d24:	42470000 	.word	0x42470000
 8005d28:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d2c:	4b88      	ldr	r3, [pc, #544]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005d2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d30:	f003 0302 	and.w	r3, r3, #2
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1ea      	bne.n	8005d0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0304 	and.w	r3, r3, #4
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f000 8097 	beq.w	8005e74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d46:	2300      	movs	r3, #0
 8005d48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d4a:	4b81      	ldr	r3, [pc, #516]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10f      	bne.n	8005d76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d56:	2300      	movs	r3, #0
 8005d58:	60bb      	str	r3, [r7, #8]
 8005d5a:	4b7d      	ldr	r3, [pc, #500]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5e:	4a7c      	ldr	r2, [pc, #496]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005d60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d64:	6413      	str	r3, [r2, #64]	@ 0x40
 8005d66:	4b7a      	ldr	r3, [pc, #488]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d6e:	60bb      	str	r3, [r7, #8]
 8005d70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d72:	2301      	movs	r3, #1
 8005d74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d76:	4b77      	ldr	r3, [pc, #476]	@ (8005f54 <HAL_RCC_OscConfig+0x474>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d118      	bne.n	8005db4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d82:	4b74      	ldr	r3, [pc, #464]	@ (8005f54 <HAL_RCC_OscConfig+0x474>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a73      	ldr	r2, [pc, #460]	@ (8005f54 <HAL_RCC_OscConfig+0x474>)
 8005d88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d8e:	f7fe fe6f 	bl	8004a70 <HAL_GetTick>
 8005d92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d94:	e008      	b.n	8005da8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d96:	f7fe fe6b 	bl	8004a70 <HAL_GetTick>
 8005d9a:	4602      	mov	r2, r0
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	d901      	bls.n	8005da8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005da4:	2303      	movs	r3, #3
 8005da6:	e10c      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005da8:	4b6a      	ldr	r3, [pc, #424]	@ (8005f54 <HAL_RCC_OscConfig+0x474>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d0f0      	beq.n	8005d96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	2b01      	cmp	r3, #1
 8005dba:	d106      	bne.n	8005dca <HAL_RCC_OscConfig+0x2ea>
 8005dbc:	4b64      	ldr	r3, [pc, #400]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005dbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dc0:	4a63      	ldr	r2, [pc, #396]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005dc2:	f043 0301 	orr.w	r3, r3, #1
 8005dc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005dc8:	e01c      	b.n	8005e04 <HAL_RCC_OscConfig+0x324>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	2b05      	cmp	r3, #5
 8005dd0:	d10c      	bne.n	8005dec <HAL_RCC_OscConfig+0x30c>
 8005dd2:	4b5f      	ldr	r3, [pc, #380]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dd6:	4a5e      	ldr	r2, [pc, #376]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005dd8:	f043 0304 	orr.w	r3, r3, #4
 8005ddc:	6713      	str	r3, [r2, #112]	@ 0x70
 8005dde:	4b5c      	ldr	r3, [pc, #368]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005de2:	4a5b      	ldr	r2, [pc, #364]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005de4:	f043 0301 	orr.w	r3, r3, #1
 8005de8:	6713      	str	r3, [r2, #112]	@ 0x70
 8005dea:	e00b      	b.n	8005e04 <HAL_RCC_OscConfig+0x324>
 8005dec:	4b58      	ldr	r3, [pc, #352]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005dee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005df0:	4a57      	ldr	r2, [pc, #348]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005df2:	f023 0301 	bic.w	r3, r3, #1
 8005df6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005df8:	4b55      	ldr	r3, [pc, #340]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005dfc:	4a54      	ldr	r2, [pc, #336]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005dfe:	f023 0304 	bic.w	r3, r3, #4
 8005e02:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d015      	beq.n	8005e38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e0c:	f7fe fe30 	bl	8004a70 <HAL_GetTick>
 8005e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e12:	e00a      	b.n	8005e2a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e14:	f7fe fe2c 	bl	8004a70 <HAL_GetTick>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	1ad3      	subs	r3, r2, r3
 8005e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d901      	bls.n	8005e2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e0cb      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e2a:	4b49      	ldr	r3, [pc, #292]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d0ee      	beq.n	8005e14 <HAL_RCC_OscConfig+0x334>
 8005e36:	e014      	b.n	8005e62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e38:	f7fe fe1a 	bl	8004a70 <HAL_GetTick>
 8005e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e3e:	e00a      	b.n	8005e56 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e40:	f7fe fe16 	bl	8004a70 <HAL_GetTick>
 8005e44:	4602      	mov	r2, r0
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	1ad3      	subs	r3, r2, r3
 8005e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d901      	bls.n	8005e56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e0b5      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e56:	4b3e      	ldr	r3, [pc, #248]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e5a:	f003 0302 	and.w	r3, r3, #2
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1ee      	bne.n	8005e40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e62:	7dfb      	ldrb	r3, [r7, #23]
 8005e64:	2b01      	cmp	r3, #1
 8005e66:	d105      	bne.n	8005e74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e68:	4b39      	ldr	r3, [pc, #228]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e6c:	4a38      	ldr	r2, [pc, #224]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005e6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e72:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	699b      	ldr	r3, [r3, #24]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f000 80a1 	beq.w	8005fc0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e7e:	4b34      	ldr	r3, [pc, #208]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f003 030c 	and.w	r3, r3, #12
 8005e86:	2b08      	cmp	r3, #8
 8005e88:	d05c      	beq.n	8005f44 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	2b02      	cmp	r3, #2
 8005e90:	d141      	bne.n	8005f16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e92:	4b31      	ldr	r3, [pc, #196]	@ (8005f58 <HAL_RCC_OscConfig+0x478>)
 8005e94:	2200      	movs	r2, #0
 8005e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e98:	f7fe fdea 	bl	8004a70 <HAL_GetTick>
 8005e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e9e:	e008      	b.n	8005eb2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ea0:	f7fe fde6 	bl	8004a70 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e087      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005eb2:	4b27      	ldr	r3, [pc, #156]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d1f0      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	69da      	ldr	r2, [r3, #28]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a1b      	ldr	r3, [r3, #32]
 8005ec6:	431a      	orrs	r2, r3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ecc:	019b      	lsls	r3, r3, #6
 8005ece:	431a      	orrs	r2, r3
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed4:	085b      	lsrs	r3, r3, #1
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	041b      	lsls	r3, r3, #16
 8005eda:	431a      	orrs	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ee0:	061b      	lsls	r3, r3, #24
 8005ee2:	491b      	ldr	r1, [pc, #108]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8005f58 <HAL_RCC_OscConfig+0x478>)
 8005eea:	2201      	movs	r2, #1
 8005eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eee:	f7fe fdbf 	bl	8004a70 <HAL_GetTick>
 8005ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ef4:	e008      	b.n	8005f08 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ef6:	f7fe fdbb 	bl	8004a70 <HAL_GetTick>
 8005efa:	4602      	mov	r2, r0
 8005efc:	693b      	ldr	r3, [r7, #16]
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d901      	bls.n	8005f08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005f04:	2303      	movs	r3, #3
 8005f06:	e05c      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f08:	4b11      	ldr	r3, [pc, #68]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d0f0      	beq.n	8005ef6 <HAL_RCC_OscConfig+0x416>
 8005f14:	e054      	b.n	8005fc0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f16:	4b10      	ldr	r3, [pc, #64]	@ (8005f58 <HAL_RCC_OscConfig+0x478>)
 8005f18:	2200      	movs	r2, #0
 8005f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f1c:	f7fe fda8 	bl	8004a70 <HAL_GetTick>
 8005f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f22:	e008      	b.n	8005f36 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f24:	f7fe fda4 	bl	8004a70 <HAL_GetTick>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	2b02      	cmp	r3, #2
 8005f30:	d901      	bls.n	8005f36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e045      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f36:	4b06      	ldr	r3, [pc, #24]	@ (8005f50 <HAL_RCC_OscConfig+0x470>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1f0      	bne.n	8005f24 <HAL_RCC_OscConfig+0x444>
 8005f42:	e03d      	b.n	8005fc0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	699b      	ldr	r3, [r3, #24]
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d107      	bne.n	8005f5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e038      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
 8005f50:	40023800 	.word	0x40023800
 8005f54:	40007000 	.word	0x40007000
 8005f58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8005fcc <HAL_RCC_OscConfig+0x4ec>)
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	699b      	ldr	r3, [r3, #24]
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d028      	beq.n	8005fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d121      	bne.n	8005fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d11a      	bne.n	8005fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d111      	bne.n	8005fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fa2:	085b      	lsrs	r3, r3, #1
 8005fa4:	3b01      	subs	r3, #1
 8005fa6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d107      	bne.n	8005fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d001      	beq.n	8005fc0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e000      	b.n	8005fc2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005fc0:	2300      	movs	r3, #0
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3718      	adds	r7, #24
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	bf00      	nop
 8005fcc:	40023800 	.word	0x40023800

08005fd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b084      	sub	sp, #16
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d101      	bne.n	8005fe4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e0cc      	b.n	800617e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005fe4:	4b68      	ldr	r3, [pc, #416]	@ (8006188 <HAL_RCC_ClockConfig+0x1b8>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 0307 	and.w	r3, r3, #7
 8005fec:	683a      	ldr	r2, [r7, #0]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d90c      	bls.n	800600c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ff2:	4b65      	ldr	r3, [pc, #404]	@ (8006188 <HAL_RCC_ClockConfig+0x1b8>)
 8005ff4:	683a      	ldr	r2, [r7, #0]
 8005ff6:	b2d2      	uxtb	r2, r2
 8005ff8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ffa:	4b63      	ldr	r3, [pc, #396]	@ (8006188 <HAL_RCC_ClockConfig+0x1b8>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 0307 	and.w	r3, r3, #7
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	429a      	cmp	r2, r3
 8006006:	d001      	beq.n	800600c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e0b8      	b.n	800617e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 0302 	and.w	r3, r3, #2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d020      	beq.n	800605a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0304 	and.w	r3, r3, #4
 8006020:	2b00      	cmp	r3, #0
 8006022:	d005      	beq.n	8006030 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006024:	4b59      	ldr	r3, [pc, #356]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	4a58      	ldr	r2, [pc, #352]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 800602a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800602e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 0308 	and.w	r3, r3, #8
 8006038:	2b00      	cmp	r3, #0
 800603a:	d005      	beq.n	8006048 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800603c:	4b53      	ldr	r3, [pc, #332]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	4a52      	ldr	r2, [pc, #328]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 8006042:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006046:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006048:	4b50      	ldr	r3, [pc, #320]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	494d      	ldr	r1, [pc, #308]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 8006056:	4313      	orrs	r3, r2
 8006058:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0301 	and.w	r3, r3, #1
 8006062:	2b00      	cmp	r3, #0
 8006064:	d044      	beq.n	80060f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	2b01      	cmp	r3, #1
 800606c:	d107      	bne.n	800607e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800606e:	4b47      	ldr	r3, [pc, #284]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006076:	2b00      	cmp	r3, #0
 8006078:	d119      	bne.n	80060ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e07f      	b.n	800617e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	2b02      	cmp	r3, #2
 8006084:	d003      	beq.n	800608e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800608a:	2b03      	cmp	r3, #3
 800608c:	d107      	bne.n	800609e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800608e:	4b3f      	ldr	r3, [pc, #252]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006096:	2b00      	cmp	r3, #0
 8006098:	d109      	bne.n	80060ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	e06f      	b.n	800617e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800609e:	4b3b      	ldr	r3, [pc, #236]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 0302 	and.w	r3, r3, #2
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d101      	bne.n	80060ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e067      	b.n	800617e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80060ae:	4b37      	ldr	r3, [pc, #220]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	f023 0203 	bic.w	r2, r3, #3
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	4934      	ldr	r1, [pc, #208]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 80060bc:	4313      	orrs	r3, r2
 80060be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80060c0:	f7fe fcd6 	bl	8004a70 <HAL_GetTick>
 80060c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060c6:	e00a      	b.n	80060de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060c8:	f7fe fcd2 	bl	8004a70 <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d901      	bls.n	80060de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e04f      	b.n	800617e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060de:	4b2b      	ldr	r3, [pc, #172]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	f003 020c 	and.w	r2, r3, #12
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d1eb      	bne.n	80060c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80060f0:	4b25      	ldr	r3, [pc, #148]	@ (8006188 <HAL_RCC_ClockConfig+0x1b8>)
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 0307 	and.w	r3, r3, #7
 80060f8:	683a      	ldr	r2, [r7, #0]
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d20c      	bcs.n	8006118 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060fe:	4b22      	ldr	r3, [pc, #136]	@ (8006188 <HAL_RCC_ClockConfig+0x1b8>)
 8006100:	683a      	ldr	r2, [r7, #0]
 8006102:	b2d2      	uxtb	r2, r2
 8006104:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006106:	4b20      	ldr	r3, [pc, #128]	@ (8006188 <HAL_RCC_ClockConfig+0x1b8>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0307 	and.w	r3, r3, #7
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	429a      	cmp	r2, r3
 8006112:	d001      	beq.n	8006118 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e032      	b.n	800617e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f003 0304 	and.w	r3, r3, #4
 8006120:	2b00      	cmp	r3, #0
 8006122:	d008      	beq.n	8006136 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006124:	4b19      	ldr	r3, [pc, #100]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	4916      	ldr	r1, [pc, #88]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 8006132:	4313      	orrs	r3, r2
 8006134:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f003 0308 	and.w	r3, r3, #8
 800613e:	2b00      	cmp	r3, #0
 8006140:	d009      	beq.n	8006156 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006142:	4b12      	ldr	r3, [pc, #72]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	00db      	lsls	r3, r3, #3
 8006150:	490e      	ldr	r1, [pc, #56]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 8006152:	4313      	orrs	r3, r2
 8006154:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006156:	f000 f821 	bl	800619c <HAL_RCC_GetSysClockFreq>
 800615a:	4602      	mov	r2, r0
 800615c:	4b0b      	ldr	r3, [pc, #44]	@ (800618c <HAL_RCC_ClockConfig+0x1bc>)
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	091b      	lsrs	r3, r3, #4
 8006162:	f003 030f 	and.w	r3, r3, #15
 8006166:	490a      	ldr	r1, [pc, #40]	@ (8006190 <HAL_RCC_ClockConfig+0x1c0>)
 8006168:	5ccb      	ldrb	r3, [r1, r3]
 800616a:	fa22 f303 	lsr.w	r3, r2, r3
 800616e:	4a09      	ldr	r2, [pc, #36]	@ (8006194 <HAL_RCC_ClockConfig+0x1c4>)
 8006170:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006172:	4b09      	ldr	r3, [pc, #36]	@ (8006198 <HAL_RCC_ClockConfig+0x1c8>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4618      	mov	r0, r3
 8006178:	f7fe fc36 	bl	80049e8 <HAL_InitTick>

  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	40023c00 	.word	0x40023c00
 800618c:	40023800 	.word	0x40023800
 8006190:	0800e22c 	.word	0x0800e22c
 8006194:	20000014 	.word	0x20000014
 8006198:	20000018 	.word	0x20000018

0800619c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800619c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061a0:	b090      	sub	sp, #64	@ 0x40
 80061a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80061a4:	2300      	movs	r3, #0
 80061a6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80061a8:	2300      	movs	r3, #0
 80061aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80061ac:	2300      	movs	r3, #0
 80061ae:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80061b0:	2300      	movs	r3, #0
 80061b2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80061b4:	4b59      	ldr	r3, [pc, #356]	@ (800631c <HAL_RCC_GetSysClockFreq+0x180>)
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f003 030c 	and.w	r3, r3, #12
 80061bc:	2b08      	cmp	r3, #8
 80061be:	d00d      	beq.n	80061dc <HAL_RCC_GetSysClockFreq+0x40>
 80061c0:	2b08      	cmp	r3, #8
 80061c2:	f200 80a1 	bhi.w	8006308 <HAL_RCC_GetSysClockFreq+0x16c>
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d002      	beq.n	80061d0 <HAL_RCC_GetSysClockFreq+0x34>
 80061ca:	2b04      	cmp	r3, #4
 80061cc:	d003      	beq.n	80061d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80061ce:	e09b      	b.n	8006308 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80061d0:	4b53      	ldr	r3, [pc, #332]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x184>)
 80061d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80061d4:	e09b      	b.n	800630e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80061d6:	4b53      	ldr	r3, [pc, #332]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x188>)
 80061d8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80061da:	e098      	b.n	800630e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80061dc:	4b4f      	ldr	r3, [pc, #316]	@ (800631c <HAL_RCC_GetSysClockFreq+0x180>)
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061e4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80061e6:	4b4d      	ldr	r3, [pc, #308]	@ (800631c <HAL_RCC_GetSysClockFreq+0x180>)
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d028      	beq.n	8006244 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061f2:	4b4a      	ldr	r3, [pc, #296]	@ (800631c <HAL_RCC_GetSysClockFreq+0x180>)
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	099b      	lsrs	r3, r3, #6
 80061f8:	2200      	movs	r2, #0
 80061fa:	623b      	str	r3, [r7, #32]
 80061fc:	627a      	str	r2, [r7, #36]	@ 0x24
 80061fe:	6a3b      	ldr	r3, [r7, #32]
 8006200:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006204:	2100      	movs	r1, #0
 8006206:	4b47      	ldr	r3, [pc, #284]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x188>)
 8006208:	fb03 f201 	mul.w	r2, r3, r1
 800620c:	2300      	movs	r3, #0
 800620e:	fb00 f303 	mul.w	r3, r0, r3
 8006212:	4413      	add	r3, r2
 8006214:	4a43      	ldr	r2, [pc, #268]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x188>)
 8006216:	fba0 1202 	umull	r1, r2, r0, r2
 800621a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800621c:	460a      	mov	r2, r1
 800621e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006220:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006222:	4413      	add	r3, r2
 8006224:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006228:	2200      	movs	r2, #0
 800622a:	61bb      	str	r3, [r7, #24]
 800622c:	61fa      	str	r2, [r7, #28]
 800622e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006232:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006236:	f7fa fd0f 	bl	8000c58 <__aeabi_uldivmod>
 800623a:	4602      	mov	r2, r0
 800623c:	460b      	mov	r3, r1
 800623e:	4613      	mov	r3, r2
 8006240:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006242:	e053      	b.n	80062ec <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006244:	4b35      	ldr	r3, [pc, #212]	@ (800631c <HAL_RCC_GetSysClockFreq+0x180>)
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	099b      	lsrs	r3, r3, #6
 800624a:	2200      	movs	r2, #0
 800624c:	613b      	str	r3, [r7, #16]
 800624e:	617a      	str	r2, [r7, #20]
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006256:	f04f 0b00 	mov.w	fp, #0
 800625a:	4652      	mov	r2, sl
 800625c:	465b      	mov	r3, fp
 800625e:	f04f 0000 	mov.w	r0, #0
 8006262:	f04f 0100 	mov.w	r1, #0
 8006266:	0159      	lsls	r1, r3, #5
 8006268:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800626c:	0150      	lsls	r0, r2, #5
 800626e:	4602      	mov	r2, r0
 8006270:	460b      	mov	r3, r1
 8006272:	ebb2 080a 	subs.w	r8, r2, sl
 8006276:	eb63 090b 	sbc.w	r9, r3, fp
 800627a:	f04f 0200 	mov.w	r2, #0
 800627e:	f04f 0300 	mov.w	r3, #0
 8006282:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006286:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800628a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800628e:	ebb2 0408 	subs.w	r4, r2, r8
 8006292:	eb63 0509 	sbc.w	r5, r3, r9
 8006296:	f04f 0200 	mov.w	r2, #0
 800629a:	f04f 0300 	mov.w	r3, #0
 800629e:	00eb      	lsls	r3, r5, #3
 80062a0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062a4:	00e2      	lsls	r2, r4, #3
 80062a6:	4614      	mov	r4, r2
 80062a8:	461d      	mov	r5, r3
 80062aa:	eb14 030a 	adds.w	r3, r4, sl
 80062ae:	603b      	str	r3, [r7, #0]
 80062b0:	eb45 030b 	adc.w	r3, r5, fp
 80062b4:	607b      	str	r3, [r7, #4]
 80062b6:	f04f 0200 	mov.w	r2, #0
 80062ba:	f04f 0300 	mov.w	r3, #0
 80062be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80062c2:	4629      	mov	r1, r5
 80062c4:	028b      	lsls	r3, r1, #10
 80062c6:	4621      	mov	r1, r4
 80062c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062cc:	4621      	mov	r1, r4
 80062ce:	028a      	lsls	r2, r1, #10
 80062d0:	4610      	mov	r0, r2
 80062d2:	4619      	mov	r1, r3
 80062d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062d6:	2200      	movs	r2, #0
 80062d8:	60bb      	str	r3, [r7, #8]
 80062da:	60fa      	str	r2, [r7, #12]
 80062dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062e0:	f7fa fcba 	bl	8000c58 <__aeabi_uldivmod>
 80062e4:	4602      	mov	r2, r0
 80062e6:	460b      	mov	r3, r1
 80062e8:	4613      	mov	r3, r2
 80062ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80062ec:	4b0b      	ldr	r3, [pc, #44]	@ (800631c <HAL_RCC_GetSysClockFreq+0x180>)
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	0c1b      	lsrs	r3, r3, #16
 80062f2:	f003 0303 	and.w	r3, r3, #3
 80062f6:	3301      	adds	r3, #1
 80062f8:	005b      	lsls	r3, r3, #1
 80062fa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80062fc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80062fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006300:	fbb2 f3f3 	udiv	r3, r2, r3
 8006304:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006306:	e002      	b.n	800630e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006308:	4b05      	ldr	r3, [pc, #20]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x184>)
 800630a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800630c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800630e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006310:	4618      	mov	r0, r3
 8006312:	3740      	adds	r7, #64	@ 0x40
 8006314:	46bd      	mov	sp, r7
 8006316:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800631a:	bf00      	nop
 800631c:	40023800 	.word	0x40023800
 8006320:	00f42400 	.word	0x00f42400
 8006324:	017d7840 	.word	0x017d7840

08006328 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006328:	b480      	push	{r7}
 800632a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800632c:	4b03      	ldr	r3, [pc, #12]	@ (800633c <HAL_RCC_GetHCLKFreq+0x14>)
 800632e:	681b      	ldr	r3, [r3, #0]
}
 8006330:	4618      	mov	r0, r3
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop
 800633c:	20000014 	.word	0x20000014

08006340 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006344:	f7ff fff0 	bl	8006328 <HAL_RCC_GetHCLKFreq>
 8006348:	4602      	mov	r2, r0
 800634a:	4b05      	ldr	r3, [pc, #20]	@ (8006360 <HAL_RCC_GetPCLK1Freq+0x20>)
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	0a9b      	lsrs	r3, r3, #10
 8006350:	f003 0307 	and.w	r3, r3, #7
 8006354:	4903      	ldr	r1, [pc, #12]	@ (8006364 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006356:	5ccb      	ldrb	r3, [r1, r3]
 8006358:	fa22 f303 	lsr.w	r3, r2, r3
}
 800635c:	4618      	mov	r0, r3
 800635e:	bd80      	pop	{r7, pc}
 8006360:	40023800 	.word	0x40023800
 8006364:	0800e23c 	.word	0x0800e23c

08006368 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800636c:	f7ff ffdc 	bl	8006328 <HAL_RCC_GetHCLKFreq>
 8006370:	4602      	mov	r2, r0
 8006372:	4b05      	ldr	r3, [pc, #20]	@ (8006388 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	0b5b      	lsrs	r3, r3, #13
 8006378:	f003 0307 	and.w	r3, r3, #7
 800637c:	4903      	ldr	r1, [pc, #12]	@ (800638c <HAL_RCC_GetPCLK2Freq+0x24>)
 800637e:	5ccb      	ldrb	r3, [r1, r3]
 8006380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006384:	4618      	mov	r0, r3
 8006386:	bd80      	pop	{r7, pc}
 8006388:	40023800 	.word	0x40023800
 800638c:	0800e23c 	.word	0x0800e23c

08006390 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b082      	sub	sp, #8
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d101      	bne.n	80063a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e07b      	b.n	800649a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d108      	bne.n	80063bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063b2:	d009      	beq.n	80063c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	61da      	str	r2, [r3, #28]
 80063ba:	e005      	b.n	80063c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2200      	movs	r2, #0
 80063c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d106      	bne.n	80063e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f7fd ffee 	bl	80043c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2202      	movs	r2, #2
 80063ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006410:	431a      	orrs	r2, r3
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800641a:	431a      	orrs	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	691b      	ldr	r3, [r3, #16]
 8006420:	f003 0302 	and.w	r3, r3, #2
 8006424:	431a      	orrs	r2, r3
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	695b      	ldr	r3, [r3, #20]
 800642a:	f003 0301 	and.w	r3, r3, #1
 800642e:	431a      	orrs	r2, r3
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	699b      	ldr	r3, [r3, #24]
 8006434:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006438:	431a      	orrs	r2, r3
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	69db      	ldr	r3, [r3, #28]
 800643e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006442:	431a      	orrs	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6a1b      	ldr	r3, [r3, #32]
 8006448:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800644c:	ea42 0103 	orr.w	r1, r2, r3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006454:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	430a      	orrs	r2, r1
 800645e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	0c1b      	lsrs	r3, r3, #16
 8006466:	f003 0104 	and.w	r1, r3, #4
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800646e:	f003 0210 	and.w	r2, r3, #16
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	430a      	orrs	r2, r1
 8006478:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	69da      	ldr	r2, [r3, #28]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006488:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3708      	adds	r7, #8
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}

080064a2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064a2:	b580      	push	{r7, lr}
 80064a4:	b088      	sub	sp, #32
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	60f8      	str	r0, [r7, #12]
 80064aa:	60b9      	str	r1, [r7, #8]
 80064ac:	603b      	str	r3, [r7, #0]
 80064ae:	4613      	mov	r3, r2
 80064b0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064b2:	f7fe fadd 	bl	8004a70 <HAL_GetTick>
 80064b6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80064b8:	88fb      	ldrh	r3, [r7, #6]
 80064ba:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d001      	beq.n	80064cc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80064c8:	2302      	movs	r3, #2
 80064ca:	e12a      	b.n	8006722 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d002      	beq.n	80064d8 <HAL_SPI_Transmit+0x36>
 80064d2:	88fb      	ldrh	r3, [r7, #6]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d101      	bne.n	80064dc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	e122      	b.n	8006722 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d101      	bne.n	80064ea <HAL_SPI_Transmit+0x48>
 80064e6:	2302      	movs	r3, #2
 80064e8:	e11b      	b.n	8006722 <HAL_SPI_Transmit+0x280>
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2201      	movs	r2, #1
 80064ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2203      	movs	r2, #3
 80064f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	68ba      	ldr	r2, [r7, #8]
 8006504:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	88fa      	ldrh	r2, [r7, #6]
 800650a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	88fa      	ldrh	r2, [r7, #6]
 8006510:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006538:	d10f      	bne.n	800655a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006548:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006558:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006564:	2b40      	cmp	r3, #64	@ 0x40
 8006566:	d007      	beq.n	8006578 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006576:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006580:	d152      	bne.n	8006628 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	685b      	ldr	r3, [r3, #4]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d002      	beq.n	8006590 <HAL_SPI_Transmit+0xee>
 800658a:	8b7b      	ldrh	r3, [r7, #26]
 800658c:	2b01      	cmp	r3, #1
 800658e:	d145      	bne.n	800661c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006594:	881a      	ldrh	r2, [r3, #0]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065a0:	1c9a      	adds	r2, r3, #2
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	3b01      	subs	r3, #1
 80065ae:	b29a      	uxth	r2, r3
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80065b4:	e032      	b.n	800661c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f003 0302 	and.w	r3, r3, #2
 80065c0:	2b02      	cmp	r3, #2
 80065c2:	d112      	bne.n	80065ea <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065c8:	881a      	ldrh	r2, [r3, #0]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065d4:	1c9a      	adds	r2, r3, #2
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065de:	b29b      	uxth	r3, r3
 80065e0:	3b01      	subs	r3, #1
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80065e8:	e018      	b.n	800661c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065ea:	f7fe fa41 	bl	8004a70 <HAL_GetTick>
 80065ee:	4602      	mov	r2, r0
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	683a      	ldr	r2, [r7, #0]
 80065f6:	429a      	cmp	r2, r3
 80065f8:	d803      	bhi.n	8006602 <HAL_SPI_Transmit+0x160>
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006600:	d102      	bne.n	8006608 <HAL_SPI_Transmit+0x166>
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d109      	bne.n	800661c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2201      	movs	r2, #1
 800660c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2200      	movs	r2, #0
 8006614:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006618:	2303      	movs	r3, #3
 800661a:	e082      	b.n	8006722 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006620:	b29b      	uxth	r3, r3
 8006622:	2b00      	cmp	r3, #0
 8006624:	d1c7      	bne.n	80065b6 <HAL_SPI_Transmit+0x114>
 8006626:	e053      	b.n	80066d0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d002      	beq.n	8006636 <HAL_SPI_Transmit+0x194>
 8006630:	8b7b      	ldrh	r3, [r7, #26]
 8006632:	2b01      	cmp	r3, #1
 8006634:	d147      	bne.n	80066c6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	330c      	adds	r3, #12
 8006640:	7812      	ldrb	r2, [r2, #0]
 8006642:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006648:	1c5a      	adds	r2, r3, #1
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006652:	b29b      	uxth	r3, r3
 8006654:	3b01      	subs	r3, #1
 8006656:	b29a      	uxth	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800665c:	e033      	b.n	80066c6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	f003 0302 	and.w	r3, r3, #2
 8006668:	2b02      	cmp	r3, #2
 800666a:	d113      	bne.n	8006694 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	330c      	adds	r3, #12
 8006676:	7812      	ldrb	r2, [r2, #0]
 8006678:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800667e:	1c5a      	adds	r2, r3, #1
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006688:	b29b      	uxth	r3, r3
 800668a:	3b01      	subs	r3, #1
 800668c:	b29a      	uxth	r2, r3
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006692:	e018      	b.n	80066c6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006694:	f7fe f9ec 	bl	8004a70 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	69fb      	ldr	r3, [r7, #28]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	683a      	ldr	r2, [r7, #0]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d803      	bhi.n	80066ac <HAL_SPI_Transmit+0x20a>
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066aa:	d102      	bne.n	80066b2 <HAL_SPI_Transmit+0x210>
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d109      	bne.n	80066c6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2201      	movs	r2, #1
 80066b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e02d      	b.n	8006722 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1c6      	bne.n	800665e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80066d0:	69fa      	ldr	r2, [r7, #28]
 80066d2:	6839      	ldr	r1, [r7, #0]
 80066d4:	68f8      	ldr	r0, [r7, #12]
 80066d6:	f000 fbd9 	bl	8006e8c <SPI_EndRxTxTransaction>
 80066da:	4603      	mov	r3, r0
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d002      	beq.n	80066e6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2220      	movs	r2, #32
 80066e4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d10a      	bne.n	8006704 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80066ee:	2300      	movs	r3, #0
 80066f0:	617b      	str	r3, [r7, #20]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	68db      	ldr	r3, [r3, #12]
 80066f8:	617b      	str	r3, [r7, #20]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	617b      	str	r3, [r7, #20]
 8006702:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006718:	2b00      	cmp	r3, #0
 800671a:	d001      	beq.n	8006720 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e000      	b.n	8006722 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006720:	2300      	movs	r3, #0
  }
}
 8006722:	4618      	mov	r0, r3
 8006724:	3720      	adds	r7, #32
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}

0800672a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800672a:	b580      	push	{r7, lr}
 800672c:	b088      	sub	sp, #32
 800672e:	af02      	add	r7, sp, #8
 8006730:	60f8      	str	r0, [r7, #12]
 8006732:	60b9      	str	r1, [r7, #8]
 8006734:	603b      	str	r3, [r7, #0]
 8006736:	4613      	mov	r3, r2
 8006738:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006740:	b2db      	uxtb	r3, r3
 8006742:	2b01      	cmp	r3, #1
 8006744:	d001      	beq.n	800674a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006746:	2302      	movs	r3, #2
 8006748:	e104      	b.n	8006954 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006752:	d112      	bne.n	800677a <HAL_SPI_Receive+0x50>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d10e      	bne.n	800677a <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2204      	movs	r2, #4
 8006760:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006764:	88fa      	ldrh	r2, [r7, #6]
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	9300      	str	r3, [sp, #0]
 800676a:	4613      	mov	r3, r2
 800676c:	68ba      	ldr	r2, [r7, #8]
 800676e:	68b9      	ldr	r1, [r7, #8]
 8006770:	68f8      	ldr	r0, [r7, #12]
 8006772:	f000 f8f3 	bl	800695c <HAL_SPI_TransmitReceive>
 8006776:	4603      	mov	r3, r0
 8006778:	e0ec      	b.n	8006954 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800677a:	f7fe f979 	bl	8004a70 <HAL_GetTick>
 800677e:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d002      	beq.n	800678c <HAL_SPI_Receive+0x62>
 8006786:	88fb      	ldrh	r3, [r7, #6]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d101      	bne.n	8006790 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e0e1      	b.n	8006954 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006796:	2b01      	cmp	r3, #1
 8006798:	d101      	bne.n	800679e <HAL_SPI_Receive+0x74>
 800679a:	2302      	movs	r3, #2
 800679c:	e0da      	b.n	8006954 <HAL_SPI_Receive+0x22a>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2204      	movs	r2, #4
 80067aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2200      	movs	r2, #0
 80067b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	68ba      	ldr	r2, [r7, #8]
 80067b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	88fa      	ldrh	r2, [r7, #6]
 80067be:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	88fa      	ldrh	r2, [r7, #6]
 80067c4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2200      	movs	r2, #0
 80067d0:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2200      	movs	r2, #0
 80067d6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2200      	movs	r2, #0
 80067dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067ec:	d10f      	bne.n	800680e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800680c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006818:	2b40      	cmp	r3, #64	@ 0x40
 800681a:	d007      	beq.n	800682c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800682a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d170      	bne.n	8006916 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006834:	e035      	b.n	80068a2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	f003 0301 	and.w	r3, r3, #1
 8006840:	2b01      	cmp	r3, #1
 8006842:	d115      	bne.n	8006870 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f103 020c 	add.w	r2, r3, #12
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006850:	7812      	ldrb	r2, [r2, #0]
 8006852:	b2d2      	uxtb	r2, r2
 8006854:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685a:	1c5a      	adds	r2, r3, #1
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006864:	b29b      	uxth	r3, r3
 8006866:	3b01      	subs	r3, #1
 8006868:	b29a      	uxth	r2, r3
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800686e:	e018      	b.n	80068a2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006870:	f7fe f8fe 	bl	8004a70 <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	683a      	ldr	r2, [r7, #0]
 800687c:	429a      	cmp	r2, r3
 800687e:	d803      	bhi.n	8006888 <HAL_SPI_Receive+0x15e>
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006886:	d102      	bne.n	800688e <HAL_SPI_Receive+0x164>
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d109      	bne.n	80068a2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2200      	movs	r2, #0
 800689a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e058      	b.n	8006954 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d1c4      	bne.n	8006836 <HAL_SPI_Receive+0x10c>
 80068ac:	e038      	b.n	8006920 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f003 0301 	and.w	r3, r3, #1
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d113      	bne.n	80068e4 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68da      	ldr	r2, [r3, #12]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068c6:	b292      	uxth	r2, r2
 80068c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068ce:	1c9a      	adds	r2, r3, #2
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068d8:	b29b      	uxth	r3, r3
 80068da:	3b01      	subs	r3, #1
 80068dc:	b29a      	uxth	r2, r3
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80068e2:	e018      	b.n	8006916 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068e4:	f7fe f8c4 	bl	8004a70 <HAL_GetTick>
 80068e8:	4602      	mov	r2, r0
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	683a      	ldr	r2, [r7, #0]
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d803      	bhi.n	80068fc <HAL_SPI_Receive+0x1d2>
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068fa:	d102      	bne.n	8006902 <HAL_SPI_Receive+0x1d8>
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d109      	bne.n	8006916 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2201      	movs	r2, #1
 8006906:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	2200      	movs	r2, #0
 800690e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	e01e      	b.n	8006954 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800691a:	b29b      	uxth	r3, r3
 800691c:	2b00      	cmp	r3, #0
 800691e:	d1c6      	bne.n	80068ae <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006920:	697a      	ldr	r2, [r7, #20]
 8006922:	6839      	ldr	r1, [r7, #0]
 8006924:	68f8      	ldr	r0, [r7, #12]
 8006926:	f000 fa4b 	bl	8006dc0 <SPI_EndRxTransaction>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d002      	beq.n	8006936 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2220      	movs	r2, #32
 8006934:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2201      	movs	r2, #1
 800693a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2200      	movs	r2, #0
 8006942:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800694a:	2b00      	cmp	r3, #0
 800694c:	d001      	beq.n	8006952 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e000      	b.n	8006954 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006952:	2300      	movs	r3, #0
  }
}
 8006954:	4618      	mov	r0, r3
 8006956:	3718      	adds	r7, #24
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}

0800695c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b08a      	sub	sp, #40	@ 0x28
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	607a      	str	r2, [r7, #4]
 8006968:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800696a:	2301      	movs	r3, #1
 800696c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800696e:	f7fe f87f 	bl	8004a70 <HAL_GetTick>
 8006972:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800697a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006982:	887b      	ldrh	r3, [r7, #2]
 8006984:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006986:	7ffb      	ldrb	r3, [r7, #31]
 8006988:	2b01      	cmp	r3, #1
 800698a:	d00c      	beq.n	80069a6 <HAL_SPI_TransmitReceive+0x4a>
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006992:	d106      	bne.n	80069a2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d102      	bne.n	80069a2 <HAL_SPI_TransmitReceive+0x46>
 800699c:	7ffb      	ldrb	r3, [r7, #31]
 800699e:	2b04      	cmp	r3, #4
 80069a0:	d001      	beq.n	80069a6 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80069a2:	2302      	movs	r3, #2
 80069a4:	e17f      	b.n	8006ca6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d005      	beq.n	80069b8 <HAL_SPI_TransmitReceive+0x5c>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d002      	beq.n	80069b8 <HAL_SPI_TransmitReceive+0x5c>
 80069b2:	887b      	ldrh	r3, [r7, #2]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d101      	bne.n	80069bc <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e174      	b.n	8006ca6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80069c2:	2b01      	cmp	r3, #1
 80069c4:	d101      	bne.n	80069ca <HAL_SPI_TransmitReceive+0x6e>
 80069c6:	2302      	movs	r3, #2
 80069c8:	e16d      	b.n	8006ca6 <HAL_SPI_TransmitReceive+0x34a>
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2201      	movs	r2, #1
 80069ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	2b04      	cmp	r3, #4
 80069dc:	d003      	beq.n	80069e6 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2205      	movs	r2, #5
 80069e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2200      	movs	r2, #0
 80069ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	887a      	ldrh	r2, [r7, #2]
 80069f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	887a      	ldrh	r2, [r7, #2]
 80069fc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	68ba      	ldr	r2, [r7, #8]
 8006a02:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	887a      	ldrh	r2, [r7, #2]
 8006a08:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	887a      	ldrh	r2, [r7, #2]
 8006a0e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2200      	movs	r2, #0
 8006a14:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a26:	2b40      	cmp	r3, #64	@ 0x40
 8006a28:	d007      	beq.n	8006a3a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681a      	ldr	r2, [r3, #0]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006a42:	d17e      	bne.n	8006b42 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d002      	beq.n	8006a52 <HAL_SPI_TransmitReceive+0xf6>
 8006a4c:	8afb      	ldrh	r3, [r7, #22]
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d16c      	bne.n	8006b2c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a56:	881a      	ldrh	r2, [r3, #0]
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a62:	1c9a      	adds	r2, r3, #2
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a76:	e059      	b.n	8006b2c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	f003 0302 	and.w	r3, r3, #2
 8006a82:	2b02      	cmp	r3, #2
 8006a84:	d11b      	bne.n	8006abe <HAL_SPI_TransmitReceive+0x162>
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d016      	beq.n	8006abe <HAL_SPI_TransmitReceive+0x162>
 8006a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a92:	2b01      	cmp	r3, #1
 8006a94:	d113      	bne.n	8006abe <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a9a:	881a      	ldrh	r2, [r3, #0]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aa6:	1c9a      	adds	r2, r3, #2
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	3b01      	subs	r3, #1
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006aba:	2300      	movs	r3, #0
 8006abc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	f003 0301 	and.w	r3, r3, #1
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d119      	bne.n	8006b00 <HAL_SPI_TransmitReceive+0x1a4>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d014      	beq.n	8006b00 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68da      	ldr	r2, [r3, #12]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae0:	b292      	uxth	r2, r2
 8006ae2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ae8:	1c9a      	adds	r2, r3, #2
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	3b01      	subs	r3, #1
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006afc:	2301      	movs	r3, #1
 8006afe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006b00:	f7fd ffb6 	bl	8004a70 <HAL_GetTick>
 8006b04:	4602      	mov	r2, r0
 8006b06:	6a3b      	ldr	r3, [r7, #32]
 8006b08:	1ad3      	subs	r3, r2, r3
 8006b0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d80d      	bhi.n	8006b2c <HAL_SPI_TransmitReceive+0x1d0>
 8006b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b16:	d009      	beq.n	8006b2c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2200      	movs	r2, #0
 8006b24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006b28:	2303      	movs	r3, #3
 8006b2a:	e0bc      	b.n	8006ca6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1a0      	bne.n	8006a78 <HAL_SPI_TransmitReceive+0x11c>
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b3a:	b29b      	uxth	r3, r3
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d19b      	bne.n	8006a78 <HAL_SPI_TransmitReceive+0x11c>
 8006b40:	e082      	b.n	8006c48 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d002      	beq.n	8006b50 <HAL_SPI_TransmitReceive+0x1f4>
 8006b4a:	8afb      	ldrh	r3, [r7, #22]
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d171      	bne.n	8006c34 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	330c      	adds	r3, #12
 8006b5a:	7812      	ldrb	r2, [r2, #0]
 8006b5c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b62:	1c5a      	adds	r2, r3, #1
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	b29a      	uxth	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b76:	e05d      	b.n	8006c34 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f003 0302 	and.w	r3, r3, #2
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d11c      	bne.n	8006bc0 <HAL_SPI_TransmitReceive+0x264>
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d017      	beq.n	8006bc0 <HAL_SPI_TransmitReceive+0x264>
 8006b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d114      	bne.n	8006bc0 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	330c      	adds	r3, #12
 8006ba0:	7812      	ldrb	r2, [r2, #0]
 8006ba2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ba8:	1c5a      	adds	r2, r3, #1
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	b29a      	uxth	r2, r3
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f003 0301 	and.w	r3, r3, #1
 8006bca:	2b01      	cmp	r3, #1
 8006bcc:	d119      	bne.n	8006c02 <HAL_SPI_TransmitReceive+0x2a6>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d014      	beq.n	8006c02 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68da      	ldr	r2, [r3, #12]
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be2:	b2d2      	uxtb	r2, r2
 8006be4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bea:	1c5a      	adds	r2, r3, #1
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	3b01      	subs	r3, #1
 8006bf8:	b29a      	uxth	r2, r3
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c02:	f7fd ff35 	bl	8004a70 <HAL_GetTick>
 8006c06:	4602      	mov	r2, r0
 8006c08:	6a3b      	ldr	r3, [r7, #32]
 8006c0a:	1ad3      	subs	r3, r2, r3
 8006c0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d803      	bhi.n	8006c1a <HAL_SPI_TransmitReceive+0x2be>
 8006c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c18:	d102      	bne.n	8006c20 <HAL_SPI_TransmitReceive+0x2c4>
 8006c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d109      	bne.n	8006c34 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e038      	b.n	8006ca6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d19c      	bne.n	8006b78 <HAL_SPI_TransmitReceive+0x21c>
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d197      	bne.n	8006b78 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c48:	6a3a      	ldr	r2, [r7, #32]
 8006c4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006c4c:	68f8      	ldr	r0, [r7, #12]
 8006c4e:	f000 f91d 	bl	8006e8c <SPI_EndRxTxTransaction>
 8006c52:	4603      	mov	r3, r0
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d008      	beq.n	8006c6a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e01d      	b.n	8006ca6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10a      	bne.n	8006c88 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c72:	2300      	movs	r3, #0
 8006c74:	613b      	str	r3, [r7, #16]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	68db      	ldr	r3, [r3, #12]
 8006c7c:	613b      	str	r3, [r7, #16]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	613b      	str	r3, [r7, #16]
 8006c86:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2200      	movs	r2, #0
 8006c94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d001      	beq.n	8006ca4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e000      	b.n	8006ca6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006ca4:	2300      	movs	r3, #0
  }
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3728      	adds	r7, #40	@ 0x28
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
	...

08006cb0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b088      	sub	sp, #32
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	603b      	str	r3, [r7, #0]
 8006cbc:	4613      	mov	r3, r2
 8006cbe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006cc0:	f7fd fed6 	bl	8004a70 <HAL_GetTick>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc8:	1a9b      	subs	r3, r3, r2
 8006cca:	683a      	ldr	r2, [r7, #0]
 8006ccc:	4413      	add	r3, r2
 8006cce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006cd0:	f7fd fece 	bl	8004a70 <HAL_GetTick>
 8006cd4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006cd6:	4b39      	ldr	r3, [pc, #228]	@ (8006dbc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	015b      	lsls	r3, r3, #5
 8006cdc:	0d1b      	lsrs	r3, r3, #20
 8006cde:	69fa      	ldr	r2, [r7, #28]
 8006ce0:	fb02 f303 	mul.w	r3, r2, r3
 8006ce4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ce6:	e054      	b.n	8006d92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cee:	d050      	beq.n	8006d92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006cf0:	f7fd febe 	bl	8004a70 <HAL_GetTick>
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	69bb      	ldr	r3, [r7, #24]
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	69fa      	ldr	r2, [r7, #28]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d902      	bls.n	8006d06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d13d      	bne.n	8006d82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006d14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d1e:	d111      	bne.n	8006d44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d28:	d004      	beq.n	8006d34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d32:	d107      	bne.n	8006d44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d4c:	d10f      	bne.n	8006d6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d5c:	601a      	str	r2, [r3, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2201      	movs	r2, #1
 8006d72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	e017      	b.n	8006db2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d101      	bne.n	8006d8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d88:	2300      	movs	r3, #0
 8006d8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	689a      	ldr	r2, [r3, #8]
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	68ba      	ldr	r2, [r7, #8]
 8006d9e:	429a      	cmp	r2, r3
 8006da0:	bf0c      	ite	eq
 8006da2:	2301      	moveq	r3, #1
 8006da4:	2300      	movne	r3, #0
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	461a      	mov	r2, r3
 8006daa:	79fb      	ldrb	r3, [r7, #7]
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d19b      	bne.n	8006ce8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006db0:	2300      	movs	r3, #0
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3720      	adds	r7, #32
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	20000014 	.word	0x20000014

08006dc0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b086      	sub	sp, #24
 8006dc4:	af02      	add	r7, sp, #8
 8006dc6:	60f8      	str	r0, [r7, #12]
 8006dc8:	60b9      	str	r1, [r7, #8]
 8006dca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006dd4:	d111      	bne.n	8006dfa <SPI_EndRxTransaction+0x3a>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dde:	d004      	beq.n	8006dea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006de8:	d107      	bne.n	8006dfa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006df8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e02:	d12a      	bne.n	8006e5a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e0c:	d012      	beq.n	8006e34 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	9300      	str	r3, [sp, #0]
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	2200      	movs	r2, #0
 8006e16:	2180      	movs	r1, #128	@ 0x80
 8006e18:	68f8      	ldr	r0, [r7, #12]
 8006e1a:	f7ff ff49 	bl	8006cb0 <SPI_WaitFlagStateUntilTimeout>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d02d      	beq.n	8006e80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e28:	f043 0220 	orr.w	r2, r3, #32
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006e30:	2303      	movs	r3, #3
 8006e32:	e026      	b.n	8006e82 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	2101      	movs	r1, #1
 8006e3e:	68f8      	ldr	r0, [r7, #12]
 8006e40:	f7ff ff36 	bl	8006cb0 <SPI_WaitFlagStateUntilTimeout>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d01a      	beq.n	8006e80 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e4e:	f043 0220 	orr.w	r2, r3, #32
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e013      	b.n	8006e82 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	9300      	str	r3, [sp, #0]
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	2200      	movs	r2, #0
 8006e62:	2101      	movs	r1, #1
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	f7ff ff23 	bl	8006cb0 <SPI_WaitFlagStateUntilTimeout>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d007      	beq.n	8006e80 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e74:	f043 0220 	orr.w	r2, r3, #32
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	e000      	b.n	8006e82 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006e80:	2300      	movs	r3, #0
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3710      	adds	r7, #16
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
	...

08006e8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b088      	sub	sp, #32
 8006e90:	af02      	add	r7, sp, #8
 8006e92:	60f8      	str	r0, [r7, #12]
 8006e94:	60b9      	str	r1, [r7, #8]
 8006e96:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	9300      	str	r3, [sp, #0]
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	2102      	movs	r1, #2
 8006ea2:	68f8      	ldr	r0, [r7, #12]
 8006ea4:	f7ff ff04 	bl	8006cb0 <SPI_WaitFlagStateUntilTimeout>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d007      	beq.n	8006ebe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eb2:	f043 0220 	orr.w	r2, r3, #32
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	e032      	b.n	8006f24 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006ebe:	4b1b      	ldr	r3, [pc, #108]	@ (8006f2c <SPI_EndRxTxTransaction+0xa0>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a1b      	ldr	r2, [pc, #108]	@ (8006f30 <SPI_EndRxTxTransaction+0xa4>)
 8006ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8006ec8:	0d5b      	lsrs	r3, r3, #21
 8006eca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006ece:	fb02 f303 	mul.w	r3, r2, r3
 8006ed2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006edc:	d112      	bne.n	8006f04 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	9300      	str	r3, [sp, #0]
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	2180      	movs	r1, #128	@ 0x80
 8006ee8:	68f8      	ldr	r0, [r7, #12]
 8006eea:	f7ff fee1 	bl	8006cb0 <SPI_WaitFlagStateUntilTimeout>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d016      	beq.n	8006f22 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ef8:	f043 0220 	orr.w	r2, r3, #32
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006f00:	2303      	movs	r3, #3
 8006f02:	e00f      	b.n	8006f24 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00a      	beq.n	8006f20 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	3b01      	subs	r3, #1
 8006f0e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f1a:	2b80      	cmp	r3, #128	@ 0x80
 8006f1c:	d0f2      	beq.n	8006f04 <SPI_EndRxTxTransaction+0x78>
 8006f1e:	e000      	b.n	8006f22 <SPI_EndRxTxTransaction+0x96>
        break;
 8006f20:	bf00      	nop
  }

  return HAL_OK;
 8006f22:	2300      	movs	r3, #0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3718      	adds	r7, #24
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	20000014 	.word	0x20000014
 8006f30:	165e9f81 	.word	0x165e9f81

08006f34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d101      	bne.n	8006f46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e041      	b.n	8006fca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d106      	bne.n	8006f60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f7fd fa7a 	bl	8004454 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2202      	movs	r2, #2
 8006f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	3304      	adds	r3, #4
 8006f70:	4619      	mov	r1, r3
 8006f72:	4610      	mov	r0, r2
 8006f74:	f000 fd66 	bl	8007a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3708      	adds	r7, #8
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
	...

08006fd4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b085      	sub	sp, #20
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d001      	beq.n	8006fec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	e044      	b.n	8007076 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2202      	movs	r2, #2
 8006ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	68da      	ldr	r2, [r3, #12]
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f042 0201 	orr.w	r2, r2, #1
 8007002:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	4a1e      	ldr	r2, [pc, #120]	@ (8007084 <HAL_TIM_Base_Start_IT+0xb0>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d018      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x6c>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007016:	d013      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x6c>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a1a      	ldr	r2, [pc, #104]	@ (8007088 <HAL_TIM_Base_Start_IT+0xb4>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d00e      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x6c>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a19      	ldr	r2, [pc, #100]	@ (800708c <HAL_TIM_Base_Start_IT+0xb8>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d009      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x6c>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a17      	ldr	r2, [pc, #92]	@ (8007090 <HAL_TIM_Base_Start_IT+0xbc>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d004      	beq.n	8007040 <HAL_TIM_Base_Start_IT+0x6c>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a16      	ldr	r2, [pc, #88]	@ (8007094 <HAL_TIM_Base_Start_IT+0xc0>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d111      	bne.n	8007064 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	689b      	ldr	r3, [r3, #8]
 8007046:	f003 0307 	and.w	r3, r3, #7
 800704a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2b06      	cmp	r3, #6
 8007050:	d010      	beq.n	8007074 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f042 0201 	orr.w	r2, r2, #1
 8007060:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007062:	e007      	b.n	8007074 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f042 0201 	orr.w	r2, r2, #1
 8007072:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007074:	2300      	movs	r3, #0
}
 8007076:	4618      	mov	r0, r3
 8007078:	3714      	adds	r7, #20
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	40010000 	.word	0x40010000
 8007088:	40000400 	.word	0x40000400
 800708c:	40000800 	.word	0x40000800
 8007090:	40000c00 	.word	0x40000c00
 8007094:	40014000 	.word	0x40014000

08007098 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b082      	sub	sp, #8
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d101      	bne.n	80070aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80070a6:	2301      	movs	r3, #1
 80070a8:	e041      	b.n	800712e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d106      	bne.n	80070c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	f7fd fa8c 	bl	80045dc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2202      	movs	r2, #2
 80070c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	3304      	adds	r3, #4
 80070d4:	4619      	mov	r1, r3
 80070d6:	4610      	mov	r0, r2
 80070d8:	f000 fcb4 	bl	8007a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2201      	movs	r2, #1
 80070e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2201      	movs	r2, #1
 80070f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800712c:	2300      	movs	r3, #0
}
 800712e:	4618      	mov	r0, r3
 8007130:	3708      	adds	r7, #8
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
	...

08007138 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d109      	bne.n	800715c <HAL_TIM_PWM_Start+0x24>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800714e:	b2db      	uxtb	r3, r3
 8007150:	2b01      	cmp	r3, #1
 8007152:	bf14      	ite	ne
 8007154:	2301      	movne	r3, #1
 8007156:	2300      	moveq	r3, #0
 8007158:	b2db      	uxtb	r3, r3
 800715a:	e022      	b.n	80071a2 <HAL_TIM_PWM_Start+0x6a>
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	2b04      	cmp	r3, #4
 8007160:	d109      	bne.n	8007176 <HAL_TIM_PWM_Start+0x3e>
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007168:	b2db      	uxtb	r3, r3
 800716a:	2b01      	cmp	r3, #1
 800716c:	bf14      	ite	ne
 800716e:	2301      	movne	r3, #1
 8007170:	2300      	moveq	r3, #0
 8007172:	b2db      	uxtb	r3, r3
 8007174:	e015      	b.n	80071a2 <HAL_TIM_PWM_Start+0x6a>
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	2b08      	cmp	r3, #8
 800717a:	d109      	bne.n	8007190 <HAL_TIM_PWM_Start+0x58>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b01      	cmp	r3, #1
 8007186:	bf14      	ite	ne
 8007188:	2301      	movne	r3, #1
 800718a:	2300      	moveq	r3, #0
 800718c:	b2db      	uxtb	r3, r3
 800718e:	e008      	b.n	80071a2 <HAL_TIM_PWM_Start+0x6a>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007196:	b2db      	uxtb	r3, r3
 8007198:	2b01      	cmp	r3, #1
 800719a:	bf14      	ite	ne
 800719c:	2301      	movne	r3, #1
 800719e:	2300      	moveq	r3, #0
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d001      	beq.n	80071aa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80071a6:	2301      	movs	r3, #1
 80071a8:	e068      	b.n	800727c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d104      	bne.n	80071ba <HAL_TIM_PWM_Start+0x82>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2202      	movs	r2, #2
 80071b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071b8:	e013      	b.n	80071e2 <HAL_TIM_PWM_Start+0xaa>
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	2b04      	cmp	r3, #4
 80071be:	d104      	bne.n	80071ca <HAL_TIM_PWM_Start+0x92>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2202      	movs	r2, #2
 80071c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071c8:	e00b      	b.n	80071e2 <HAL_TIM_PWM_Start+0xaa>
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	2b08      	cmp	r3, #8
 80071ce:	d104      	bne.n	80071da <HAL_TIM_PWM_Start+0xa2>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2202      	movs	r2, #2
 80071d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071d8:	e003      	b.n	80071e2 <HAL_TIM_PWM_Start+0xaa>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2202      	movs	r2, #2
 80071de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2201      	movs	r2, #1
 80071e8:	6839      	ldr	r1, [r7, #0]
 80071ea:	4618      	mov	r0, r3
 80071ec:	f000 fedc 	bl	8007fa8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a23      	ldr	r2, [pc, #140]	@ (8007284 <HAL_TIM_PWM_Start+0x14c>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d107      	bne.n	800720a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007208:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a1d      	ldr	r2, [pc, #116]	@ (8007284 <HAL_TIM_PWM_Start+0x14c>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d018      	beq.n	8007246 <HAL_TIM_PWM_Start+0x10e>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800721c:	d013      	beq.n	8007246 <HAL_TIM_PWM_Start+0x10e>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a19      	ldr	r2, [pc, #100]	@ (8007288 <HAL_TIM_PWM_Start+0x150>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d00e      	beq.n	8007246 <HAL_TIM_PWM_Start+0x10e>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a17      	ldr	r2, [pc, #92]	@ (800728c <HAL_TIM_PWM_Start+0x154>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d009      	beq.n	8007246 <HAL_TIM_PWM_Start+0x10e>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a16      	ldr	r2, [pc, #88]	@ (8007290 <HAL_TIM_PWM_Start+0x158>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d004      	beq.n	8007246 <HAL_TIM_PWM_Start+0x10e>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a14      	ldr	r2, [pc, #80]	@ (8007294 <HAL_TIM_PWM_Start+0x15c>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d111      	bne.n	800726a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	f003 0307 	and.w	r3, r3, #7
 8007250:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2b06      	cmp	r3, #6
 8007256:	d010      	beq.n	800727a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f042 0201 	orr.w	r2, r2, #1
 8007266:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007268:	e007      	b.n	800727a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	681a      	ldr	r2, [r3, #0]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f042 0201 	orr.w	r2, r2, #1
 8007278:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3710      	adds	r7, #16
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}
 8007284:	40010000 	.word	0x40010000
 8007288:	40000400 	.word	0x40000400
 800728c:	40000800 	.word	0x40000800
 8007290:	40000c00 	.word	0x40000c00
 8007294:	40014000 	.word	0x40014000

08007298 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b086      	sub	sp, #24
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d101      	bne.n	80072ac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e097      	b.n	80073dc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d106      	bne.n	80072c6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f7fd f8ef 	bl	80044a4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2202      	movs	r2, #2
 80072ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	687a      	ldr	r2, [r7, #4]
 80072d6:	6812      	ldr	r2, [r2, #0]
 80072d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80072dc:	f023 0307 	bic.w	r3, r3, #7
 80072e0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	3304      	adds	r3, #4
 80072ea:	4619      	mov	r1, r3
 80072ec:	4610      	mov	r0, r2
 80072ee:	f000 fba9 	bl	8007a44 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	6a1b      	ldr	r3, [r3, #32]
 8007308:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	697a      	ldr	r2, [r7, #20]
 8007310:	4313      	orrs	r3, r2
 8007312:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800731a:	f023 0303 	bic.w	r3, r3, #3
 800731e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	689a      	ldr	r2, [r3, #8]
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	699b      	ldr	r3, [r3, #24]
 8007328:	021b      	lsls	r3, r3, #8
 800732a:	4313      	orrs	r3, r2
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	4313      	orrs	r3, r2
 8007330:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007338:	f023 030c 	bic.w	r3, r3, #12
 800733c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007344:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007348:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	68da      	ldr	r2, [r3, #12]
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	69db      	ldr	r3, [r3, #28]
 8007352:	021b      	lsls	r3, r3, #8
 8007354:	4313      	orrs	r3, r2
 8007356:	693a      	ldr	r2, [r7, #16]
 8007358:	4313      	orrs	r3, r2
 800735a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	691b      	ldr	r3, [r3, #16]
 8007360:	011a      	lsls	r2, r3, #4
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	6a1b      	ldr	r3, [r3, #32]
 8007366:	031b      	lsls	r3, r3, #12
 8007368:	4313      	orrs	r3, r2
 800736a:	693a      	ldr	r2, [r7, #16]
 800736c:	4313      	orrs	r3, r2
 800736e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007376:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800737e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	685a      	ldr	r2, [r3, #4]
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	695b      	ldr	r3, [r3, #20]
 8007388:	011b      	lsls	r3, r3, #4
 800738a:	4313      	orrs	r3, r2
 800738c:	68fa      	ldr	r2, [r7, #12]
 800738e:	4313      	orrs	r3, r2
 8007390:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	697a      	ldr	r2, [r7, #20]
 8007398:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	693a      	ldr	r2, [r7, #16]
 80073a0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68fa      	ldr	r2, [r7, #12]
 80073a8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2201      	movs	r2, #1
 80073ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2201      	movs	r2, #1
 80073b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2201      	movs	r2, #1
 80073be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2201      	movs	r2, #1
 80073c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2201      	movs	r2, #1
 80073ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80073da:	2300      	movs	r3, #0
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3718      	adds	r7, #24
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b084      	sub	sp, #16
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80073f4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80073fc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007404:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800740c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d110      	bne.n	8007436 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007414:	7bfb      	ldrb	r3, [r7, #15]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d102      	bne.n	8007420 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800741a:	7b7b      	ldrb	r3, [r7, #13]
 800741c:	2b01      	cmp	r3, #1
 800741e:	d001      	beq.n	8007424 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007420:	2301      	movs	r3, #1
 8007422:	e069      	b.n	80074f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2202      	movs	r2, #2
 8007428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2202      	movs	r2, #2
 8007430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007434:	e031      	b.n	800749a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	2b04      	cmp	r3, #4
 800743a:	d110      	bne.n	800745e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800743c:	7bbb      	ldrb	r3, [r7, #14]
 800743e:	2b01      	cmp	r3, #1
 8007440:	d102      	bne.n	8007448 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007442:	7b3b      	ldrb	r3, [r7, #12]
 8007444:	2b01      	cmp	r3, #1
 8007446:	d001      	beq.n	800744c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e055      	b.n	80074f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2202      	movs	r2, #2
 8007450:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2202      	movs	r2, #2
 8007458:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800745c:	e01d      	b.n	800749a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800745e:	7bfb      	ldrb	r3, [r7, #15]
 8007460:	2b01      	cmp	r3, #1
 8007462:	d108      	bne.n	8007476 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007464:	7bbb      	ldrb	r3, [r7, #14]
 8007466:	2b01      	cmp	r3, #1
 8007468:	d105      	bne.n	8007476 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800746a:	7b7b      	ldrb	r3, [r7, #13]
 800746c:	2b01      	cmp	r3, #1
 800746e:	d102      	bne.n	8007476 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007470:	7b3b      	ldrb	r3, [r7, #12]
 8007472:	2b01      	cmp	r3, #1
 8007474:	d001      	beq.n	800747a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	e03e      	b.n	80074f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2202      	movs	r2, #2
 800747e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2202      	movs	r2, #2
 8007486:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2202      	movs	r2, #2
 800748e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2202      	movs	r2, #2
 8007496:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d003      	beq.n	80074a8 <HAL_TIM_Encoder_Start+0xc4>
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	2b04      	cmp	r3, #4
 80074a4:	d008      	beq.n	80074b8 <HAL_TIM_Encoder_Start+0xd4>
 80074a6:	e00f      	b.n	80074c8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	2201      	movs	r2, #1
 80074ae:	2100      	movs	r1, #0
 80074b0:	4618      	mov	r0, r3
 80074b2:	f000 fd79 	bl	8007fa8 <TIM_CCxChannelCmd>
      break;
 80074b6:	e016      	b.n	80074e6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2201      	movs	r2, #1
 80074be:	2104      	movs	r1, #4
 80074c0:	4618      	mov	r0, r3
 80074c2:	f000 fd71 	bl	8007fa8 <TIM_CCxChannelCmd>
      break;
 80074c6:	e00e      	b.n	80074e6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	2201      	movs	r2, #1
 80074ce:	2100      	movs	r1, #0
 80074d0:	4618      	mov	r0, r3
 80074d2:	f000 fd69 	bl	8007fa8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2201      	movs	r2, #1
 80074dc:	2104      	movs	r1, #4
 80074de:	4618      	mov	r0, r3
 80074e0:	f000 fd62 	bl	8007fa8 <TIM_CCxChannelCmd>
      break;
 80074e4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f042 0201 	orr.w	r2, r2, #1
 80074f4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80074f6:	2300      	movs	r3, #0
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3710      	adds	r7, #16
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b084      	sub	sp, #16
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	f003 0302 	and.w	r3, r3, #2
 800751e:	2b00      	cmp	r3, #0
 8007520:	d020      	beq.n	8007564 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f003 0302 	and.w	r3, r3, #2
 8007528:	2b00      	cmp	r3, #0
 800752a:	d01b      	beq.n	8007564 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f06f 0202 	mvn.w	r2, #2
 8007534:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	699b      	ldr	r3, [r3, #24]
 8007542:	f003 0303 	and.w	r3, r3, #3
 8007546:	2b00      	cmp	r3, #0
 8007548:	d003      	beq.n	8007552 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f000 fa5b 	bl	8007a06 <HAL_TIM_IC_CaptureCallback>
 8007550:	e005      	b.n	800755e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 fa4d 	bl	80079f2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 fa5e 	bl	8007a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2200      	movs	r2, #0
 8007562:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	f003 0304 	and.w	r3, r3, #4
 800756a:	2b00      	cmp	r3, #0
 800756c:	d020      	beq.n	80075b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f003 0304 	and.w	r3, r3, #4
 8007574:	2b00      	cmp	r3, #0
 8007576:	d01b      	beq.n	80075b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f06f 0204 	mvn.w	r2, #4
 8007580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2202      	movs	r2, #2
 8007586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	699b      	ldr	r3, [r3, #24]
 800758e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007592:	2b00      	cmp	r3, #0
 8007594:	d003      	beq.n	800759e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f000 fa35 	bl	8007a06 <HAL_TIM_IC_CaptureCallback>
 800759c:	e005      	b.n	80075aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f000 fa27 	bl	80079f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 fa38 	bl	8007a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	f003 0308 	and.w	r3, r3, #8
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d020      	beq.n	80075fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	f003 0308 	and.w	r3, r3, #8
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d01b      	beq.n	80075fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f06f 0208 	mvn.w	r2, #8
 80075cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2204      	movs	r2, #4
 80075d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	69db      	ldr	r3, [r3, #28]
 80075da:	f003 0303 	and.w	r3, r3, #3
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d003      	beq.n	80075ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f000 fa0f 	bl	8007a06 <HAL_TIM_IC_CaptureCallback>
 80075e8:	e005      	b.n	80075f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 fa01 	bl	80079f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075f0:	6878      	ldr	r0, [r7, #4]
 80075f2:	f000 fa12 	bl	8007a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2200      	movs	r2, #0
 80075fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	f003 0310 	and.w	r3, r3, #16
 8007602:	2b00      	cmp	r3, #0
 8007604:	d020      	beq.n	8007648 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f003 0310 	and.w	r3, r3, #16
 800760c:	2b00      	cmp	r3, #0
 800760e:	d01b      	beq.n	8007648 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f06f 0210 	mvn.w	r2, #16
 8007618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2208      	movs	r2, #8
 800761e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	69db      	ldr	r3, [r3, #28]
 8007626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800762a:	2b00      	cmp	r3, #0
 800762c:	d003      	beq.n	8007636 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f000 f9e9 	bl	8007a06 <HAL_TIM_IC_CaptureCallback>
 8007634:	e005      	b.n	8007642 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f000 f9db 	bl	80079f2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 f9ec 	bl	8007a1a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	2b00      	cmp	r3, #0
 8007650:	d00c      	beq.n	800766c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f003 0301 	and.w	r3, r3, #1
 8007658:	2b00      	cmp	r3, #0
 800765a:	d007      	beq.n	800766c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f06f 0201 	mvn.w	r2, #1
 8007664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f7fa f982 	bl	8001970 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007672:	2b00      	cmp	r3, #0
 8007674:	d00c      	beq.n	8007690 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800767c:	2b00      	cmp	r3, #0
 800767e:	d007      	beq.n	8007690 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007688:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f000 fd2a 	bl	80080e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007696:	2b00      	cmp	r3, #0
 8007698:	d00c      	beq.n	80076b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d007      	beq.n	80076b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80076ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 f9bd 	bl	8007a2e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	f003 0320 	and.w	r3, r3, #32
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d00c      	beq.n	80076d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	f003 0320 	and.w	r3, r3, #32
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d007      	beq.n	80076d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f06f 0220 	mvn.w	r2, #32
 80076d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 fcfc 	bl	80080d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80076d8:	bf00      	nop
 80076da:	3710      	adds	r7, #16
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b086      	sub	sp, #24
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076ec:	2300      	movs	r3, #0
 80076ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	d101      	bne.n	80076fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80076fa:	2302      	movs	r3, #2
 80076fc:	e0ae      	b.n	800785c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2201      	movs	r2, #1
 8007702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2b0c      	cmp	r3, #12
 800770a:	f200 809f 	bhi.w	800784c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800770e:	a201      	add	r2, pc, #4	@ (adr r2, 8007714 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007714:	08007749 	.word	0x08007749
 8007718:	0800784d 	.word	0x0800784d
 800771c:	0800784d 	.word	0x0800784d
 8007720:	0800784d 	.word	0x0800784d
 8007724:	08007789 	.word	0x08007789
 8007728:	0800784d 	.word	0x0800784d
 800772c:	0800784d 	.word	0x0800784d
 8007730:	0800784d 	.word	0x0800784d
 8007734:	080077cb 	.word	0x080077cb
 8007738:	0800784d 	.word	0x0800784d
 800773c:	0800784d 	.word	0x0800784d
 8007740:	0800784d 	.word	0x0800784d
 8007744:	0800780b 	.word	0x0800780b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	68b9      	ldr	r1, [r7, #8]
 800774e:	4618      	mov	r0, r3
 8007750:	f000 fa04 	bl	8007b5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	699a      	ldr	r2, [r3, #24]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f042 0208 	orr.w	r2, r2, #8
 8007762:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	699a      	ldr	r2, [r3, #24]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f022 0204 	bic.w	r2, r2, #4
 8007772:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6999      	ldr	r1, [r3, #24]
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	691a      	ldr	r2, [r3, #16]
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	430a      	orrs	r2, r1
 8007784:	619a      	str	r2, [r3, #24]
      break;
 8007786:	e064      	b.n	8007852 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	68b9      	ldr	r1, [r7, #8]
 800778e:	4618      	mov	r0, r3
 8007790:	f000 fa4a 	bl	8007c28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	699a      	ldr	r2, [r3, #24]
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	699a      	ldr	r2, [r3, #24]
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	6999      	ldr	r1, [r3, #24]
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	691b      	ldr	r3, [r3, #16]
 80077be:	021a      	lsls	r2, r3, #8
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	430a      	orrs	r2, r1
 80077c6:	619a      	str	r2, [r3, #24]
      break;
 80077c8:	e043      	b.n	8007852 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	68b9      	ldr	r1, [r7, #8]
 80077d0:	4618      	mov	r0, r3
 80077d2:	f000 fa95 	bl	8007d00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	69da      	ldr	r2, [r3, #28]
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f042 0208 	orr.w	r2, r2, #8
 80077e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	69da      	ldr	r2, [r3, #28]
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f022 0204 	bic.w	r2, r2, #4
 80077f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	69d9      	ldr	r1, [r3, #28]
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	691a      	ldr	r2, [r3, #16]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	430a      	orrs	r2, r1
 8007806:	61da      	str	r2, [r3, #28]
      break;
 8007808:	e023      	b.n	8007852 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	68b9      	ldr	r1, [r7, #8]
 8007810:	4618      	mov	r0, r3
 8007812:	f000 fadf 	bl	8007dd4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	69da      	ldr	r2, [r3, #28]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007824:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	69da      	ldr	r2, [r3, #28]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007834:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	69d9      	ldr	r1, [r3, #28]
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	691b      	ldr	r3, [r3, #16]
 8007840:	021a      	lsls	r2, r3, #8
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	430a      	orrs	r2, r1
 8007848:	61da      	str	r2, [r3, #28]
      break;
 800784a:	e002      	b.n	8007852 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	75fb      	strb	r3, [r7, #23]
      break;
 8007850:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2200      	movs	r2, #0
 8007856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800785a:	7dfb      	ldrb	r3, [r7, #23]
}
 800785c:	4618      	mov	r0, r3
 800785e:	3718      	adds	r7, #24
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}

08007864 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b084      	sub	sp, #16
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
 800786c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800786e:	2300      	movs	r3, #0
 8007870:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007878:	2b01      	cmp	r3, #1
 800787a:	d101      	bne.n	8007880 <HAL_TIM_ConfigClockSource+0x1c>
 800787c:	2302      	movs	r3, #2
 800787e:	e0b4      	b.n	80079ea <HAL_TIM_ConfigClockSource+0x186>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2201      	movs	r2, #1
 8007884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2202      	movs	r2, #2
 800788c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800789e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80078a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	68ba      	ldr	r2, [r7, #8]
 80078ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078b8:	d03e      	beq.n	8007938 <HAL_TIM_ConfigClockSource+0xd4>
 80078ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80078be:	f200 8087 	bhi.w	80079d0 <HAL_TIM_ConfigClockSource+0x16c>
 80078c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078c6:	f000 8086 	beq.w	80079d6 <HAL_TIM_ConfigClockSource+0x172>
 80078ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078ce:	d87f      	bhi.n	80079d0 <HAL_TIM_ConfigClockSource+0x16c>
 80078d0:	2b70      	cmp	r3, #112	@ 0x70
 80078d2:	d01a      	beq.n	800790a <HAL_TIM_ConfigClockSource+0xa6>
 80078d4:	2b70      	cmp	r3, #112	@ 0x70
 80078d6:	d87b      	bhi.n	80079d0 <HAL_TIM_ConfigClockSource+0x16c>
 80078d8:	2b60      	cmp	r3, #96	@ 0x60
 80078da:	d050      	beq.n	800797e <HAL_TIM_ConfigClockSource+0x11a>
 80078dc:	2b60      	cmp	r3, #96	@ 0x60
 80078de:	d877      	bhi.n	80079d0 <HAL_TIM_ConfigClockSource+0x16c>
 80078e0:	2b50      	cmp	r3, #80	@ 0x50
 80078e2:	d03c      	beq.n	800795e <HAL_TIM_ConfigClockSource+0xfa>
 80078e4:	2b50      	cmp	r3, #80	@ 0x50
 80078e6:	d873      	bhi.n	80079d0 <HAL_TIM_ConfigClockSource+0x16c>
 80078e8:	2b40      	cmp	r3, #64	@ 0x40
 80078ea:	d058      	beq.n	800799e <HAL_TIM_ConfigClockSource+0x13a>
 80078ec:	2b40      	cmp	r3, #64	@ 0x40
 80078ee:	d86f      	bhi.n	80079d0 <HAL_TIM_ConfigClockSource+0x16c>
 80078f0:	2b30      	cmp	r3, #48	@ 0x30
 80078f2:	d064      	beq.n	80079be <HAL_TIM_ConfigClockSource+0x15a>
 80078f4:	2b30      	cmp	r3, #48	@ 0x30
 80078f6:	d86b      	bhi.n	80079d0 <HAL_TIM_ConfigClockSource+0x16c>
 80078f8:	2b20      	cmp	r3, #32
 80078fa:	d060      	beq.n	80079be <HAL_TIM_ConfigClockSource+0x15a>
 80078fc:	2b20      	cmp	r3, #32
 80078fe:	d867      	bhi.n	80079d0 <HAL_TIM_ConfigClockSource+0x16c>
 8007900:	2b00      	cmp	r3, #0
 8007902:	d05c      	beq.n	80079be <HAL_TIM_ConfigClockSource+0x15a>
 8007904:	2b10      	cmp	r3, #16
 8007906:	d05a      	beq.n	80079be <HAL_TIM_ConfigClockSource+0x15a>
 8007908:	e062      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800791a:	f000 fb25 	bl	8007f68 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800792c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	68ba      	ldr	r2, [r7, #8]
 8007934:	609a      	str	r2, [r3, #8]
      break;
 8007936:	e04f      	b.n	80079d8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007948:	f000 fb0e 	bl	8007f68 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	689a      	ldr	r2, [r3, #8]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800795a:	609a      	str	r2, [r3, #8]
      break;
 800795c:	e03c      	b.n	80079d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800796a:	461a      	mov	r2, r3
 800796c:	f000 fa82 	bl	8007e74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2150      	movs	r1, #80	@ 0x50
 8007976:	4618      	mov	r0, r3
 8007978:	f000 fadb 	bl	8007f32 <TIM_ITRx_SetConfig>
      break;
 800797c:	e02c      	b.n	80079d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800798a:	461a      	mov	r2, r3
 800798c:	f000 faa1 	bl	8007ed2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2160      	movs	r1, #96	@ 0x60
 8007996:	4618      	mov	r0, r3
 8007998:	f000 facb 	bl	8007f32 <TIM_ITRx_SetConfig>
      break;
 800799c:	e01c      	b.n	80079d8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079aa:	461a      	mov	r2, r3
 80079ac:	f000 fa62 	bl	8007e74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	2140      	movs	r1, #64	@ 0x40
 80079b6:	4618      	mov	r0, r3
 80079b8:	f000 fabb 	bl	8007f32 <TIM_ITRx_SetConfig>
      break;
 80079bc:	e00c      	b.n	80079d8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4619      	mov	r1, r3
 80079c8:	4610      	mov	r0, r2
 80079ca:	f000 fab2 	bl	8007f32 <TIM_ITRx_SetConfig>
      break;
 80079ce:	e003      	b.n	80079d8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	73fb      	strb	r3, [r7, #15]
      break;
 80079d4:	e000      	b.n	80079d8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80079d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80079e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3710      	adds	r7, #16
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079f2:	b480      	push	{r7}
 80079f4:	b083      	sub	sp, #12
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079fa:	bf00      	nop
 80079fc:	370c      	adds	r7, #12
 80079fe:	46bd      	mov	sp, r7
 8007a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a04:	4770      	bx	lr

08007a06 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007a06:	b480      	push	{r7}
 8007a08:	b083      	sub	sp, #12
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a0e:	bf00      	nop
 8007a10:	370c      	adds	r7, #12
 8007a12:	46bd      	mov	sp, r7
 8007a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a18:	4770      	bx	lr

08007a1a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a1a:	b480      	push	{r7}
 8007a1c:	b083      	sub	sp, #12
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a22:	bf00      	nop
 8007a24:	370c      	adds	r7, #12
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr

08007a2e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a2e:	b480      	push	{r7}
 8007a30:	b083      	sub	sp, #12
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a36:	bf00      	nop
 8007a38:	370c      	adds	r7, #12
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
	...

08007a44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
 8007a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	4a3a      	ldr	r2, [pc, #232]	@ (8007b40 <TIM_Base_SetConfig+0xfc>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d00f      	beq.n	8007a7c <TIM_Base_SetConfig+0x38>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a62:	d00b      	beq.n	8007a7c <TIM_Base_SetConfig+0x38>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a37      	ldr	r2, [pc, #220]	@ (8007b44 <TIM_Base_SetConfig+0x100>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d007      	beq.n	8007a7c <TIM_Base_SetConfig+0x38>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a36      	ldr	r2, [pc, #216]	@ (8007b48 <TIM_Base_SetConfig+0x104>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d003      	beq.n	8007a7c <TIM_Base_SetConfig+0x38>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a35      	ldr	r2, [pc, #212]	@ (8007b4c <TIM_Base_SetConfig+0x108>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d108      	bne.n	8007a8e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	4a2b      	ldr	r2, [pc, #172]	@ (8007b40 <TIM_Base_SetConfig+0xfc>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d01b      	beq.n	8007ace <TIM_Base_SetConfig+0x8a>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a9c:	d017      	beq.n	8007ace <TIM_Base_SetConfig+0x8a>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a28      	ldr	r2, [pc, #160]	@ (8007b44 <TIM_Base_SetConfig+0x100>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d013      	beq.n	8007ace <TIM_Base_SetConfig+0x8a>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a27      	ldr	r2, [pc, #156]	@ (8007b48 <TIM_Base_SetConfig+0x104>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d00f      	beq.n	8007ace <TIM_Base_SetConfig+0x8a>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a26      	ldr	r2, [pc, #152]	@ (8007b4c <TIM_Base_SetConfig+0x108>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d00b      	beq.n	8007ace <TIM_Base_SetConfig+0x8a>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a25      	ldr	r2, [pc, #148]	@ (8007b50 <TIM_Base_SetConfig+0x10c>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d007      	beq.n	8007ace <TIM_Base_SetConfig+0x8a>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a24      	ldr	r2, [pc, #144]	@ (8007b54 <TIM_Base_SetConfig+0x110>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d003      	beq.n	8007ace <TIM_Base_SetConfig+0x8a>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a23      	ldr	r2, [pc, #140]	@ (8007b58 <TIM_Base_SetConfig+0x114>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d108      	bne.n	8007ae0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ad4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	695b      	ldr	r3, [r3, #20]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	68fa      	ldr	r2, [r7, #12]
 8007af2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	689a      	ldr	r2, [r3, #8]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	681a      	ldr	r2, [r3, #0]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a0e      	ldr	r2, [pc, #56]	@ (8007b40 <TIM_Base_SetConfig+0xfc>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d103      	bne.n	8007b14 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	691a      	ldr	r2, [r3, #16]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	691b      	ldr	r3, [r3, #16]
 8007b1e:	f003 0301 	and.w	r3, r3, #1
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d105      	bne.n	8007b32 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	691b      	ldr	r3, [r3, #16]
 8007b2a:	f023 0201 	bic.w	r2, r3, #1
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	611a      	str	r2, [r3, #16]
  }
}
 8007b32:	bf00      	nop
 8007b34:	3714      	adds	r7, #20
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop
 8007b40:	40010000 	.word	0x40010000
 8007b44:	40000400 	.word	0x40000400
 8007b48:	40000800 	.word	0x40000800
 8007b4c:	40000c00 	.word	0x40000c00
 8007b50:	40014000 	.word	0x40014000
 8007b54:	40014400 	.word	0x40014400
 8007b58:	40014800 	.word	0x40014800

08007b5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b087      	sub	sp, #28
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6a1b      	ldr	r3, [r3, #32]
 8007b70:	f023 0201 	bic.w	r2, r3, #1
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	699b      	ldr	r3, [r3, #24]
 8007b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f023 0303 	bic.w	r3, r3, #3
 8007b92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	68fa      	ldr	r2, [r7, #12]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	f023 0302 	bic.w	r3, r3, #2
 8007ba4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	697a      	ldr	r2, [r7, #20]
 8007bac:	4313      	orrs	r3, r2
 8007bae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8007c24 <TIM_OC1_SetConfig+0xc8>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d10c      	bne.n	8007bd2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	f023 0308 	bic.w	r3, r3, #8
 8007bbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	68db      	ldr	r3, [r3, #12]
 8007bc4:	697a      	ldr	r2, [r7, #20]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	f023 0304 	bic.w	r3, r3, #4
 8007bd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a13      	ldr	r2, [pc, #76]	@ (8007c24 <TIM_OC1_SetConfig+0xc8>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d111      	bne.n	8007bfe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007be0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007be8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	695b      	ldr	r3, [r3, #20]
 8007bee:	693a      	ldr	r2, [r7, #16]
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	699b      	ldr	r3, [r3, #24]
 8007bf8:	693a      	ldr	r2, [r7, #16]
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	685a      	ldr	r2, [r3, #4]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	697a      	ldr	r2, [r7, #20]
 8007c16:	621a      	str	r2, [r3, #32]
}
 8007c18:	bf00      	nop
 8007c1a:	371c      	adds	r7, #28
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr
 8007c24:	40010000 	.word	0x40010000

08007c28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b087      	sub	sp, #28
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a1b      	ldr	r3, [r3, #32]
 8007c36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6a1b      	ldr	r3, [r3, #32]
 8007c3c:	f023 0210 	bic.w	r2, r3, #16
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	699b      	ldr	r3, [r3, #24]
 8007c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	021b      	lsls	r3, r3, #8
 8007c66:	68fa      	ldr	r2, [r7, #12]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	f023 0320 	bic.w	r3, r3, #32
 8007c72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	011b      	lsls	r3, r3, #4
 8007c7a:	697a      	ldr	r2, [r7, #20]
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	4a1e      	ldr	r2, [pc, #120]	@ (8007cfc <TIM_OC2_SetConfig+0xd4>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d10d      	bne.n	8007ca4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	68db      	ldr	r3, [r3, #12]
 8007c94:	011b      	lsls	r3, r3, #4
 8007c96:	697a      	ldr	r2, [r7, #20]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ca2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4a15      	ldr	r2, [pc, #84]	@ (8007cfc <TIM_OC2_SetConfig+0xd4>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d113      	bne.n	8007cd4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007cb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007cb4:	693b      	ldr	r3, [r7, #16]
 8007cb6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007cba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	695b      	ldr	r3, [r3, #20]
 8007cc0:	009b      	lsls	r3, r3, #2
 8007cc2:	693a      	ldr	r2, [r7, #16]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	699b      	ldr	r3, [r3, #24]
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	693a      	ldr	r2, [r7, #16]
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	693a      	ldr	r2, [r7, #16]
 8007cd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	68fa      	ldr	r2, [r7, #12]
 8007cde:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	685a      	ldr	r2, [r3, #4]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	697a      	ldr	r2, [r7, #20]
 8007cec:	621a      	str	r2, [r3, #32]
}
 8007cee:	bf00      	nop
 8007cf0:	371c      	adds	r7, #28
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr
 8007cfa:	bf00      	nop
 8007cfc:	40010000 	.word	0x40010000

08007d00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d00:	b480      	push	{r7}
 8007d02:	b087      	sub	sp, #28
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
 8007d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a1b      	ldr	r3, [r3, #32]
 8007d0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6a1b      	ldr	r3, [r3, #32]
 8007d14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	69db      	ldr	r3, [r3, #28]
 8007d26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f023 0303 	bic.w	r3, r3, #3
 8007d36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	68fa      	ldr	r2, [r7, #12]
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007d48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	689b      	ldr	r3, [r3, #8]
 8007d4e:	021b      	lsls	r3, r3, #8
 8007d50:	697a      	ldr	r2, [r7, #20]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	4a1d      	ldr	r2, [pc, #116]	@ (8007dd0 <TIM_OC3_SetConfig+0xd0>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d10d      	bne.n	8007d7a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d64:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	68db      	ldr	r3, [r3, #12]
 8007d6a:	021b      	lsls	r3, r3, #8
 8007d6c:	697a      	ldr	r2, [r7, #20]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	4a14      	ldr	r2, [pc, #80]	@ (8007dd0 <TIM_OC3_SetConfig+0xd0>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d113      	bne.n	8007daa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d8a:	693b      	ldr	r3, [r7, #16]
 8007d8c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007d90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	695b      	ldr	r3, [r3, #20]
 8007d96:	011b      	lsls	r3, r3, #4
 8007d98:	693a      	ldr	r2, [r7, #16]
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	699b      	ldr	r3, [r3, #24]
 8007da2:	011b      	lsls	r3, r3, #4
 8007da4:	693a      	ldr	r2, [r7, #16]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	693a      	ldr	r2, [r7, #16]
 8007dae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	68fa      	ldr	r2, [r7, #12]
 8007db4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	685a      	ldr	r2, [r3, #4]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	697a      	ldr	r2, [r7, #20]
 8007dc2:	621a      	str	r2, [r3, #32]
}
 8007dc4:	bf00      	nop
 8007dc6:	371c      	adds	r7, #28
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr
 8007dd0:	40010000 	.word	0x40010000

08007dd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b087      	sub	sp, #28
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
 8007ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6a1b      	ldr	r3, [r3, #32]
 8007de2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6a1b      	ldr	r3, [r3, #32]
 8007de8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	69db      	ldr	r3, [r3, #28]
 8007dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	021b      	lsls	r3, r3, #8
 8007e12:	68fa      	ldr	r2, [r7, #12]
 8007e14:	4313      	orrs	r3, r2
 8007e16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	031b      	lsls	r3, r3, #12
 8007e26:	693a      	ldr	r2, [r7, #16]
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	4a10      	ldr	r2, [pc, #64]	@ (8007e70 <TIM_OC4_SetConfig+0x9c>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d109      	bne.n	8007e48 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	695b      	ldr	r3, [r3, #20]
 8007e40:	019b      	lsls	r3, r3, #6
 8007e42:	697a      	ldr	r2, [r7, #20]
 8007e44:	4313      	orrs	r3, r2
 8007e46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	697a      	ldr	r2, [r7, #20]
 8007e4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	68fa      	ldr	r2, [r7, #12]
 8007e52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	685a      	ldr	r2, [r3, #4]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	693a      	ldr	r2, [r7, #16]
 8007e60:	621a      	str	r2, [r3, #32]
}
 8007e62:	bf00      	nop
 8007e64:	371c      	adds	r7, #28
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr
 8007e6e:	bf00      	nop
 8007e70:	40010000 	.word	0x40010000

08007e74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b087      	sub	sp, #28
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	6a1b      	ldr	r3, [r3, #32]
 8007e84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	6a1b      	ldr	r3, [r3, #32]
 8007e8a:	f023 0201 	bic.w	r2, r3, #1
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	699b      	ldr	r3, [r3, #24]
 8007e96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	011b      	lsls	r3, r3, #4
 8007ea4:	693a      	ldr	r2, [r7, #16]
 8007ea6:	4313      	orrs	r3, r2
 8007ea8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	f023 030a 	bic.w	r3, r3, #10
 8007eb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007eb2:	697a      	ldr	r2, [r7, #20]
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	693a      	ldr	r2, [r7, #16]
 8007ebe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	697a      	ldr	r2, [r7, #20]
 8007ec4:	621a      	str	r2, [r3, #32]
}
 8007ec6:	bf00      	nop
 8007ec8:	371c      	adds	r7, #28
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed0:	4770      	bx	lr

08007ed2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ed2:	b480      	push	{r7}
 8007ed4:	b087      	sub	sp, #28
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	60f8      	str	r0, [r7, #12]
 8007eda:	60b9      	str	r1, [r7, #8]
 8007edc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	6a1b      	ldr	r3, [r3, #32]
 8007ee2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6a1b      	ldr	r3, [r3, #32]
 8007ee8:	f023 0210 	bic.w	r2, r3, #16
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	699b      	ldr	r3, [r3, #24]
 8007ef4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007efc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	031b      	lsls	r3, r3, #12
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f0e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	011b      	lsls	r3, r3, #4
 8007f14:	697a      	ldr	r2, [r7, #20]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	697a      	ldr	r2, [r7, #20]
 8007f24:	621a      	str	r2, [r3, #32]
}
 8007f26:	bf00      	nop
 8007f28:	371c      	adds	r7, #28
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr

08007f32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f32:	b480      	push	{r7}
 8007f34:	b085      	sub	sp, #20
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	6078      	str	r0, [r7, #4]
 8007f3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f4a:	683a      	ldr	r2, [r7, #0]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	f043 0307 	orr.w	r3, r3, #7
 8007f54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	68fa      	ldr	r2, [r7, #12]
 8007f5a:	609a      	str	r2, [r3, #8]
}
 8007f5c:	bf00      	nop
 8007f5e:	3714      	adds	r7, #20
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b087      	sub	sp, #28
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	607a      	str	r2, [r7, #4]
 8007f74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	021a      	lsls	r2, r3, #8
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	431a      	orrs	r2, r3
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	697a      	ldr	r2, [r7, #20]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	697a      	ldr	r2, [r7, #20]
 8007f9a:	609a      	str	r2, [r3, #8]
}
 8007f9c:	bf00      	nop
 8007f9e:	371c      	adds	r7, #28
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b087      	sub	sp, #28
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	60f8      	str	r0, [r7, #12]
 8007fb0:	60b9      	str	r1, [r7, #8]
 8007fb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	f003 031f 	and.w	r3, r3, #31
 8007fba:	2201      	movs	r2, #1
 8007fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	6a1a      	ldr	r2, [r3, #32]
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	43db      	mvns	r3, r3
 8007fca:	401a      	ands	r2, r3
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6a1a      	ldr	r2, [r3, #32]
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	f003 031f 	and.w	r3, r3, #31
 8007fda:	6879      	ldr	r1, [r7, #4]
 8007fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8007fe0:	431a      	orrs	r2, r3
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	621a      	str	r2, [r3, #32]
}
 8007fe6:	bf00      	nop
 8007fe8:	371c      	adds	r7, #28
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
	...

08007ff4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
 8007ffc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008004:	2b01      	cmp	r3, #1
 8008006:	d101      	bne.n	800800c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008008:	2302      	movs	r3, #2
 800800a:	e050      	b.n	80080ae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2201      	movs	r2, #1
 8008010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2202      	movs	r2, #2
 8008018:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008032:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	68fa      	ldr	r2, [r7, #12]
 800803a:	4313      	orrs	r3, r2
 800803c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	68fa      	ldr	r2, [r7, #12]
 8008044:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	4a1c      	ldr	r2, [pc, #112]	@ (80080bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d018      	beq.n	8008082 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008058:	d013      	beq.n	8008082 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a18      	ldr	r2, [pc, #96]	@ (80080c0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d00e      	beq.n	8008082 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a16      	ldr	r2, [pc, #88]	@ (80080c4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d009      	beq.n	8008082 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a15      	ldr	r2, [pc, #84]	@ (80080c8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d004      	beq.n	8008082 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a13      	ldr	r2, [pc, #76]	@ (80080cc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d10c      	bne.n	800809c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008088:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	68ba      	ldr	r2, [r7, #8]
 8008090:	4313      	orrs	r3, r2
 8008092:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3714      	adds	r7, #20
 80080b2:	46bd      	mov	sp, r7
 80080b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop
 80080bc:	40010000 	.word	0x40010000
 80080c0:	40000400 	.word	0x40000400
 80080c4:	40000800 	.word	0x40000800
 80080c8:	40000c00 	.word	0x40000c00
 80080cc:	40014000 	.word	0x40014000

080080d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80080d8:	bf00      	nop
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b083      	sub	sp, #12
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80080ec:	bf00      	nop
 80080ee:	370c      	adds	r7, #12
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b082      	sub	sp, #8
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d101      	bne.n	800810a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
 8008108:	e042      	b.n	8008190 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008110:	b2db      	uxtb	r3, r3
 8008112:	2b00      	cmp	r3, #0
 8008114:	d106      	bne.n	8008124 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f7fc fab8 	bl	8004694 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2224      	movs	r2, #36	@ 0x24
 8008128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	68da      	ldr	r2, [r3, #12]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800813a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f000 fdbd 	bl	8008cbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	691a      	ldr	r2, [r3, #16]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008150:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	695a      	ldr	r2, [r3, #20]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008160:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	68da      	ldr	r2, [r3, #12]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008170:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2200      	movs	r2, #0
 8008176:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2220      	movs	r2, #32
 800817c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2220      	movs	r2, #32
 8008184:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2200      	movs	r2, #0
 800818c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800818e:	2300      	movs	r3, #0
}
 8008190:	4618      	mov	r0, r3
 8008192:	3708      	adds	r7, #8
 8008194:	46bd      	mov	sp, r7
 8008196:	bd80      	pop	{r7, pc}

08008198 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b08a      	sub	sp, #40	@ 0x28
 800819c:	af02      	add	r7, sp, #8
 800819e:	60f8      	str	r0, [r7, #12]
 80081a0:	60b9      	str	r1, [r7, #8]
 80081a2:	603b      	str	r3, [r7, #0]
 80081a4:	4613      	mov	r3, r2
 80081a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80081a8:	2300      	movs	r3, #0
 80081aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081b2:	b2db      	uxtb	r3, r3
 80081b4:	2b20      	cmp	r3, #32
 80081b6:	d175      	bne.n	80082a4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d002      	beq.n	80081c4 <HAL_UART_Transmit+0x2c>
 80081be:	88fb      	ldrh	r3, [r7, #6]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d101      	bne.n	80081c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	e06e      	b.n	80082a6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2200      	movs	r2, #0
 80081cc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2221      	movs	r2, #33	@ 0x21
 80081d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081d6:	f7fc fc4b 	bl	8004a70 <HAL_GetTick>
 80081da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	88fa      	ldrh	r2, [r7, #6]
 80081e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	88fa      	ldrh	r2, [r7, #6]
 80081e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	689b      	ldr	r3, [r3, #8]
 80081ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081f0:	d108      	bne.n	8008204 <HAL_UART_Transmit+0x6c>
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	691b      	ldr	r3, [r3, #16]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d104      	bne.n	8008204 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80081fa:	2300      	movs	r3, #0
 80081fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	61bb      	str	r3, [r7, #24]
 8008202:	e003      	b.n	800820c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008208:	2300      	movs	r3, #0
 800820a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800820c:	e02e      	b.n	800826c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800820e:	683b      	ldr	r3, [r7, #0]
 8008210:	9300      	str	r3, [sp, #0]
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	2200      	movs	r2, #0
 8008216:	2180      	movs	r1, #128	@ 0x80
 8008218:	68f8      	ldr	r0, [r7, #12]
 800821a:	f000 fb1f 	bl	800885c <UART_WaitOnFlagUntilTimeout>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d005      	beq.n	8008230 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2220      	movs	r2, #32
 8008228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800822c:	2303      	movs	r3, #3
 800822e:	e03a      	b.n	80082a6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d10b      	bne.n	800824e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	881b      	ldrh	r3, [r3, #0]
 800823a:	461a      	mov	r2, r3
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008244:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	3302      	adds	r3, #2
 800824a:	61bb      	str	r3, [r7, #24]
 800824c:	e007      	b.n	800825e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800824e:	69fb      	ldr	r3, [r7, #28]
 8008250:	781a      	ldrb	r2, [r3, #0]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008258:	69fb      	ldr	r3, [r7, #28]
 800825a:	3301      	adds	r3, #1
 800825c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008262:	b29b      	uxth	r3, r3
 8008264:	3b01      	subs	r3, #1
 8008266:	b29a      	uxth	r2, r3
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008270:	b29b      	uxth	r3, r3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1cb      	bne.n	800820e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	9300      	str	r3, [sp, #0]
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	2200      	movs	r2, #0
 800827e:	2140      	movs	r1, #64	@ 0x40
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	f000 faeb 	bl	800885c <UART_WaitOnFlagUntilTimeout>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d005      	beq.n	8008298 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2220      	movs	r2, #32
 8008290:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008294:	2303      	movs	r3, #3
 8008296:	e006      	b.n	80082a6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2220      	movs	r2, #32
 800829c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80082a0:	2300      	movs	r3, #0
 80082a2:	e000      	b.n	80082a6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80082a4:	2302      	movs	r3, #2
  }
}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3720      	adds	r7, #32
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}

080082ae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b084      	sub	sp, #16
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	60f8      	str	r0, [r7, #12]
 80082b6:	60b9      	str	r1, [r7, #8]
 80082b8:	4613      	mov	r3, r2
 80082ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80082c2:	b2db      	uxtb	r3, r3
 80082c4:	2b20      	cmp	r3, #32
 80082c6:	d112      	bne.n	80082ee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d002      	beq.n	80082d4 <HAL_UART_Receive_IT+0x26>
 80082ce:	88fb      	ldrh	r3, [r7, #6]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d101      	bne.n	80082d8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80082d4:	2301      	movs	r3, #1
 80082d6:	e00b      	b.n	80082f0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2200      	movs	r2, #0
 80082dc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80082de:	88fb      	ldrh	r3, [r7, #6]
 80082e0:	461a      	mov	r2, r3
 80082e2:	68b9      	ldr	r1, [r7, #8]
 80082e4:	68f8      	ldr	r0, [r7, #12]
 80082e6:	f000 fb12 	bl	800890e <UART_Start_Receive_IT>
 80082ea:	4603      	mov	r3, r0
 80082ec:	e000      	b.n	80082f0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80082ee:	2302      	movs	r3, #2
  }
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3710      	adds	r7, #16
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b0ba      	sub	sp, #232	@ 0xe8
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	695b      	ldr	r3, [r3, #20]
 800831a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800831e:	2300      	movs	r3, #0
 8008320:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008324:	2300      	movs	r3, #0
 8008326:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800832a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800832e:	f003 030f 	and.w	r3, r3, #15
 8008332:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008336:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800833a:	2b00      	cmp	r3, #0
 800833c:	d10f      	bne.n	800835e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800833e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008342:	f003 0320 	and.w	r3, r3, #32
 8008346:	2b00      	cmp	r3, #0
 8008348:	d009      	beq.n	800835e <HAL_UART_IRQHandler+0x66>
 800834a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800834e:	f003 0320 	and.w	r3, r3, #32
 8008352:	2b00      	cmp	r3, #0
 8008354:	d003      	beq.n	800835e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f000 fbf2 	bl	8008b40 <UART_Receive_IT>
      return;
 800835c:	e25b      	b.n	8008816 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800835e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008362:	2b00      	cmp	r3, #0
 8008364:	f000 80de 	beq.w	8008524 <HAL_UART_IRQHandler+0x22c>
 8008368:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800836c:	f003 0301 	and.w	r3, r3, #1
 8008370:	2b00      	cmp	r3, #0
 8008372:	d106      	bne.n	8008382 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008378:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800837c:	2b00      	cmp	r3, #0
 800837e:	f000 80d1 	beq.w	8008524 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008386:	f003 0301 	and.w	r3, r3, #1
 800838a:	2b00      	cmp	r3, #0
 800838c:	d00b      	beq.n	80083a6 <HAL_UART_IRQHandler+0xae>
 800838e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008396:	2b00      	cmp	r3, #0
 8008398:	d005      	beq.n	80083a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800839e:	f043 0201 	orr.w	r2, r3, #1
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083aa:	f003 0304 	and.w	r3, r3, #4
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d00b      	beq.n	80083ca <HAL_UART_IRQHandler+0xd2>
 80083b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083b6:	f003 0301 	and.w	r3, r3, #1
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d005      	beq.n	80083ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083c2:	f043 0202 	orr.w	r2, r3, #2
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083ce:	f003 0302 	and.w	r3, r3, #2
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00b      	beq.n	80083ee <HAL_UART_IRQHandler+0xf6>
 80083d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083da:	f003 0301 	and.w	r3, r3, #1
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d005      	beq.n	80083ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083e6:	f043 0204 	orr.w	r2, r3, #4
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80083ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083f2:	f003 0308 	and.w	r3, r3, #8
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d011      	beq.n	800841e <HAL_UART_IRQHandler+0x126>
 80083fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083fe:	f003 0320 	and.w	r3, r3, #32
 8008402:	2b00      	cmp	r3, #0
 8008404:	d105      	bne.n	8008412 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008406:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800840a:	f003 0301 	and.w	r3, r3, #1
 800840e:	2b00      	cmp	r3, #0
 8008410:	d005      	beq.n	800841e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008416:	f043 0208 	orr.w	r2, r3, #8
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008422:	2b00      	cmp	r3, #0
 8008424:	f000 81f2 	beq.w	800880c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800842c:	f003 0320 	and.w	r3, r3, #32
 8008430:	2b00      	cmp	r3, #0
 8008432:	d008      	beq.n	8008446 <HAL_UART_IRQHandler+0x14e>
 8008434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008438:	f003 0320 	and.w	r3, r3, #32
 800843c:	2b00      	cmp	r3, #0
 800843e:	d002      	beq.n	8008446 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 fb7d 	bl	8008b40 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	695b      	ldr	r3, [r3, #20]
 800844c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008450:	2b40      	cmp	r3, #64	@ 0x40
 8008452:	bf0c      	ite	eq
 8008454:	2301      	moveq	r3, #1
 8008456:	2300      	movne	r3, #0
 8008458:	b2db      	uxtb	r3, r3
 800845a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008462:	f003 0308 	and.w	r3, r3, #8
 8008466:	2b00      	cmp	r3, #0
 8008468:	d103      	bne.n	8008472 <HAL_UART_IRQHandler+0x17a>
 800846a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800846e:	2b00      	cmp	r3, #0
 8008470:	d04f      	beq.n	8008512 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	f000 fa85 	bl	8008982 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	695b      	ldr	r3, [r3, #20]
 800847e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008482:	2b40      	cmp	r3, #64	@ 0x40
 8008484:	d141      	bne.n	800850a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	3314      	adds	r3, #20
 800848c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008490:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008494:	e853 3f00 	ldrex	r3, [r3]
 8008498:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800849c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80084a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	3314      	adds	r3, #20
 80084ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80084b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80084b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80084be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80084c2:	e841 2300 	strex	r3, r2, [r1]
 80084c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80084ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d1d9      	bne.n	8008486 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d013      	beq.n	8008502 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084de:	4a7e      	ldr	r2, [pc, #504]	@ (80086d8 <HAL_UART_IRQHandler+0x3e0>)
 80084e0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084e6:	4618      	mov	r0, r3
 80084e8:	f7fc fc73 	bl	8004dd2 <HAL_DMA_Abort_IT>
 80084ec:	4603      	mov	r3, r0
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d016      	beq.n	8008520 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084f8:	687a      	ldr	r2, [r7, #4]
 80084fa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80084fc:	4610      	mov	r0, r2
 80084fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008500:	e00e      	b.n	8008520 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f000 f994 	bl	8008830 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008508:	e00a      	b.n	8008520 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f000 f990 	bl	8008830 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008510:	e006      	b.n	8008520 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f000 f98c 	bl	8008830 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800851e:	e175      	b.n	800880c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008520:	bf00      	nop
    return;
 8008522:	e173      	b.n	800880c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008528:	2b01      	cmp	r3, #1
 800852a:	f040 814f 	bne.w	80087cc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800852e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008532:	f003 0310 	and.w	r3, r3, #16
 8008536:	2b00      	cmp	r3, #0
 8008538:	f000 8148 	beq.w	80087cc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800853c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008540:	f003 0310 	and.w	r3, r3, #16
 8008544:	2b00      	cmp	r3, #0
 8008546:	f000 8141 	beq.w	80087cc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800854a:	2300      	movs	r3, #0
 800854c:	60bb      	str	r3, [r7, #8]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	60bb      	str	r3, [r7, #8]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	60bb      	str	r3, [r7, #8]
 800855e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	695b      	ldr	r3, [r3, #20]
 8008566:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800856a:	2b40      	cmp	r3, #64	@ 0x40
 800856c:	f040 80b6 	bne.w	80086dc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800857c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008580:	2b00      	cmp	r3, #0
 8008582:	f000 8145 	beq.w	8008810 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800858a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800858e:	429a      	cmp	r2, r3
 8008590:	f080 813e 	bcs.w	8008810 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800859a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085a0:	69db      	ldr	r3, [r3, #28]
 80085a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085a6:	f000 8088 	beq.w	80086ba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	330c      	adds	r3, #12
 80085b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80085b8:	e853 3f00 	ldrex	r3, [r3]
 80085bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80085c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80085c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	330c      	adds	r3, #12
 80085d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80085d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80085da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085de:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80085e2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80085e6:	e841 2300 	strex	r3, r2, [r1]
 80085ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80085ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d1d9      	bne.n	80085aa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	3314      	adds	r3, #20
 80085fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008600:	e853 3f00 	ldrex	r3, [r3]
 8008604:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008606:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008608:	f023 0301 	bic.w	r3, r3, #1
 800860c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	3314      	adds	r3, #20
 8008616:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800861a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800861e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008620:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008622:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008626:	e841 2300 	strex	r3, r2, [r1]
 800862a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800862c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800862e:	2b00      	cmp	r3, #0
 8008630:	d1e1      	bne.n	80085f6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	3314      	adds	r3, #20
 8008638:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800863a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800863c:	e853 3f00 	ldrex	r3, [r3]
 8008640:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008642:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008644:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008648:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	3314      	adds	r3, #20
 8008652:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008656:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008658:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800865a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800865c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800865e:	e841 2300 	strex	r3, r2, [r1]
 8008662:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008664:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008666:	2b00      	cmp	r3, #0
 8008668:	d1e3      	bne.n	8008632 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2220      	movs	r2, #32
 800866e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	330c      	adds	r3, #12
 800867e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008680:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008682:	e853 3f00 	ldrex	r3, [r3]
 8008686:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008688:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800868a:	f023 0310 	bic.w	r3, r3, #16
 800868e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	330c      	adds	r3, #12
 8008698:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800869c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800869e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80086a2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80086a4:	e841 2300 	strex	r3, r2, [r1]
 80086a8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80086aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d1e3      	bne.n	8008678 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086b4:	4618      	mov	r0, r3
 80086b6:	f7fc fb1c 	bl	8004cf2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2202      	movs	r2, #2
 80086be:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	1ad3      	subs	r3, r2, r3
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	4619      	mov	r1, r3
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f000 f8b7 	bl	8008844 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80086d6:	e09b      	b.n	8008810 <HAL_UART_IRQHandler+0x518>
 80086d8:	08008a49 	.word	0x08008a49
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	1ad3      	subs	r3, r2, r3
 80086e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	f000 808e 	beq.w	8008814 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80086f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f000 8089 	beq.w	8008814 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	330c      	adds	r3, #12
 8008708:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800870a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800870c:	e853 3f00 	ldrex	r3, [r3]
 8008710:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008714:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008718:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	330c      	adds	r3, #12
 8008722:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008726:	647a      	str	r2, [r7, #68]	@ 0x44
 8008728:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800872a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800872c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800872e:	e841 2300 	strex	r3, r2, [r1]
 8008732:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008734:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008736:	2b00      	cmp	r3, #0
 8008738:	d1e3      	bne.n	8008702 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	3314      	adds	r3, #20
 8008740:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008744:	e853 3f00 	ldrex	r3, [r3]
 8008748:	623b      	str	r3, [r7, #32]
   return(result);
 800874a:	6a3b      	ldr	r3, [r7, #32]
 800874c:	f023 0301 	bic.w	r3, r3, #1
 8008750:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	3314      	adds	r3, #20
 800875a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800875e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008760:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008762:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008764:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008766:	e841 2300 	strex	r3, r2, [r1]
 800876a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800876c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876e:	2b00      	cmp	r3, #0
 8008770:	d1e3      	bne.n	800873a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2220      	movs	r2, #32
 8008776:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2200      	movs	r2, #0
 800877e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	330c      	adds	r3, #12
 8008786:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008788:	693b      	ldr	r3, [r7, #16]
 800878a:	e853 3f00 	ldrex	r3, [r3]
 800878e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f023 0310 	bic.w	r3, r3, #16
 8008796:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	330c      	adds	r3, #12
 80087a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80087a4:	61fa      	str	r2, [r7, #28]
 80087a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a8:	69b9      	ldr	r1, [r7, #24]
 80087aa:	69fa      	ldr	r2, [r7, #28]
 80087ac:	e841 2300 	strex	r3, r2, [r1]
 80087b0:	617b      	str	r3, [r7, #20]
   return(result);
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d1e3      	bne.n	8008780 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2202      	movs	r2, #2
 80087bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80087be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80087c2:	4619      	mov	r1, r3
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 f83d 	bl	8008844 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80087ca:	e023      	b.n	8008814 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80087cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d009      	beq.n	80087ec <HAL_UART_IRQHandler+0x4f4>
 80087d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d003      	beq.n	80087ec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f000 f943 	bl	8008a70 <UART_Transmit_IT>
    return;
 80087ea:	e014      	b.n	8008816 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80087ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d00e      	beq.n	8008816 <HAL_UART_IRQHandler+0x51e>
 80087f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80087fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008800:	2b00      	cmp	r3, #0
 8008802:	d008      	beq.n	8008816 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 f983 	bl	8008b10 <UART_EndTransmit_IT>
    return;
 800880a:	e004      	b.n	8008816 <HAL_UART_IRQHandler+0x51e>
    return;
 800880c:	bf00      	nop
 800880e:	e002      	b.n	8008816 <HAL_UART_IRQHandler+0x51e>
      return;
 8008810:	bf00      	nop
 8008812:	e000      	b.n	8008816 <HAL_UART_IRQHandler+0x51e>
      return;
 8008814:	bf00      	nop
  }
}
 8008816:	37e8      	adds	r7, #232	@ 0xe8
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008824:	bf00      	nop
 8008826:	370c      	adds	r7, #12
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008830:	b480      	push	{r7}
 8008832:	b083      	sub	sp, #12
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008838:	bf00      	nop
 800883a:	370c      	adds	r7, #12
 800883c:	46bd      	mov	sp, r7
 800883e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008842:	4770      	bx	lr

08008844 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
 800884c:	460b      	mov	r3, r1
 800884e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008850:	bf00      	nop
 8008852:	370c      	adds	r7, #12
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b086      	sub	sp, #24
 8008860:	af00      	add	r7, sp, #0
 8008862:	60f8      	str	r0, [r7, #12]
 8008864:	60b9      	str	r1, [r7, #8]
 8008866:	603b      	str	r3, [r7, #0]
 8008868:	4613      	mov	r3, r2
 800886a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800886c:	e03b      	b.n	80088e6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800886e:	6a3b      	ldr	r3, [r7, #32]
 8008870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008874:	d037      	beq.n	80088e6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008876:	f7fc f8fb 	bl	8004a70 <HAL_GetTick>
 800887a:	4602      	mov	r2, r0
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	1ad3      	subs	r3, r2, r3
 8008880:	6a3a      	ldr	r2, [r7, #32]
 8008882:	429a      	cmp	r2, r3
 8008884:	d302      	bcc.n	800888c <UART_WaitOnFlagUntilTimeout+0x30>
 8008886:	6a3b      	ldr	r3, [r7, #32]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d101      	bne.n	8008890 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800888c:	2303      	movs	r3, #3
 800888e:	e03a      	b.n	8008906 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	68db      	ldr	r3, [r3, #12]
 8008896:	f003 0304 	and.w	r3, r3, #4
 800889a:	2b00      	cmp	r3, #0
 800889c:	d023      	beq.n	80088e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	2b80      	cmp	r3, #128	@ 0x80
 80088a2:	d020      	beq.n	80088e6 <UART_WaitOnFlagUntilTimeout+0x8a>
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	2b40      	cmp	r3, #64	@ 0x40
 80088a8:	d01d      	beq.n	80088e6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f003 0308 	and.w	r3, r3, #8
 80088b4:	2b08      	cmp	r3, #8
 80088b6:	d116      	bne.n	80088e6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80088b8:	2300      	movs	r3, #0
 80088ba:	617b      	str	r3, [r7, #20]
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	617b      	str	r3, [r7, #20]
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	617b      	str	r3, [r7, #20]
 80088cc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80088ce:	68f8      	ldr	r0, [r7, #12]
 80088d0:	f000 f857 	bl	8008982 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2208      	movs	r2, #8
 80088d8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2200      	movs	r2, #0
 80088de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80088e2:	2301      	movs	r3, #1
 80088e4:	e00f      	b.n	8008906 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	68bb      	ldr	r3, [r7, #8]
 80088ee:	4013      	ands	r3, r2
 80088f0:	68ba      	ldr	r2, [r7, #8]
 80088f2:	429a      	cmp	r2, r3
 80088f4:	bf0c      	ite	eq
 80088f6:	2301      	moveq	r3, #1
 80088f8:	2300      	movne	r3, #0
 80088fa:	b2db      	uxtb	r3, r3
 80088fc:	461a      	mov	r2, r3
 80088fe:	79fb      	ldrb	r3, [r7, #7]
 8008900:	429a      	cmp	r2, r3
 8008902:	d0b4      	beq.n	800886e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008904:	2300      	movs	r3, #0
}
 8008906:	4618      	mov	r0, r3
 8008908:	3718      	adds	r7, #24
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}

0800890e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800890e:	b480      	push	{r7}
 8008910:	b085      	sub	sp, #20
 8008912:	af00      	add	r7, sp, #0
 8008914:	60f8      	str	r0, [r7, #12]
 8008916:	60b9      	str	r1, [r7, #8]
 8008918:	4613      	mov	r3, r2
 800891a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	68ba      	ldr	r2, [r7, #8]
 8008920:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	88fa      	ldrh	r2, [r7, #6]
 8008926:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	88fa      	ldrh	r2, [r7, #6]
 800892c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2200      	movs	r2, #0
 8008932:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	2222      	movs	r2, #34	@ 0x22
 8008938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	691b      	ldr	r3, [r3, #16]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d007      	beq.n	8008954 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	68da      	ldr	r2, [r3, #12]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008952:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	695a      	ldr	r2, [r3, #20]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f042 0201 	orr.w	r2, r2, #1
 8008962:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	68da      	ldr	r2, [r3, #12]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f042 0220 	orr.w	r2, r2, #32
 8008972:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008974:	2300      	movs	r3, #0
}
 8008976:	4618      	mov	r0, r3
 8008978:	3714      	adds	r7, #20
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr

08008982 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008982:	b480      	push	{r7}
 8008984:	b095      	sub	sp, #84	@ 0x54
 8008986:	af00      	add	r7, sp, #0
 8008988:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	330c      	adds	r3, #12
 8008990:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008994:	e853 3f00 	ldrex	r3, [r3]
 8008998:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800899a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80089a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	330c      	adds	r3, #12
 80089a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80089aa:	643a      	str	r2, [r7, #64]	@ 0x40
 80089ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80089b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80089b2:	e841 2300 	strex	r3, r2, [r1]
 80089b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80089b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d1e5      	bne.n	800898a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	3314      	adds	r3, #20
 80089c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089c6:	6a3b      	ldr	r3, [r7, #32]
 80089c8:	e853 3f00 	ldrex	r3, [r3]
 80089cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80089ce:	69fb      	ldr	r3, [r7, #28]
 80089d0:	f023 0301 	bic.w	r3, r3, #1
 80089d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	3314      	adds	r3, #20
 80089dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80089de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80089e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089e6:	e841 2300 	strex	r3, r2, [r1]
 80089ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80089ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d1e5      	bne.n	80089be <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089f6:	2b01      	cmp	r3, #1
 80089f8:	d119      	bne.n	8008a2e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	330c      	adds	r3, #12
 8008a00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	e853 3f00 	ldrex	r3, [r3]
 8008a08:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	f023 0310 	bic.w	r3, r3, #16
 8008a10:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	330c      	adds	r3, #12
 8008a18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a1a:	61ba      	str	r2, [r7, #24]
 8008a1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a1e:	6979      	ldr	r1, [r7, #20]
 8008a20:	69ba      	ldr	r2, [r7, #24]
 8008a22:	e841 2300 	strex	r3, r2, [r1]
 8008a26:	613b      	str	r3, [r7, #16]
   return(result);
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d1e5      	bne.n	80089fa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2220      	movs	r2, #32
 8008a32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008a3c:	bf00      	nop
 8008a3e:	3754      	adds	r7, #84	@ 0x54
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr

08008a48 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2200      	movs	r2, #0
 8008a60:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a62:	68f8      	ldr	r0, [r7, #12]
 8008a64:	f7ff fee4 	bl	8008830 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a68:	bf00      	nop
 8008a6a:	3710      	adds	r7, #16
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}

08008a70 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b085      	sub	sp, #20
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	2b21      	cmp	r3, #33	@ 0x21
 8008a82:	d13e      	bne.n	8008b02 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	689b      	ldr	r3, [r3, #8]
 8008a88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a8c:	d114      	bne.n	8008ab8 <UART_Transmit_IT+0x48>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	691b      	ldr	r3, [r3, #16]
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d110      	bne.n	8008ab8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6a1b      	ldr	r3, [r3, #32]
 8008a9a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	881b      	ldrh	r3, [r3, #0]
 8008aa0:	461a      	mov	r2, r3
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008aaa:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6a1b      	ldr	r3, [r3, #32]
 8008ab0:	1c9a      	adds	r2, r3, #2
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	621a      	str	r2, [r3, #32]
 8008ab6:	e008      	b.n	8008aca <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6a1b      	ldr	r3, [r3, #32]
 8008abc:	1c59      	adds	r1, r3, #1
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	6211      	str	r1, [r2, #32]
 8008ac2:	781a      	ldrb	r2, [r3, #0]
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008ace:	b29b      	uxth	r3, r3
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	b29b      	uxth	r3, r3
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	4619      	mov	r1, r3
 8008ad8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d10f      	bne.n	8008afe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	68da      	ldr	r2, [r3, #12]
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008aec:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	68da      	ldr	r2, [r3, #12]
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008afc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008afe:	2300      	movs	r3, #0
 8008b00:	e000      	b.n	8008b04 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008b02:	2302      	movs	r3, #2
  }
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3714      	adds	r7, #20
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0e:	4770      	bx	lr

08008b10 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b10:	b580      	push	{r7, lr}
 8008b12:	b082      	sub	sp, #8
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	68da      	ldr	r2, [r3, #12]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b26:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2220      	movs	r2, #32
 8008b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f7ff fe73 	bl	800881c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008b36:	2300      	movs	r3, #0
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3708      	adds	r7, #8
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}

08008b40 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b08c      	sub	sp, #48	@ 0x30
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008b4e:	b2db      	uxtb	r3, r3
 8008b50:	2b22      	cmp	r3, #34	@ 0x22
 8008b52:	f040 80ae 	bne.w	8008cb2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	689b      	ldr	r3, [r3, #8]
 8008b5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b5e:	d117      	bne.n	8008b90 <UART_Receive_IT+0x50>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	691b      	ldr	r3, [r3, #16]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d113      	bne.n	8008b90 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b70:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	b29b      	uxth	r3, r3
 8008b7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b7e:	b29a      	uxth	r2, r3
 8008b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b82:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b88:	1c9a      	adds	r2, r3, #2
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	629a      	str	r2, [r3, #40]	@ 0x28
 8008b8e:	e026      	b.n	8008bde <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008b96:	2300      	movs	r3, #0
 8008b98:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ba2:	d007      	beq.n	8008bb4 <UART_Receive_IT+0x74>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d10a      	bne.n	8008bc2 <UART_Receive_IT+0x82>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	691b      	ldr	r3, [r3, #16]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d106      	bne.n	8008bc2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	b2da      	uxtb	r2, r3
 8008bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bbe:	701a      	strb	r2, [r3, #0]
 8008bc0:	e008      	b.n	8008bd4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bce:	b2da      	uxtb	r2, r3
 8008bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bd2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bd8:	1c5a      	adds	r2, r3, #1
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008be2:	b29b      	uxth	r3, r3
 8008be4:	3b01      	subs	r3, #1
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	687a      	ldr	r2, [r7, #4]
 8008bea:	4619      	mov	r1, r3
 8008bec:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d15d      	bne.n	8008cae <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	68da      	ldr	r2, [r3, #12]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f022 0220 	bic.w	r2, r2, #32
 8008c00:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	68da      	ldr	r2, [r3, #12]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008c10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	695a      	ldr	r2, [r3, #20]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f022 0201 	bic.w	r2, r2, #1
 8008c20:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2220      	movs	r2, #32
 8008c26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c34:	2b01      	cmp	r3, #1
 8008c36:	d135      	bne.n	8008ca4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	330c      	adds	r3, #12
 8008c44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	e853 3f00 	ldrex	r3, [r3]
 8008c4c:	613b      	str	r3, [r7, #16]
   return(result);
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	f023 0310 	bic.w	r3, r3, #16
 8008c54:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	330c      	adds	r3, #12
 8008c5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c5e:	623a      	str	r2, [r7, #32]
 8008c60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c62:	69f9      	ldr	r1, [r7, #28]
 8008c64:	6a3a      	ldr	r2, [r7, #32]
 8008c66:	e841 2300 	strex	r3, r2, [r1]
 8008c6a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c6c:	69bb      	ldr	r3, [r7, #24]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d1e5      	bne.n	8008c3e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f003 0310 	and.w	r3, r3, #16
 8008c7c:	2b10      	cmp	r3, #16
 8008c7e:	d10a      	bne.n	8008c96 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008c80:	2300      	movs	r3, #0
 8008c82:	60fb      	str	r3, [r7, #12]
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	60fb      	str	r3, [r7, #12]
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	60fb      	str	r3, [r7, #12]
 8008c94:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f7ff fdd1 	bl	8008844 <HAL_UARTEx_RxEventCallback>
 8008ca2:	e002      	b.n	8008caa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f7f8 f9e9 	bl	800107c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008caa:	2300      	movs	r3, #0
 8008cac:	e002      	b.n	8008cb4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	e000      	b.n	8008cb4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008cb2:	2302      	movs	r3, #2
  }
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	3730      	adds	r7, #48	@ 0x30
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}

08008cbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cc0:	b0c0      	sub	sp, #256	@ 0x100
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	691b      	ldr	r3, [r3, #16]
 8008cd0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cd8:	68d9      	ldr	r1, [r3, #12]
 8008cda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cde:	681a      	ldr	r2, [r3, #0]
 8008ce0:	ea40 0301 	orr.w	r3, r0, r1
 8008ce4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cea:	689a      	ldr	r2, [r3, #8]
 8008cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cf0:	691b      	ldr	r3, [r3, #16]
 8008cf2:	431a      	orrs	r2, r3
 8008cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cf8:	695b      	ldr	r3, [r3, #20]
 8008cfa:	431a      	orrs	r2, r3
 8008cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d00:	69db      	ldr	r3, [r3, #28]
 8008d02:	4313      	orrs	r3, r2
 8008d04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	68db      	ldr	r3, [r3, #12]
 8008d10:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008d14:	f021 010c 	bic.w	r1, r1, #12
 8008d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d1c:	681a      	ldr	r2, [r3, #0]
 8008d1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008d22:	430b      	orrs	r3, r1
 8008d24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	695b      	ldr	r3, [r3, #20]
 8008d2e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d36:	6999      	ldr	r1, [r3, #24]
 8008d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d3c:	681a      	ldr	r2, [r3, #0]
 8008d3e:	ea40 0301 	orr.w	r3, r0, r1
 8008d42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d48:	681a      	ldr	r2, [r3, #0]
 8008d4a:	4b8f      	ldr	r3, [pc, #572]	@ (8008f88 <UART_SetConfig+0x2cc>)
 8008d4c:	429a      	cmp	r2, r3
 8008d4e:	d005      	beq.n	8008d5c <UART_SetConfig+0xa0>
 8008d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d54:	681a      	ldr	r2, [r3, #0]
 8008d56:	4b8d      	ldr	r3, [pc, #564]	@ (8008f8c <UART_SetConfig+0x2d0>)
 8008d58:	429a      	cmp	r2, r3
 8008d5a:	d104      	bne.n	8008d66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008d5c:	f7fd fb04 	bl	8006368 <HAL_RCC_GetPCLK2Freq>
 8008d60:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008d64:	e003      	b.n	8008d6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008d66:	f7fd faeb 	bl	8006340 <HAL_RCC_GetPCLK1Freq>
 8008d6a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d72:	69db      	ldr	r3, [r3, #28]
 8008d74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d78:	f040 810c 	bne.w	8008f94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008d7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d80:	2200      	movs	r2, #0
 8008d82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008d86:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008d8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008d8e:	4622      	mov	r2, r4
 8008d90:	462b      	mov	r3, r5
 8008d92:	1891      	adds	r1, r2, r2
 8008d94:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008d96:	415b      	adcs	r3, r3
 8008d98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008d9e:	4621      	mov	r1, r4
 8008da0:	eb12 0801 	adds.w	r8, r2, r1
 8008da4:	4629      	mov	r1, r5
 8008da6:	eb43 0901 	adc.w	r9, r3, r1
 8008daa:	f04f 0200 	mov.w	r2, #0
 8008dae:	f04f 0300 	mov.w	r3, #0
 8008db2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008db6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008dba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008dbe:	4690      	mov	r8, r2
 8008dc0:	4699      	mov	r9, r3
 8008dc2:	4623      	mov	r3, r4
 8008dc4:	eb18 0303 	adds.w	r3, r8, r3
 8008dc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008dcc:	462b      	mov	r3, r5
 8008dce:	eb49 0303 	adc.w	r3, r9, r3
 8008dd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008de2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008de6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008dea:	460b      	mov	r3, r1
 8008dec:	18db      	adds	r3, r3, r3
 8008dee:	653b      	str	r3, [r7, #80]	@ 0x50
 8008df0:	4613      	mov	r3, r2
 8008df2:	eb42 0303 	adc.w	r3, r2, r3
 8008df6:	657b      	str	r3, [r7, #84]	@ 0x54
 8008df8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008dfc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008e00:	f7f7 ff2a 	bl	8000c58 <__aeabi_uldivmod>
 8008e04:	4602      	mov	r2, r0
 8008e06:	460b      	mov	r3, r1
 8008e08:	4b61      	ldr	r3, [pc, #388]	@ (8008f90 <UART_SetConfig+0x2d4>)
 8008e0a:	fba3 2302 	umull	r2, r3, r3, r2
 8008e0e:	095b      	lsrs	r3, r3, #5
 8008e10:	011c      	lsls	r4, r3, #4
 8008e12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e16:	2200      	movs	r2, #0
 8008e18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008e1c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008e20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008e24:	4642      	mov	r2, r8
 8008e26:	464b      	mov	r3, r9
 8008e28:	1891      	adds	r1, r2, r2
 8008e2a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008e2c:	415b      	adcs	r3, r3
 8008e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008e34:	4641      	mov	r1, r8
 8008e36:	eb12 0a01 	adds.w	sl, r2, r1
 8008e3a:	4649      	mov	r1, r9
 8008e3c:	eb43 0b01 	adc.w	fp, r3, r1
 8008e40:	f04f 0200 	mov.w	r2, #0
 8008e44:	f04f 0300 	mov.w	r3, #0
 8008e48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008e4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008e50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008e54:	4692      	mov	sl, r2
 8008e56:	469b      	mov	fp, r3
 8008e58:	4643      	mov	r3, r8
 8008e5a:	eb1a 0303 	adds.w	r3, sl, r3
 8008e5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e62:	464b      	mov	r3, r9
 8008e64:	eb4b 0303 	adc.w	r3, fp, r3
 8008e68:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008e78:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008e7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008e80:	460b      	mov	r3, r1
 8008e82:	18db      	adds	r3, r3, r3
 8008e84:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e86:	4613      	mov	r3, r2
 8008e88:	eb42 0303 	adc.w	r3, r2, r3
 8008e8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008e92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008e96:	f7f7 fedf 	bl	8000c58 <__aeabi_uldivmod>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	4611      	mov	r1, r2
 8008ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8008f90 <UART_SetConfig+0x2d4>)
 8008ea2:	fba3 2301 	umull	r2, r3, r3, r1
 8008ea6:	095b      	lsrs	r3, r3, #5
 8008ea8:	2264      	movs	r2, #100	@ 0x64
 8008eaa:	fb02 f303 	mul.w	r3, r2, r3
 8008eae:	1acb      	subs	r3, r1, r3
 8008eb0:	00db      	lsls	r3, r3, #3
 8008eb2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008eb6:	4b36      	ldr	r3, [pc, #216]	@ (8008f90 <UART_SetConfig+0x2d4>)
 8008eb8:	fba3 2302 	umull	r2, r3, r3, r2
 8008ebc:	095b      	lsrs	r3, r3, #5
 8008ebe:	005b      	lsls	r3, r3, #1
 8008ec0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008ec4:	441c      	add	r4, r3
 8008ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ed0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008ed4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008ed8:	4642      	mov	r2, r8
 8008eda:	464b      	mov	r3, r9
 8008edc:	1891      	adds	r1, r2, r2
 8008ede:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008ee0:	415b      	adcs	r3, r3
 8008ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ee4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008ee8:	4641      	mov	r1, r8
 8008eea:	1851      	adds	r1, r2, r1
 8008eec:	6339      	str	r1, [r7, #48]	@ 0x30
 8008eee:	4649      	mov	r1, r9
 8008ef0:	414b      	adcs	r3, r1
 8008ef2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ef4:	f04f 0200 	mov.w	r2, #0
 8008ef8:	f04f 0300 	mov.w	r3, #0
 8008efc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008f00:	4659      	mov	r1, fp
 8008f02:	00cb      	lsls	r3, r1, #3
 8008f04:	4651      	mov	r1, sl
 8008f06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f0a:	4651      	mov	r1, sl
 8008f0c:	00ca      	lsls	r2, r1, #3
 8008f0e:	4610      	mov	r0, r2
 8008f10:	4619      	mov	r1, r3
 8008f12:	4603      	mov	r3, r0
 8008f14:	4642      	mov	r2, r8
 8008f16:	189b      	adds	r3, r3, r2
 8008f18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f1c:	464b      	mov	r3, r9
 8008f1e:	460a      	mov	r2, r1
 8008f20:	eb42 0303 	adc.w	r3, r2, r3
 8008f24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008f34:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008f38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	18db      	adds	r3, r3, r3
 8008f40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f42:	4613      	mov	r3, r2
 8008f44:	eb42 0303 	adc.w	r3, r2, r3
 8008f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008f4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008f52:	f7f7 fe81 	bl	8000c58 <__aeabi_uldivmod>
 8008f56:	4602      	mov	r2, r0
 8008f58:	460b      	mov	r3, r1
 8008f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f90 <UART_SetConfig+0x2d4>)
 8008f5c:	fba3 1302 	umull	r1, r3, r3, r2
 8008f60:	095b      	lsrs	r3, r3, #5
 8008f62:	2164      	movs	r1, #100	@ 0x64
 8008f64:	fb01 f303 	mul.w	r3, r1, r3
 8008f68:	1ad3      	subs	r3, r2, r3
 8008f6a:	00db      	lsls	r3, r3, #3
 8008f6c:	3332      	adds	r3, #50	@ 0x32
 8008f6e:	4a08      	ldr	r2, [pc, #32]	@ (8008f90 <UART_SetConfig+0x2d4>)
 8008f70:	fba2 2303 	umull	r2, r3, r2, r3
 8008f74:	095b      	lsrs	r3, r3, #5
 8008f76:	f003 0207 	and.w	r2, r3, #7
 8008f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	4422      	add	r2, r4
 8008f82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008f84:	e106      	b.n	8009194 <UART_SetConfig+0x4d8>
 8008f86:	bf00      	nop
 8008f88:	40011000 	.word	0x40011000
 8008f8c:	40011400 	.word	0x40011400
 8008f90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008f94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f98:	2200      	movs	r2, #0
 8008f9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008f9e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008fa2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008fa6:	4642      	mov	r2, r8
 8008fa8:	464b      	mov	r3, r9
 8008faa:	1891      	adds	r1, r2, r2
 8008fac:	6239      	str	r1, [r7, #32]
 8008fae:	415b      	adcs	r3, r3
 8008fb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008fb6:	4641      	mov	r1, r8
 8008fb8:	1854      	adds	r4, r2, r1
 8008fba:	4649      	mov	r1, r9
 8008fbc:	eb43 0501 	adc.w	r5, r3, r1
 8008fc0:	f04f 0200 	mov.w	r2, #0
 8008fc4:	f04f 0300 	mov.w	r3, #0
 8008fc8:	00eb      	lsls	r3, r5, #3
 8008fca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008fce:	00e2      	lsls	r2, r4, #3
 8008fd0:	4614      	mov	r4, r2
 8008fd2:	461d      	mov	r5, r3
 8008fd4:	4643      	mov	r3, r8
 8008fd6:	18e3      	adds	r3, r4, r3
 8008fd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008fdc:	464b      	mov	r3, r9
 8008fde:	eb45 0303 	adc.w	r3, r5, r3
 8008fe2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	2200      	movs	r2, #0
 8008fee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008ff2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008ff6:	f04f 0200 	mov.w	r2, #0
 8008ffa:	f04f 0300 	mov.w	r3, #0
 8008ffe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009002:	4629      	mov	r1, r5
 8009004:	008b      	lsls	r3, r1, #2
 8009006:	4621      	mov	r1, r4
 8009008:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800900c:	4621      	mov	r1, r4
 800900e:	008a      	lsls	r2, r1, #2
 8009010:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009014:	f7f7 fe20 	bl	8000c58 <__aeabi_uldivmod>
 8009018:	4602      	mov	r2, r0
 800901a:	460b      	mov	r3, r1
 800901c:	4b60      	ldr	r3, [pc, #384]	@ (80091a0 <UART_SetConfig+0x4e4>)
 800901e:	fba3 2302 	umull	r2, r3, r3, r2
 8009022:	095b      	lsrs	r3, r3, #5
 8009024:	011c      	lsls	r4, r3, #4
 8009026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800902a:	2200      	movs	r2, #0
 800902c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009030:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009034:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009038:	4642      	mov	r2, r8
 800903a:	464b      	mov	r3, r9
 800903c:	1891      	adds	r1, r2, r2
 800903e:	61b9      	str	r1, [r7, #24]
 8009040:	415b      	adcs	r3, r3
 8009042:	61fb      	str	r3, [r7, #28]
 8009044:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009048:	4641      	mov	r1, r8
 800904a:	1851      	adds	r1, r2, r1
 800904c:	6139      	str	r1, [r7, #16]
 800904e:	4649      	mov	r1, r9
 8009050:	414b      	adcs	r3, r1
 8009052:	617b      	str	r3, [r7, #20]
 8009054:	f04f 0200 	mov.w	r2, #0
 8009058:	f04f 0300 	mov.w	r3, #0
 800905c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009060:	4659      	mov	r1, fp
 8009062:	00cb      	lsls	r3, r1, #3
 8009064:	4651      	mov	r1, sl
 8009066:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800906a:	4651      	mov	r1, sl
 800906c:	00ca      	lsls	r2, r1, #3
 800906e:	4610      	mov	r0, r2
 8009070:	4619      	mov	r1, r3
 8009072:	4603      	mov	r3, r0
 8009074:	4642      	mov	r2, r8
 8009076:	189b      	adds	r3, r3, r2
 8009078:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800907c:	464b      	mov	r3, r9
 800907e:	460a      	mov	r2, r1
 8009080:	eb42 0303 	adc.w	r3, r2, r3
 8009084:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800908c:	685b      	ldr	r3, [r3, #4]
 800908e:	2200      	movs	r2, #0
 8009090:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009092:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009094:	f04f 0200 	mov.w	r2, #0
 8009098:	f04f 0300 	mov.w	r3, #0
 800909c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80090a0:	4649      	mov	r1, r9
 80090a2:	008b      	lsls	r3, r1, #2
 80090a4:	4641      	mov	r1, r8
 80090a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090aa:	4641      	mov	r1, r8
 80090ac:	008a      	lsls	r2, r1, #2
 80090ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80090b2:	f7f7 fdd1 	bl	8000c58 <__aeabi_uldivmod>
 80090b6:	4602      	mov	r2, r0
 80090b8:	460b      	mov	r3, r1
 80090ba:	4611      	mov	r1, r2
 80090bc:	4b38      	ldr	r3, [pc, #224]	@ (80091a0 <UART_SetConfig+0x4e4>)
 80090be:	fba3 2301 	umull	r2, r3, r3, r1
 80090c2:	095b      	lsrs	r3, r3, #5
 80090c4:	2264      	movs	r2, #100	@ 0x64
 80090c6:	fb02 f303 	mul.w	r3, r2, r3
 80090ca:	1acb      	subs	r3, r1, r3
 80090cc:	011b      	lsls	r3, r3, #4
 80090ce:	3332      	adds	r3, #50	@ 0x32
 80090d0:	4a33      	ldr	r2, [pc, #204]	@ (80091a0 <UART_SetConfig+0x4e4>)
 80090d2:	fba2 2303 	umull	r2, r3, r2, r3
 80090d6:	095b      	lsrs	r3, r3, #5
 80090d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80090dc:	441c      	add	r4, r3
 80090de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090e2:	2200      	movs	r2, #0
 80090e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80090e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80090e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80090ec:	4642      	mov	r2, r8
 80090ee:	464b      	mov	r3, r9
 80090f0:	1891      	adds	r1, r2, r2
 80090f2:	60b9      	str	r1, [r7, #8]
 80090f4:	415b      	adcs	r3, r3
 80090f6:	60fb      	str	r3, [r7, #12]
 80090f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80090fc:	4641      	mov	r1, r8
 80090fe:	1851      	adds	r1, r2, r1
 8009100:	6039      	str	r1, [r7, #0]
 8009102:	4649      	mov	r1, r9
 8009104:	414b      	adcs	r3, r1
 8009106:	607b      	str	r3, [r7, #4]
 8009108:	f04f 0200 	mov.w	r2, #0
 800910c:	f04f 0300 	mov.w	r3, #0
 8009110:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009114:	4659      	mov	r1, fp
 8009116:	00cb      	lsls	r3, r1, #3
 8009118:	4651      	mov	r1, sl
 800911a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800911e:	4651      	mov	r1, sl
 8009120:	00ca      	lsls	r2, r1, #3
 8009122:	4610      	mov	r0, r2
 8009124:	4619      	mov	r1, r3
 8009126:	4603      	mov	r3, r0
 8009128:	4642      	mov	r2, r8
 800912a:	189b      	adds	r3, r3, r2
 800912c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800912e:	464b      	mov	r3, r9
 8009130:	460a      	mov	r2, r1
 8009132:	eb42 0303 	adc.w	r3, r2, r3
 8009136:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800913c:	685b      	ldr	r3, [r3, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	663b      	str	r3, [r7, #96]	@ 0x60
 8009142:	667a      	str	r2, [r7, #100]	@ 0x64
 8009144:	f04f 0200 	mov.w	r2, #0
 8009148:	f04f 0300 	mov.w	r3, #0
 800914c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009150:	4649      	mov	r1, r9
 8009152:	008b      	lsls	r3, r1, #2
 8009154:	4641      	mov	r1, r8
 8009156:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800915a:	4641      	mov	r1, r8
 800915c:	008a      	lsls	r2, r1, #2
 800915e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009162:	f7f7 fd79 	bl	8000c58 <__aeabi_uldivmod>
 8009166:	4602      	mov	r2, r0
 8009168:	460b      	mov	r3, r1
 800916a:	4b0d      	ldr	r3, [pc, #52]	@ (80091a0 <UART_SetConfig+0x4e4>)
 800916c:	fba3 1302 	umull	r1, r3, r3, r2
 8009170:	095b      	lsrs	r3, r3, #5
 8009172:	2164      	movs	r1, #100	@ 0x64
 8009174:	fb01 f303 	mul.w	r3, r1, r3
 8009178:	1ad3      	subs	r3, r2, r3
 800917a:	011b      	lsls	r3, r3, #4
 800917c:	3332      	adds	r3, #50	@ 0x32
 800917e:	4a08      	ldr	r2, [pc, #32]	@ (80091a0 <UART_SetConfig+0x4e4>)
 8009180:	fba2 2303 	umull	r2, r3, r2, r3
 8009184:	095b      	lsrs	r3, r3, #5
 8009186:	f003 020f 	and.w	r2, r3, #15
 800918a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	4422      	add	r2, r4
 8009192:	609a      	str	r2, [r3, #8]
}
 8009194:	bf00      	nop
 8009196:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800919a:	46bd      	mov	sp, r7
 800919c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091a0:	51eb851f 	.word	0x51eb851f

080091a4 <__cvt>:
 80091a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091a8:	ec57 6b10 	vmov	r6, r7, d0
 80091ac:	2f00      	cmp	r7, #0
 80091ae:	460c      	mov	r4, r1
 80091b0:	4619      	mov	r1, r3
 80091b2:	463b      	mov	r3, r7
 80091b4:	bfbb      	ittet	lt
 80091b6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80091ba:	461f      	movlt	r7, r3
 80091bc:	2300      	movge	r3, #0
 80091be:	232d      	movlt	r3, #45	@ 0x2d
 80091c0:	700b      	strb	r3, [r1, #0]
 80091c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80091c4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80091c8:	4691      	mov	r9, r2
 80091ca:	f023 0820 	bic.w	r8, r3, #32
 80091ce:	bfbc      	itt	lt
 80091d0:	4632      	movlt	r2, r6
 80091d2:	4616      	movlt	r6, r2
 80091d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80091d8:	d005      	beq.n	80091e6 <__cvt+0x42>
 80091da:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80091de:	d100      	bne.n	80091e2 <__cvt+0x3e>
 80091e0:	3401      	adds	r4, #1
 80091e2:	2102      	movs	r1, #2
 80091e4:	e000      	b.n	80091e8 <__cvt+0x44>
 80091e6:	2103      	movs	r1, #3
 80091e8:	ab03      	add	r3, sp, #12
 80091ea:	9301      	str	r3, [sp, #4]
 80091ec:	ab02      	add	r3, sp, #8
 80091ee:	9300      	str	r3, [sp, #0]
 80091f0:	ec47 6b10 	vmov	d0, r6, r7
 80091f4:	4653      	mov	r3, sl
 80091f6:	4622      	mov	r2, r4
 80091f8:	f000 fe5a 	bl	8009eb0 <_dtoa_r>
 80091fc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009200:	4605      	mov	r5, r0
 8009202:	d119      	bne.n	8009238 <__cvt+0x94>
 8009204:	f019 0f01 	tst.w	r9, #1
 8009208:	d00e      	beq.n	8009228 <__cvt+0x84>
 800920a:	eb00 0904 	add.w	r9, r0, r4
 800920e:	2200      	movs	r2, #0
 8009210:	2300      	movs	r3, #0
 8009212:	4630      	mov	r0, r6
 8009214:	4639      	mov	r1, r7
 8009216:	f7f7 fc5f 	bl	8000ad8 <__aeabi_dcmpeq>
 800921a:	b108      	cbz	r0, 8009220 <__cvt+0x7c>
 800921c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009220:	2230      	movs	r2, #48	@ 0x30
 8009222:	9b03      	ldr	r3, [sp, #12]
 8009224:	454b      	cmp	r3, r9
 8009226:	d31e      	bcc.n	8009266 <__cvt+0xc2>
 8009228:	9b03      	ldr	r3, [sp, #12]
 800922a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800922c:	1b5b      	subs	r3, r3, r5
 800922e:	4628      	mov	r0, r5
 8009230:	6013      	str	r3, [r2, #0]
 8009232:	b004      	add	sp, #16
 8009234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009238:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800923c:	eb00 0904 	add.w	r9, r0, r4
 8009240:	d1e5      	bne.n	800920e <__cvt+0x6a>
 8009242:	7803      	ldrb	r3, [r0, #0]
 8009244:	2b30      	cmp	r3, #48	@ 0x30
 8009246:	d10a      	bne.n	800925e <__cvt+0xba>
 8009248:	2200      	movs	r2, #0
 800924a:	2300      	movs	r3, #0
 800924c:	4630      	mov	r0, r6
 800924e:	4639      	mov	r1, r7
 8009250:	f7f7 fc42 	bl	8000ad8 <__aeabi_dcmpeq>
 8009254:	b918      	cbnz	r0, 800925e <__cvt+0xba>
 8009256:	f1c4 0401 	rsb	r4, r4, #1
 800925a:	f8ca 4000 	str.w	r4, [sl]
 800925e:	f8da 3000 	ldr.w	r3, [sl]
 8009262:	4499      	add	r9, r3
 8009264:	e7d3      	b.n	800920e <__cvt+0x6a>
 8009266:	1c59      	adds	r1, r3, #1
 8009268:	9103      	str	r1, [sp, #12]
 800926a:	701a      	strb	r2, [r3, #0]
 800926c:	e7d9      	b.n	8009222 <__cvt+0x7e>

0800926e <__exponent>:
 800926e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009270:	2900      	cmp	r1, #0
 8009272:	bfba      	itte	lt
 8009274:	4249      	neglt	r1, r1
 8009276:	232d      	movlt	r3, #45	@ 0x2d
 8009278:	232b      	movge	r3, #43	@ 0x2b
 800927a:	2909      	cmp	r1, #9
 800927c:	7002      	strb	r2, [r0, #0]
 800927e:	7043      	strb	r3, [r0, #1]
 8009280:	dd29      	ble.n	80092d6 <__exponent+0x68>
 8009282:	f10d 0307 	add.w	r3, sp, #7
 8009286:	461d      	mov	r5, r3
 8009288:	270a      	movs	r7, #10
 800928a:	461a      	mov	r2, r3
 800928c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009290:	fb07 1416 	mls	r4, r7, r6, r1
 8009294:	3430      	adds	r4, #48	@ 0x30
 8009296:	f802 4c01 	strb.w	r4, [r2, #-1]
 800929a:	460c      	mov	r4, r1
 800929c:	2c63      	cmp	r4, #99	@ 0x63
 800929e:	f103 33ff 	add.w	r3, r3, #4294967295
 80092a2:	4631      	mov	r1, r6
 80092a4:	dcf1      	bgt.n	800928a <__exponent+0x1c>
 80092a6:	3130      	adds	r1, #48	@ 0x30
 80092a8:	1e94      	subs	r4, r2, #2
 80092aa:	f803 1c01 	strb.w	r1, [r3, #-1]
 80092ae:	1c41      	adds	r1, r0, #1
 80092b0:	4623      	mov	r3, r4
 80092b2:	42ab      	cmp	r3, r5
 80092b4:	d30a      	bcc.n	80092cc <__exponent+0x5e>
 80092b6:	f10d 0309 	add.w	r3, sp, #9
 80092ba:	1a9b      	subs	r3, r3, r2
 80092bc:	42ac      	cmp	r4, r5
 80092be:	bf88      	it	hi
 80092c0:	2300      	movhi	r3, #0
 80092c2:	3302      	adds	r3, #2
 80092c4:	4403      	add	r3, r0
 80092c6:	1a18      	subs	r0, r3, r0
 80092c8:	b003      	add	sp, #12
 80092ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092cc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80092d0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80092d4:	e7ed      	b.n	80092b2 <__exponent+0x44>
 80092d6:	2330      	movs	r3, #48	@ 0x30
 80092d8:	3130      	adds	r1, #48	@ 0x30
 80092da:	7083      	strb	r3, [r0, #2]
 80092dc:	70c1      	strb	r1, [r0, #3]
 80092de:	1d03      	adds	r3, r0, #4
 80092e0:	e7f1      	b.n	80092c6 <__exponent+0x58>
	...

080092e4 <_printf_float>:
 80092e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092e8:	b08d      	sub	sp, #52	@ 0x34
 80092ea:	460c      	mov	r4, r1
 80092ec:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80092f0:	4616      	mov	r6, r2
 80092f2:	461f      	mov	r7, r3
 80092f4:	4605      	mov	r5, r0
 80092f6:	f000 fcdb 	bl	8009cb0 <_localeconv_r>
 80092fa:	6803      	ldr	r3, [r0, #0]
 80092fc:	9304      	str	r3, [sp, #16]
 80092fe:	4618      	mov	r0, r3
 8009300:	f7f6 ffbe 	bl	8000280 <strlen>
 8009304:	2300      	movs	r3, #0
 8009306:	930a      	str	r3, [sp, #40]	@ 0x28
 8009308:	f8d8 3000 	ldr.w	r3, [r8]
 800930c:	9005      	str	r0, [sp, #20]
 800930e:	3307      	adds	r3, #7
 8009310:	f023 0307 	bic.w	r3, r3, #7
 8009314:	f103 0208 	add.w	r2, r3, #8
 8009318:	f894 a018 	ldrb.w	sl, [r4, #24]
 800931c:	f8d4 b000 	ldr.w	fp, [r4]
 8009320:	f8c8 2000 	str.w	r2, [r8]
 8009324:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009328:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800932c:	9307      	str	r3, [sp, #28]
 800932e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009332:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009336:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800933a:	4b9c      	ldr	r3, [pc, #624]	@ (80095ac <_printf_float+0x2c8>)
 800933c:	f04f 32ff 	mov.w	r2, #4294967295
 8009340:	f7f7 fbfc 	bl	8000b3c <__aeabi_dcmpun>
 8009344:	bb70      	cbnz	r0, 80093a4 <_printf_float+0xc0>
 8009346:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800934a:	4b98      	ldr	r3, [pc, #608]	@ (80095ac <_printf_float+0x2c8>)
 800934c:	f04f 32ff 	mov.w	r2, #4294967295
 8009350:	f7f7 fbd6 	bl	8000b00 <__aeabi_dcmple>
 8009354:	bb30      	cbnz	r0, 80093a4 <_printf_float+0xc0>
 8009356:	2200      	movs	r2, #0
 8009358:	2300      	movs	r3, #0
 800935a:	4640      	mov	r0, r8
 800935c:	4649      	mov	r1, r9
 800935e:	f7f7 fbc5 	bl	8000aec <__aeabi_dcmplt>
 8009362:	b110      	cbz	r0, 800936a <_printf_float+0x86>
 8009364:	232d      	movs	r3, #45	@ 0x2d
 8009366:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800936a:	4a91      	ldr	r2, [pc, #580]	@ (80095b0 <_printf_float+0x2cc>)
 800936c:	4b91      	ldr	r3, [pc, #580]	@ (80095b4 <_printf_float+0x2d0>)
 800936e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009372:	bf94      	ite	ls
 8009374:	4690      	movls	r8, r2
 8009376:	4698      	movhi	r8, r3
 8009378:	2303      	movs	r3, #3
 800937a:	6123      	str	r3, [r4, #16]
 800937c:	f02b 0304 	bic.w	r3, fp, #4
 8009380:	6023      	str	r3, [r4, #0]
 8009382:	f04f 0900 	mov.w	r9, #0
 8009386:	9700      	str	r7, [sp, #0]
 8009388:	4633      	mov	r3, r6
 800938a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800938c:	4621      	mov	r1, r4
 800938e:	4628      	mov	r0, r5
 8009390:	f000 f9d2 	bl	8009738 <_printf_common>
 8009394:	3001      	adds	r0, #1
 8009396:	f040 808d 	bne.w	80094b4 <_printf_float+0x1d0>
 800939a:	f04f 30ff 	mov.w	r0, #4294967295
 800939e:	b00d      	add	sp, #52	@ 0x34
 80093a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093a4:	4642      	mov	r2, r8
 80093a6:	464b      	mov	r3, r9
 80093a8:	4640      	mov	r0, r8
 80093aa:	4649      	mov	r1, r9
 80093ac:	f7f7 fbc6 	bl	8000b3c <__aeabi_dcmpun>
 80093b0:	b140      	cbz	r0, 80093c4 <_printf_float+0xe0>
 80093b2:	464b      	mov	r3, r9
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	bfbc      	itt	lt
 80093b8:	232d      	movlt	r3, #45	@ 0x2d
 80093ba:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80093be:	4a7e      	ldr	r2, [pc, #504]	@ (80095b8 <_printf_float+0x2d4>)
 80093c0:	4b7e      	ldr	r3, [pc, #504]	@ (80095bc <_printf_float+0x2d8>)
 80093c2:	e7d4      	b.n	800936e <_printf_float+0x8a>
 80093c4:	6863      	ldr	r3, [r4, #4]
 80093c6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80093ca:	9206      	str	r2, [sp, #24]
 80093cc:	1c5a      	adds	r2, r3, #1
 80093ce:	d13b      	bne.n	8009448 <_printf_float+0x164>
 80093d0:	2306      	movs	r3, #6
 80093d2:	6063      	str	r3, [r4, #4]
 80093d4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80093d8:	2300      	movs	r3, #0
 80093da:	6022      	str	r2, [r4, #0]
 80093dc:	9303      	str	r3, [sp, #12]
 80093de:	ab0a      	add	r3, sp, #40	@ 0x28
 80093e0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80093e4:	ab09      	add	r3, sp, #36	@ 0x24
 80093e6:	9300      	str	r3, [sp, #0]
 80093e8:	6861      	ldr	r1, [r4, #4]
 80093ea:	ec49 8b10 	vmov	d0, r8, r9
 80093ee:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80093f2:	4628      	mov	r0, r5
 80093f4:	f7ff fed6 	bl	80091a4 <__cvt>
 80093f8:	9b06      	ldr	r3, [sp, #24]
 80093fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80093fc:	2b47      	cmp	r3, #71	@ 0x47
 80093fe:	4680      	mov	r8, r0
 8009400:	d129      	bne.n	8009456 <_printf_float+0x172>
 8009402:	1cc8      	adds	r0, r1, #3
 8009404:	db02      	blt.n	800940c <_printf_float+0x128>
 8009406:	6863      	ldr	r3, [r4, #4]
 8009408:	4299      	cmp	r1, r3
 800940a:	dd41      	ble.n	8009490 <_printf_float+0x1ac>
 800940c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009410:	fa5f fa8a 	uxtb.w	sl, sl
 8009414:	3901      	subs	r1, #1
 8009416:	4652      	mov	r2, sl
 8009418:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800941c:	9109      	str	r1, [sp, #36]	@ 0x24
 800941e:	f7ff ff26 	bl	800926e <__exponent>
 8009422:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009424:	1813      	adds	r3, r2, r0
 8009426:	2a01      	cmp	r2, #1
 8009428:	4681      	mov	r9, r0
 800942a:	6123      	str	r3, [r4, #16]
 800942c:	dc02      	bgt.n	8009434 <_printf_float+0x150>
 800942e:	6822      	ldr	r2, [r4, #0]
 8009430:	07d2      	lsls	r2, r2, #31
 8009432:	d501      	bpl.n	8009438 <_printf_float+0x154>
 8009434:	3301      	adds	r3, #1
 8009436:	6123      	str	r3, [r4, #16]
 8009438:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800943c:	2b00      	cmp	r3, #0
 800943e:	d0a2      	beq.n	8009386 <_printf_float+0xa2>
 8009440:	232d      	movs	r3, #45	@ 0x2d
 8009442:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009446:	e79e      	b.n	8009386 <_printf_float+0xa2>
 8009448:	9a06      	ldr	r2, [sp, #24]
 800944a:	2a47      	cmp	r2, #71	@ 0x47
 800944c:	d1c2      	bne.n	80093d4 <_printf_float+0xf0>
 800944e:	2b00      	cmp	r3, #0
 8009450:	d1c0      	bne.n	80093d4 <_printf_float+0xf0>
 8009452:	2301      	movs	r3, #1
 8009454:	e7bd      	b.n	80093d2 <_printf_float+0xee>
 8009456:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800945a:	d9db      	bls.n	8009414 <_printf_float+0x130>
 800945c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009460:	d118      	bne.n	8009494 <_printf_float+0x1b0>
 8009462:	2900      	cmp	r1, #0
 8009464:	6863      	ldr	r3, [r4, #4]
 8009466:	dd0b      	ble.n	8009480 <_printf_float+0x19c>
 8009468:	6121      	str	r1, [r4, #16]
 800946a:	b913      	cbnz	r3, 8009472 <_printf_float+0x18e>
 800946c:	6822      	ldr	r2, [r4, #0]
 800946e:	07d0      	lsls	r0, r2, #31
 8009470:	d502      	bpl.n	8009478 <_printf_float+0x194>
 8009472:	3301      	adds	r3, #1
 8009474:	440b      	add	r3, r1
 8009476:	6123      	str	r3, [r4, #16]
 8009478:	65a1      	str	r1, [r4, #88]	@ 0x58
 800947a:	f04f 0900 	mov.w	r9, #0
 800947e:	e7db      	b.n	8009438 <_printf_float+0x154>
 8009480:	b913      	cbnz	r3, 8009488 <_printf_float+0x1a4>
 8009482:	6822      	ldr	r2, [r4, #0]
 8009484:	07d2      	lsls	r2, r2, #31
 8009486:	d501      	bpl.n	800948c <_printf_float+0x1a8>
 8009488:	3302      	adds	r3, #2
 800948a:	e7f4      	b.n	8009476 <_printf_float+0x192>
 800948c:	2301      	movs	r3, #1
 800948e:	e7f2      	b.n	8009476 <_printf_float+0x192>
 8009490:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009496:	4299      	cmp	r1, r3
 8009498:	db05      	blt.n	80094a6 <_printf_float+0x1c2>
 800949a:	6823      	ldr	r3, [r4, #0]
 800949c:	6121      	str	r1, [r4, #16]
 800949e:	07d8      	lsls	r0, r3, #31
 80094a0:	d5ea      	bpl.n	8009478 <_printf_float+0x194>
 80094a2:	1c4b      	adds	r3, r1, #1
 80094a4:	e7e7      	b.n	8009476 <_printf_float+0x192>
 80094a6:	2900      	cmp	r1, #0
 80094a8:	bfd4      	ite	le
 80094aa:	f1c1 0202 	rsble	r2, r1, #2
 80094ae:	2201      	movgt	r2, #1
 80094b0:	4413      	add	r3, r2
 80094b2:	e7e0      	b.n	8009476 <_printf_float+0x192>
 80094b4:	6823      	ldr	r3, [r4, #0]
 80094b6:	055a      	lsls	r2, r3, #21
 80094b8:	d407      	bmi.n	80094ca <_printf_float+0x1e6>
 80094ba:	6923      	ldr	r3, [r4, #16]
 80094bc:	4642      	mov	r2, r8
 80094be:	4631      	mov	r1, r6
 80094c0:	4628      	mov	r0, r5
 80094c2:	47b8      	blx	r7
 80094c4:	3001      	adds	r0, #1
 80094c6:	d12b      	bne.n	8009520 <_printf_float+0x23c>
 80094c8:	e767      	b.n	800939a <_printf_float+0xb6>
 80094ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80094ce:	f240 80dd 	bls.w	800968c <_printf_float+0x3a8>
 80094d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80094d6:	2200      	movs	r2, #0
 80094d8:	2300      	movs	r3, #0
 80094da:	f7f7 fafd 	bl	8000ad8 <__aeabi_dcmpeq>
 80094de:	2800      	cmp	r0, #0
 80094e0:	d033      	beq.n	800954a <_printf_float+0x266>
 80094e2:	4a37      	ldr	r2, [pc, #220]	@ (80095c0 <_printf_float+0x2dc>)
 80094e4:	2301      	movs	r3, #1
 80094e6:	4631      	mov	r1, r6
 80094e8:	4628      	mov	r0, r5
 80094ea:	47b8      	blx	r7
 80094ec:	3001      	adds	r0, #1
 80094ee:	f43f af54 	beq.w	800939a <_printf_float+0xb6>
 80094f2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80094f6:	4543      	cmp	r3, r8
 80094f8:	db02      	blt.n	8009500 <_printf_float+0x21c>
 80094fa:	6823      	ldr	r3, [r4, #0]
 80094fc:	07d8      	lsls	r0, r3, #31
 80094fe:	d50f      	bpl.n	8009520 <_printf_float+0x23c>
 8009500:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009504:	4631      	mov	r1, r6
 8009506:	4628      	mov	r0, r5
 8009508:	47b8      	blx	r7
 800950a:	3001      	adds	r0, #1
 800950c:	f43f af45 	beq.w	800939a <_printf_float+0xb6>
 8009510:	f04f 0900 	mov.w	r9, #0
 8009514:	f108 38ff 	add.w	r8, r8, #4294967295
 8009518:	f104 0a1a 	add.w	sl, r4, #26
 800951c:	45c8      	cmp	r8, r9
 800951e:	dc09      	bgt.n	8009534 <_printf_float+0x250>
 8009520:	6823      	ldr	r3, [r4, #0]
 8009522:	079b      	lsls	r3, r3, #30
 8009524:	f100 8103 	bmi.w	800972e <_printf_float+0x44a>
 8009528:	68e0      	ldr	r0, [r4, #12]
 800952a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800952c:	4298      	cmp	r0, r3
 800952e:	bfb8      	it	lt
 8009530:	4618      	movlt	r0, r3
 8009532:	e734      	b.n	800939e <_printf_float+0xba>
 8009534:	2301      	movs	r3, #1
 8009536:	4652      	mov	r2, sl
 8009538:	4631      	mov	r1, r6
 800953a:	4628      	mov	r0, r5
 800953c:	47b8      	blx	r7
 800953e:	3001      	adds	r0, #1
 8009540:	f43f af2b 	beq.w	800939a <_printf_float+0xb6>
 8009544:	f109 0901 	add.w	r9, r9, #1
 8009548:	e7e8      	b.n	800951c <_printf_float+0x238>
 800954a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800954c:	2b00      	cmp	r3, #0
 800954e:	dc39      	bgt.n	80095c4 <_printf_float+0x2e0>
 8009550:	4a1b      	ldr	r2, [pc, #108]	@ (80095c0 <_printf_float+0x2dc>)
 8009552:	2301      	movs	r3, #1
 8009554:	4631      	mov	r1, r6
 8009556:	4628      	mov	r0, r5
 8009558:	47b8      	blx	r7
 800955a:	3001      	adds	r0, #1
 800955c:	f43f af1d 	beq.w	800939a <_printf_float+0xb6>
 8009560:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009564:	ea59 0303 	orrs.w	r3, r9, r3
 8009568:	d102      	bne.n	8009570 <_printf_float+0x28c>
 800956a:	6823      	ldr	r3, [r4, #0]
 800956c:	07d9      	lsls	r1, r3, #31
 800956e:	d5d7      	bpl.n	8009520 <_printf_float+0x23c>
 8009570:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009574:	4631      	mov	r1, r6
 8009576:	4628      	mov	r0, r5
 8009578:	47b8      	blx	r7
 800957a:	3001      	adds	r0, #1
 800957c:	f43f af0d 	beq.w	800939a <_printf_float+0xb6>
 8009580:	f04f 0a00 	mov.w	sl, #0
 8009584:	f104 0b1a 	add.w	fp, r4, #26
 8009588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800958a:	425b      	negs	r3, r3
 800958c:	4553      	cmp	r3, sl
 800958e:	dc01      	bgt.n	8009594 <_printf_float+0x2b0>
 8009590:	464b      	mov	r3, r9
 8009592:	e793      	b.n	80094bc <_printf_float+0x1d8>
 8009594:	2301      	movs	r3, #1
 8009596:	465a      	mov	r2, fp
 8009598:	4631      	mov	r1, r6
 800959a:	4628      	mov	r0, r5
 800959c:	47b8      	blx	r7
 800959e:	3001      	adds	r0, #1
 80095a0:	f43f aefb 	beq.w	800939a <_printf_float+0xb6>
 80095a4:	f10a 0a01 	add.w	sl, sl, #1
 80095a8:	e7ee      	b.n	8009588 <_printf_float+0x2a4>
 80095aa:	bf00      	nop
 80095ac:	7fefffff 	.word	0x7fefffff
 80095b0:	0800e244 	.word	0x0800e244
 80095b4:	0800e248 	.word	0x0800e248
 80095b8:	0800e24c 	.word	0x0800e24c
 80095bc:	0800e250 	.word	0x0800e250
 80095c0:	0800e254 	.word	0x0800e254
 80095c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80095c6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80095ca:	4553      	cmp	r3, sl
 80095cc:	bfa8      	it	ge
 80095ce:	4653      	movge	r3, sl
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	4699      	mov	r9, r3
 80095d4:	dc36      	bgt.n	8009644 <_printf_float+0x360>
 80095d6:	f04f 0b00 	mov.w	fp, #0
 80095da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80095de:	f104 021a 	add.w	r2, r4, #26
 80095e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80095e4:	9306      	str	r3, [sp, #24]
 80095e6:	eba3 0309 	sub.w	r3, r3, r9
 80095ea:	455b      	cmp	r3, fp
 80095ec:	dc31      	bgt.n	8009652 <_printf_float+0x36e>
 80095ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095f0:	459a      	cmp	sl, r3
 80095f2:	dc3a      	bgt.n	800966a <_printf_float+0x386>
 80095f4:	6823      	ldr	r3, [r4, #0]
 80095f6:	07da      	lsls	r2, r3, #31
 80095f8:	d437      	bmi.n	800966a <_printf_float+0x386>
 80095fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095fc:	ebaa 0903 	sub.w	r9, sl, r3
 8009600:	9b06      	ldr	r3, [sp, #24]
 8009602:	ebaa 0303 	sub.w	r3, sl, r3
 8009606:	4599      	cmp	r9, r3
 8009608:	bfa8      	it	ge
 800960a:	4699      	movge	r9, r3
 800960c:	f1b9 0f00 	cmp.w	r9, #0
 8009610:	dc33      	bgt.n	800967a <_printf_float+0x396>
 8009612:	f04f 0800 	mov.w	r8, #0
 8009616:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800961a:	f104 0b1a 	add.w	fp, r4, #26
 800961e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009620:	ebaa 0303 	sub.w	r3, sl, r3
 8009624:	eba3 0309 	sub.w	r3, r3, r9
 8009628:	4543      	cmp	r3, r8
 800962a:	f77f af79 	ble.w	8009520 <_printf_float+0x23c>
 800962e:	2301      	movs	r3, #1
 8009630:	465a      	mov	r2, fp
 8009632:	4631      	mov	r1, r6
 8009634:	4628      	mov	r0, r5
 8009636:	47b8      	blx	r7
 8009638:	3001      	adds	r0, #1
 800963a:	f43f aeae 	beq.w	800939a <_printf_float+0xb6>
 800963e:	f108 0801 	add.w	r8, r8, #1
 8009642:	e7ec      	b.n	800961e <_printf_float+0x33a>
 8009644:	4642      	mov	r2, r8
 8009646:	4631      	mov	r1, r6
 8009648:	4628      	mov	r0, r5
 800964a:	47b8      	blx	r7
 800964c:	3001      	adds	r0, #1
 800964e:	d1c2      	bne.n	80095d6 <_printf_float+0x2f2>
 8009650:	e6a3      	b.n	800939a <_printf_float+0xb6>
 8009652:	2301      	movs	r3, #1
 8009654:	4631      	mov	r1, r6
 8009656:	4628      	mov	r0, r5
 8009658:	9206      	str	r2, [sp, #24]
 800965a:	47b8      	blx	r7
 800965c:	3001      	adds	r0, #1
 800965e:	f43f ae9c 	beq.w	800939a <_printf_float+0xb6>
 8009662:	9a06      	ldr	r2, [sp, #24]
 8009664:	f10b 0b01 	add.w	fp, fp, #1
 8009668:	e7bb      	b.n	80095e2 <_printf_float+0x2fe>
 800966a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800966e:	4631      	mov	r1, r6
 8009670:	4628      	mov	r0, r5
 8009672:	47b8      	blx	r7
 8009674:	3001      	adds	r0, #1
 8009676:	d1c0      	bne.n	80095fa <_printf_float+0x316>
 8009678:	e68f      	b.n	800939a <_printf_float+0xb6>
 800967a:	9a06      	ldr	r2, [sp, #24]
 800967c:	464b      	mov	r3, r9
 800967e:	4442      	add	r2, r8
 8009680:	4631      	mov	r1, r6
 8009682:	4628      	mov	r0, r5
 8009684:	47b8      	blx	r7
 8009686:	3001      	adds	r0, #1
 8009688:	d1c3      	bne.n	8009612 <_printf_float+0x32e>
 800968a:	e686      	b.n	800939a <_printf_float+0xb6>
 800968c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009690:	f1ba 0f01 	cmp.w	sl, #1
 8009694:	dc01      	bgt.n	800969a <_printf_float+0x3b6>
 8009696:	07db      	lsls	r3, r3, #31
 8009698:	d536      	bpl.n	8009708 <_printf_float+0x424>
 800969a:	2301      	movs	r3, #1
 800969c:	4642      	mov	r2, r8
 800969e:	4631      	mov	r1, r6
 80096a0:	4628      	mov	r0, r5
 80096a2:	47b8      	blx	r7
 80096a4:	3001      	adds	r0, #1
 80096a6:	f43f ae78 	beq.w	800939a <_printf_float+0xb6>
 80096aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096ae:	4631      	mov	r1, r6
 80096b0:	4628      	mov	r0, r5
 80096b2:	47b8      	blx	r7
 80096b4:	3001      	adds	r0, #1
 80096b6:	f43f ae70 	beq.w	800939a <_printf_float+0xb6>
 80096ba:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80096be:	2200      	movs	r2, #0
 80096c0:	2300      	movs	r3, #0
 80096c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80096c6:	f7f7 fa07 	bl	8000ad8 <__aeabi_dcmpeq>
 80096ca:	b9c0      	cbnz	r0, 80096fe <_printf_float+0x41a>
 80096cc:	4653      	mov	r3, sl
 80096ce:	f108 0201 	add.w	r2, r8, #1
 80096d2:	4631      	mov	r1, r6
 80096d4:	4628      	mov	r0, r5
 80096d6:	47b8      	blx	r7
 80096d8:	3001      	adds	r0, #1
 80096da:	d10c      	bne.n	80096f6 <_printf_float+0x412>
 80096dc:	e65d      	b.n	800939a <_printf_float+0xb6>
 80096de:	2301      	movs	r3, #1
 80096e0:	465a      	mov	r2, fp
 80096e2:	4631      	mov	r1, r6
 80096e4:	4628      	mov	r0, r5
 80096e6:	47b8      	blx	r7
 80096e8:	3001      	adds	r0, #1
 80096ea:	f43f ae56 	beq.w	800939a <_printf_float+0xb6>
 80096ee:	f108 0801 	add.w	r8, r8, #1
 80096f2:	45d0      	cmp	r8, sl
 80096f4:	dbf3      	blt.n	80096de <_printf_float+0x3fa>
 80096f6:	464b      	mov	r3, r9
 80096f8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80096fc:	e6df      	b.n	80094be <_printf_float+0x1da>
 80096fe:	f04f 0800 	mov.w	r8, #0
 8009702:	f104 0b1a 	add.w	fp, r4, #26
 8009706:	e7f4      	b.n	80096f2 <_printf_float+0x40e>
 8009708:	2301      	movs	r3, #1
 800970a:	4642      	mov	r2, r8
 800970c:	e7e1      	b.n	80096d2 <_printf_float+0x3ee>
 800970e:	2301      	movs	r3, #1
 8009710:	464a      	mov	r2, r9
 8009712:	4631      	mov	r1, r6
 8009714:	4628      	mov	r0, r5
 8009716:	47b8      	blx	r7
 8009718:	3001      	adds	r0, #1
 800971a:	f43f ae3e 	beq.w	800939a <_printf_float+0xb6>
 800971e:	f108 0801 	add.w	r8, r8, #1
 8009722:	68e3      	ldr	r3, [r4, #12]
 8009724:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009726:	1a5b      	subs	r3, r3, r1
 8009728:	4543      	cmp	r3, r8
 800972a:	dcf0      	bgt.n	800970e <_printf_float+0x42a>
 800972c:	e6fc      	b.n	8009528 <_printf_float+0x244>
 800972e:	f04f 0800 	mov.w	r8, #0
 8009732:	f104 0919 	add.w	r9, r4, #25
 8009736:	e7f4      	b.n	8009722 <_printf_float+0x43e>

08009738 <_printf_common>:
 8009738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800973c:	4616      	mov	r6, r2
 800973e:	4698      	mov	r8, r3
 8009740:	688a      	ldr	r2, [r1, #8]
 8009742:	690b      	ldr	r3, [r1, #16]
 8009744:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009748:	4293      	cmp	r3, r2
 800974a:	bfb8      	it	lt
 800974c:	4613      	movlt	r3, r2
 800974e:	6033      	str	r3, [r6, #0]
 8009750:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009754:	4607      	mov	r7, r0
 8009756:	460c      	mov	r4, r1
 8009758:	b10a      	cbz	r2, 800975e <_printf_common+0x26>
 800975a:	3301      	adds	r3, #1
 800975c:	6033      	str	r3, [r6, #0]
 800975e:	6823      	ldr	r3, [r4, #0]
 8009760:	0699      	lsls	r1, r3, #26
 8009762:	bf42      	ittt	mi
 8009764:	6833      	ldrmi	r3, [r6, #0]
 8009766:	3302      	addmi	r3, #2
 8009768:	6033      	strmi	r3, [r6, #0]
 800976a:	6825      	ldr	r5, [r4, #0]
 800976c:	f015 0506 	ands.w	r5, r5, #6
 8009770:	d106      	bne.n	8009780 <_printf_common+0x48>
 8009772:	f104 0a19 	add.w	sl, r4, #25
 8009776:	68e3      	ldr	r3, [r4, #12]
 8009778:	6832      	ldr	r2, [r6, #0]
 800977a:	1a9b      	subs	r3, r3, r2
 800977c:	42ab      	cmp	r3, r5
 800977e:	dc26      	bgt.n	80097ce <_printf_common+0x96>
 8009780:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009784:	6822      	ldr	r2, [r4, #0]
 8009786:	3b00      	subs	r3, #0
 8009788:	bf18      	it	ne
 800978a:	2301      	movne	r3, #1
 800978c:	0692      	lsls	r2, r2, #26
 800978e:	d42b      	bmi.n	80097e8 <_printf_common+0xb0>
 8009790:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009794:	4641      	mov	r1, r8
 8009796:	4638      	mov	r0, r7
 8009798:	47c8      	blx	r9
 800979a:	3001      	adds	r0, #1
 800979c:	d01e      	beq.n	80097dc <_printf_common+0xa4>
 800979e:	6823      	ldr	r3, [r4, #0]
 80097a0:	6922      	ldr	r2, [r4, #16]
 80097a2:	f003 0306 	and.w	r3, r3, #6
 80097a6:	2b04      	cmp	r3, #4
 80097a8:	bf02      	ittt	eq
 80097aa:	68e5      	ldreq	r5, [r4, #12]
 80097ac:	6833      	ldreq	r3, [r6, #0]
 80097ae:	1aed      	subeq	r5, r5, r3
 80097b0:	68a3      	ldr	r3, [r4, #8]
 80097b2:	bf0c      	ite	eq
 80097b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80097b8:	2500      	movne	r5, #0
 80097ba:	4293      	cmp	r3, r2
 80097bc:	bfc4      	itt	gt
 80097be:	1a9b      	subgt	r3, r3, r2
 80097c0:	18ed      	addgt	r5, r5, r3
 80097c2:	2600      	movs	r6, #0
 80097c4:	341a      	adds	r4, #26
 80097c6:	42b5      	cmp	r5, r6
 80097c8:	d11a      	bne.n	8009800 <_printf_common+0xc8>
 80097ca:	2000      	movs	r0, #0
 80097cc:	e008      	b.n	80097e0 <_printf_common+0xa8>
 80097ce:	2301      	movs	r3, #1
 80097d0:	4652      	mov	r2, sl
 80097d2:	4641      	mov	r1, r8
 80097d4:	4638      	mov	r0, r7
 80097d6:	47c8      	blx	r9
 80097d8:	3001      	adds	r0, #1
 80097da:	d103      	bne.n	80097e4 <_printf_common+0xac>
 80097dc:	f04f 30ff 	mov.w	r0, #4294967295
 80097e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097e4:	3501      	adds	r5, #1
 80097e6:	e7c6      	b.n	8009776 <_printf_common+0x3e>
 80097e8:	18e1      	adds	r1, r4, r3
 80097ea:	1c5a      	adds	r2, r3, #1
 80097ec:	2030      	movs	r0, #48	@ 0x30
 80097ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80097f2:	4422      	add	r2, r4
 80097f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80097f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80097fc:	3302      	adds	r3, #2
 80097fe:	e7c7      	b.n	8009790 <_printf_common+0x58>
 8009800:	2301      	movs	r3, #1
 8009802:	4622      	mov	r2, r4
 8009804:	4641      	mov	r1, r8
 8009806:	4638      	mov	r0, r7
 8009808:	47c8      	blx	r9
 800980a:	3001      	adds	r0, #1
 800980c:	d0e6      	beq.n	80097dc <_printf_common+0xa4>
 800980e:	3601      	adds	r6, #1
 8009810:	e7d9      	b.n	80097c6 <_printf_common+0x8e>
	...

08009814 <_printf_i>:
 8009814:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009818:	7e0f      	ldrb	r7, [r1, #24]
 800981a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800981c:	2f78      	cmp	r7, #120	@ 0x78
 800981e:	4691      	mov	r9, r2
 8009820:	4680      	mov	r8, r0
 8009822:	460c      	mov	r4, r1
 8009824:	469a      	mov	sl, r3
 8009826:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800982a:	d807      	bhi.n	800983c <_printf_i+0x28>
 800982c:	2f62      	cmp	r7, #98	@ 0x62
 800982e:	d80a      	bhi.n	8009846 <_printf_i+0x32>
 8009830:	2f00      	cmp	r7, #0
 8009832:	f000 80d2 	beq.w	80099da <_printf_i+0x1c6>
 8009836:	2f58      	cmp	r7, #88	@ 0x58
 8009838:	f000 80b9 	beq.w	80099ae <_printf_i+0x19a>
 800983c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009840:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009844:	e03a      	b.n	80098bc <_printf_i+0xa8>
 8009846:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800984a:	2b15      	cmp	r3, #21
 800984c:	d8f6      	bhi.n	800983c <_printf_i+0x28>
 800984e:	a101      	add	r1, pc, #4	@ (adr r1, 8009854 <_printf_i+0x40>)
 8009850:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009854:	080098ad 	.word	0x080098ad
 8009858:	080098c1 	.word	0x080098c1
 800985c:	0800983d 	.word	0x0800983d
 8009860:	0800983d 	.word	0x0800983d
 8009864:	0800983d 	.word	0x0800983d
 8009868:	0800983d 	.word	0x0800983d
 800986c:	080098c1 	.word	0x080098c1
 8009870:	0800983d 	.word	0x0800983d
 8009874:	0800983d 	.word	0x0800983d
 8009878:	0800983d 	.word	0x0800983d
 800987c:	0800983d 	.word	0x0800983d
 8009880:	080099c1 	.word	0x080099c1
 8009884:	080098eb 	.word	0x080098eb
 8009888:	0800997b 	.word	0x0800997b
 800988c:	0800983d 	.word	0x0800983d
 8009890:	0800983d 	.word	0x0800983d
 8009894:	080099e3 	.word	0x080099e3
 8009898:	0800983d 	.word	0x0800983d
 800989c:	080098eb 	.word	0x080098eb
 80098a0:	0800983d 	.word	0x0800983d
 80098a4:	0800983d 	.word	0x0800983d
 80098a8:	08009983 	.word	0x08009983
 80098ac:	6833      	ldr	r3, [r6, #0]
 80098ae:	1d1a      	adds	r2, r3, #4
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	6032      	str	r2, [r6, #0]
 80098b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80098b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80098bc:	2301      	movs	r3, #1
 80098be:	e09d      	b.n	80099fc <_printf_i+0x1e8>
 80098c0:	6833      	ldr	r3, [r6, #0]
 80098c2:	6820      	ldr	r0, [r4, #0]
 80098c4:	1d19      	adds	r1, r3, #4
 80098c6:	6031      	str	r1, [r6, #0]
 80098c8:	0606      	lsls	r6, r0, #24
 80098ca:	d501      	bpl.n	80098d0 <_printf_i+0xbc>
 80098cc:	681d      	ldr	r5, [r3, #0]
 80098ce:	e003      	b.n	80098d8 <_printf_i+0xc4>
 80098d0:	0645      	lsls	r5, r0, #25
 80098d2:	d5fb      	bpl.n	80098cc <_printf_i+0xb8>
 80098d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80098d8:	2d00      	cmp	r5, #0
 80098da:	da03      	bge.n	80098e4 <_printf_i+0xd0>
 80098dc:	232d      	movs	r3, #45	@ 0x2d
 80098de:	426d      	negs	r5, r5
 80098e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80098e4:	4859      	ldr	r0, [pc, #356]	@ (8009a4c <_printf_i+0x238>)
 80098e6:	230a      	movs	r3, #10
 80098e8:	e011      	b.n	800990e <_printf_i+0xfa>
 80098ea:	6821      	ldr	r1, [r4, #0]
 80098ec:	6833      	ldr	r3, [r6, #0]
 80098ee:	0608      	lsls	r0, r1, #24
 80098f0:	f853 5b04 	ldr.w	r5, [r3], #4
 80098f4:	d402      	bmi.n	80098fc <_printf_i+0xe8>
 80098f6:	0649      	lsls	r1, r1, #25
 80098f8:	bf48      	it	mi
 80098fa:	b2ad      	uxthmi	r5, r5
 80098fc:	2f6f      	cmp	r7, #111	@ 0x6f
 80098fe:	4853      	ldr	r0, [pc, #332]	@ (8009a4c <_printf_i+0x238>)
 8009900:	6033      	str	r3, [r6, #0]
 8009902:	bf14      	ite	ne
 8009904:	230a      	movne	r3, #10
 8009906:	2308      	moveq	r3, #8
 8009908:	2100      	movs	r1, #0
 800990a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800990e:	6866      	ldr	r6, [r4, #4]
 8009910:	60a6      	str	r6, [r4, #8]
 8009912:	2e00      	cmp	r6, #0
 8009914:	bfa2      	ittt	ge
 8009916:	6821      	ldrge	r1, [r4, #0]
 8009918:	f021 0104 	bicge.w	r1, r1, #4
 800991c:	6021      	strge	r1, [r4, #0]
 800991e:	b90d      	cbnz	r5, 8009924 <_printf_i+0x110>
 8009920:	2e00      	cmp	r6, #0
 8009922:	d04b      	beq.n	80099bc <_printf_i+0x1a8>
 8009924:	4616      	mov	r6, r2
 8009926:	fbb5 f1f3 	udiv	r1, r5, r3
 800992a:	fb03 5711 	mls	r7, r3, r1, r5
 800992e:	5dc7      	ldrb	r7, [r0, r7]
 8009930:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009934:	462f      	mov	r7, r5
 8009936:	42bb      	cmp	r3, r7
 8009938:	460d      	mov	r5, r1
 800993a:	d9f4      	bls.n	8009926 <_printf_i+0x112>
 800993c:	2b08      	cmp	r3, #8
 800993e:	d10b      	bne.n	8009958 <_printf_i+0x144>
 8009940:	6823      	ldr	r3, [r4, #0]
 8009942:	07df      	lsls	r7, r3, #31
 8009944:	d508      	bpl.n	8009958 <_printf_i+0x144>
 8009946:	6923      	ldr	r3, [r4, #16]
 8009948:	6861      	ldr	r1, [r4, #4]
 800994a:	4299      	cmp	r1, r3
 800994c:	bfde      	ittt	le
 800994e:	2330      	movle	r3, #48	@ 0x30
 8009950:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009954:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009958:	1b92      	subs	r2, r2, r6
 800995a:	6122      	str	r2, [r4, #16]
 800995c:	f8cd a000 	str.w	sl, [sp]
 8009960:	464b      	mov	r3, r9
 8009962:	aa03      	add	r2, sp, #12
 8009964:	4621      	mov	r1, r4
 8009966:	4640      	mov	r0, r8
 8009968:	f7ff fee6 	bl	8009738 <_printf_common>
 800996c:	3001      	adds	r0, #1
 800996e:	d14a      	bne.n	8009a06 <_printf_i+0x1f2>
 8009970:	f04f 30ff 	mov.w	r0, #4294967295
 8009974:	b004      	add	sp, #16
 8009976:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800997a:	6823      	ldr	r3, [r4, #0]
 800997c:	f043 0320 	orr.w	r3, r3, #32
 8009980:	6023      	str	r3, [r4, #0]
 8009982:	4833      	ldr	r0, [pc, #204]	@ (8009a50 <_printf_i+0x23c>)
 8009984:	2778      	movs	r7, #120	@ 0x78
 8009986:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800998a:	6823      	ldr	r3, [r4, #0]
 800998c:	6831      	ldr	r1, [r6, #0]
 800998e:	061f      	lsls	r7, r3, #24
 8009990:	f851 5b04 	ldr.w	r5, [r1], #4
 8009994:	d402      	bmi.n	800999c <_printf_i+0x188>
 8009996:	065f      	lsls	r7, r3, #25
 8009998:	bf48      	it	mi
 800999a:	b2ad      	uxthmi	r5, r5
 800999c:	6031      	str	r1, [r6, #0]
 800999e:	07d9      	lsls	r1, r3, #31
 80099a0:	bf44      	itt	mi
 80099a2:	f043 0320 	orrmi.w	r3, r3, #32
 80099a6:	6023      	strmi	r3, [r4, #0]
 80099a8:	b11d      	cbz	r5, 80099b2 <_printf_i+0x19e>
 80099aa:	2310      	movs	r3, #16
 80099ac:	e7ac      	b.n	8009908 <_printf_i+0xf4>
 80099ae:	4827      	ldr	r0, [pc, #156]	@ (8009a4c <_printf_i+0x238>)
 80099b0:	e7e9      	b.n	8009986 <_printf_i+0x172>
 80099b2:	6823      	ldr	r3, [r4, #0]
 80099b4:	f023 0320 	bic.w	r3, r3, #32
 80099b8:	6023      	str	r3, [r4, #0]
 80099ba:	e7f6      	b.n	80099aa <_printf_i+0x196>
 80099bc:	4616      	mov	r6, r2
 80099be:	e7bd      	b.n	800993c <_printf_i+0x128>
 80099c0:	6833      	ldr	r3, [r6, #0]
 80099c2:	6825      	ldr	r5, [r4, #0]
 80099c4:	6961      	ldr	r1, [r4, #20]
 80099c6:	1d18      	adds	r0, r3, #4
 80099c8:	6030      	str	r0, [r6, #0]
 80099ca:	062e      	lsls	r6, r5, #24
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	d501      	bpl.n	80099d4 <_printf_i+0x1c0>
 80099d0:	6019      	str	r1, [r3, #0]
 80099d2:	e002      	b.n	80099da <_printf_i+0x1c6>
 80099d4:	0668      	lsls	r0, r5, #25
 80099d6:	d5fb      	bpl.n	80099d0 <_printf_i+0x1bc>
 80099d8:	8019      	strh	r1, [r3, #0]
 80099da:	2300      	movs	r3, #0
 80099dc:	6123      	str	r3, [r4, #16]
 80099de:	4616      	mov	r6, r2
 80099e0:	e7bc      	b.n	800995c <_printf_i+0x148>
 80099e2:	6833      	ldr	r3, [r6, #0]
 80099e4:	1d1a      	adds	r2, r3, #4
 80099e6:	6032      	str	r2, [r6, #0]
 80099e8:	681e      	ldr	r6, [r3, #0]
 80099ea:	6862      	ldr	r2, [r4, #4]
 80099ec:	2100      	movs	r1, #0
 80099ee:	4630      	mov	r0, r6
 80099f0:	f7f6 fbf6 	bl	80001e0 <memchr>
 80099f4:	b108      	cbz	r0, 80099fa <_printf_i+0x1e6>
 80099f6:	1b80      	subs	r0, r0, r6
 80099f8:	6060      	str	r0, [r4, #4]
 80099fa:	6863      	ldr	r3, [r4, #4]
 80099fc:	6123      	str	r3, [r4, #16]
 80099fe:	2300      	movs	r3, #0
 8009a00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a04:	e7aa      	b.n	800995c <_printf_i+0x148>
 8009a06:	6923      	ldr	r3, [r4, #16]
 8009a08:	4632      	mov	r2, r6
 8009a0a:	4649      	mov	r1, r9
 8009a0c:	4640      	mov	r0, r8
 8009a0e:	47d0      	blx	sl
 8009a10:	3001      	adds	r0, #1
 8009a12:	d0ad      	beq.n	8009970 <_printf_i+0x15c>
 8009a14:	6823      	ldr	r3, [r4, #0]
 8009a16:	079b      	lsls	r3, r3, #30
 8009a18:	d413      	bmi.n	8009a42 <_printf_i+0x22e>
 8009a1a:	68e0      	ldr	r0, [r4, #12]
 8009a1c:	9b03      	ldr	r3, [sp, #12]
 8009a1e:	4298      	cmp	r0, r3
 8009a20:	bfb8      	it	lt
 8009a22:	4618      	movlt	r0, r3
 8009a24:	e7a6      	b.n	8009974 <_printf_i+0x160>
 8009a26:	2301      	movs	r3, #1
 8009a28:	4632      	mov	r2, r6
 8009a2a:	4649      	mov	r1, r9
 8009a2c:	4640      	mov	r0, r8
 8009a2e:	47d0      	blx	sl
 8009a30:	3001      	adds	r0, #1
 8009a32:	d09d      	beq.n	8009970 <_printf_i+0x15c>
 8009a34:	3501      	adds	r5, #1
 8009a36:	68e3      	ldr	r3, [r4, #12]
 8009a38:	9903      	ldr	r1, [sp, #12]
 8009a3a:	1a5b      	subs	r3, r3, r1
 8009a3c:	42ab      	cmp	r3, r5
 8009a3e:	dcf2      	bgt.n	8009a26 <_printf_i+0x212>
 8009a40:	e7eb      	b.n	8009a1a <_printf_i+0x206>
 8009a42:	2500      	movs	r5, #0
 8009a44:	f104 0619 	add.w	r6, r4, #25
 8009a48:	e7f5      	b.n	8009a36 <_printf_i+0x222>
 8009a4a:	bf00      	nop
 8009a4c:	0800e256 	.word	0x0800e256
 8009a50:	0800e267 	.word	0x0800e267

08009a54 <std>:
 8009a54:	2300      	movs	r3, #0
 8009a56:	b510      	push	{r4, lr}
 8009a58:	4604      	mov	r4, r0
 8009a5a:	e9c0 3300 	strd	r3, r3, [r0]
 8009a5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a62:	6083      	str	r3, [r0, #8]
 8009a64:	8181      	strh	r1, [r0, #12]
 8009a66:	6643      	str	r3, [r0, #100]	@ 0x64
 8009a68:	81c2      	strh	r2, [r0, #14]
 8009a6a:	6183      	str	r3, [r0, #24]
 8009a6c:	4619      	mov	r1, r3
 8009a6e:	2208      	movs	r2, #8
 8009a70:	305c      	adds	r0, #92	@ 0x5c
 8009a72:	f000 f914 	bl	8009c9e <memset>
 8009a76:	4b0d      	ldr	r3, [pc, #52]	@ (8009aac <std+0x58>)
 8009a78:	6263      	str	r3, [r4, #36]	@ 0x24
 8009a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8009ab0 <std+0x5c>)
 8009a7c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8009ab4 <std+0x60>)
 8009a80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009a82:	4b0d      	ldr	r3, [pc, #52]	@ (8009ab8 <std+0x64>)
 8009a84:	6323      	str	r3, [r4, #48]	@ 0x30
 8009a86:	4b0d      	ldr	r3, [pc, #52]	@ (8009abc <std+0x68>)
 8009a88:	6224      	str	r4, [r4, #32]
 8009a8a:	429c      	cmp	r4, r3
 8009a8c:	d006      	beq.n	8009a9c <std+0x48>
 8009a8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009a92:	4294      	cmp	r4, r2
 8009a94:	d002      	beq.n	8009a9c <std+0x48>
 8009a96:	33d0      	adds	r3, #208	@ 0xd0
 8009a98:	429c      	cmp	r4, r3
 8009a9a:	d105      	bne.n	8009aa8 <std+0x54>
 8009a9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009aa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009aa4:	f000 b978 	b.w	8009d98 <__retarget_lock_init_recursive>
 8009aa8:	bd10      	pop	{r4, pc}
 8009aaa:	bf00      	nop
 8009aac:	08009c19 	.word	0x08009c19
 8009ab0:	08009c3b 	.word	0x08009c3b
 8009ab4:	08009c73 	.word	0x08009c73
 8009ab8:	08009c97 	.word	0x08009c97
 8009abc:	20000950 	.word	0x20000950

08009ac0 <stdio_exit_handler>:
 8009ac0:	4a02      	ldr	r2, [pc, #8]	@ (8009acc <stdio_exit_handler+0xc>)
 8009ac2:	4903      	ldr	r1, [pc, #12]	@ (8009ad0 <stdio_exit_handler+0x10>)
 8009ac4:	4803      	ldr	r0, [pc, #12]	@ (8009ad4 <stdio_exit_handler+0x14>)
 8009ac6:	f000 b869 	b.w	8009b9c <_fwalk_sglue>
 8009aca:	bf00      	nop
 8009acc:	20000020 	.word	0x20000020
 8009ad0:	0800b6f5 	.word	0x0800b6f5
 8009ad4:	20000030 	.word	0x20000030

08009ad8 <cleanup_stdio>:
 8009ad8:	6841      	ldr	r1, [r0, #4]
 8009ada:	4b0c      	ldr	r3, [pc, #48]	@ (8009b0c <cleanup_stdio+0x34>)
 8009adc:	4299      	cmp	r1, r3
 8009ade:	b510      	push	{r4, lr}
 8009ae0:	4604      	mov	r4, r0
 8009ae2:	d001      	beq.n	8009ae8 <cleanup_stdio+0x10>
 8009ae4:	f001 fe06 	bl	800b6f4 <_fflush_r>
 8009ae8:	68a1      	ldr	r1, [r4, #8]
 8009aea:	4b09      	ldr	r3, [pc, #36]	@ (8009b10 <cleanup_stdio+0x38>)
 8009aec:	4299      	cmp	r1, r3
 8009aee:	d002      	beq.n	8009af6 <cleanup_stdio+0x1e>
 8009af0:	4620      	mov	r0, r4
 8009af2:	f001 fdff 	bl	800b6f4 <_fflush_r>
 8009af6:	68e1      	ldr	r1, [r4, #12]
 8009af8:	4b06      	ldr	r3, [pc, #24]	@ (8009b14 <cleanup_stdio+0x3c>)
 8009afa:	4299      	cmp	r1, r3
 8009afc:	d004      	beq.n	8009b08 <cleanup_stdio+0x30>
 8009afe:	4620      	mov	r0, r4
 8009b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b04:	f001 bdf6 	b.w	800b6f4 <_fflush_r>
 8009b08:	bd10      	pop	{r4, pc}
 8009b0a:	bf00      	nop
 8009b0c:	20000950 	.word	0x20000950
 8009b10:	200009b8 	.word	0x200009b8
 8009b14:	20000a20 	.word	0x20000a20

08009b18 <global_stdio_init.part.0>:
 8009b18:	b510      	push	{r4, lr}
 8009b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8009b48 <global_stdio_init.part.0+0x30>)
 8009b1c:	4c0b      	ldr	r4, [pc, #44]	@ (8009b4c <global_stdio_init.part.0+0x34>)
 8009b1e:	4a0c      	ldr	r2, [pc, #48]	@ (8009b50 <global_stdio_init.part.0+0x38>)
 8009b20:	601a      	str	r2, [r3, #0]
 8009b22:	4620      	mov	r0, r4
 8009b24:	2200      	movs	r2, #0
 8009b26:	2104      	movs	r1, #4
 8009b28:	f7ff ff94 	bl	8009a54 <std>
 8009b2c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009b30:	2201      	movs	r2, #1
 8009b32:	2109      	movs	r1, #9
 8009b34:	f7ff ff8e 	bl	8009a54 <std>
 8009b38:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009b3c:	2202      	movs	r2, #2
 8009b3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b42:	2112      	movs	r1, #18
 8009b44:	f7ff bf86 	b.w	8009a54 <std>
 8009b48:	20000a88 	.word	0x20000a88
 8009b4c:	20000950 	.word	0x20000950
 8009b50:	08009ac1 	.word	0x08009ac1

08009b54 <__sfp_lock_acquire>:
 8009b54:	4801      	ldr	r0, [pc, #4]	@ (8009b5c <__sfp_lock_acquire+0x8>)
 8009b56:	f000 b920 	b.w	8009d9a <__retarget_lock_acquire_recursive>
 8009b5a:	bf00      	nop
 8009b5c:	20000a91 	.word	0x20000a91

08009b60 <__sfp_lock_release>:
 8009b60:	4801      	ldr	r0, [pc, #4]	@ (8009b68 <__sfp_lock_release+0x8>)
 8009b62:	f000 b91b 	b.w	8009d9c <__retarget_lock_release_recursive>
 8009b66:	bf00      	nop
 8009b68:	20000a91 	.word	0x20000a91

08009b6c <__sinit>:
 8009b6c:	b510      	push	{r4, lr}
 8009b6e:	4604      	mov	r4, r0
 8009b70:	f7ff fff0 	bl	8009b54 <__sfp_lock_acquire>
 8009b74:	6a23      	ldr	r3, [r4, #32]
 8009b76:	b11b      	cbz	r3, 8009b80 <__sinit+0x14>
 8009b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b7c:	f7ff bff0 	b.w	8009b60 <__sfp_lock_release>
 8009b80:	4b04      	ldr	r3, [pc, #16]	@ (8009b94 <__sinit+0x28>)
 8009b82:	6223      	str	r3, [r4, #32]
 8009b84:	4b04      	ldr	r3, [pc, #16]	@ (8009b98 <__sinit+0x2c>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d1f5      	bne.n	8009b78 <__sinit+0xc>
 8009b8c:	f7ff ffc4 	bl	8009b18 <global_stdio_init.part.0>
 8009b90:	e7f2      	b.n	8009b78 <__sinit+0xc>
 8009b92:	bf00      	nop
 8009b94:	08009ad9 	.word	0x08009ad9
 8009b98:	20000a88 	.word	0x20000a88

08009b9c <_fwalk_sglue>:
 8009b9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ba0:	4607      	mov	r7, r0
 8009ba2:	4688      	mov	r8, r1
 8009ba4:	4614      	mov	r4, r2
 8009ba6:	2600      	movs	r6, #0
 8009ba8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009bac:	f1b9 0901 	subs.w	r9, r9, #1
 8009bb0:	d505      	bpl.n	8009bbe <_fwalk_sglue+0x22>
 8009bb2:	6824      	ldr	r4, [r4, #0]
 8009bb4:	2c00      	cmp	r4, #0
 8009bb6:	d1f7      	bne.n	8009ba8 <_fwalk_sglue+0xc>
 8009bb8:	4630      	mov	r0, r6
 8009bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bbe:	89ab      	ldrh	r3, [r5, #12]
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	d907      	bls.n	8009bd4 <_fwalk_sglue+0x38>
 8009bc4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009bc8:	3301      	adds	r3, #1
 8009bca:	d003      	beq.n	8009bd4 <_fwalk_sglue+0x38>
 8009bcc:	4629      	mov	r1, r5
 8009bce:	4638      	mov	r0, r7
 8009bd0:	47c0      	blx	r8
 8009bd2:	4306      	orrs	r6, r0
 8009bd4:	3568      	adds	r5, #104	@ 0x68
 8009bd6:	e7e9      	b.n	8009bac <_fwalk_sglue+0x10>

08009bd8 <siprintf>:
 8009bd8:	b40e      	push	{r1, r2, r3}
 8009bda:	b500      	push	{lr}
 8009bdc:	b09c      	sub	sp, #112	@ 0x70
 8009bde:	ab1d      	add	r3, sp, #116	@ 0x74
 8009be0:	9002      	str	r0, [sp, #8]
 8009be2:	9006      	str	r0, [sp, #24]
 8009be4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009be8:	4809      	ldr	r0, [pc, #36]	@ (8009c10 <siprintf+0x38>)
 8009bea:	9107      	str	r1, [sp, #28]
 8009bec:	9104      	str	r1, [sp, #16]
 8009bee:	4909      	ldr	r1, [pc, #36]	@ (8009c14 <siprintf+0x3c>)
 8009bf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bf4:	9105      	str	r1, [sp, #20]
 8009bf6:	6800      	ldr	r0, [r0, #0]
 8009bf8:	9301      	str	r3, [sp, #4]
 8009bfa:	a902      	add	r1, sp, #8
 8009bfc:	f001 fbfa 	bl	800b3f4 <_svfiprintf_r>
 8009c00:	9b02      	ldr	r3, [sp, #8]
 8009c02:	2200      	movs	r2, #0
 8009c04:	701a      	strb	r2, [r3, #0]
 8009c06:	b01c      	add	sp, #112	@ 0x70
 8009c08:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c0c:	b003      	add	sp, #12
 8009c0e:	4770      	bx	lr
 8009c10:	2000002c 	.word	0x2000002c
 8009c14:	ffff0208 	.word	0xffff0208

08009c18 <__sread>:
 8009c18:	b510      	push	{r4, lr}
 8009c1a:	460c      	mov	r4, r1
 8009c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c20:	f000 f86c 	bl	8009cfc <_read_r>
 8009c24:	2800      	cmp	r0, #0
 8009c26:	bfab      	itete	ge
 8009c28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009c2a:	89a3      	ldrhlt	r3, [r4, #12]
 8009c2c:	181b      	addge	r3, r3, r0
 8009c2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009c32:	bfac      	ite	ge
 8009c34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009c36:	81a3      	strhlt	r3, [r4, #12]
 8009c38:	bd10      	pop	{r4, pc}

08009c3a <__swrite>:
 8009c3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c3e:	461f      	mov	r7, r3
 8009c40:	898b      	ldrh	r3, [r1, #12]
 8009c42:	05db      	lsls	r3, r3, #23
 8009c44:	4605      	mov	r5, r0
 8009c46:	460c      	mov	r4, r1
 8009c48:	4616      	mov	r6, r2
 8009c4a:	d505      	bpl.n	8009c58 <__swrite+0x1e>
 8009c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c50:	2302      	movs	r3, #2
 8009c52:	2200      	movs	r2, #0
 8009c54:	f000 f840 	bl	8009cd8 <_lseek_r>
 8009c58:	89a3      	ldrh	r3, [r4, #12]
 8009c5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009c62:	81a3      	strh	r3, [r4, #12]
 8009c64:	4632      	mov	r2, r6
 8009c66:	463b      	mov	r3, r7
 8009c68:	4628      	mov	r0, r5
 8009c6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c6e:	f000 b857 	b.w	8009d20 <_write_r>

08009c72 <__sseek>:
 8009c72:	b510      	push	{r4, lr}
 8009c74:	460c      	mov	r4, r1
 8009c76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c7a:	f000 f82d 	bl	8009cd8 <_lseek_r>
 8009c7e:	1c43      	adds	r3, r0, #1
 8009c80:	89a3      	ldrh	r3, [r4, #12]
 8009c82:	bf15      	itete	ne
 8009c84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009c86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009c8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009c8e:	81a3      	strheq	r3, [r4, #12]
 8009c90:	bf18      	it	ne
 8009c92:	81a3      	strhne	r3, [r4, #12]
 8009c94:	bd10      	pop	{r4, pc}

08009c96 <__sclose>:
 8009c96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c9a:	f000 b80d 	b.w	8009cb8 <_close_r>

08009c9e <memset>:
 8009c9e:	4402      	add	r2, r0
 8009ca0:	4603      	mov	r3, r0
 8009ca2:	4293      	cmp	r3, r2
 8009ca4:	d100      	bne.n	8009ca8 <memset+0xa>
 8009ca6:	4770      	bx	lr
 8009ca8:	f803 1b01 	strb.w	r1, [r3], #1
 8009cac:	e7f9      	b.n	8009ca2 <memset+0x4>
	...

08009cb0 <_localeconv_r>:
 8009cb0:	4800      	ldr	r0, [pc, #0]	@ (8009cb4 <_localeconv_r+0x4>)
 8009cb2:	4770      	bx	lr
 8009cb4:	2000016c 	.word	0x2000016c

08009cb8 <_close_r>:
 8009cb8:	b538      	push	{r3, r4, r5, lr}
 8009cba:	4d06      	ldr	r5, [pc, #24]	@ (8009cd4 <_close_r+0x1c>)
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	4604      	mov	r4, r0
 8009cc0:	4608      	mov	r0, r1
 8009cc2:	602b      	str	r3, [r5, #0]
 8009cc4:	f7fa fdc8 	bl	8004858 <_close>
 8009cc8:	1c43      	adds	r3, r0, #1
 8009cca:	d102      	bne.n	8009cd2 <_close_r+0x1a>
 8009ccc:	682b      	ldr	r3, [r5, #0]
 8009cce:	b103      	cbz	r3, 8009cd2 <_close_r+0x1a>
 8009cd0:	6023      	str	r3, [r4, #0]
 8009cd2:	bd38      	pop	{r3, r4, r5, pc}
 8009cd4:	20000a8c 	.word	0x20000a8c

08009cd8 <_lseek_r>:
 8009cd8:	b538      	push	{r3, r4, r5, lr}
 8009cda:	4d07      	ldr	r5, [pc, #28]	@ (8009cf8 <_lseek_r+0x20>)
 8009cdc:	4604      	mov	r4, r0
 8009cde:	4608      	mov	r0, r1
 8009ce0:	4611      	mov	r1, r2
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	602a      	str	r2, [r5, #0]
 8009ce6:	461a      	mov	r2, r3
 8009ce8:	f7fa fddd 	bl	80048a6 <_lseek>
 8009cec:	1c43      	adds	r3, r0, #1
 8009cee:	d102      	bne.n	8009cf6 <_lseek_r+0x1e>
 8009cf0:	682b      	ldr	r3, [r5, #0]
 8009cf2:	b103      	cbz	r3, 8009cf6 <_lseek_r+0x1e>
 8009cf4:	6023      	str	r3, [r4, #0]
 8009cf6:	bd38      	pop	{r3, r4, r5, pc}
 8009cf8:	20000a8c 	.word	0x20000a8c

08009cfc <_read_r>:
 8009cfc:	b538      	push	{r3, r4, r5, lr}
 8009cfe:	4d07      	ldr	r5, [pc, #28]	@ (8009d1c <_read_r+0x20>)
 8009d00:	4604      	mov	r4, r0
 8009d02:	4608      	mov	r0, r1
 8009d04:	4611      	mov	r1, r2
 8009d06:	2200      	movs	r2, #0
 8009d08:	602a      	str	r2, [r5, #0]
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	f7fa fd87 	bl	800481e <_read>
 8009d10:	1c43      	adds	r3, r0, #1
 8009d12:	d102      	bne.n	8009d1a <_read_r+0x1e>
 8009d14:	682b      	ldr	r3, [r5, #0]
 8009d16:	b103      	cbz	r3, 8009d1a <_read_r+0x1e>
 8009d18:	6023      	str	r3, [r4, #0]
 8009d1a:	bd38      	pop	{r3, r4, r5, pc}
 8009d1c:	20000a8c 	.word	0x20000a8c

08009d20 <_write_r>:
 8009d20:	b538      	push	{r3, r4, r5, lr}
 8009d22:	4d07      	ldr	r5, [pc, #28]	@ (8009d40 <_write_r+0x20>)
 8009d24:	4604      	mov	r4, r0
 8009d26:	4608      	mov	r0, r1
 8009d28:	4611      	mov	r1, r2
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	602a      	str	r2, [r5, #0]
 8009d2e:	461a      	mov	r2, r3
 8009d30:	f7f7 fe34 	bl	800199c <_write>
 8009d34:	1c43      	adds	r3, r0, #1
 8009d36:	d102      	bne.n	8009d3e <_write_r+0x1e>
 8009d38:	682b      	ldr	r3, [r5, #0]
 8009d3a:	b103      	cbz	r3, 8009d3e <_write_r+0x1e>
 8009d3c:	6023      	str	r3, [r4, #0]
 8009d3e:	bd38      	pop	{r3, r4, r5, pc}
 8009d40:	20000a8c 	.word	0x20000a8c

08009d44 <__errno>:
 8009d44:	4b01      	ldr	r3, [pc, #4]	@ (8009d4c <__errno+0x8>)
 8009d46:	6818      	ldr	r0, [r3, #0]
 8009d48:	4770      	bx	lr
 8009d4a:	bf00      	nop
 8009d4c:	2000002c 	.word	0x2000002c

08009d50 <__libc_init_array>:
 8009d50:	b570      	push	{r4, r5, r6, lr}
 8009d52:	4d0d      	ldr	r5, [pc, #52]	@ (8009d88 <__libc_init_array+0x38>)
 8009d54:	4c0d      	ldr	r4, [pc, #52]	@ (8009d8c <__libc_init_array+0x3c>)
 8009d56:	1b64      	subs	r4, r4, r5
 8009d58:	10a4      	asrs	r4, r4, #2
 8009d5a:	2600      	movs	r6, #0
 8009d5c:	42a6      	cmp	r6, r4
 8009d5e:	d109      	bne.n	8009d74 <__libc_init_array+0x24>
 8009d60:	4d0b      	ldr	r5, [pc, #44]	@ (8009d90 <__libc_init_array+0x40>)
 8009d62:	4c0c      	ldr	r4, [pc, #48]	@ (8009d94 <__libc_init_array+0x44>)
 8009d64:	f003 f884 	bl	800ce70 <_init>
 8009d68:	1b64      	subs	r4, r4, r5
 8009d6a:	10a4      	asrs	r4, r4, #2
 8009d6c:	2600      	movs	r6, #0
 8009d6e:	42a6      	cmp	r6, r4
 8009d70:	d105      	bne.n	8009d7e <__libc_init_array+0x2e>
 8009d72:	bd70      	pop	{r4, r5, r6, pc}
 8009d74:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d78:	4798      	blx	r3
 8009d7a:	3601      	adds	r6, #1
 8009d7c:	e7ee      	b.n	8009d5c <__libc_init_array+0xc>
 8009d7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d82:	4798      	blx	r3
 8009d84:	3601      	adds	r6, #1
 8009d86:	e7f2      	b.n	8009d6e <__libc_init_array+0x1e>
 8009d88:	0800e668 	.word	0x0800e668
 8009d8c:	0800e668 	.word	0x0800e668
 8009d90:	0800e668 	.word	0x0800e668
 8009d94:	0800e66c 	.word	0x0800e66c

08009d98 <__retarget_lock_init_recursive>:
 8009d98:	4770      	bx	lr

08009d9a <__retarget_lock_acquire_recursive>:
 8009d9a:	4770      	bx	lr

08009d9c <__retarget_lock_release_recursive>:
 8009d9c:	4770      	bx	lr

08009d9e <quorem>:
 8009d9e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da2:	6903      	ldr	r3, [r0, #16]
 8009da4:	690c      	ldr	r4, [r1, #16]
 8009da6:	42a3      	cmp	r3, r4
 8009da8:	4607      	mov	r7, r0
 8009daa:	db7e      	blt.n	8009eaa <quorem+0x10c>
 8009dac:	3c01      	subs	r4, #1
 8009dae:	f101 0814 	add.w	r8, r1, #20
 8009db2:	00a3      	lsls	r3, r4, #2
 8009db4:	f100 0514 	add.w	r5, r0, #20
 8009db8:	9300      	str	r3, [sp, #0]
 8009dba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009dbe:	9301      	str	r3, [sp, #4]
 8009dc0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009dc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009dc8:	3301      	adds	r3, #1
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009dd0:	fbb2 f6f3 	udiv	r6, r2, r3
 8009dd4:	d32e      	bcc.n	8009e34 <quorem+0x96>
 8009dd6:	f04f 0a00 	mov.w	sl, #0
 8009dda:	46c4      	mov	ip, r8
 8009ddc:	46ae      	mov	lr, r5
 8009dde:	46d3      	mov	fp, sl
 8009de0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009de4:	b298      	uxth	r0, r3
 8009de6:	fb06 a000 	mla	r0, r6, r0, sl
 8009dea:	0c02      	lsrs	r2, r0, #16
 8009dec:	0c1b      	lsrs	r3, r3, #16
 8009dee:	fb06 2303 	mla	r3, r6, r3, r2
 8009df2:	f8de 2000 	ldr.w	r2, [lr]
 8009df6:	b280      	uxth	r0, r0
 8009df8:	b292      	uxth	r2, r2
 8009dfa:	1a12      	subs	r2, r2, r0
 8009dfc:	445a      	add	r2, fp
 8009dfe:	f8de 0000 	ldr.w	r0, [lr]
 8009e02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009e0c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009e10:	b292      	uxth	r2, r2
 8009e12:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009e16:	45e1      	cmp	r9, ip
 8009e18:	f84e 2b04 	str.w	r2, [lr], #4
 8009e1c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009e20:	d2de      	bcs.n	8009de0 <quorem+0x42>
 8009e22:	9b00      	ldr	r3, [sp, #0]
 8009e24:	58eb      	ldr	r3, [r5, r3]
 8009e26:	b92b      	cbnz	r3, 8009e34 <quorem+0x96>
 8009e28:	9b01      	ldr	r3, [sp, #4]
 8009e2a:	3b04      	subs	r3, #4
 8009e2c:	429d      	cmp	r5, r3
 8009e2e:	461a      	mov	r2, r3
 8009e30:	d32f      	bcc.n	8009e92 <quorem+0xf4>
 8009e32:	613c      	str	r4, [r7, #16]
 8009e34:	4638      	mov	r0, r7
 8009e36:	f001 f979 	bl	800b12c <__mcmp>
 8009e3a:	2800      	cmp	r0, #0
 8009e3c:	db25      	blt.n	8009e8a <quorem+0xec>
 8009e3e:	4629      	mov	r1, r5
 8009e40:	2000      	movs	r0, #0
 8009e42:	f858 2b04 	ldr.w	r2, [r8], #4
 8009e46:	f8d1 c000 	ldr.w	ip, [r1]
 8009e4a:	fa1f fe82 	uxth.w	lr, r2
 8009e4e:	fa1f f38c 	uxth.w	r3, ip
 8009e52:	eba3 030e 	sub.w	r3, r3, lr
 8009e56:	4403      	add	r3, r0
 8009e58:	0c12      	lsrs	r2, r2, #16
 8009e5a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009e5e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009e62:	b29b      	uxth	r3, r3
 8009e64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e68:	45c1      	cmp	r9, r8
 8009e6a:	f841 3b04 	str.w	r3, [r1], #4
 8009e6e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009e72:	d2e6      	bcs.n	8009e42 <quorem+0xa4>
 8009e74:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009e78:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009e7c:	b922      	cbnz	r2, 8009e88 <quorem+0xea>
 8009e7e:	3b04      	subs	r3, #4
 8009e80:	429d      	cmp	r5, r3
 8009e82:	461a      	mov	r2, r3
 8009e84:	d30b      	bcc.n	8009e9e <quorem+0x100>
 8009e86:	613c      	str	r4, [r7, #16]
 8009e88:	3601      	adds	r6, #1
 8009e8a:	4630      	mov	r0, r6
 8009e8c:	b003      	add	sp, #12
 8009e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e92:	6812      	ldr	r2, [r2, #0]
 8009e94:	3b04      	subs	r3, #4
 8009e96:	2a00      	cmp	r2, #0
 8009e98:	d1cb      	bne.n	8009e32 <quorem+0x94>
 8009e9a:	3c01      	subs	r4, #1
 8009e9c:	e7c6      	b.n	8009e2c <quorem+0x8e>
 8009e9e:	6812      	ldr	r2, [r2, #0]
 8009ea0:	3b04      	subs	r3, #4
 8009ea2:	2a00      	cmp	r2, #0
 8009ea4:	d1ef      	bne.n	8009e86 <quorem+0xe8>
 8009ea6:	3c01      	subs	r4, #1
 8009ea8:	e7ea      	b.n	8009e80 <quorem+0xe2>
 8009eaa:	2000      	movs	r0, #0
 8009eac:	e7ee      	b.n	8009e8c <quorem+0xee>
	...

08009eb0 <_dtoa_r>:
 8009eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb4:	69c7      	ldr	r7, [r0, #28]
 8009eb6:	b099      	sub	sp, #100	@ 0x64
 8009eb8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009ebc:	ec55 4b10 	vmov	r4, r5, d0
 8009ec0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009ec2:	9109      	str	r1, [sp, #36]	@ 0x24
 8009ec4:	4683      	mov	fp, r0
 8009ec6:	920e      	str	r2, [sp, #56]	@ 0x38
 8009ec8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009eca:	b97f      	cbnz	r7, 8009eec <_dtoa_r+0x3c>
 8009ecc:	2010      	movs	r0, #16
 8009ece:	f000 fdfd 	bl	800aacc <malloc>
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	f8cb 001c 	str.w	r0, [fp, #28]
 8009ed8:	b920      	cbnz	r0, 8009ee4 <_dtoa_r+0x34>
 8009eda:	4ba7      	ldr	r3, [pc, #668]	@ (800a178 <_dtoa_r+0x2c8>)
 8009edc:	21ef      	movs	r1, #239	@ 0xef
 8009ede:	48a7      	ldr	r0, [pc, #668]	@ (800a17c <_dtoa_r+0x2cc>)
 8009ee0:	f001 fc68 	bl	800b7b4 <__assert_func>
 8009ee4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009ee8:	6007      	str	r7, [r0, #0]
 8009eea:	60c7      	str	r7, [r0, #12]
 8009eec:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009ef0:	6819      	ldr	r1, [r3, #0]
 8009ef2:	b159      	cbz	r1, 8009f0c <_dtoa_r+0x5c>
 8009ef4:	685a      	ldr	r2, [r3, #4]
 8009ef6:	604a      	str	r2, [r1, #4]
 8009ef8:	2301      	movs	r3, #1
 8009efa:	4093      	lsls	r3, r2
 8009efc:	608b      	str	r3, [r1, #8]
 8009efe:	4658      	mov	r0, fp
 8009f00:	f000 feda 	bl	800acb8 <_Bfree>
 8009f04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	601a      	str	r2, [r3, #0]
 8009f0c:	1e2b      	subs	r3, r5, #0
 8009f0e:	bfb9      	ittee	lt
 8009f10:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009f14:	9303      	strlt	r3, [sp, #12]
 8009f16:	2300      	movge	r3, #0
 8009f18:	6033      	strge	r3, [r6, #0]
 8009f1a:	9f03      	ldr	r7, [sp, #12]
 8009f1c:	4b98      	ldr	r3, [pc, #608]	@ (800a180 <_dtoa_r+0x2d0>)
 8009f1e:	bfbc      	itt	lt
 8009f20:	2201      	movlt	r2, #1
 8009f22:	6032      	strlt	r2, [r6, #0]
 8009f24:	43bb      	bics	r3, r7
 8009f26:	d112      	bne.n	8009f4e <_dtoa_r+0x9e>
 8009f28:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009f2a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009f2e:	6013      	str	r3, [r2, #0]
 8009f30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009f34:	4323      	orrs	r3, r4
 8009f36:	f000 854d 	beq.w	800a9d4 <_dtoa_r+0xb24>
 8009f3a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009f3c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a194 <_dtoa_r+0x2e4>
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	f000 854f 	beq.w	800a9e4 <_dtoa_r+0xb34>
 8009f46:	f10a 0303 	add.w	r3, sl, #3
 8009f4a:	f000 bd49 	b.w	800a9e0 <_dtoa_r+0xb30>
 8009f4e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009f52:	2200      	movs	r2, #0
 8009f54:	ec51 0b17 	vmov	r0, r1, d7
 8009f58:	2300      	movs	r3, #0
 8009f5a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009f5e:	f7f6 fdbb 	bl	8000ad8 <__aeabi_dcmpeq>
 8009f62:	4680      	mov	r8, r0
 8009f64:	b158      	cbz	r0, 8009f7e <_dtoa_r+0xce>
 8009f66:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009f68:	2301      	movs	r3, #1
 8009f6a:	6013      	str	r3, [r2, #0]
 8009f6c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009f6e:	b113      	cbz	r3, 8009f76 <_dtoa_r+0xc6>
 8009f70:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009f72:	4b84      	ldr	r3, [pc, #528]	@ (800a184 <_dtoa_r+0x2d4>)
 8009f74:	6013      	str	r3, [r2, #0]
 8009f76:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a198 <_dtoa_r+0x2e8>
 8009f7a:	f000 bd33 	b.w	800a9e4 <_dtoa_r+0xb34>
 8009f7e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009f82:	aa16      	add	r2, sp, #88	@ 0x58
 8009f84:	a917      	add	r1, sp, #92	@ 0x5c
 8009f86:	4658      	mov	r0, fp
 8009f88:	f001 f980 	bl	800b28c <__d2b>
 8009f8c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009f90:	4681      	mov	r9, r0
 8009f92:	2e00      	cmp	r6, #0
 8009f94:	d077      	beq.n	800a086 <_dtoa_r+0x1d6>
 8009f96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f98:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009f9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009fa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009fa4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009fa8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009fac:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009fb0:	4619      	mov	r1, r3
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	4b74      	ldr	r3, [pc, #464]	@ (800a188 <_dtoa_r+0x2d8>)
 8009fb6:	f7f6 f96f 	bl	8000298 <__aeabi_dsub>
 8009fba:	a369      	add	r3, pc, #420	@ (adr r3, 800a160 <_dtoa_r+0x2b0>)
 8009fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc0:	f7f6 fb22 	bl	8000608 <__aeabi_dmul>
 8009fc4:	a368      	add	r3, pc, #416	@ (adr r3, 800a168 <_dtoa_r+0x2b8>)
 8009fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fca:	f7f6 f967 	bl	800029c <__adddf3>
 8009fce:	4604      	mov	r4, r0
 8009fd0:	4630      	mov	r0, r6
 8009fd2:	460d      	mov	r5, r1
 8009fd4:	f7f6 faae 	bl	8000534 <__aeabi_i2d>
 8009fd8:	a365      	add	r3, pc, #404	@ (adr r3, 800a170 <_dtoa_r+0x2c0>)
 8009fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fde:	f7f6 fb13 	bl	8000608 <__aeabi_dmul>
 8009fe2:	4602      	mov	r2, r0
 8009fe4:	460b      	mov	r3, r1
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	4629      	mov	r1, r5
 8009fea:	f7f6 f957 	bl	800029c <__adddf3>
 8009fee:	4604      	mov	r4, r0
 8009ff0:	460d      	mov	r5, r1
 8009ff2:	f7f6 fdb9 	bl	8000b68 <__aeabi_d2iz>
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	4607      	mov	r7, r0
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	4620      	mov	r0, r4
 8009ffe:	4629      	mov	r1, r5
 800a000:	f7f6 fd74 	bl	8000aec <__aeabi_dcmplt>
 800a004:	b140      	cbz	r0, 800a018 <_dtoa_r+0x168>
 800a006:	4638      	mov	r0, r7
 800a008:	f7f6 fa94 	bl	8000534 <__aeabi_i2d>
 800a00c:	4622      	mov	r2, r4
 800a00e:	462b      	mov	r3, r5
 800a010:	f7f6 fd62 	bl	8000ad8 <__aeabi_dcmpeq>
 800a014:	b900      	cbnz	r0, 800a018 <_dtoa_r+0x168>
 800a016:	3f01      	subs	r7, #1
 800a018:	2f16      	cmp	r7, #22
 800a01a:	d851      	bhi.n	800a0c0 <_dtoa_r+0x210>
 800a01c:	4b5b      	ldr	r3, [pc, #364]	@ (800a18c <_dtoa_r+0x2dc>)
 800a01e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a026:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a02a:	f7f6 fd5f 	bl	8000aec <__aeabi_dcmplt>
 800a02e:	2800      	cmp	r0, #0
 800a030:	d048      	beq.n	800a0c4 <_dtoa_r+0x214>
 800a032:	3f01      	subs	r7, #1
 800a034:	2300      	movs	r3, #0
 800a036:	9312      	str	r3, [sp, #72]	@ 0x48
 800a038:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a03a:	1b9b      	subs	r3, r3, r6
 800a03c:	1e5a      	subs	r2, r3, #1
 800a03e:	bf44      	itt	mi
 800a040:	f1c3 0801 	rsbmi	r8, r3, #1
 800a044:	2300      	movmi	r3, #0
 800a046:	9208      	str	r2, [sp, #32]
 800a048:	bf54      	ite	pl
 800a04a:	f04f 0800 	movpl.w	r8, #0
 800a04e:	9308      	strmi	r3, [sp, #32]
 800a050:	2f00      	cmp	r7, #0
 800a052:	db39      	blt.n	800a0c8 <_dtoa_r+0x218>
 800a054:	9b08      	ldr	r3, [sp, #32]
 800a056:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a058:	443b      	add	r3, r7
 800a05a:	9308      	str	r3, [sp, #32]
 800a05c:	2300      	movs	r3, #0
 800a05e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a062:	2b09      	cmp	r3, #9
 800a064:	d864      	bhi.n	800a130 <_dtoa_r+0x280>
 800a066:	2b05      	cmp	r3, #5
 800a068:	bfc4      	itt	gt
 800a06a:	3b04      	subgt	r3, #4
 800a06c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a06e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a070:	f1a3 0302 	sub.w	r3, r3, #2
 800a074:	bfcc      	ite	gt
 800a076:	2400      	movgt	r4, #0
 800a078:	2401      	movle	r4, #1
 800a07a:	2b03      	cmp	r3, #3
 800a07c:	d863      	bhi.n	800a146 <_dtoa_r+0x296>
 800a07e:	e8df f003 	tbb	[pc, r3]
 800a082:	372a      	.short	0x372a
 800a084:	5535      	.short	0x5535
 800a086:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a08a:	441e      	add	r6, r3
 800a08c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a090:	2b20      	cmp	r3, #32
 800a092:	bfc1      	itttt	gt
 800a094:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a098:	409f      	lslgt	r7, r3
 800a09a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a09e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a0a2:	bfd6      	itet	le
 800a0a4:	f1c3 0320 	rsble	r3, r3, #32
 800a0a8:	ea47 0003 	orrgt.w	r0, r7, r3
 800a0ac:	fa04 f003 	lslle.w	r0, r4, r3
 800a0b0:	f7f6 fa30 	bl	8000514 <__aeabi_ui2d>
 800a0b4:	2201      	movs	r2, #1
 800a0b6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a0ba:	3e01      	subs	r6, #1
 800a0bc:	9214      	str	r2, [sp, #80]	@ 0x50
 800a0be:	e777      	b.n	8009fb0 <_dtoa_r+0x100>
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	e7b8      	b.n	800a036 <_dtoa_r+0x186>
 800a0c4:	9012      	str	r0, [sp, #72]	@ 0x48
 800a0c6:	e7b7      	b.n	800a038 <_dtoa_r+0x188>
 800a0c8:	427b      	negs	r3, r7
 800a0ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	eba8 0807 	sub.w	r8, r8, r7
 800a0d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a0d4:	e7c4      	b.n	800a060 <_dtoa_r+0x1b0>
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	dc35      	bgt.n	800a14c <_dtoa_r+0x29c>
 800a0e0:	2301      	movs	r3, #1
 800a0e2:	9300      	str	r3, [sp, #0]
 800a0e4:	9307      	str	r3, [sp, #28]
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	920e      	str	r2, [sp, #56]	@ 0x38
 800a0ea:	e00b      	b.n	800a104 <_dtoa_r+0x254>
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	e7f3      	b.n	800a0d8 <_dtoa_r+0x228>
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a0f6:	18fb      	adds	r3, r7, r3
 800a0f8:	9300      	str	r3, [sp, #0]
 800a0fa:	3301      	adds	r3, #1
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	9307      	str	r3, [sp, #28]
 800a100:	bfb8      	it	lt
 800a102:	2301      	movlt	r3, #1
 800a104:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a108:	2100      	movs	r1, #0
 800a10a:	2204      	movs	r2, #4
 800a10c:	f102 0514 	add.w	r5, r2, #20
 800a110:	429d      	cmp	r5, r3
 800a112:	d91f      	bls.n	800a154 <_dtoa_r+0x2a4>
 800a114:	6041      	str	r1, [r0, #4]
 800a116:	4658      	mov	r0, fp
 800a118:	f000 fd8e 	bl	800ac38 <_Balloc>
 800a11c:	4682      	mov	sl, r0
 800a11e:	2800      	cmp	r0, #0
 800a120:	d13c      	bne.n	800a19c <_dtoa_r+0x2ec>
 800a122:	4b1b      	ldr	r3, [pc, #108]	@ (800a190 <_dtoa_r+0x2e0>)
 800a124:	4602      	mov	r2, r0
 800a126:	f240 11af 	movw	r1, #431	@ 0x1af
 800a12a:	e6d8      	b.n	8009ede <_dtoa_r+0x2e>
 800a12c:	2301      	movs	r3, #1
 800a12e:	e7e0      	b.n	800a0f2 <_dtoa_r+0x242>
 800a130:	2401      	movs	r4, #1
 800a132:	2300      	movs	r3, #0
 800a134:	9309      	str	r3, [sp, #36]	@ 0x24
 800a136:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a138:	f04f 33ff 	mov.w	r3, #4294967295
 800a13c:	9300      	str	r3, [sp, #0]
 800a13e:	9307      	str	r3, [sp, #28]
 800a140:	2200      	movs	r2, #0
 800a142:	2312      	movs	r3, #18
 800a144:	e7d0      	b.n	800a0e8 <_dtoa_r+0x238>
 800a146:	2301      	movs	r3, #1
 800a148:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a14a:	e7f5      	b.n	800a138 <_dtoa_r+0x288>
 800a14c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a14e:	9300      	str	r3, [sp, #0]
 800a150:	9307      	str	r3, [sp, #28]
 800a152:	e7d7      	b.n	800a104 <_dtoa_r+0x254>
 800a154:	3101      	adds	r1, #1
 800a156:	0052      	lsls	r2, r2, #1
 800a158:	e7d8      	b.n	800a10c <_dtoa_r+0x25c>
 800a15a:	bf00      	nop
 800a15c:	f3af 8000 	nop.w
 800a160:	636f4361 	.word	0x636f4361
 800a164:	3fd287a7 	.word	0x3fd287a7
 800a168:	8b60c8b3 	.word	0x8b60c8b3
 800a16c:	3fc68a28 	.word	0x3fc68a28
 800a170:	509f79fb 	.word	0x509f79fb
 800a174:	3fd34413 	.word	0x3fd34413
 800a178:	0800e285 	.word	0x0800e285
 800a17c:	0800e29c 	.word	0x0800e29c
 800a180:	7ff00000 	.word	0x7ff00000
 800a184:	0800e255 	.word	0x0800e255
 800a188:	3ff80000 	.word	0x3ff80000
 800a18c:	0800e398 	.word	0x0800e398
 800a190:	0800e2f4 	.word	0x0800e2f4
 800a194:	0800e281 	.word	0x0800e281
 800a198:	0800e254 	.word	0x0800e254
 800a19c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a1a0:	6018      	str	r0, [r3, #0]
 800a1a2:	9b07      	ldr	r3, [sp, #28]
 800a1a4:	2b0e      	cmp	r3, #14
 800a1a6:	f200 80a4 	bhi.w	800a2f2 <_dtoa_r+0x442>
 800a1aa:	2c00      	cmp	r4, #0
 800a1ac:	f000 80a1 	beq.w	800a2f2 <_dtoa_r+0x442>
 800a1b0:	2f00      	cmp	r7, #0
 800a1b2:	dd33      	ble.n	800a21c <_dtoa_r+0x36c>
 800a1b4:	4bad      	ldr	r3, [pc, #692]	@ (800a46c <_dtoa_r+0x5bc>)
 800a1b6:	f007 020f 	and.w	r2, r7, #15
 800a1ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1be:	ed93 7b00 	vldr	d7, [r3]
 800a1c2:	05f8      	lsls	r0, r7, #23
 800a1c4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a1c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a1cc:	d516      	bpl.n	800a1fc <_dtoa_r+0x34c>
 800a1ce:	4ba8      	ldr	r3, [pc, #672]	@ (800a470 <_dtoa_r+0x5c0>)
 800a1d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a1d8:	f7f6 fb40 	bl	800085c <__aeabi_ddiv>
 800a1dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1e0:	f004 040f 	and.w	r4, r4, #15
 800a1e4:	2603      	movs	r6, #3
 800a1e6:	4da2      	ldr	r5, [pc, #648]	@ (800a470 <_dtoa_r+0x5c0>)
 800a1e8:	b954      	cbnz	r4, 800a200 <_dtoa_r+0x350>
 800a1ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1f2:	f7f6 fb33 	bl	800085c <__aeabi_ddiv>
 800a1f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1fa:	e028      	b.n	800a24e <_dtoa_r+0x39e>
 800a1fc:	2602      	movs	r6, #2
 800a1fe:	e7f2      	b.n	800a1e6 <_dtoa_r+0x336>
 800a200:	07e1      	lsls	r1, r4, #31
 800a202:	d508      	bpl.n	800a216 <_dtoa_r+0x366>
 800a204:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a208:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a20c:	f7f6 f9fc 	bl	8000608 <__aeabi_dmul>
 800a210:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a214:	3601      	adds	r6, #1
 800a216:	1064      	asrs	r4, r4, #1
 800a218:	3508      	adds	r5, #8
 800a21a:	e7e5      	b.n	800a1e8 <_dtoa_r+0x338>
 800a21c:	f000 80d2 	beq.w	800a3c4 <_dtoa_r+0x514>
 800a220:	427c      	negs	r4, r7
 800a222:	4b92      	ldr	r3, [pc, #584]	@ (800a46c <_dtoa_r+0x5bc>)
 800a224:	4d92      	ldr	r5, [pc, #584]	@ (800a470 <_dtoa_r+0x5c0>)
 800a226:	f004 020f 	and.w	r2, r4, #15
 800a22a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a232:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a236:	f7f6 f9e7 	bl	8000608 <__aeabi_dmul>
 800a23a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a23e:	1124      	asrs	r4, r4, #4
 800a240:	2300      	movs	r3, #0
 800a242:	2602      	movs	r6, #2
 800a244:	2c00      	cmp	r4, #0
 800a246:	f040 80b2 	bne.w	800a3ae <_dtoa_r+0x4fe>
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d1d3      	bne.n	800a1f6 <_dtoa_r+0x346>
 800a24e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a250:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a254:	2b00      	cmp	r3, #0
 800a256:	f000 80b7 	beq.w	800a3c8 <_dtoa_r+0x518>
 800a25a:	4b86      	ldr	r3, [pc, #536]	@ (800a474 <_dtoa_r+0x5c4>)
 800a25c:	2200      	movs	r2, #0
 800a25e:	4620      	mov	r0, r4
 800a260:	4629      	mov	r1, r5
 800a262:	f7f6 fc43 	bl	8000aec <__aeabi_dcmplt>
 800a266:	2800      	cmp	r0, #0
 800a268:	f000 80ae 	beq.w	800a3c8 <_dtoa_r+0x518>
 800a26c:	9b07      	ldr	r3, [sp, #28]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	f000 80aa 	beq.w	800a3c8 <_dtoa_r+0x518>
 800a274:	9b00      	ldr	r3, [sp, #0]
 800a276:	2b00      	cmp	r3, #0
 800a278:	dd37      	ble.n	800a2ea <_dtoa_r+0x43a>
 800a27a:	1e7b      	subs	r3, r7, #1
 800a27c:	9304      	str	r3, [sp, #16]
 800a27e:	4620      	mov	r0, r4
 800a280:	4b7d      	ldr	r3, [pc, #500]	@ (800a478 <_dtoa_r+0x5c8>)
 800a282:	2200      	movs	r2, #0
 800a284:	4629      	mov	r1, r5
 800a286:	f7f6 f9bf 	bl	8000608 <__aeabi_dmul>
 800a28a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a28e:	9c00      	ldr	r4, [sp, #0]
 800a290:	3601      	adds	r6, #1
 800a292:	4630      	mov	r0, r6
 800a294:	f7f6 f94e 	bl	8000534 <__aeabi_i2d>
 800a298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a29c:	f7f6 f9b4 	bl	8000608 <__aeabi_dmul>
 800a2a0:	4b76      	ldr	r3, [pc, #472]	@ (800a47c <_dtoa_r+0x5cc>)
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	f7f5 fffa 	bl	800029c <__adddf3>
 800a2a8:	4605      	mov	r5, r0
 800a2aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a2ae:	2c00      	cmp	r4, #0
 800a2b0:	f040 808d 	bne.w	800a3ce <_dtoa_r+0x51e>
 800a2b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2b8:	4b71      	ldr	r3, [pc, #452]	@ (800a480 <_dtoa_r+0x5d0>)
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	f7f5 ffec 	bl	8000298 <__aeabi_dsub>
 800a2c0:	4602      	mov	r2, r0
 800a2c2:	460b      	mov	r3, r1
 800a2c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a2c8:	462a      	mov	r2, r5
 800a2ca:	4633      	mov	r3, r6
 800a2cc:	f7f6 fc2c 	bl	8000b28 <__aeabi_dcmpgt>
 800a2d0:	2800      	cmp	r0, #0
 800a2d2:	f040 828b 	bne.w	800a7ec <_dtoa_r+0x93c>
 800a2d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2da:	462a      	mov	r2, r5
 800a2dc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a2e0:	f7f6 fc04 	bl	8000aec <__aeabi_dcmplt>
 800a2e4:	2800      	cmp	r0, #0
 800a2e6:	f040 8128 	bne.w	800a53a <_dtoa_r+0x68a>
 800a2ea:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a2ee:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a2f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	f2c0 815a 	blt.w	800a5ae <_dtoa_r+0x6fe>
 800a2fa:	2f0e      	cmp	r7, #14
 800a2fc:	f300 8157 	bgt.w	800a5ae <_dtoa_r+0x6fe>
 800a300:	4b5a      	ldr	r3, [pc, #360]	@ (800a46c <_dtoa_r+0x5bc>)
 800a302:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a306:	ed93 7b00 	vldr	d7, [r3]
 800a30a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	ed8d 7b00 	vstr	d7, [sp]
 800a312:	da03      	bge.n	800a31c <_dtoa_r+0x46c>
 800a314:	9b07      	ldr	r3, [sp, #28]
 800a316:	2b00      	cmp	r3, #0
 800a318:	f340 8101 	ble.w	800a51e <_dtoa_r+0x66e>
 800a31c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a320:	4656      	mov	r6, sl
 800a322:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a326:	4620      	mov	r0, r4
 800a328:	4629      	mov	r1, r5
 800a32a:	f7f6 fa97 	bl	800085c <__aeabi_ddiv>
 800a32e:	f7f6 fc1b 	bl	8000b68 <__aeabi_d2iz>
 800a332:	4680      	mov	r8, r0
 800a334:	f7f6 f8fe 	bl	8000534 <__aeabi_i2d>
 800a338:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a33c:	f7f6 f964 	bl	8000608 <__aeabi_dmul>
 800a340:	4602      	mov	r2, r0
 800a342:	460b      	mov	r3, r1
 800a344:	4620      	mov	r0, r4
 800a346:	4629      	mov	r1, r5
 800a348:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a34c:	f7f5 ffa4 	bl	8000298 <__aeabi_dsub>
 800a350:	f806 4b01 	strb.w	r4, [r6], #1
 800a354:	9d07      	ldr	r5, [sp, #28]
 800a356:	eba6 040a 	sub.w	r4, r6, sl
 800a35a:	42a5      	cmp	r5, r4
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	f040 8117 	bne.w	800a592 <_dtoa_r+0x6e2>
 800a364:	f7f5 ff9a 	bl	800029c <__adddf3>
 800a368:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a36c:	4604      	mov	r4, r0
 800a36e:	460d      	mov	r5, r1
 800a370:	f7f6 fbda 	bl	8000b28 <__aeabi_dcmpgt>
 800a374:	2800      	cmp	r0, #0
 800a376:	f040 80f9 	bne.w	800a56c <_dtoa_r+0x6bc>
 800a37a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a37e:	4620      	mov	r0, r4
 800a380:	4629      	mov	r1, r5
 800a382:	f7f6 fba9 	bl	8000ad8 <__aeabi_dcmpeq>
 800a386:	b118      	cbz	r0, 800a390 <_dtoa_r+0x4e0>
 800a388:	f018 0f01 	tst.w	r8, #1
 800a38c:	f040 80ee 	bne.w	800a56c <_dtoa_r+0x6bc>
 800a390:	4649      	mov	r1, r9
 800a392:	4658      	mov	r0, fp
 800a394:	f000 fc90 	bl	800acb8 <_Bfree>
 800a398:	2300      	movs	r3, #0
 800a39a:	7033      	strb	r3, [r6, #0]
 800a39c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a39e:	3701      	adds	r7, #1
 800a3a0:	601f      	str	r7, [r3, #0]
 800a3a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	f000 831d 	beq.w	800a9e4 <_dtoa_r+0xb34>
 800a3aa:	601e      	str	r6, [r3, #0]
 800a3ac:	e31a      	b.n	800a9e4 <_dtoa_r+0xb34>
 800a3ae:	07e2      	lsls	r2, r4, #31
 800a3b0:	d505      	bpl.n	800a3be <_dtoa_r+0x50e>
 800a3b2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a3b6:	f7f6 f927 	bl	8000608 <__aeabi_dmul>
 800a3ba:	3601      	adds	r6, #1
 800a3bc:	2301      	movs	r3, #1
 800a3be:	1064      	asrs	r4, r4, #1
 800a3c0:	3508      	adds	r5, #8
 800a3c2:	e73f      	b.n	800a244 <_dtoa_r+0x394>
 800a3c4:	2602      	movs	r6, #2
 800a3c6:	e742      	b.n	800a24e <_dtoa_r+0x39e>
 800a3c8:	9c07      	ldr	r4, [sp, #28]
 800a3ca:	9704      	str	r7, [sp, #16]
 800a3cc:	e761      	b.n	800a292 <_dtoa_r+0x3e2>
 800a3ce:	4b27      	ldr	r3, [pc, #156]	@ (800a46c <_dtoa_r+0x5bc>)
 800a3d0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a3d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a3d6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a3da:	4454      	add	r4, sl
 800a3dc:	2900      	cmp	r1, #0
 800a3de:	d053      	beq.n	800a488 <_dtoa_r+0x5d8>
 800a3e0:	4928      	ldr	r1, [pc, #160]	@ (800a484 <_dtoa_r+0x5d4>)
 800a3e2:	2000      	movs	r0, #0
 800a3e4:	f7f6 fa3a 	bl	800085c <__aeabi_ddiv>
 800a3e8:	4633      	mov	r3, r6
 800a3ea:	462a      	mov	r2, r5
 800a3ec:	f7f5 ff54 	bl	8000298 <__aeabi_dsub>
 800a3f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a3f4:	4656      	mov	r6, sl
 800a3f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3fa:	f7f6 fbb5 	bl	8000b68 <__aeabi_d2iz>
 800a3fe:	4605      	mov	r5, r0
 800a400:	f7f6 f898 	bl	8000534 <__aeabi_i2d>
 800a404:	4602      	mov	r2, r0
 800a406:	460b      	mov	r3, r1
 800a408:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a40c:	f7f5 ff44 	bl	8000298 <__aeabi_dsub>
 800a410:	3530      	adds	r5, #48	@ 0x30
 800a412:	4602      	mov	r2, r0
 800a414:	460b      	mov	r3, r1
 800a416:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a41a:	f806 5b01 	strb.w	r5, [r6], #1
 800a41e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a422:	f7f6 fb63 	bl	8000aec <__aeabi_dcmplt>
 800a426:	2800      	cmp	r0, #0
 800a428:	d171      	bne.n	800a50e <_dtoa_r+0x65e>
 800a42a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a42e:	4911      	ldr	r1, [pc, #68]	@ (800a474 <_dtoa_r+0x5c4>)
 800a430:	2000      	movs	r0, #0
 800a432:	f7f5 ff31 	bl	8000298 <__aeabi_dsub>
 800a436:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a43a:	f7f6 fb57 	bl	8000aec <__aeabi_dcmplt>
 800a43e:	2800      	cmp	r0, #0
 800a440:	f040 8095 	bne.w	800a56e <_dtoa_r+0x6be>
 800a444:	42a6      	cmp	r6, r4
 800a446:	f43f af50 	beq.w	800a2ea <_dtoa_r+0x43a>
 800a44a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a44e:	4b0a      	ldr	r3, [pc, #40]	@ (800a478 <_dtoa_r+0x5c8>)
 800a450:	2200      	movs	r2, #0
 800a452:	f7f6 f8d9 	bl	8000608 <__aeabi_dmul>
 800a456:	4b08      	ldr	r3, [pc, #32]	@ (800a478 <_dtoa_r+0x5c8>)
 800a458:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a45c:	2200      	movs	r2, #0
 800a45e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a462:	f7f6 f8d1 	bl	8000608 <__aeabi_dmul>
 800a466:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a46a:	e7c4      	b.n	800a3f6 <_dtoa_r+0x546>
 800a46c:	0800e398 	.word	0x0800e398
 800a470:	0800e370 	.word	0x0800e370
 800a474:	3ff00000 	.word	0x3ff00000
 800a478:	40240000 	.word	0x40240000
 800a47c:	401c0000 	.word	0x401c0000
 800a480:	40140000 	.word	0x40140000
 800a484:	3fe00000 	.word	0x3fe00000
 800a488:	4631      	mov	r1, r6
 800a48a:	4628      	mov	r0, r5
 800a48c:	f7f6 f8bc 	bl	8000608 <__aeabi_dmul>
 800a490:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a494:	9415      	str	r4, [sp, #84]	@ 0x54
 800a496:	4656      	mov	r6, sl
 800a498:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a49c:	f7f6 fb64 	bl	8000b68 <__aeabi_d2iz>
 800a4a0:	4605      	mov	r5, r0
 800a4a2:	f7f6 f847 	bl	8000534 <__aeabi_i2d>
 800a4a6:	4602      	mov	r2, r0
 800a4a8:	460b      	mov	r3, r1
 800a4aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4ae:	f7f5 fef3 	bl	8000298 <__aeabi_dsub>
 800a4b2:	3530      	adds	r5, #48	@ 0x30
 800a4b4:	f806 5b01 	strb.w	r5, [r6], #1
 800a4b8:	4602      	mov	r2, r0
 800a4ba:	460b      	mov	r3, r1
 800a4bc:	42a6      	cmp	r6, r4
 800a4be:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a4c2:	f04f 0200 	mov.w	r2, #0
 800a4c6:	d124      	bne.n	800a512 <_dtoa_r+0x662>
 800a4c8:	4bac      	ldr	r3, [pc, #688]	@ (800a77c <_dtoa_r+0x8cc>)
 800a4ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a4ce:	f7f5 fee5 	bl	800029c <__adddf3>
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4da:	f7f6 fb25 	bl	8000b28 <__aeabi_dcmpgt>
 800a4de:	2800      	cmp	r0, #0
 800a4e0:	d145      	bne.n	800a56e <_dtoa_r+0x6be>
 800a4e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a4e6:	49a5      	ldr	r1, [pc, #660]	@ (800a77c <_dtoa_r+0x8cc>)
 800a4e8:	2000      	movs	r0, #0
 800a4ea:	f7f5 fed5 	bl	8000298 <__aeabi_dsub>
 800a4ee:	4602      	mov	r2, r0
 800a4f0:	460b      	mov	r3, r1
 800a4f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a4f6:	f7f6 faf9 	bl	8000aec <__aeabi_dcmplt>
 800a4fa:	2800      	cmp	r0, #0
 800a4fc:	f43f aef5 	beq.w	800a2ea <_dtoa_r+0x43a>
 800a500:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a502:	1e73      	subs	r3, r6, #1
 800a504:	9315      	str	r3, [sp, #84]	@ 0x54
 800a506:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a50a:	2b30      	cmp	r3, #48	@ 0x30
 800a50c:	d0f8      	beq.n	800a500 <_dtoa_r+0x650>
 800a50e:	9f04      	ldr	r7, [sp, #16]
 800a510:	e73e      	b.n	800a390 <_dtoa_r+0x4e0>
 800a512:	4b9b      	ldr	r3, [pc, #620]	@ (800a780 <_dtoa_r+0x8d0>)
 800a514:	f7f6 f878 	bl	8000608 <__aeabi_dmul>
 800a518:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a51c:	e7bc      	b.n	800a498 <_dtoa_r+0x5e8>
 800a51e:	d10c      	bne.n	800a53a <_dtoa_r+0x68a>
 800a520:	4b98      	ldr	r3, [pc, #608]	@ (800a784 <_dtoa_r+0x8d4>)
 800a522:	2200      	movs	r2, #0
 800a524:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a528:	f7f6 f86e 	bl	8000608 <__aeabi_dmul>
 800a52c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a530:	f7f6 faf0 	bl	8000b14 <__aeabi_dcmpge>
 800a534:	2800      	cmp	r0, #0
 800a536:	f000 8157 	beq.w	800a7e8 <_dtoa_r+0x938>
 800a53a:	2400      	movs	r4, #0
 800a53c:	4625      	mov	r5, r4
 800a53e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a540:	43db      	mvns	r3, r3
 800a542:	9304      	str	r3, [sp, #16]
 800a544:	4656      	mov	r6, sl
 800a546:	2700      	movs	r7, #0
 800a548:	4621      	mov	r1, r4
 800a54a:	4658      	mov	r0, fp
 800a54c:	f000 fbb4 	bl	800acb8 <_Bfree>
 800a550:	2d00      	cmp	r5, #0
 800a552:	d0dc      	beq.n	800a50e <_dtoa_r+0x65e>
 800a554:	b12f      	cbz	r7, 800a562 <_dtoa_r+0x6b2>
 800a556:	42af      	cmp	r7, r5
 800a558:	d003      	beq.n	800a562 <_dtoa_r+0x6b2>
 800a55a:	4639      	mov	r1, r7
 800a55c:	4658      	mov	r0, fp
 800a55e:	f000 fbab 	bl	800acb8 <_Bfree>
 800a562:	4629      	mov	r1, r5
 800a564:	4658      	mov	r0, fp
 800a566:	f000 fba7 	bl	800acb8 <_Bfree>
 800a56a:	e7d0      	b.n	800a50e <_dtoa_r+0x65e>
 800a56c:	9704      	str	r7, [sp, #16]
 800a56e:	4633      	mov	r3, r6
 800a570:	461e      	mov	r6, r3
 800a572:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a576:	2a39      	cmp	r2, #57	@ 0x39
 800a578:	d107      	bne.n	800a58a <_dtoa_r+0x6da>
 800a57a:	459a      	cmp	sl, r3
 800a57c:	d1f8      	bne.n	800a570 <_dtoa_r+0x6c0>
 800a57e:	9a04      	ldr	r2, [sp, #16]
 800a580:	3201      	adds	r2, #1
 800a582:	9204      	str	r2, [sp, #16]
 800a584:	2230      	movs	r2, #48	@ 0x30
 800a586:	f88a 2000 	strb.w	r2, [sl]
 800a58a:	781a      	ldrb	r2, [r3, #0]
 800a58c:	3201      	adds	r2, #1
 800a58e:	701a      	strb	r2, [r3, #0]
 800a590:	e7bd      	b.n	800a50e <_dtoa_r+0x65e>
 800a592:	4b7b      	ldr	r3, [pc, #492]	@ (800a780 <_dtoa_r+0x8d0>)
 800a594:	2200      	movs	r2, #0
 800a596:	f7f6 f837 	bl	8000608 <__aeabi_dmul>
 800a59a:	2200      	movs	r2, #0
 800a59c:	2300      	movs	r3, #0
 800a59e:	4604      	mov	r4, r0
 800a5a0:	460d      	mov	r5, r1
 800a5a2:	f7f6 fa99 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5a6:	2800      	cmp	r0, #0
 800a5a8:	f43f aebb 	beq.w	800a322 <_dtoa_r+0x472>
 800a5ac:	e6f0      	b.n	800a390 <_dtoa_r+0x4e0>
 800a5ae:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a5b0:	2a00      	cmp	r2, #0
 800a5b2:	f000 80db 	beq.w	800a76c <_dtoa_r+0x8bc>
 800a5b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a5b8:	2a01      	cmp	r2, #1
 800a5ba:	f300 80bf 	bgt.w	800a73c <_dtoa_r+0x88c>
 800a5be:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a5c0:	2a00      	cmp	r2, #0
 800a5c2:	f000 80b7 	beq.w	800a734 <_dtoa_r+0x884>
 800a5c6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a5ca:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a5cc:	4646      	mov	r6, r8
 800a5ce:	9a08      	ldr	r2, [sp, #32]
 800a5d0:	2101      	movs	r1, #1
 800a5d2:	441a      	add	r2, r3
 800a5d4:	4658      	mov	r0, fp
 800a5d6:	4498      	add	r8, r3
 800a5d8:	9208      	str	r2, [sp, #32]
 800a5da:	f000 fc21 	bl	800ae20 <__i2b>
 800a5de:	4605      	mov	r5, r0
 800a5e0:	b15e      	cbz	r6, 800a5fa <_dtoa_r+0x74a>
 800a5e2:	9b08      	ldr	r3, [sp, #32]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	dd08      	ble.n	800a5fa <_dtoa_r+0x74a>
 800a5e8:	42b3      	cmp	r3, r6
 800a5ea:	9a08      	ldr	r2, [sp, #32]
 800a5ec:	bfa8      	it	ge
 800a5ee:	4633      	movge	r3, r6
 800a5f0:	eba8 0803 	sub.w	r8, r8, r3
 800a5f4:	1af6      	subs	r6, r6, r3
 800a5f6:	1ad3      	subs	r3, r2, r3
 800a5f8:	9308      	str	r3, [sp, #32]
 800a5fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5fc:	b1f3      	cbz	r3, 800a63c <_dtoa_r+0x78c>
 800a5fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a600:	2b00      	cmp	r3, #0
 800a602:	f000 80b7 	beq.w	800a774 <_dtoa_r+0x8c4>
 800a606:	b18c      	cbz	r4, 800a62c <_dtoa_r+0x77c>
 800a608:	4629      	mov	r1, r5
 800a60a:	4622      	mov	r2, r4
 800a60c:	4658      	mov	r0, fp
 800a60e:	f000 fcc7 	bl	800afa0 <__pow5mult>
 800a612:	464a      	mov	r2, r9
 800a614:	4601      	mov	r1, r0
 800a616:	4605      	mov	r5, r0
 800a618:	4658      	mov	r0, fp
 800a61a:	f000 fc17 	bl	800ae4c <__multiply>
 800a61e:	4649      	mov	r1, r9
 800a620:	9004      	str	r0, [sp, #16]
 800a622:	4658      	mov	r0, fp
 800a624:	f000 fb48 	bl	800acb8 <_Bfree>
 800a628:	9b04      	ldr	r3, [sp, #16]
 800a62a:	4699      	mov	r9, r3
 800a62c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a62e:	1b1a      	subs	r2, r3, r4
 800a630:	d004      	beq.n	800a63c <_dtoa_r+0x78c>
 800a632:	4649      	mov	r1, r9
 800a634:	4658      	mov	r0, fp
 800a636:	f000 fcb3 	bl	800afa0 <__pow5mult>
 800a63a:	4681      	mov	r9, r0
 800a63c:	2101      	movs	r1, #1
 800a63e:	4658      	mov	r0, fp
 800a640:	f000 fbee 	bl	800ae20 <__i2b>
 800a644:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a646:	4604      	mov	r4, r0
 800a648:	2b00      	cmp	r3, #0
 800a64a:	f000 81cf 	beq.w	800a9ec <_dtoa_r+0xb3c>
 800a64e:	461a      	mov	r2, r3
 800a650:	4601      	mov	r1, r0
 800a652:	4658      	mov	r0, fp
 800a654:	f000 fca4 	bl	800afa0 <__pow5mult>
 800a658:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a65a:	2b01      	cmp	r3, #1
 800a65c:	4604      	mov	r4, r0
 800a65e:	f300 8095 	bgt.w	800a78c <_dtoa_r+0x8dc>
 800a662:	9b02      	ldr	r3, [sp, #8]
 800a664:	2b00      	cmp	r3, #0
 800a666:	f040 8087 	bne.w	800a778 <_dtoa_r+0x8c8>
 800a66a:	9b03      	ldr	r3, [sp, #12]
 800a66c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a670:	2b00      	cmp	r3, #0
 800a672:	f040 8089 	bne.w	800a788 <_dtoa_r+0x8d8>
 800a676:	9b03      	ldr	r3, [sp, #12]
 800a678:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a67c:	0d1b      	lsrs	r3, r3, #20
 800a67e:	051b      	lsls	r3, r3, #20
 800a680:	b12b      	cbz	r3, 800a68e <_dtoa_r+0x7de>
 800a682:	9b08      	ldr	r3, [sp, #32]
 800a684:	3301      	adds	r3, #1
 800a686:	9308      	str	r3, [sp, #32]
 800a688:	f108 0801 	add.w	r8, r8, #1
 800a68c:	2301      	movs	r3, #1
 800a68e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a690:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a692:	2b00      	cmp	r3, #0
 800a694:	f000 81b0 	beq.w	800a9f8 <_dtoa_r+0xb48>
 800a698:	6923      	ldr	r3, [r4, #16]
 800a69a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a69e:	6918      	ldr	r0, [r3, #16]
 800a6a0:	f000 fb72 	bl	800ad88 <__hi0bits>
 800a6a4:	f1c0 0020 	rsb	r0, r0, #32
 800a6a8:	9b08      	ldr	r3, [sp, #32]
 800a6aa:	4418      	add	r0, r3
 800a6ac:	f010 001f 	ands.w	r0, r0, #31
 800a6b0:	d077      	beq.n	800a7a2 <_dtoa_r+0x8f2>
 800a6b2:	f1c0 0320 	rsb	r3, r0, #32
 800a6b6:	2b04      	cmp	r3, #4
 800a6b8:	dd6b      	ble.n	800a792 <_dtoa_r+0x8e2>
 800a6ba:	9b08      	ldr	r3, [sp, #32]
 800a6bc:	f1c0 001c 	rsb	r0, r0, #28
 800a6c0:	4403      	add	r3, r0
 800a6c2:	4480      	add	r8, r0
 800a6c4:	4406      	add	r6, r0
 800a6c6:	9308      	str	r3, [sp, #32]
 800a6c8:	f1b8 0f00 	cmp.w	r8, #0
 800a6cc:	dd05      	ble.n	800a6da <_dtoa_r+0x82a>
 800a6ce:	4649      	mov	r1, r9
 800a6d0:	4642      	mov	r2, r8
 800a6d2:	4658      	mov	r0, fp
 800a6d4:	f000 fcbe 	bl	800b054 <__lshift>
 800a6d8:	4681      	mov	r9, r0
 800a6da:	9b08      	ldr	r3, [sp, #32]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	dd05      	ble.n	800a6ec <_dtoa_r+0x83c>
 800a6e0:	4621      	mov	r1, r4
 800a6e2:	461a      	mov	r2, r3
 800a6e4:	4658      	mov	r0, fp
 800a6e6:	f000 fcb5 	bl	800b054 <__lshift>
 800a6ea:	4604      	mov	r4, r0
 800a6ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d059      	beq.n	800a7a6 <_dtoa_r+0x8f6>
 800a6f2:	4621      	mov	r1, r4
 800a6f4:	4648      	mov	r0, r9
 800a6f6:	f000 fd19 	bl	800b12c <__mcmp>
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	da53      	bge.n	800a7a6 <_dtoa_r+0x8f6>
 800a6fe:	1e7b      	subs	r3, r7, #1
 800a700:	9304      	str	r3, [sp, #16]
 800a702:	4649      	mov	r1, r9
 800a704:	2300      	movs	r3, #0
 800a706:	220a      	movs	r2, #10
 800a708:	4658      	mov	r0, fp
 800a70a:	f000 faf7 	bl	800acfc <__multadd>
 800a70e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a710:	4681      	mov	r9, r0
 800a712:	2b00      	cmp	r3, #0
 800a714:	f000 8172 	beq.w	800a9fc <_dtoa_r+0xb4c>
 800a718:	2300      	movs	r3, #0
 800a71a:	4629      	mov	r1, r5
 800a71c:	220a      	movs	r2, #10
 800a71e:	4658      	mov	r0, fp
 800a720:	f000 faec 	bl	800acfc <__multadd>
 800a724:	9b00      	ldr	r3, [sp, #0]
 800a726:	2b00      	cmp	r3, #0
 800a728:	4605      	mov	r5, r0
 800a72a:	dc67      	bgt.n	800a7fc <_dtoa_r+0x94c>
 800a72c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a72e:	2b02      	cmp	r3, #2
 800a730:	dc41      	bgt.n	800a7b6 <_dtoa_r+0x906>
 800a732:	e063      	b.n	800a7fc <_dtoa_r+0x94c>
 800a734:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a736:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a73a:	e746      	b.n	800a5ca <_dtoa_r+0x71a>
 800a73c:	9b07      	ldr	r3, [sp, #28]
 800a73e:	1e5c      	subs	r4, r3, #1
 800a740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a742:	42a3      	cmp	r3, r4
 800a744:	bfbf      	itttt	lt
 800a746:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a748:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a74a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a74c:	1ae3      	sublt	r3, r4, r3
 800a74e:	bfb4      	ite	lt
 800a750:	18d2      	addlt	r2, r2, r3
 800a752:	1b1c      	subge	r4, r3, r4
 800a754:	9b07      	ldr	r3, [sp, #28]
 800a756:	bfbc      	itt	lt
 800a758:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a75a:	2400      	movlt	r4, #0
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	bfb5      	itete	lt
 800a760:	eba8 0603 	sublt.w	r6, r8, r3
 800a764:	9b07      	ldrge	r3, [sp, #28]
 800a766:	2300      	movlt	r3, #0
 800a768:	4646      	movge	r6, r8
 800a76a:	e730      	b.n	800a5ce <_dtoa_r+0x71e>
 800a76c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a76e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a770:	4646      	mov	r6, r8
 800a772:	e735      	b.n	800a5e0 <_dtoa_r+0x730>
 800a774:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a776:	e75c      	b.n	800a632 <_dtoa_r+0x782>
 800a778:	2300      	movs	r3, #0
 800a77a:	e788      	b.n	800a68e <_dtoa_r+0x7de>
 800a77c:	3fe00000 	.word	0x3fe00000
 800a780:	40240000 	.word	0x40240000
 800a784:	40140000 	.word	0x40140000
 800a788:	9b02      	ldr	r3, [sp, #8]
 800a78a:	e780      	b.n	800a68e <_dtoa_r+0x7de>
 800a78c:	2300      	movs	r3, #0
 800a78e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a790:	e782      	b.n	800a698 <_dtoa_r+0x7e8>
 800a792:	d099      	beq.n	800a6c8 <_dtoa_r+0x818>
 800a794:	9a08      	ldr	r2, [sp, #32]
 800a796:	331c      	adds	r3, #28
 800a798:	441a      	add	r2, r3
 800a79a:	4498      	add	r8, r3
 800a79c:	441e      	add	r6, r3
 800a79e:	9208      	str	r2, [sp, #32]
 800a7a0:	e792      	b.n	800a6c8 <_dtoa_r+0x818>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	e7f6      	b.n	800a794 <_dtoa_r+0x8e4>
 800a7a6:	9b07      	ldr	r3, [sp, #28]
 800a7a8:	9704      	str	r7, [sp, #16]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	dc20      	bgt.n	800a7f0 <_dtoa_r+0x940>
 800a7ae:	9300      	str	r3, [sp, #0]
 800a7b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7b2:	2b02      	cmp	r3, #2
 800a7b4:	dd1e      	ble.n	800a7f4 <_dtoa_r+0x944>
 800a7b6:	9b00      	ldr	r3, [sp, #0]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	f47f aec0 	bne.w	800a53e <_dtoa_r+0x68e>
 800a7be:	4621      	mov	r1, r4
 800a7c0:	2205      	movs	r2, #5
 800a7c2:	4658      	mov	r0, fp
 800a7c4:	f000 fa9a 	bl	800acfc <__multadd>
 800a7c8:	4601      	mov	r1, r0
 800a7ca:	4604      	mov	r4, r0
 800a7cc:	4648      	mov	r0, r9
 800a7ce:	f000 fcad 	bl	800b12c <__mcmp>
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	f77f aeb3 	ble.w	800a53e <_dtoa_r+0x68e>
 800a7d8:	4656      	mov	r6, sl
 800a7da:	2331      	movs	r3, #49	@ 0x31
 800a7dc:	f806 3b01 	strb.w	r3, [r6], #1
 800a7e0:	9b04      	ldr	r3, [sp, #16]
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	9304      	str	r3, [sp, #16]
 800a7e6:	e6ae      	b.n	800a546 <_dtoa_r+0x696>
 800a7e8:	9c07      	ldr	r4, [sp, #28]
 800a7ea:	9704      	str	r7, [sp, #16]
 800a7ec:	4625      	mov	r5, r4
 800a7ee:	e7f3      	b.n	800a7d8 <_dtoa_r+0x928>
 800a7f0:	9b07      	ldr	r3, [sp, #28]
 800a7f2:	9300      	str	r3, [sp, #0]
 800a7f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	f000 8104 	beq.w	800aa04 <_dtoa_r+0xb54>
 800a7fc:	2e00      	cmp	r6, #0
 800a7fe:	dd05      	ble.n	800a80c <_dtoa_r+0x95c>
 800a800:	4629      	mov	r1, r5
 800a802:	4632      	mov	r2, r6
 800a804:	4658      	mov	r0, fp
 800a806:	f000 fc25 	bl	800b054 <__lshift>
 800a80a:	4605      	mov	r5, r0
 800a80c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d05a      	beq.n	800a8c8 <_dtoa_r+0xa18>
 800a812:	6869      	ldr	r1, [r5, #4]
 800a814:	4658      	mov	r0, fp
 800a816:	f000 fa0f 	bl	800ac38 <_Balloc>
 800a81a:	4606      	mov	r6, r0
 800a81c:	b928      	cbnz	r0, 800a82a <_dtoa_r+0x97a>
 800a81e:	4b84      	ldr	r3, [pc, #528]	@ (800aa30 <_dtoa_r+0xb80>)
 800a820:	4602      	mov	r2, r0
 800a822:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a826:	f7ff bb5a 	b.w	8009ede <_dtoa_r+0x2e>
 800a82a:	692a      	ldr	r2, [r5, #16]
 800a82c:	3202      	adds	r2, #2
 800a82e:	0092      	lsls	r2, r2, #2
 800a830:	f105 010c 	add.w	r1, r5, #12
 800a834:	300c      	adds	r0, #12
 800a836:	f000 ffaf 	bl	800b798 <memcpy>
 800a83a:	2201      	movs	r2, #1
 800a83c:	4631      	mov	r1, r6
 800a83e:	4658      	mov	r0, fp
 800a840:	f000 fc08 	bl	800b054 <__lshift>
 800a844:	f10a 0301 	add.w	r3, sl, #1
 800a848:	9307      	str	r3, [sp, #28]
 800a84a:	9b00      	ldr	r3, [sp, #0]
 800a84c:	4453      	add	r3, sl
 800a84e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a850:	9b02      	ldr	r3, [sp, #8]
 800a852:	f003 0301 	and.w	r3, r3, #1
 800a856:	462f      	mov	r7, r5
 800a858:	930a      	str	r3, [sp, #40]	@ 0x28
 800a85a:	4605      	mov	r5, r0
 800a85c:	9b07      	ldr	r3, [sp, #28]
 800a85e:	4621      	mov	r1, r4
 800a860:	3b01      	subs	r3, #1
 800a862:	4648      	mov	r0, r9
 800a864:	9300      	str	r3, [sp, #0]
 800a866:	f7ff fa9a 	bl	8009d9e <quorem>
 800a86a:	4639      	mov	r1, r7
 800a86c:	9002      	str	r0, [sp, #8]
 800a86e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a872:	4648      	mov	r0, r9
 800a874:	f000 fc5a 	bl	800b12c <__mcmp>
 800a878:	462a      	mov	r2, r5
 800a87a:	9008      	str	r0, [sp, #32]
 800a87c:	4621      	mov	r1, r4
 800a87e:	4658      	mov	r0, fp
 800a880:	f000 fc70 	bl	800b164 <__mdiff>
 800a884:	68c2      	ldr	r2, [r0, #12]
 800a886:	4606      	mov	r6, r0
 800a888:	bb02      	cbnz	r2, 800a8cc <_dtoa_r+0xa1c>
 800a88a:	4601      	mov	r1, r0
 800a88c:	4648      	mov	r0, r9
 800a88e:	f000 fc4d 	bl	800b12c <__mcmp>
 800a892:	4602      	mov	r2, r0
 800a894:	4631      	mov	r1, r6
 800a896:	4658      	mov	r0, fp
 800a898:	920e      	str	r2, [sp, #56]	@ 0x38
 800a89a:	f000 fa0d 	bl	800acb8 <_Bfree>
 800a89e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a8a2:	9e07      	ldr	r6, [sp, #28]
 800a8a4:	ea43 0102 	orr.w	r1, r3, r2
 800a8a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8aa:	4319      	orrs	r1, r3
 800a8ac:	d110      	bne.n	800a8d0 <_dtoa_r+0xa20>
 800a8ae:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a8b2:	d029      	beq.n	800a908 <_dtoa_r+0xa58>
 800a8b4:	9b08      	ldr	r3, [sp, #32]
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	dd02      	ble.n	800a8c0 <_dtoa_r+0xa10>
 800a8ba:	9b02      	ldr	r3, [sp, #8]
 800a8bc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a8c0:	9b00      	ldr	r3, [sp, #0]
 800a8c2:	f883 8000 	strb.w	r8, [r3]
 800a8c6:	e63f      	b.n	800a548 <_dtoa_r+0x698>
 800a8c8:	4628      	mov	r0, r5
 800a8ca:	e7bb      	b.n	800a844 <_dtoa_r+0x994>
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	e7e1      	b.n	800a894 <_dtoa_r+0x9e4>
 800a8d0:	9b08      	ldr	r3, [sp, #32]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	db04      	blt.n	800a8e0 <_dtoa_r+0xa30>
 800a8d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a8d8:	430b      	orrs	r3, r1
 800a8da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a8dc:	430b      	orrs	r3, r1
 800a8de:	d120      	bne.n	800a922 <_dtoa_r+0xa72>
 800a8e0:	2a00      	cmp	r2, #0
 800a8e2:	dded      	ble.n	800a8c0 <_dtoa_r+0xa10>
 800a8e4:	4649      	mov	r1, r9
 800a8e6:	2201      	movs	r2, #1
 800a8e8:	4658      	mov	r0, fp
 800a8ea:	f000 fbb3 	bl	800b054 <__lshift>
 800a8ee:	4621      	mov	r1, r4
 800a8f0:	4681      	mov	r9, r0
 800a8f2:	f000 fc1b 	bl	800b12c <__mcmp>
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	dc03      	bgt.n	800a902 <_dtoa_r+0xa52>
 800a8fa:	d1e1      	bne.n	800a8c0 <_dtoa_r+0xa10>
 800a8fc:	f018 0f01 	tst.w	r8, #1
 800a900:	d0de      	beq.n	800a8c0 <_dtoa_r+0xa10>
 800a902:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a906:	d1d8      	bne.n	800a8ba <_dtoa_r+0xa0a>
 800a908:	9a00      	ldr	r2, [sp, #0]
 800a90a:	2339      	movs	r3, #57	@ 0x39
 800a90c:	7013      	strb	r3, [r2, #0]
 800a90e:	4633      	mov	r3, r6
 800a910:	461e      	mov	r6, r3
 800a912:	3b01      	subs	r3, #1
 800a914:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a918:	2a39      	cmp	r2, #57	@ 0x39
 800a91a:	d052      	beq.n	800a9c2 <_dtoa_r+0xb12>
 800a91c:	3201      	adds	r2, #1
 800a91e:	701a      	strb	r2, [r3, #0]
 800a920:	e612      	b.n	800a548 <_dtoa_r+0x698>
 800a922:	2a00      	cmp	r2, #0
 800a924:	dd07      	ble.n	800a936 <_dtoa_r+0xa86>
 800a926:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a92a:	d0ed      	beq.n	800a908 <_dtoa_r+0xa58>
 800a92c:	9a00      	ldr	r2, [sp, #0]
 800a92e:	f108 0301 	add.w	r3, r8, #1
 800a932:	7013      	strb	r3, [r2, #0]
 800a934:	e608      	b.n	800a548 <_dtoa_r+0x698>
 800a936:	9b07      	ldr	r3, [sp, #28]
 800a938:	9a07      	ldr	r2, [sp, #28]
 800a93a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a93e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a940:	4293      	cmp	r3, r2
 800a942:	d028      	beq.n	800a996 <_dtoa_r+0xae6>
 800a944:	4649      	mov	r1, r9
 800a946:	2300      	movs	r3, #0
 800a948:	220a      	movs	r2, #10
 800a94a:	4658      	mov	r0, fp
 800a94c:	f000 f9d6 	bl	800acfc <__multadd>
 800a950:	42af      	cmp	r7, r5
 800a952:	4681      	mov	r9, r0
 800a954:	f04f 0300 	mov.w	r3, #0
 800a958:	f04f 020a 	mov.w	r2, #10
 800a95c:	4639      	mov	r1, r7
 800a95e:	4658      	mov	r0, fp
 800a960:	d107      	bne.n	800a972 <_dtoa_r+0xac2>
 800a962:	f000 f9cb 	bl	800acfc <__multadd>
 800a966:	4607      	mov	r7, r0
 800a968:	4605      	mov	r5, r0
 800a96a:	9b07      	ldr	r3, [sp, #28]
 800a96c:	3301      	adds	r3, #1
 800a96e:	9307      	str	r3, [sp, #28]
 800a970:	e774      	b.n	800a85c <_dtoa_r+0x9ac>
 800a972:	f000 f9c3 	bl	800acfc <__multadd>
 800a976:	4629      	mov	r1, r5
 800a978:	4607      	mov	r7, r0
 800a97a:	2300      	movs	r3, #0
 800a97c:	220a      	movs	r2, #10
 800a97e:	4658      	mov	r0, fp
 800a980:	f000 f9bc 	bl	800acfc <__multadd>
 800a984:	4605      	mov	r5, r0
 800a986:	e7f0      	b.n	800a96a <_dtoa_r+0xaba>
 800a988:	9b00      	ldr	r3, [sp, #0]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	bfcc      	ite	gt
 800a98e:	461e      	movgt	r6, r3
 800a990:	2601      	movle	r6, #1
 800a992:	4456      	add	r6, sl
 800a994:	2700      	movs	r7, #0
 800a996:	4649      	mov	r1, r9
 800a998:	2201      	movs	r2, #1
 800a99a:	4658      	mov	r0, fp
 800a99c:	f000 fb5a 	bl	800b054 <__lshift>
 800a9a0:	4621      	mov	r1, r4
 800a9a2:	4681      	mov	r9, r0
 800a9a4:	f000 fbc2 	bl	800b12c <__mcmp>
 800a9a8:	2800      	cmp	r0, #0
 800a9aa:	dcb0      	bgt.n	800a90e <_dtoa_r+0xa5e>
 800a9ac:	d102      	bne.n	800a9b4 <_dtoa_r+0xb04>
 800a9ae:	f018 0f01 	tst.w	r8, #1
 800a9b2:	d1ac      	bne.n	800a90e <_dtoa_r+0xa5e>
 800a9b4:	4633      	mov	r3, r6
 800a9b6:	461e      	mov	r6, r3
 800a9b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9bc:	2a30      	cmp	r2, #48	@ 0x30
 800a9be:	d0fa      	beq.n	800a9b6 <_dtoa_r+0xb06>
 800a9c0:	e5c2      	b.n	800a548 <_dtoa_r+0x698>
 800a9c2:	459a      	cmp	sl, r3
 800a9c4:	d1a4      	bne.n	800a910 <_dtoa_r+0xa60>
 800a9c6:	9b04      	ldr	r3, [sp, #16]
 800a9c8:	3301      	adds	r3, #1
 800a9ca:	9304      	str	r3, [sp, #16]
 800a9cc:	2331      	movs	r3, #49	@ 0x31
 800a9ce:	f88a 3000 	strb.w	r3, [sl]
 800a9d2:	e5b9      	b.n	800a548 <_dtoa_r+0x698>
 800a9d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a9d6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800aa34 <_dtoa_r+0xb84>
 800a9da:	b11b      	cbz	r3, 800a9e4 <_dtoa_r+0xb34>
 800a9dc:	f10a 0308 	add.w	r3, sl, #8
 800a9e0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a9e2:	6013      	str	r3, [r2, #0]
 800a9e4:	4650      	mov	r0, sl
 800a9e6:	b019      	add	sp, #100	@ 0x64
 800a9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9ee:	2b01      	cmp	r3, #1
 800a9f0:	f77f ae37 	ble.w	800a662 <_dtoa_r+0x7b2>
 800a9f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a9f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9f8:	2001      	movs	r0, #1
 800a9fa:	e655      	b.n	800a6a8 <_dtoa_r+0x7f8>
 800a9fc:	9b00      	ldr	r3, [sp, #0]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	f77f aed6 	ble.w	800a7b0 <_dtoa_r+0x900>
 800aa04:	4656      	mov	r6, sl
 800aa06:	4621      	mov	r1, r4
 800aa08:	4648      	mov	r0, r9
 800aa0a:	f7ff f9c8 	bl	8009d9e <quorem>
 800aa0e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800aa12:	f806 8b01 	strb.w	r8, [r6], #1
 800aa16:	9b00      	ldr	r3, [sp, #0]
 800aa18:	eba6 020a 	sub.w	r2, r6, sl
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	ddb3      	ble.n	800a988 <_dtoa_r+0xad8>
 800aa20:	4649      	mov	r1, r9
 800aa22:	2300      	movs	r3, #0
 800aa24:	220a      	movs	r2, #10
 800aa26:	4658      	mov	r0, fp
 800aa28:	f000 f968 	bl	800acfc <__multadd>
 800aa2c:	4681      	mov	r9, r0
 800aa2e:	e7ea      	b.n	800aa06 <_dtoa_r+0xb56>
 800aa30:	0800e2f4 	.word	0x0800e2f4
 800aa34:	0800e278 	.word	0x0800e278

0800aa38 <_free_r>:
 800aa38:	b538      	push	{r3, r4, r5, lr}
 800aa3a:	4605      	mov	r5, r0
 800aa3c:	2900      	cmp	r1, #0
 800aa3e:	d041      	beq.n	800aac4 <_free_r+0x8c>
 800aa40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa44:	1f0c      	subs	r4, r1, #4
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	bfb8      	it	lt
 800aa4a:	18e4      	addlt	r4, r4, r3
 800aa4c:	f000 f8e8 	bl	800ac20 <__malloc_lock>
 800aa50:	4a1d      	ldr	r2, [pc, #116]	@ (800aac8 <_free_r+0x90>)
 800aa52:	6813      	ldr	r3, [r2, #0]
 800aa54:	b933      	cbnz	r3, 800aa64 <_free_r+0x2c>
 800aa56:	6063      	str	r3, [r4, #4]
 800aa58:	6014      	str	r4, [r2, #0]
 800aa5a:	4628      	mov	r0, r5
 800aa5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa60:	f000 b8e4 	b.w	800ac2c <__malloc_unlock>
 800aa64:	42a3      	cmp	r3, r4
 800aa66:	d908      	bls.n	800aa7a <_free_r+0x42>
 800aa68:	6820      	ldr	r0, [r4, #0]
 800aa6a:	1821      	adds	r1, r4, r0
 800aa6c:	428b      	cmp	r3, r1
 800aa6e:	bf01      	itttt	eq
 800aa70:	6819      	ldreq	r1, [r3, #0]
 800aa72:	685b      	ldreq	r3, [r3, #4]
 800aa74:	1809      	addeq	r1, r1, r0
 800aa76:	6021      	streq	r1, [r4, #0]
 800aa78:	e7ed      	b.n	800aa56 <_free_r+0x1e>
 800aa7a:	461a      	mov	r2, r3
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	b10b      	cbz	r3, 800aa84 <_free_r+0x4c>
 800aa80:	42a3      	cmp	r3, r4
 800aa82:	d9fa      	bls.n	800aa7a <_free_r+0x42>
 800aa84:	6811      	ldr	r1, [r2, #0]
 800aa86:	1850      	adds	r0, r2, r1
 800aa88:	42a0      	cmp	r0, r4
 800aa8a:	d10b      	bne.n	800aaa4 <_free_r+0x6c>
 800aa8c:	6820      	ldr	r0, [r4, #0]
 800aa8e:	4401      	add	r1, r0
 800aa90:	1850      	adds	r0, r2, r1
 800aa92:	4283      	cmp	r3, r0
 800aa94:	6011      	str	r1, [r2, #0]
 800aa96:	d1e0      	bne.n	800aa5a <_free_r+0x22>
 800aa98:	6818      	ldr	r0, [r3, #0]
 800aa9a:	685b      	ldr	r3, [r3, #4]
 800aa9c:	6053      	str	r3, [r2, #4]
 800aa9e:	4408      	add	r0, r1
 800aaa0:	6010      	str	r0, [r2, #0]
 800aaa2:	e7da      	b.n	800aa5a <_free_r+0x22>
 800aaa4:	d902      	bls.n	800aaac <_free_r+0x74>
 800aaa6:	230c      	movs	r3, #12
 800aaa8:	602b      	str	r3, [r5, #0]
 800aaaa:	e7d6      	b.n	800aa5a <_free_r+0x22>
 800aaac:	6820      	ldr	r0, [r4, #0]
 800aaae:	1821      	adds	r1, r4, r0
 800aab0:	428b      	cmp	r3, r1
 800aab2:	bf04      	itt	eq
 800aab4:	6819      	ldreq	r1, [r3, #0]
 800aab6:	685b      	ldreq	r3, [r3, #4]
 800aab8:	6063      	str	r3, [r4, #4]
 800aaba:	bf04      	itt	eq
 800aabc:	1809      	addeq	r1, r1, r0
 800aabe:	6021      	streq	r1, [r4, #0]
 800aac0:	6054      	str	r4, [r2, #4]
 800aac2:	e7ca      	b.n	800aa5a <_free_r+0x22>
 800aac4:	bd38      	pop	{r3, r4, r5, pc}
 800aac6:	bf00      	nop
 800aac8:	20000a98 	.word	0x20000a98

0800aacc <malloc>:
 800aacc:	4b02      	ldr	r3, [pc, #8]	@ (800aad8 <malloc+0xc>)
 800aace:	4601      	mov	r1, r0
 800aad0:	6818      	ldr	r0, [r3, #0]
 800aad2:	f000 b825 	b.w	800ab20 <_malloc_r>
 800aad6:	bf00      	nop
 800aad8:	2000002c 	.word	0x2000002c

0800aadc <sbrk_aligned>:
 800aadc:	b570      	push	{r4, r5, r6, lr}
 800aade:	4e0f      	ldr	r6, [pc, #60]	@ (800ab1c <sbrk_aligned+0x40>)
 800aae0:	460c      	mov	r4, r1
 800aae2:	6831      	ldr	r1, [r6, #0]
 800aae4:	4605      	mov	r5, r0
 800aae6:	b911      	cbnz	r1, 800aaee <sbrk_aligned+0x12>
 800aae8:	f000 fe46 	bl	800b778 <_sbrk_r>
 800aaec:	6030      	str	r0, [r6, #0]
 800aaee:	4621      	mov	r1, r4
 800aaf0:	4628      	mov	r0, r5
 800aaf2:	f000 fe41 	bl	800b778 <_sbrk_r>
 800aaf6:	1c43      	adds	r3, r0, #1
 800aaf8:	d103      	bne.n	800ab02 <sbrk_aligned+0x26>
 800aafa:	f04f 34ff 	mov.w	r4, #4294967295
 800aafe:	4620      	mov	r0, r4
 800ab00:	bd70      	pop	{r4, r5, r6, pc}
 800ab02:	1cc4      	adds	r4, r0, #3
 800ab04:	f024 0403 	bic.w	r4, r4, #3
 800ab08:	42a0      	cmp	r0, r4
 800ab0a:	d0f8      	beq.n	800aafe <sbrk_aligned+0x22>
 800ab0c:	1a21      	subs	r1, r4, r0
 800ab0e:	4628      	mov	r0, r5
 800ab10:	f000 fe32 	bl	800b778 <_sbrk_r>
 800ab14:	3001      	adds	r0, #1
 800ab16:	d1f2      	bne.n	800aafe <sbrk_aligned+0x22>
 800ab18:	e7ef      	b.n	800aafa <sbrk_aligned+0x1e>
 800ab1a:	bf00      	nop
 800ab1c:	20000a94 	.word	0x20000a94

0800ab20 <_malloc_r>:
 800ab20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab24:	1ccd      	adds	r5, r1, #3
 800ab26:	f025 0503 	bic.w	r5, r5, #3
 800ab2a:	3508      	adds	r5, #8
 800ab2c:	2d0c      	cmp	r5, #12
 800ab2e:	bf38      	it	cc
 800ab30:	250c      	movcc	r5, #12
 800ab32:	2d00      	cmp	r5, #0
 800ab34:	4606      	mov	r6, r0
 800ab36:	db01      	blt.n	800ab3c <_malloc_r+0x1c>
 800ab38:	42a9      	cmp	r1, r5
 800ab3a:	d904      	bls.n	800ab46 <_malloc_r+0x26>
 800ab3c:	230c      	movs	r3, #12
 800ab3e:	6033      	str	r3, [r6, #0]
 800ab40:	2000      	movs	r0, #0
 800ab42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ac1c <_malloc_r+0xfc>
 800ab4a:	f000 f869 	bl	800ac20 <__malloc_lock>
 800ab4e:	f8d8 3000 	ldr.w	r3, [r8]
 800ab52:	461c      	mov	r4, r3
 800ab54:	bb44      	cbnz	r4, 800aba8 <_malloc_r+0x88>
 800ab56:	4629      	mov	r1, r5
 800ab58:	4630      	mov	r0, r6
 800ab5a:	f7ff ffbf 	bl	800aadc <sbrk_aligned>
 800ab5e:	1c43      	adds	r3, r0, #1
 800ab60:	4604      	mov	r4, r0
 800ab62:	d158      	bne.n	800ac16 <_malloc_r+0xf6>
 800ab64:	f8d8 4000 	ldr.w	r4, [r8]
 800ab68:	4627      	mov	r7, r4
 800ab6a:	2f00      	cmp	r7, #0
 800ab6c:	d143      	bne.n	800abf6 <_malloc_r+0xd6>
 800ab6e:	2c00      	cmp	r4, #0
 800ab70:	d04b      	beq.n	800ac0a <_malloc_r+0xea>
 800ab72:	6823      	ldr	r3, [r4, #0]
 800ab74:	4639      	mov	r1, r7
 800ab76:	4630      	mov	r0, r6
 800ab78:	eb04 0903 	add.w	r9, r4, r3
 800ab7c:	f000 fdfc 	bl	800b778 <_sbrk_r>
 800ab80:	4581      	cmp	r9, r0
 800ab82:	d142      	bne.n	800ac0a <_malloc_r+0xea>
 800ab84:	6821      	ldr	r1, [r4, #0]
 800ab86:	1a6d      	subs	r5, r5, r1
 800ab88:	4629      	mov	r1, r5
 800ab8a:	4630      	mov	r0, r6
 800ab8c:	f7ff ffa6 	bl	800aadc <sbrk_aligned>
 800ab90:	3001      	adds	r0, #1
 800ab92:	d03a      	beq.n	800ac0a <_malloc_r+0xea>
 800ab94:	6823      	ldr	r3, [r4, #0]
 800ab96:	442b      	add	r3, r5
 800ab98:	6023      	str	r3, [r4, #0]
 800ab9a:	f8d8 3000 	ldr.w	r3, [r8]
 800ab9e:	685a      	ldr	r2, [r3, #4]
 800aba0:	bb62      	cbnz	r2, 800abfc <_malloc_r+0xdc>
 800aba2:	f8c8 7000 	str.w	r7, [r8]
 800aba6:	e00f      	b.n	800abc8 <_malloc_r+0xa8>
 800aba8:	6822      	ldr	r2, [r4, #0]
 800abaa:	1b52      	subs	r2, r2, r5
 800abac:	d420      	bmi.n	800abf0 <_malloc_r+0xd0>
 800abae:	2a0b      	cmp	r2, #11
 800abb0:	d917      	bls.n	800abe2 <_malloc_r+0xc2>
 800abb2:	1961      	adds	r1, r4, r5
 800abb4:	42a3      	cmp	r3, r4
 800abb6:	6025      	str	r5, [r4, #0]
 800abb8:	bf18      	it	ne
 800abba:	6059      	strne	r1, [r3, #4]
 800abbc:	6863      	ldr	r3, [r4, #4]
 800abbe:	bf08      	it	eq
 800abc0:	f8c8 1000 	streq.w	r1, [r8]
 800abc4:	5162      	str	r2, [r4, r5]
 800abc6:	604b      	str	r3, [r1, #4]
 800abc8:	4630      	mov	r0, r6
 800abca:	f000 f82f 	bl	800ac2c <__malloc_unlock>
 800abce:	f104 000b 	add.w	r0, r4, #11
 800abd2:	1d23      	adds	r3, r4, #4
 800abd4:	f020 0007 	bic.w	r0, r0, #7
 800abd8:	1ac2      	subs	r2, r0, r3
 800abda:	bf1c      	itt	ne
 800abdc:	1a1b      	subne	r3, r3, r0
 800abde:	50a3      	strne	r3, [r4, r2]
 800abe0:	e7af      	b.n	800ab42 <_malloc_r+0x22>
 800abe2:	6862      	ldr	r2, [r4, #4]
 800abe4:	42a3      	cmp	r3, r4
 800abe6:	bf0c      	ite	eq
 800abe8:	f8c8 2000 	streq.w	r2, [r8]
 800abec:	605a      	strne	r2, [r3, #4]
 800abee:	e7eb      	b.n	800abc8 <_malloc_r+0xa8>
 800abf0:	4623      	mov	r3, r4
 800abf2:	6864      	ldr	r4, [r4, #4]
 800abf4:	e7ae      	b.n	800ab54 <_malloc_r+0x34>
 800abf6:	463c      	mov	r4, r7
 800abf8:	687f      	ldr	r7, [r7, #4]
 800abfa:	e7b6      	b.n	800ab6a <_malloc_r+0x4a>
 800abfc:	461a      	mov	r2, r3
 800abfe:	685b      	ldr	r3, [r3, #4]
 800ac00:	42a3      	cmp	r3, r4
 800ac02:	d1fb      	bne.n	800abfc <_malloc_r+0xdc>
 800ac04:	2300      	movs	r3, #0
 800ac06:	6053      	str	r3, [r2, #4]
 800ac08:	e7de      	b.n	800abc8 <_malloc_r+0xa8>
 800ac0a:	230c      	movs	r3, #12
 800ac0c:	6033      	str	r3, [r6, #0]
 800ac0e:	4630      	mov	r0, r6
 800ac10:	f000 f80c 	bl	800ac2c <__malloc_unlock>
 800ac14:	e794      	b.n	800ab40 <_malloc_r+0x20>
 800ac16:	6005      	str	r5, [r0, #0]
 800ac18:	e7d6      	b.n	800abc8 <_malloc_r+0xa8>
 800ac1a:	bf00      	nop
 800ac1c:	20000a98 	.word	0x20000a98

0800ac20 <__malloc_lock>:
 800ac20:	4801      	ldr	r0, [pc, #4]	@ (800ac28 <__malloc_lock+0x8>)
 800ac22:	f7ff b8ba 	b.w	8009d9a <__retarget_lock_acquire_recursive>
 800ac26:	bf00      	nop
 800ac28:	20000a90 	.word	0x20000a90

0800ac2c <__malloc_unlock>:
 800ac2c:	4801      	ldr	r0, [pc, #4]	@ (800ac34 <__malloc_unlock+0x8>)
 800ac2e:	f7ff b8b5 	b.w	8009d9c <__retarget_lock_release_recursive>
 800ac32:	bf00      	nop
 800ac34:	20000a90 	.word	0x20000a90

0800ac38 <_Balloc>:
 800ac38:	b570      	push	{r4, r5, r6, lr}
 800ac3a:	69c6      	ldr	r6, [r0, #28]
 800ac3c:	4604      	mov	r4, r0
 800ac3e:	460d      	mov	r5, r1
 800ac40:	b976      	cbnz	r6, 800ac60 <_Balloc+0x28>
 800ac42:	2010      	movs	r0, #16
 800ac44:	f7ff ff42 	bl	800aacc <malloc>
 800ac48:	4602      	mov	r2, r0
 800ac4a:	61e0      	str	r0, [r4, #28]
 800ac4c:	b920      	cbnz	r0, 800ac58 <_Balloc+0x20>
 800ac4e:	4b18      	ldr	r3, [pc, #96]	@ (800acb0 <_Balloc+0x78>)
 800ac50:	4818      	ldr	r0, [pc, #96]	@ (800acb4 <_Balloc+0x7c>)
 800ac52:	216b      	movs	r1, #107	@ 0x6b
 800ac54:	f000 fdae 	bl	800b7b4 <__assert_func>
 800ac58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ac5c:	6006      	str	r6, [r0, #0]
 800ac5e:	60c6      	str	r6, [r0, #12]
 800ac60:	69e6      	ldr	r6, [r4, #28]
 800ac62:	68f3      	ldr	r3, [r6, #12]
 800ac64:	b183      	cbz	r3, 800ac88 <_Balloc+0x50>
 800ac66:	69e3      	ldr	r3, [r4, #28]
 800ac68:	68db      	ldr	r3, [r3, #12]
 800ac6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ac6e:	b9b8      	cbnz	r0, 800aca0 <_Balloc+0x68>
 800ac70:	2101      	movs	r1, #1
 800ac72:	fa01 f605 	lsl.w	r6, r1, r5
 800ac76:	1d72      	adds	r2, r6, #5
 800ac78:	0092      	lsls	r2, r2, #2
 800ac7a:	4620      	mov	r0, r4
 800ac7c:	f000 fdb8 	bl	800b7f0 <_calloc_r>
 800ac80:	b160      	cbz	r0, 800ac9c <_Balloc+0x64>
 800ac82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ac86:	e00e      	b.n	800aca6 <_Balloc+0x6e>
 800ac88:	2221      	movs	r2, #33	@ 0x21
 800ac8a:	2104      	movs	r1, #4
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	f000 fdaf 	bl	800b7f0 <_calloc_r>
 800ac92:	69e3      	ldr	r3, [r4, #28]
 800ac94:	60f0      	str	r0, [r6, #12]
 800ac96:	68db      	ldr	r3, [r3, #12]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d1e4      	bne.n	800ac66 <_Balloc+0x2e>
 800ac9c:	2000      	movs	r0, #0
 800ac9e:	bd70      	pop	{r4, r5, r6, pc}
 800aca0:	6802      	ldr	r2, [r0, #0]
 800aca2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aca6:	2300      	movs	r3, #0
 800aca8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800acac:	e7f7      	b.n	800ac9e <_Balloc+0x66>
 800acae:	bf00      	nop
 800acb0:	0800e285 	.word	0x0800e285
 800acb4:	0800e305 	.word	0x0800e305

0800acb8 <_Bfree>:
 800acb8:	b570      	push	{r4, r5, r6, lr}
 800acba:	69c6      	ldr	r6, [r0, #28]
 800acbc:	4605      	mov	r5, r0
 800acbe:	460c      	mov	r4, r1
 800acc0:	b976      	cbnz	r6, 800ace0 <_Bfree+0x28>
 800acc2:	2010      	movs	r0, #16
 800acc4:	f7ff ff02 	bl	800aacc <malloc>
 800acc8:	4602      	mov	r2, r0
 800acca:	61e8      	str	r0, [r5, #28]
 800accc:	b920      	cbnz	r0, 800acd8 <_Bfree+0x20>
 800acce:	4b09      	ldr	r3, [pc, #36]	@ (800acf4 <_Bfree+0x3c>)
 800acd0:	4809      	ldr	r0, [pc, #36]	@ (800acf8 <_Bfree+0x40>)
 800acd2:	218f      	movs	r1, #143	@ 0x8f
 800acd4:	f000 fd6e 	bl	800b7b4 <__assert_func>
 800acd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800acdc:	6006      	str	r6, [r0, #0]
 800acde:	60c6      	str	r6, [r0, #12]
 800ace0:	b13c      	cbz	r4, 800acf2 <_Bfree+0x3a>
 800ace2:	69eb      	ldr	r3, [r5, #28]
 800ace4:	6862      	ldr	r2, [r4, #4]
 800ace6:	68db      	ldr	r3, [r3, #12]
 800ace8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800acec:	6021      	str	r1, [r4, #0]
 800acee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800acf2:	bd70      	pop	{r4, r5, r6, pc}
 800acf4:	0800e285 	.word	0x0800e285
 800acf8:	0800e305 	.word	0x0800e305

0800acfc <__multadd>:
 800acfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad00:	690d      	ldr	r5, [r1, #16]
 800ad02:	4607      	mov	r7, r0
 800ad04:	460c      	mov	r4, r1
 800ad06:	461e      	mov	r6, r3
 800ad08:	f101 0c14 	add.w	ip, r1, #20
 800ad0c:	2000      	movs	r0, #0
 800ad0e:	f8dc 3000 	ldr.w	r3, [ip]
 800ad12:	b299      	uxth	r1, r3
 800ad14:	fb02 6101 	mla	r1, r2, r1, r6
 800ad18:	0c1e      	lsrs	r6, r3, #16
 800ad1a:	0c0b      	lsrs	r3, r1, #16
 800ad1c:	fb02 3306 	mla	r3, r2, r6, r3
 800ad20:	b289      	uxth	r1, r1
 800ad22:	3001      	adds	r0, #1
 800ad24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ad28:	4285      	cmp	r5, r0
 800ad2a:	f84c 1b04 	str.w	r1, [ip], #4
 800ad2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ad32:	dcec      	bgt.n	800ad0e <__multadd+0x12>
 800ad34:	b30e      	cbz	r6, 800ad7a <__multadd+0x7e>
 800ad36:	68a3      	ldr	r3, [r4, #8]
 800ad38:	42ab      	cmp	r3, r5
 800ad3a:	dc19      	bgt.n	800ad70 <__multadd+0x74>
 800ad3c:	6861      	ldr	r1, [r4, #4]
 800ad3e:	4638      	mov	r0, r7
 800ad40:	3101      	adds	r1, #1
 800ad42:	f7ff ff79 	bl	800ac38 <_Balloc>
 800ad46:	4680      	mov	r8, r0
 800ad48:	b928      	cbnz	r0, 800ad56 <__multadd+0x5a>
 800ad4a:	4602      	mov	r2, r0
 800ad4c:	4b0c      	ldr	r3, [pc, #48]	@ (800ad80 <__multadd+0x84>)
 800ad4e:	480d      	ldr	r0, [pc, #52]	@ (800ad84 <__multadd+0x88>)
 800ad50:	21ba      	movs	r1, #186	@ 0xba
 800ad52:	f000 fd2f 	bl	800b7b4 <__assert_func>
 800ad56:	6922      	ldr	r2, [r4, #16]
 800ad58:	3202      	adds	r2, #2
 800ad5a:	f104 010c 	add.w	r1, r4, #12
 800ad5e:	0092      	lsls	r2, r2, #2
 800ad60:	300c      	adds	r0, #12
 800ad62:	f000 fd19 	bl	800b798 <memcpy>
 800ad66:	4621      	mov	r1, r4
 800ad68:	4638      	mov	r0, r7
 800ad6a:	f7ff ffa5 	bl	800acb8 <_Bfree>
 800ad6e:	4644      	mov	r4, r8
 800ad70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ad74:	3501      	adds	r5, #1
 800ad76:	615e      	str	r6, [r3, #20]
 800ad78:	6125      	str	r5, [r4, #16]
 800ad7a:	4620      	mov	r0, r4
 800ad7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad80:	0800e2f4 	.word	0x0800e2f4
 800ad84:	0800e305 	.word	0x0800e305

0800ad88 <__hi0bits>:
 800ad88:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	bf36      	itet	cc
 800ad90:	0403      	lslcc	r3, r0, #16
 800ad92:	2000      	movcs	r0, #0
 800ad94:	2010      	movcc	r0, #16
 800ad96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ad9a:	bf3c      	itt	cc
 800ad9c:	021b      	lslcc	r3, r3, #8
 800ad9e:	3008      	addcc	r0, #8
 800ada0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ada4:	bf3c      	itt	cc
 800ada6:	011b      	lslcc	r3, r3, #4
 800ada8:	3004      	addcc	r0, #4
 800adaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800adae:	bf3c      	itt	cc
 800adb0:	009b      	lslcc	r3, r3, #2
 800adb2:	3002      	addcc	r0, #2
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	db05      	blt.n	800adc4 <__hi0bits+0x3c>
 800adb8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800adbc:	f100 0001 	add.w	r0, r0, #1
 800adc0:	bf08      	it	eq
 800adc2:	2020      	moveq	r0, #32
 800adc4:	4770      	bx	lr

0800adc6 <__lo0bits>:
 800adc6:	6803      	ldr	r3, [r0, #0]
 800adc8:	4602      	mov	r2, r0
 800adca:	f013 0007 	ands.w	r0, r3, #7
 800adce:	d00b      	beq.n	800ade8 <__lo0bits+0x22>
 800add0:	07d9      	lsls	r1, r3, #31
 800add2:	d421      	bmi.n	800ae18 <__lo0bits+0x52>
 800add4:	0798      	lsls	r0, r3, #30
 800add6:	bf49      	itett	mi
 800add8:	085b      	lsrmi	r3, r3, #1
 800adda:	089b      	lsrpl	r3, r3, #2
 800addc:	2001      	movmi	r0, #1
 800adde:	6013      	strmi	r3, [r2, #0]
 800ade0:	bf5c      	itt	pl
 800ade2:	6013      	strpl	r3, [r2, #0]
 800ade4:	2002      	movpl	r0, #2
 800ade6:	4770      	bx	lr
 800ade8:	b299      	uxth	r1, r3
 800adea:	b909      	cbnz	r1, 800adf0 <__lo0bits+0x2a>
 800adec:	0c1b      	lsrs	r3, r3, #16
 800adee:	2010      	movs	r0, #16
 800adf0:	b2d9      	uxtb	r1, r3
 800adf2:	b909      	cbnz	r1, 800adf8 <__lo0bits+0x32>
 800adf4:	3008      	adds	r0, #8
 800adf6:	0a1b      	lsrs	r3, r3, #8
 800adf8:	0719      	lsls	r1, r3, #28
 800adfa:	bf04      	itt	eq
 800adfc:	091b      	lsreq	r3, r3, #4
 800adfe:	3004      	addeq	r0, #4
 800ae00:	0799      	lsls	r1, r3, #30
 800ae02:	bf04      	itt	eq
 800ae04:	089b      	lsreq	r3, r3, #2
 800ae06:	3002      	addeq	r0, #2
 800ae08:	07d9      	lsls	r1, r3, #31
 800ae0a:	d403      	bmi.n	800ae14 <__lo0bits+0x4e>
 800ae0c:	085b      	lsrs	r3, r3, #1
 800ae0e:	f100 0001 	add.w	r0, r0, #1
 800ae12:	d003      	beq.n	800ae1c <__lo0bits+0x56>
 800ae14:	6013      	str	r3, [r2, #0]
 800ae16:	4770      	bx	lr
 800ae18:	2000      	movs	r0, #0
 800ae1a:	4770      	bx	lr
 800ae1c:	2020      	movs	r0, #32
 800ae1e:	4770      	bx	lr

0800ae20 <__i2b>:
 800ae20:	b510      	push	{r4, lr}
 800ae22:	460c      	mov	r4, r1
 800ae24:	2101      	movs	r1, #1
 800ae26:	f7ff ff07 	bl	800ac38 <_Balloc>
 800ae2a:	4602      	mov	r2, r0
 800ae2c:	b928      	cbnz	r0, 800ae3a <__i2b+0x1a>
 800ae2e:	4b05      	ldr	r3, [pc, #20]	@ (800ae44 <__i2b+0x24>)
 800ae30:	4805      	ldr	r0, [pc, #20]	@ (800ae48 <__i2b+0x28>)
 800ae32:	f240 1145 	movw	r1, #325	@ 0x145
 800ae36:	f000 fcbd 	bl	800b7b4 <__assert_func>
 800ae3a:	2301      	movs	r3, #1
 800ae3c:	6144      	str	r4, [r0, #20]
 800ae3e:	6103      	str	r3, [r0, #16]
 800ae40:	bd10      	pop	{r4, pc}
 800ae42:	bf00      	nop
 800ae44:	0800e2f4 	.word	0x0800e2f4
 800ae48:	0800e305 	.word	0x0800e305

0800ae4c <__multiply>:
 800ae4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae50:	4614      	mov	r4, r2
 800ae52:	690a      	ldr	r2, [r1, #16]
 800ae54:	6923      	ldr	r3, [r4, #16]
 800ae56:	429a      	cmp	r2, r3
 800ae58:	bfa8      	it	ge
 800ae5a:	4623      	movge	r3, r4
 800ae5c:	460f      	mov	r7, r1
 800ae5e:	bfa4      	itt	ge
 800ae60:	460c      	movge	r4, r1
 800ae62:	461f      	movge	r7, r3
 800ae64:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ae68:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ae6c:	68a3      	ldr	r3, [r4, #8]
 800ae6e:	6861      	ldr	r1, [r4, #4]
 800ae70:	eb0a 0609 	add.w	r6, sl, r9
 800ae74:	42b3      	cmp	r3, r6
 800ae76:	b085      	sub	sp, #20
 800ae78:	bfb8      	it	lt
 800ae7a:	3101      	addlt	r1, #1
 800ae7c:	f7ff fedc 	bl	800ac38 <_Balloc>
 800ae80:	b930      	cbnz	r0, 800ae90 <__multiply+0x44>
 800ae82:	4602      	mov	r2, r0
 800ae84:	4b44      	ldr	r3, [pc, #272]	@ (800af98 <__multiply+0x14c>)
 800ae86:	4845      	ldr	r0, [pc, #276]	@ (800af9c <__multiply+0x150>)
 800ae88:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ae8c:	f000 fc92 	bl	800b7b4 <__assert_func>
 800ae90:	f100 0514 	add.w	r5, r0, #20
 800ae94:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ae98:	462b      	mov	r3, r5
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	4543      	cmp	r3, r8
 800ae9e:	d321      	bcc.n	800aee4 <__multiply+0x98>
 800aea0:	f107 0114 	add.w	r1, r7, #20
 800aea4:	f104 0214 	add.w	r2, r4, #20
 800aea8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800aeac:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800aeb0:	9302      	str	r3, [sp, #8]
 800aeb2:	1b13      	subs	r3, r2, r4
 800aeb4:	3b15      	subs	r3, #21
 800aeb6:	f023 0303 	bic.w	r3, r3, #3
 800aeba:	3304      	adds	r3, #4
 800aebc:	f104 0715 	add.w	r7, r4, #21
 800aec0:	42ba      	cmp	r2, r7
 800aec2:	bf38      	it	cc
 800aec4:	2304      	movcc	r3, #4
 800aec6:	9301      	str	r3, [sp, #4]
 800aec8:	9b02      	ldr	r3, [sp, #8]
 800aeca:	9103      	str	r1, [sp, #12]
 800aecc:	428b      	cmp	r3, r1
 800aece:	d80c      	bhi.n	800aeea <__multiply+0x9e>
 800aed0:	2e00      	cmp	r6, #0
 800aed2:	dd03      	ble.n	800aedc <__multiply+0x90>
 800aed4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d05b      	beq.n	800af94 <__multiply+0x148>
 800aedc:	6106      	str	r6, [r0, #16]
 800aede:	b005      	add	sp, #20
 800aee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aee4:	f843 2b04 	str.w	r2, [r3], #4
 800aee8:	e7d8      	b.n	800ae9c <__multiply+0x50>
 800aeea:	f8b1 a000 	ldrh.w	sl, [r1]
 800aeee:	f1ba 0f00 	cmp.w	sl, #0
 800aef2:	d024      	beq.n	800af3e <__multiply+0xf2>
 800aef4:	f104 0e14 	add.w	lr, r4, #20
 800aef8:	46a9      	mov	r9, r5
 800aefa:	f04f 0c00 	mov.w	ip, #0
 800aefe:	f85e 7b04 	ldr.w	r7, [lr], #4
 800af02:	f8d9 3000 	ldr.w	r3, [r9]
 800af06:	fa1f fb87 	uxth.w	fp, r7
 800af0a:	b29b      	uxth	r3, r3
 800af0c:	fb0a 330b 	mla	r3, sl, fp, r3
 800af10:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800af14:	f8d9 7000 	ldr.w	r7, [r9]
 800af18:	4463      	add	r3, ip
 800af1a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800af1e:	fb0a c70b 	mla	r7, sl, fp, ip
 800af22:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800af26:	b29b      	uxth	r3, r3
 800af28:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800af2c:	4572      	cmp	r2, lr
 800af2e:	f849 3b04 	str.w	r3, [r9], #4
 800af32:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800af36:	d8e2      	bhi.n	800aefe <__multiply+0xb2>
 800af38:	9b01      	ldr	r3, [sp, #4]
 800af3a:	f845 c003 	str.w	ip, [r5, r3]
 800af3e:	9b03      	ldr	r3, [sp, #12]
 800af40:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800af44:	3104      	adds	r1, #4
 800af46:	f1b9 0f00 	cmp.w	r9, #0
 800af4a:	d021      	beq.n	800af90 <__multiply+0x144>
 800af4c:	682b      	ldr	r3, [r5, #0]
 800af4e:	f104 0c14 	add.w	ip, r4, #20
 800af52:	46ae      	mov	lr, r5
 800af54:	f04f 0a00 	mov.w	sl, #0
 800af58:	f8bc b000 	ldrh.w	fp, [ip]
 800af5c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800af60:	fb09 770b 	mla	r7, r9, fp, r7
 800af64:	4457      	add	r7, sl
 800af66:	b29b      	uxth	r3, r3
 800af68:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800af6c:	f84e 3b04 	str.w	r3, [lr], #4
 800af70:	f85c 3b04 	ldr.w	r3, [ip], #4
 800af74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af78:	f8be 3000 	ldrh.w	r3, [lr]
 800af7c:	fb09 330a 	mla	r3, r9, sl, r3
 800af80:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800af84:	4562      	cmp	r2, ip
 800af86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af8a:	d8e5      	bhi.n	800af58 <__multiply+0x10c>
 800af8c:	9f01      	ldr	r7, [sp, #4]
 800af8e:	51eb      	str	r3, [r5, r7]
 800af90:	3504      	adds	r5, #4
 800af92:	e799      	b.n	800aec8 <__multiply+0x7c>
 800af94:	3e01      	subs	r6, #1
 800af96:	e79b      	b.n	800aed0 <__multiply+0x84>
 800af98:	0800e2f4 	.word	0x0800e2f4
 800af9c:	0800e305 	.word	0x0800e305

0800afa0 <__pow5mult>:
 800afa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afa4:	4615      	mov	r5, r2
 800afa6:	f012 0203 	ands.w	r2, r2, #3
 800afaa:	4607      	mov	r7, r0
 800afac:	460e      	mov	r6, r1
 800afae:	d007      	beq.n	800afc0 <__pow5mult+0x20>
 800afb0:	4c25      	ldr	r4, [pc, #148]	@ (800b048 <__pow5mult+0xa8>)
 800afb2:	3a01      	subs	r2, #1
 800afb4:	2300      	movs	r3, #0
 800afb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800afba:	f7ff fe9f 	bl	800acfc <__multadd>
 800afbe:	4606      	mov	r6, r0
 800afc0:	10ad      	asrs	r5, r5, #2
 800afc2:	d03d      	beq.n	800b040 <__pow5mult+0xa0>
 800afc4:	69fc      	ldr	r4, [r7, #28]
 800afc6:	b97c      	cbnz	r4, 800afe8 <__pow5mult+0x48>
 800afc8:	2010      	movs	r0, #16
 800afca:	f7ff fd7f 	bl	800aacc <malloc>
 800afce:	4602      	mov	r2, r0
 800afd0:	61f8      	str	r0, [r7, #28]
 800afd2:	b928      	cbnz	r0, 800afe0 <__pow5mult+0x40>
 800afd4:	4b1d      	ldr	r3, [pc, #116]	@ (800b04c <__pow5mult+0xac>)
 800afd6:	481e      	ldr	r0, [pc, #120]	@ (800b050 <__pow5mult+0xb0>)
 800afd8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800afdc:	f000 fbea 	bl	800b7b4 <__assert_func>
 800afe0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800afe4:	6004      	str	r4, [r0, #0]
 800afe6:	60c4      	str	r4, [r0, #12]
 800afe8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800afec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aff0:	b94c      	cbnz	r4, 800b006 <__pow5mult+0x66>
 800aff2:	f240 2171 	movw	r1, #625	@ 0x271
 800aff6:	4638      	mov	r0, r7
 800aff8:	f7ff ff12 	bl	800ae20 <__i2b>
 800affc:	2300      	movs	r3, #0
 800affe:	f8c8 0008 	str.w	r0, [r8, #8]
 800b002:	4604      	mov	r4, r0
 800b004:	6003      	str	r3, [r0, #0]
 800b006:	f04f 0900 	mov.w	r9, #0
 800b00a:	07eb      	lsls	r3, r5, #31
 800b00c:	d50a      	bpl.n	800b024 <__pow5mult+0x84>
 800b00e:	4631      	mov	r1, r6
 800b010:	4622      	mov	r2, r4
 800b012:	4638      	mov	r0, r7
 800b014:	f7ff ff1a 	bl	800ae4c <__multiply>
 800b018:	4631      	mov	r1, r6
 800b01a:	4680      	mov	r8, r0
 800b01c:	4638      	mov	r0, r7
 800b01e:	f7ff fe4b 	bl	800acb8 <_Bfree>
 800b022:	4646      	mov	r6, r8
 800b024:	106d      	asrs	r5, r5, #1
 800b026:	d00b      	beq.n	800b040 <__pow5mult+0xa0>
 800b028:	6820      	ldr	r0, [r4, #0]
 800b02a:	b938      	cbnz	r0, 800b03c <__pow5mult+0x9c>
 800b02c:	4622      	mov	r2, r4
 800b02e:	4621      	mov	r1, r4
 800b030:	4638      	mov	r0, r7
 800b032:	f7ff ff0b 	bl	800ae4c <__multiply>
 800b036:	6020      	str	r0, [r4, #0]
 800b038:	f8c0 9000 	str.w	r9, [r0]
 800b03c:	4604      	mov	r4, r0
 800b03e:	e7e4      	b.n	800b00a <__pow5mult+0x6a>
 800b040:	4630      	mov	r0, r6
 800b042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b046:	bf00      	nop
 800b048:	0800e360 	.word	0x0800e360
 800b04c:	0800e285 	.word	0x0800e285
 800b050:	0800e305 	.word	0x0800e305

0800b054 <__lshift>:
 800b054:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b058:	460c      	mov	r4, r1
 800b05a:	6849      	ldr	r1, [r1, #4]
 800b05c:	6923      	ldr	r3, [r4, #16]
 800b05e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b062:	68a3      	ldr	r3, [r4, #8]
 800b064:	4607      	mov	r7, r0
 800b066:	4691      	mov	r9, r2
 800b068:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b06c:	f108 0601 	add.w	r6, r8, #1
 800b070:	42b3      	cmp	r3, r6
 800b072:	db0b      	blt.n	800b08c <__lshift+0x38>
 800b074:	4638      	mov	r0, r7
 800b076:	f7ff fddf 	bl	800ac38 <_Balloc>
 800b07a:	4605      	mov	r5, r0
 800b07c:	b948      	cbnz	r0, 800b092 <__lshift+0x3e>
 800b07e:	4602      	mov	r2, r0
 800b080:	4b28      	ldr	r3, [pc, #160]	@ (800b124 <__lshift+0xd0>)
 800b082:	4829      	ldr	r0, [pc, #164]	@ (800b128 <__lshift+0xd4>)
 800b084:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b088:	f000 fb94 	bl	800b7b4 <__assert_func>
 800b08c:	3101      	adds	r1, #1
 800b08e:	005b      	lsls	r3, r3, #1
 800b090:	e7ee      	b.n	800b070 <__lshift+0x1c>
 800b092:	2300      	movs	r3, #0
 800b094:	f100 0114 	add.w	r1, r0, #20
 800b098:	f100 0210 	add.w	r2, r0, #16
 800b09c:	4618      	mov	r0, r3
 800b09e:	4553      	cmp	r3, sl
 800b0a0:	db33      	blt.n	800b10a <__lshift+0xb6>
 800b0a2:	6920      	ldr	r0, [r4, #16]
 800b0a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b0a8:	f104 0314 	add.w	r3, r4, #20
 800b0ac:	f019 091f 	ands.w	r9, r9, #31
 800b0b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b0b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b0b8:	d02b      	beq.n	800b112 <__lshift+0xbe>
 800b0ba:	f1c9 0e20 	rsb	lr, r9, #32
 800b0be:	468a      	mov	sl, r1
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	6818      	ldr	r0, [r3, #0]
 800b0c4:	fa00 f009 	lsl.w	r0, r0, r9
 800b0c8:	4310      	orrs	r0, r2
 800b0ca:	f84a 0b04 	str.w	r0, [sl], #4
 800b0ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0d2:	459c      	cmp	ip, r3
 800b0d4:	fa22 f20e 	lsr.w	r2, r2, lr
 800b0d8:	d8f3      	bhi.n	800b0c2 <__lshift+0x6e>
 800b0da:	ebac 0304 	sub.w	r3, ip, r4
 800b0de:	3b15      	subs	r3, #21
 800b0e0:	f023 0303 	bic.w	r3, r3, #3
 800b0e4:	3304      	adds	r3, #4
 800b0e6:	f104 0015 	add.w	r0, r4, #21
 800b0ea:	4584      	cmp	ip, r0
 800b0ec:	bf38      	it	cc
 800b0ee:	2304      	movcc	r3, #4
 800b0f0:	50ca      	str	r2, [r1, r3]
 800b0f2:	b10a      	cbz	r2, 800b0f8 <__lshift+0xa4>
 800b0f4:	f108 0602 	add.w	r6, r8, #2
 800b0f8:	3e01      	subs	r6, #1
 800b0fa:	4638      	mov	r0, r7
 800b0fc:	612e      	str	r6, [r5, #16]
 800b0fe:	4621      	mov	r1, r4
 800b100:	f7ff fdda 	bl	800acb8 <_Bfree>
 800b104:	4628      	mov	r0, r5
 800b106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b10a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b10e:	3301      	adds	r3, #1
 800b110:	e7c5      	b.n	800b09e <__lshift+0x4a>
 800b112:	3904      	subs	r1, #4
 800b114:	f853 2b04 	ldr.w	r2, [r3], #4
 800b118:	f841 2f04 	str.w	r2, [r1, #4]!
 800b11c:	459c      	cmp	ip, r3
 800b11e:	d8f9      	bhi.n	800b114 <__lshift+0xc0>
 800b120:	e7ea      	b.n	800b0f8 <__lshift+0xa4>
 800b122:	bf00      	nop
 800b124:	0800e2f4 	.word	0x0800e2f4
 800b128:	0800e305 	.word	0x0800e305

0800b12c <__mcmp>:
 800b12c:	690a      	ldr	r2, [r1, #16]
 800b12e:	4603      	mov	r3, r0
 800b130:	6900      	ldr	r0, [r0, #16]
 800b132:	1a80      	subs	r0, r0, r2
 800b134:	b530      	push	{r4, r5, lr}
 800b136:	d10e      	bne.n	800b156 <__mcmp+0x2a>
 800b138:	3314      	adds	r3, #20
 800b13a:	3114      	adds	r1, #20
 800b13c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b140:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b144:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b148:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b14c:	4295      	cmp	r5, r2
 800b14e:	d003      	beq.n	800b158 <__mcmp+0x2c>
 800b150:	d205      	bcs.n	800b15e <__mcmp+0x32>
 800b152:	f04f 30ff 	mov.w	r0, #4294967295
 800b156:	bd30      	pop	{r4, r5, pc}
 800b158:	42a3      	cmp	r3, r4
 800b15a:	d3f3      	bcc.n	800b144 <__mcmp+0x18>
 800b15c:	e7fb      	b.n	800b156 <__mcmp+0x2a>
 800b15e:	2001      	movs	r0, #1
 800b160:	e7f9      	b.n	800b156 <__mcmp+0x2a>
	...

0800b164 <__mdiff>:
 800b164:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b168:	4689      	mov	r9, r1
 800b16a:	4606      	mov	r6, r0
 800b16c:	4611      	mov	r1, r2
 800b16e:	4648      	mov	r0, r9
 800b170:	4614      	mov	r4, r2
 800b172:	f7ff ffdb 	bl	800b12c <__mcmp>
 800b176:	1e05      	subs	r5, r0, #0
 800b178:	d112      	bne.n	800b1a0 <__mdiff+0x3c>
 800b17a:	4629      	mov	r1, r5
 800b17c:	4630      	mov	r0, r6
 800b17e:	f7ff fd5b 	bl	800ac38 <_Balloc>
 800b182:	4602      	mov	r2, r0
 800b184:	b928      	cbnz	r0, 800b192 <__mdiff+0x2e>
 800b186:	4b3f      	ldr	r3, [pc, #252]	@ (800b284 <__mdiff+0x120>)
 800b188:	f240 2137 	movw	r1, #567	@ 0x237
 800b18c:	483e      	ldr	r0, [pc, #248]	@ (800b288 <__mdiff+0x124>)
 800b18e:	f000 fb11 	bl	800b7b4 <__assert_func>
 800b192:	2301      	movs	r3, #1
 800b194:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b198:	4610      	mov	r0, r2
 800b19a:	b003      	add	sp, #12
 800b19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1a0:	bfbc      	itt	lt
 800b1a2:	464b      	movlt	r3, r9
 800b1a4:	46a1      	movlt	r9, r4
 800b1a6:	4630      	mov	r0, r6
 800b1a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b1ac:	bfba      	itte	lt
 800b1ae:	461c      	movlt	r4, r3
 800b1b0:	2501      	movlt	r5, #1
 800b1b2:	2500      	movge	r5, #0
 800b1b4:	f7ff fd40 	bl	800ac38 <_Balloc>
 800b1b8:	4602      	mov	r2, r0
 800b1ba:	b918      	cbnz	r0, 800b1c4 <__mdiff+0x60>
 800b1bc:	4b31      	ldr	r3, [pc, #196]	@ (800b284 <__mdiff+0x120>)
 800b1be:	f240 2145 	movw	r1, #581	@ 0x245
 800b1c2:	e7e3      	b.n	800b18c <__mdiff+0x28>
 800b1c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b1c8:	6926      	ldr	r6, [r4, #16]
 800b1ca:	60c5      	str	r5, [r0, #12]
 800b1cc:	f109 0310 	add.w	r3, r9, #16
 800b1d0:	f109 0514 	add.w	r5, r9, #20
 800b1d4:	f104 0e14 	add.w	lr, r4, #20
 800b1d8:	f100 0b14 	add.w	fp, r0, #20
 800b1dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b1e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b1e4:	9301      	str	r3, [sp, #4]
 800b1e6:	46d9      	mov	r9, fp
 800b1e8:	f04f 0c00 	mov.w	ip, #0
 800b1ec:	9b01      	ldr	r3, [sp, #4]
 800b1ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b1f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b1f6:	9301      	str	r3, [sp, #4]
 800b1f8:	fa1f f38a 	uxth.w	r3, sl
 800b1fc:	4619      	mov	r1, r3
 800b1fe:	b283      	uxth	r3, r0
 800b200:	1acb      	subs	r3, r1, r3
 800b202:	0c00      	lsrs	r0, r0, #16
 800b204:	4463      	add	r3, ip
 800b206:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b20a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b20e:	b29b      	uxth	r3, r3
 800b210:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b214:	4576      	cmp	r6, lr
 800b216:	f849 3b04 	str.w	r3, [r9], #4
 800b21a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b21e:	d8e5      	bhi.n	800b1ec <__mdiff+0x88>
 800b220:	1b33      	subs	r3, r6, r4
 800b222:	3b15      	subs	r3, #21
 800b224:	f023 0303 	bic.w	r3, r3, #3
 800b228:	3415      	adds	r4, #21
 800b22a:	3304      	adds	r3, #4
 800b22c:	42a6      	cmp	r6, r4
 800b22e:	bf38      	it	cc
 800b230:	2304      	movcc	r3, #4
 800b232:	441d      	add	r5, r3
 800b234:	445b      	add	r3, fp
 800b236:	461e      	mov	r6, r3
 800b238:	462c      	mov	r4, r5
 800b23a:	4544      	cmp	r4, r8
 800b23c:	d30e      	bcc.n	800b25c <__mdiff+0xf8>
 800b23e:	f108 0103 	add.w	r1, r8, #3
 800b242:	1b49      	subs	r1, r1, r5
 800b244:	f021 0103 	bic.w	r1, r1, #3
 800b248:	3d03      	subs	r5, #3
 800b24a:	45a8      	cmp	r8, r5
 800b24c:	bf38      	it	cc
 800b24e:	2100      	movcc	r1, #0
 800b250:	440b      	add	r3, r1
 800b252:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b256:	b191      	cbz	r1, 800b27e <__mdiff+0x11a>
 800b258:	6117      	str	r7, [r2, #16]
 800b25a:	e79d      	b.n	800b198 <__mdiff+0x34>
 800b25c:	f854 1b04 	ldr.w	r1, [r4], #4
 800b260:	46e6      	mov	lr, ip
 800b262:	0c08      	lsrs	r0, r1, #16
 800b264:	fa1c fc81 	uxtah	ip, ip, r1
 800b268:	4471      	add	r1, lr
 800b26a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b26e:	b289      	uxth	r1, r1
 800b270:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b274:	f846 1b04 	str.w	r1, [r6], #4
 800b278:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b27c:	e7dd      	b.n	800b23a <__mdiff+0xd6>
 800b27e:	3f01      	subs	r7, #1
 800b280:	e7e7      	b.n	800b252 <__mdiff+0xee>
 800b282:	bf00      	nop
 800b284:	0800e2f4 	.word	0x0800e2f4
 800b288:	0800e305 	.word	0x0800e305

0800b28c <__d2b>:
 800b28c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b290:	460f      	mov	r7, r1
 800b292:	2101      	movs	r1, #1
 800b294:	ec59 8b10 	vmov	r8, r9, d0
 800b298:	4616      	mov	r6, r2
 800b29a:	f7ff fccd 	bl	800ac38 <_Balloc>
 800b29e:	4604      	mov	r4, r0
 800b2a0:	b930      	cbnz	r0, 800b2b0 <__d2b+0x24>
 800b2a2:	4602      	mov	r2, r0
 800b2a4:	4b23      	ldr	r3, [pc, #140]	@ (800b334 <__d2b+0xa8>)
 800b2a6:	4824      	ldr	r0, [pc, #144]	@ (800b338 <__d2b+0xac>)
 800b2a8:	f240 310f 	movw	r1, #783	@ 0x30f
 800b2ac:	f000 fa82 	bl	800b7b4 <__assert_func>
 800b2b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b2b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b2b8:	b10d      	cbz	r5, 800b2be <__d2b+0x32>
 800b2ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b2be:	9301      	str	r3, [sp, #4]
 800b2c0:	f1b8 0300 	subs.w	r3, r8, #0
 800b2c4:	d023      	beq.n	800b30e <__d2b+0x82>
 800b2c6:	4668      	mov	r0, sp
 800b2c8:	9300      	str	r3, [sp, #0]
 800b2ca:	f7ff fd7c 	bl	800adc6 <__lo0bits>
 800b2ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b2d2:	b1d0      	cbz	r0, 800b30a <__d2b+0x7e>
 800b2d4:	f1c0 0320 	rsb	r3, r0, #32
 800b2d8:	fa02 f303 	lsl.w	r3, r2, r3
 800b2dc:	430b      	orrs	r3, r1
 800b2de:	40c2      	lsrs	r2, r0
 800b2e0:	6163      	str	r3, [r4, #20]
 800b2e2:	9201      	str	r2, [sp, #4]
 800b2e4:	9b01      	ldr	r3, [sp, #4]
 800b2e6:	61a3      	str	r3, [r4, #24]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	bf0c      	ite	eq
 800b2ec:	2201      	moveq	r2, #1
 800b2ee:	2202      	movne	r2, #2
 800b2f0:	6122      	str	r2, [r4, #16]
 800b2f2:	b1a5      	cbz	r5, 800b31e <__d2b+0x92>
 800b2f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b2f8:	4405      	add	r5, r0
 800b2fa:	603d      	str	r5, [r7, #0]
 800b2fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b300:	6030      	str	r0, [r6, #0]
 800b302:	4620      	mov	r0, r4
 800b304:	b003      	add	sp, #12
 800b306:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b30a:	6161      	str	r1, [r4, #20]
 800b30c:	e7ea      	b.n	800b2e4 <__d2b+0x58>
 800b30e:	a801      	add	r0, sp, #4
 800b310:	f7ff fd59 	bl	800adc6 <__lo0bits>
 800b314:	9b01      	ldr	r3, [sp, #4]
 800b316:	6163      	str	r3, [r4, #20]
 800b318:	3020      	adds	r0, #32
 800b31a:	2201      	movs	r2, #1
 800b31c:	e7e8      	b.n	800b2f0 <__d2b+0x64>
 800b31e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b322:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b326:	6038      	str	r0, [r7, #0]
 800b328:	6918      	ldr	r0, [r3, #16]
 800b32a:	f7ff fd2d 	bl	800ad88 <__hi0bits>
 800b32e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b332:	e7e5      	b.n	800b300 <__d2b+0x74>
 800b334:	0800e2f4 	.word	0x0800e2f4
 800b338:	0800e305 	.word	0x0800e305

0800b33c <__ssputs_r>:
 800b33c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b340:	688e      	ldr	r6, [r1, #8]
 800b342:	461f      	mov	r7, r3
 800b344:	42be      	cmp	r6, r7
 800b346:	680b      	ldr	r3, [r1, #0]
 800b348:	4682      	mov	sl, r0
 800b34a:	460c      	mov	r4, r1
 800b34c:	4690      	mov	r8, r2
 800b34e:	d82d      	bhi.n	800b3ac <__ssputs_r+0x70>
 800b350:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b354:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b358:	d026      	beq.n	800b3a8 <__ssputs_r+0x6c>
 800b35a:	6965      	ldr	r5, [r4, #20]
 800b35c:	6909      	ldr	r1, [r1, #16]
 800b35e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b362:	eba3 0901 	sub.w	r9, r3, r1
 800b366:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b36a:	1c7b      	adds	r3, r7, #1
 800b36c:	444b      	add	r3, r9
 800b36e:	106d      	asrs	r5, r5, #1
 800b370:	429d      	cmp	r5, r3
 800b372:	bf38      	it	cc
 800b374:	461d      	movcc	r5, r3
 800b376:	0553      	lsls	r3, r2, #21
 800b378:	d527      	bpl.n	800b3ca <__ssputs_r+0x8e>
 800b37a:	4629      	mov	r1, r5
 800b37c:	f7ff fbd0 	bl	800ab20 <_malloc_r>
 800b380:	4606      	mov	r6, r0
 800b382:	b360      	cbz	r0, 800b3de <__ssputs_r+0xa2>
 800b384:	6921      	ldr	r1, [r4, #16]
 800b386:	464a      	mov	r2, r9
 800b388:	f000 fa06 	bl	800b798 <memcpy>
 800b38c:	89a3      	ldrh	r3, [r4, #12]
 800b38e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b392:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b396:	81a3      	strh	r3, [r4, #12]
 800b398:	6126      	str	r6, [r4, #16]
 800b39a:	6165      	str	r5, [r4, #20]
 800b39c:	444e      	add	r6, r9
 800b39e:	eba5 0509 	sub.w	r5, r5, r9
 800b3a2:	6026      	str	r6, [r4, #0]
 800b3a4:	60a5      	str	r5, [r4, #8]
 800b3a6:	463e      	mov	r6, r7
 800b3a8:	42be      	cmp	r6, r7
 800b3aa:	d900      	bls.n	800b3ae <__ssputs_r+0x72>
 800b3ac:	463e      	mov	r6, r7
 800b3ae:	6820      	ldr	r0, [r4, #0]
 800b3b0:	4632      	mov	r2, r6
 800b3b2:	4641      	mov	r1, r8
 800b3b4:	f000 f9c6 	bl	800b744 <memmove>
 800b3b8:	68a3      	ldr	r3, [r4, #8]
 800b3ba:	1b9b      	subs	r3, r3, r6
 800b3bc:	60a3      	str	r3, [r4, #8]
 800b3be:	6823      	ldr	r3, [r4, #0]
 800b3c0:	4433      	add	r3, r6
 800b3c2:	6023      	str	r3, [r4, #0]
 800b3c4:	2000      	movs	r0, #0
 800b3c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3ca:	462a      	mov	r2, r5
 800b3cc:	f000 fa36 	bl	800b83c <_realloc_r>
 800b3d0:	4606      	mov	r6, r0
 800b3d2:	2800      	cmp	r0, #0
 800b3d4:	d1e0      	bne.n	800b398 <__ssputs_r+0x5c>
 800b3d6:	6921      	ldr	r1, [r4, #16]
 800b3d8:	4650      	mov	r0, sl
 800b3da:	f7ff fb2d 	bl	800aa38 <_free_r>
 800b3de:	230c      	movs	r3, #12
 800b3e0:	f8ca 3000 	str.w	r3, [sl]
 800b3e4:	89a3      	ldrh	r3, [r4, #12]
 800b3e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3ea:	81a3      	strh	r3, [r4, #12]
 800b3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b3f0:	e7e9      	b.n	800b3c6 <__ssputs_r+0x8a>
	...

0800b3f4 <_svfiprintf_r>:
 800b3f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3f8:	4698      	mov	r8, r3
 800b3fa:	898b      	ldrh	r3, [r1, #12]
 800b3fc:	061b      	lsls	r3, r3, #24
 800b3fe:	b09d      	sub	sp, #116	@ 0x74
 800b400:	4607      	mov	r7, r0
 800b402:	460d      	mov	r5, r1
 800b404:	4614      	mov	r4, r2
 800b406:	d510      	bpl.n	800b42a <_svfiprintf_r+0x36>
 800b408:	690b      	ldr	r3, [r1, #16]
 800b40a:	b973      	cbnz	r3, 800b42a <_svfiprintf_r+0x36>
 800b40c:	2140      	movs	r1, #64	@ 0x40
 800b40e:	f7ff fb87 	bl	800ab20 <_malloc_r>
 800b412:	6028      	str	r0, [r5, #0]
 800b414:	6128      	str	r0, [r5, #16]
 800b416:	b930      	cbnz	r0, 800b426 <_svfiprintf_r+0x32>
 800b418:	230c      	movs	r3, #12
 800b41a:	603b      	str	r3, [r7, #0]
 800b41c:	f04f 30ff 	mov.w	r0, #4294967295
 800b420:	b01d      	add	sp, #116	@ 0x74
 800b422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b426:	2340      	movs	r3, #64	@ 0x40
 800b428:	616b      	str	r3, [r5, #20]
 800b42a:	2300      	movs	r3, #0
 800b42c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b42e:	2320      	movs	r3, #32
 800b430:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b434:	f8cd 800c 	str.w	r8, [sp, #12]
 800b438:	2330      	movs	r3, #48	@ 0x30
 800b43a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b5d8 <_svfiprintf_r+0x1e4>
 800b43e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b442:	f04f 0901 	mov.w	r9, #1
 800b446:	4623      	mov	r3, r4
 800b448:	469a      	mov	sl, r3
 800b44a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b44e:	b10a      	cbz	r2, 800b454 <_svfiprintf_r+0x60>
 800b450:	2a25      	cmp	r2, #37	@ 0x25
 800b452:	d1f9      	bne.n	800b448 <_svfiprintf_r+0x54>
 800b454:	ebba 0b04 	subs.w	fp, sl, r4
 800b458:	d00b      	beq.n	800b472 <_svfiprintf_r+0x7e>
 800b45a:	465b      	mov	r3, fp
 800b45c:	4622      	mov	r2, r4
 800b45e:	4629      	mov	r1, r5
 800b460:	4638      	mov	r0, r7
 800b462:	f7ff ff6b 	bl	800b33c <__ssputs_r>
 800b466:	3001      	adds	r0, #1
 800b468:	f000 80a7 	beq.w	800b5ba <_svfiprintf_r+0x1c6>
 800b46c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b46e:	445a      	add	r2, fp
 800b470:	9209      	str	r2, [sp, #36]	@ 0x24
 800b472:	f89a 3000 	ldrb.w	r3, [sl]
 800b476:	2b00      	cmp	r3, #0
 800b478:	f000 809f 	beq.w	800b5ba <_svfiprintf_r+0x1c6>
 800b47c:	2300      	movs	r3, #0
 800b47e:	f04f 32ff 	mov.w	r2, #4294967295
 800b482:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b486:	f10a 0a01 	add.w	sl, sl, #1
 800b48a:	9304      	str	r3, [sp, #16]
 800b48c:	9307      	str	r3, [sp, #28]
 800b48e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b492:	931a      	str	r3, [sp, #104]	@ 0x68
 800b494:	4654      	mov	r4, sl
 800b496:	2205      	movs	r2, #5
 800b498:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b49c:	484e      	ldr	r0, [pc, #312]	@ (800b5d8 <_svfiprintf_r+0x1e4>)
 800b49e:	f7f4 fe9f 	bl	80001e0 <memchr>
 800b4a2:	9a04      	ldr	r2, [sp, #16]
 800b4a4:	b9d8      	cbnz	r0, 800b4de <_svfiprintf_r+0xea>
 800b4a6:	06d0      	lsls	r0, r2, #27
 800b4a8:	bf44      	itt	mi
 800b4aa:	2320      	movmi	r3, #32
 800b4ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4b0:	0711      	lsls	r1, r2, #28
 800b4b2:	bf44      	itt	mi
 800b4b4:	232b      	movmi	r3, #43	@ 0x2b
 800b4b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4ba:	f89a 3000 	ldrb.w	r3, [sl]
 800b4be:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4c0:	d015      	beq.n	800b4ee <_svfiprintf_r+0xfa>
 800b4c2:	9a07      	ldr	r2, [sp, #28]
 800b4c4:	4654      	mov	r4, sl
 800b4c6:	2000      	movs	r0, #0
 800b4c8:	f04f 0c0a 	mov.w	ip, #10
 800b4cc:	4621      	mov	r1, r4
 800b4ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4d2:	3b30      	subs	r3, #48	@ 0x30
 800b4d4:	2b09      	cmp	r3, #9
 800b4d6:	d94b      	bls.n	800b570 <_svfiprintf_r+0x17c>
 800b4d8:	b1b0      	cbz	r0, 800b508 <_svfiprintf_r+0x114>
 800b4da:	9207      	str	r2, [sp, #28]
 800b4dc:	e014      	b.n	800b508 <_svfiprintf_r+0x114>
 800b4de:	eba0 0308 	sub.w	r3, r0, r8
 800b4e2:	fa09 f303 	lsl.w	r3, r9, r3
 800b4e6:	4313      	orrs	r3, r2
 800b4e8:	9304      	str	r3, [sp, #16]
 800b4ea:	46a2      	mov	sl, r4
 800b4ec:	e7d2      	b.n	800b494 <_svfiprintf_r+0xa0>
 800b4ee:	9b03      	ldr	r3, [sp, #12]
 800b4f0:	1d19      	adds	r1, r3, #4
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	9103      	str	r1, [sp, #12]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	bfbb      	ittet	lt
 800b4fa:	425b      	neglt	r3, r3
 800b4fc:	f042 0202 	orrlt.w	r2, r2, #2
 800b500:	9307      	strge	r3, [sp, #28]
 800b502:	9307      	strlt	r3, [sp, #28]
 800b504:	bfb8      	it	lt
 800b506:	9204      	strlt	r2, [sp, #16]
 800b508:	7823      	ldrb	r3, [r4, #0]
 800b50a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b50c:	d10a      	bne.n	800b524 <_svfiprintf_r+0x130>
 800b50e:	7863      	ldrb	r3, [r4, #1]
 800b510:	2b2a      	cmp	r3, #42	@ 0x2a
 800b512:	d132      	bne.n	800b57a <_svfiprintf_r+0x186>
 800b514:	9b03      	ldr	r3, [sp, #12]
 800b516:	1d1a      	adds	r2, r3, #4
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	9203      	str	r2, [sp, #12]
 800b51c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b520:	3402      	adds	r4, #2
 800b522:	9305      	str	r3, [sp, #20]
 800b524:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b5e8 <_svfiprintf_r+0x1f4>
 800b528:	7821      	ldrb	r1, [r4, #0]
 800b52a:	2203      	movs	r2, #3
 800b52c:	4650      	mov	r0, sl
 800b52e:	f7f4 fe57 	bl	80001e0 <memchr>
 800b532:	b138      	cbz	r0, 800b544 <_svfiprintf_r+0x150>
 800b534:	9b04      	ldr	r3, [sp, #16]
 800b536:	eba0 000a 	sub.w	r0, r0, sl
 800b53a:	2240      	movs	r2, #64	@ 0x40
 800b53c:	4082      	lsls	r2, r0
 800b53e:	4313      	orrs	r3, r2
 800b540:	3401      	adds	r4, #1
 800b542:	9304      	str	r3, [sp, #16]
 800b544:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b548:	4824      	ldr	r0, [pc, #144]	@ (800b5dc <_svfiprintf_r+0x1e8>)
 800b54a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b54e:	2206      	movs	r2, #6
 800b550:	f7f4 fe46 	bl	80001e0 <memchr>
 800b554:	2800      	cmp	r0, #0
 800b556:	d036      	beq.n	800b5c6 <_svfiprintf_r+0x1d2>
 800b558:	4b21      	ldr	r3, [pc, #132]	@ (800b5e0 <_svfiprintf_r+0x1ec>)
 800b55a:	bb1b      	cbnz	r3, 800b5a4 <_svfiprintf_r+0x1b0>
 800b55c:	9b03      	ldr	r3, [sp, #12]
 800b55e:	3307      	adds	r3, #7
 800b560:	f023 0307 	bic.w	r3, r3, #7
 800b564:	3308      	adds	r3, #8
 800b566:	9303      	str	r3, [sp, #12]
 800b568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b56a:	4433      	add	r3, r6
 800b56c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b56e:	e76a      	b.n	800b446 <_svfiprintf_r+0x52>
 800b570:	fb0c 3202 	mla	r2, ip, r2, r3
 800b574:	460c      	mov	r4, r1
 800b576:	2001      	movs	r0, #1
 800b578:	e7a8      	b.n	800b4cc <_svfiprintf_r+0xd8>
 800b57a:	2300      	movs	r3, #0
 800b57c:	3401      	adds	r4, #1
 800b57e:	9305      	str	r3, [sp, #20]
 800b580:	4619      	mov	r1, r3
 800b582:	f04f 0c0a 	mov.w	ip, #10
 800b586:	4620      	mov	r0, r4
 800b588:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b58c:	3a30      	subs	r2, #48	@ 0x30
 800b58e:	2a09      	cmp	r2, #9
 800b590:	d903      	bls.n	800b59a <_svfiprintf_r+0x1a6>
 800b592:	2b00      	cmp	r3, #0
 800b594:	d0c6      	beq.n	800b524 <_svfiprintf_r+0x130>
 800b596:	9105      	str	r1, [sp, #20]
 800b598:	e7c4      	b.n	800b524 <_svfiprintf_r+0x130>
 800b59a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b59e:	4604      	mov	r4, r0
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	e7f0      	b.n	800b586 <_svfiprintf_r+0x192>
 800b5a4:	ab03      	add	r3, sp, #12
 800b5a6:	9300      	str	r3, [sp, #0]
 800b5a8:	462a      	mov	r2, r5
 800b5aa:	4b0e      	ldr	r3, [pc, #56]	@ (800b5e4 <_svfiprintf_r+0x1f0>)
 800b5ac:	a904      	add	r1, sp, #16
 800b5ae:	4638      	mov	r0, r7
 800b5b0:	f7fd fe98 	bl	80092e4 <_printf_float>
 800b5b4:	1c42      	adds	r2, r0, #1
 800b5b6:	4606      	mov	r6, r0
 800b5b8:	d1d6      	bne.n	800b568 <_svfiprintf_r+0x174>
 800b5ba:	89ab      	ldrh	r3, [r5, #12]
 800b5bc:	065b      	lsls	r3, r3, #25
 800b5be:	f53f af2d 	bmi.w	800b41c <_svfiprintf_r+0x28>
 800b5c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5c4:	e72c      	b.n	800b420 <_svfiprintf_r+0x2c>
 800b5c6:	ab03      	add	r3, sp, #12
 800b5c8:	9300      	str	r3, [sp, #0]
 800b5ca:	462a      	mov	r2, r5
 800b5cc:	4b05      	ldr	r3, [pc, #20]	@ (800b5e4 <_svfiprintf_r+0x1f0>)
 800b5ce:	a904      	add	r1, sp, #16
 800b5d0:	4638      	mov	r0, r7
 800b5d2:	f7fe f91f 	bl	8009814 <_printf_i>
 800b5d6:	e7ed      	b.n	800b5b4 <_svfiprintf_r+0x1c0>
 800b5d8:	0800e460 	.word	0x0800e460
 800b5dc:	0800e46a 	.word	0x0800e46a
 800b5e0:	080092e5 	.word	0x080092e5
 800b5e4:	0800b33d 	.word	0x0800b33d
 800b5e8:	0800e466 	.word	0x0800e466

0800b5ec <__sflush_r>:
 800b5ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b5f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5f4:	0716      	lsls	r6, r2, #28
 800b5f6:	4605      	mov	r5, r0
 800b5f8:	460c      	mov	r4, r1
 800b5fa:	d454      	bmi.n	800b6a6 <__sflush_r+0xba>
 800b5fc:	684b      	ldr	r3, [r1, #4]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	dc02      	bgt.n	800b608 <__sflush_r+0x1c>
 800b602:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b604:	2b00      	cmp	r3, #0
 800b606:	dd48      	ble.n	800b69a <__sflush_r+0xae>
 800b608:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b60a:	2e00      	cmp	r6, #0
 800b60c:	d045      	beq.n	800b69a <__sflush_r+0xae>
 800b60e:	2300      	movs	r3, #0
 800b610:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b614:	682f      	ldr	r7, [r5, #0]
 800b616:	6a21      	ldr	r1, [r4, #32]
 800b618:	602b      	str	r3, [r5, #0]
 800b61a:	d030      	beq.n	800b67e <__sflush_r+0x92>
 800b61c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b61e:	89a3      	ldrh	r3, [r4, #12]
 800b620:	0759      	lsls	r1, r3, #29
 800b622:	d505      	bpl.n	800b630 <__sflush_r+0x44>
 800b624:	6863      	ldr	r3, [r4, #4]
 800b626:	1ad2      	subs	r2, r2, r3
 800b628:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b62a:	b10b      	cbz	r3, 800b630 <__sflush_r+0x44>
 800b62c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b62e:	1ad2      	subs	r2, r2, r3
 800b630:	2300      	movs	r3, #0
 800b632:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b634:	6a21      	ldr	r1, [r4, #32]
 800b636:	4628      	mov	r0, r5
 800b638:	47b0      	blx	r6
 800b63a:	1c43      	adds	r3, r0, #1
 800b63c:	89a3      	ldrh	r3, [r4, #12]
 800b63e:	d106      	bne.n	800b64e <__sflush_r+0x62>
 800b640:	6829      	ldr	r1, [r5, #0]
 800b642:	291d      	cmp	r1, #29
 800b644:	d82b      	bhi.n	800b69e <__sflush_r+0xb2>
 800b646:	4a2a      	ldr	r2, [pc, #168]	@ (800b6f0 <__sflush_r+0x104>)
 800b648:	410a      	asrs	r2, r1
 800b64a:	07d6      	lsls	r6, r2, #31
 800b64c:	d427      	bmi.n	800b69e <__sflush_r+0xb2>
 800b64e:	2200      	movs	r2, #0
 800b650:	6062      	str	r2, [r4, #4]
 800b652:	04d9      	lsls	r1, r3, #19
 800b654:	6922      	ldr	r2, [r4, #16]
 800b656:	6022      	str	r2, [r4, #0]
 800b658:	d504      	bpl.n	800b664 <__sflush_r+0x78>
 800b65a:	1c42      	adds	r2, r0, #1
 800b65c:	d101      	bne.n	800b662 <__sflush_r+0x76>
 800b65e:	682b      	ldr	r3, [r5, #0]
 800b660:	b903      	cbnz	r3, 800b664 <__sflush_r+0x78>
 800b662:	6560      	str	r0, [r4, #84]	@ 0x54
 800b664:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b666:	602f      	str	r7, [r5, #0]
 800b668:	b1b9      	cbz	r1, 800b69a <__sflush_r+0xae>
 800b66a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b66e:	4299      	cmp	r1, r3
 800b670:	d002      	beq.n	800b678 <__sflush_r+0x8c>
 800b672:	4628      	mov	r0, r5
 800b674:	f7ff f9e0 	bl	800aa38 <_free_r>
 800b678:	2300      	movs	r3, #0
 800b67a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b67c:	e00d      	b.n	800b69a <__sflush_r+0xae>
 800b67e:	2301      	movs	r3, #1
 800b680:	4628      	mov	r0, r5
 800b682:	47b0      	blx	r6
 800b684:	4602      	mov	r2, r0
 800b686:	1c50      	adds	r0, r2, #1
 800b688:	d1c9      	bne.n	800b61e <__sflush_r+0x32>
 800b68a:	682b      	ldr	r3, [r5, #0]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d0c6      	beq.n	800b61e <__sflush_r+0x32>
 800b690:	2b1d      	cmp	r3, #29
 800b692:	d001      	beq.n	800b698 <__sflush_r+0xac>
 800b694:	2b16      	cmp	r3, #22
 800b696:	d11e      	bne.n	800b6d6 <__sflush_r+0xea>
 800b698:	602f      	str	r7, [r5, #0]
 800b69a:	2000      	movs	r0, #0
 800b69c:	e022      	b.n	800b6e4 <__sflush_r+0xf8>
 800b69e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6a2:	b21b      	sxth	r3, r3
 800b6a4:	e01b      	b.n	800b6de <__sflush_r+0xf2>
 800b6a6:	690f      	ldr	r7, [r1, #16]
 800b6a8:	2f00      	cmp	r7, #0
 800b6aa:	d0f6      	beq.n	800b69a <__sflush_r+0xae>
 800b6ac:	0793      	lsls	r3, r2, #30
 800b6ae:	680e      	ldr	r6, [r1, #0]
 800b6b0:	bf08      	it	eq
 800b6b2:	694b      	ldreq	r3, [r1, #20]
 800b6b4:	600f      	str	r7, [r1, #0]
 800b6b6:	bf18      	it	ne
 800b6b8:	2300      	movne	r3, #0
 800b6ba:	eba6 0807 	sub.w	r8, r6, r7
 800b6be:	608b      	str	r3, [r1, #8]
 800b6c0:	f1b8 0f00 	cmp.w	r8, #0
 800b6c4:	dde9      	ble.n	800b69a <__sflush_r+0xae>
 800b6c6:	6a21      	ldr	r1, [r4, #32]
 800b6c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b6ca:	4643      	mov	r3, r8
 800b6cc:	463a      	mov	r2, r7
 800b6ce:	4628      	mov	r0, r5
 800b6d0:	47b0      	blx	r6
 800b6d2:	2800      	cmp	r0, #0
 800b6d4:	dc08      	bgt.n	800b6e8 <__sflush_r+0xfc>
 800b6d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6de:	81a3      	strh	r3, [r4, #12]
 800b6e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b6e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6e8:	4407      	add	r7, r0
 800b6ea:	eba8 0800 	sub.w	r8, r8, r0
 800b6ee:	e7e7      	b.n	800b6c0 <__sflush_r+0xd4>
 800b6f0:	dfbffffe 	.word	0xdfbffffe

0800b6f4 <_fflush_r>:
 800b6f4:	b538      	push	{r3, r4, r5, lr}
 800b6f6:	690b      	ldr	r3, [r1, #16]
 800b6f8:	4605      	mov	r5, r0
 800b6fa:	460c      	mov	r4, r1
 800b6fc:	b913      	cbnz	r3, 800b704 <_fflush_r+0x10>
 800b6fe:	2500      	movs	r5, #0
 800b700:	4628      	mov	r0, r5
 800b702:	bd38      	pop	{r3, r4, r5, pc}
 800b704:	b118      	cbz	r0, 800b70e <_fflush_r+0x1a>
 800b706:	6a03      	ldr	r3, [r0, #32]
 800b708:	b90b      	cbnz	r3, 800b70e <_fflush_r+0x1a>
 800b70a:	f7fe fa2f 	bl	8009b6c <__sinit>
 800b70e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d0f3      	beq.n	800b6fe <_fflush_r+0xa>
 800b716:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b718:	07d0      	lsls	r0, r2, #31
 800b71a:	d404      	bmi.n	800b726 <_fflush_r+0x32>
 800b71c:	0599      	lsls	r1, r3, #22
 800b71e:	d402      	bmi.n	800b726 <_fflush_r+0x32>
 800b720:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b722:	f7fe fb3a 	bl	8009d9a <__retarget_lock_acquire_recursive>
 800b726:	4628      	mov	r0, r5
 800b728:	4621      	mov	r1, r4
 800b72a:	f7ff ff5f 	bl	800b5ec <__sflush_r>
 800b72e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b730:	07da      	lsls	r2, r3, #31
 800b732:	4605      	mov	r5, r0
 800b734:	d4e4      	bmi.n	800b700 <_fflush_r+0xc>
 800b736:	89a3      	ldrh	r3, [r4, #12]
 800b738:	059b      	lsls	r3, r3, #22
 800b73a:	d4e1      	bmi.n	800b700 <_fflush_r+0xc>
 800b73c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b73e:	f7fe fb2d 	bl	8009d9c <__retarget_lock_release_recursive>
 800b742:	e7dd      	b.n	800b700 <_fflush_r+0xc>

0800b744 <memmove>:
 800b744:	4288      	cmp	r0, r1
 800b746:	b510      	push	{r4, lr}
 800b748:	eb01 0402 	add.w	r4, r1, r2
 800b74c:	d902      	bls.n	800b754 <memmove+0x10>
 800b74e:	4284      	cmp	r4, r0
 800b750:	4623      	mov	r3, r4
 800b752:	d807      	bhi.n	800b764 <memmove+0x20>
 800b754:	1e43      	subs	r3, r0, #1
 800b756:	42a1      	cmp	r1, r4
 800b758:	d008      	beq.n	800b76c <memmove+0x28>
 800b75a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b75e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b762:	e7f8      	b.n	800b756 <memmove+0x12>
 800b764:	4402      	add	r2, r0
 800b766:	4601      	mov	r1, r0
 800b768:	428a      	cmp	r2, r1
 800b76a:	d100      	bne.n	800b76e <memmove+0x2a>
 800b76c:	bd10      	pop	{r4, pc}
 800b76e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b772:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b776:	e7f7      	b.n	800b768 <memmove+0x24>

0800b778 <_sbrk_r>:
 800b778:	b538      	push	{r3, r4, r5, lr}
 800b77a:	4d06      	ldr	r5, [pc, #24]	@ (800b794 <_sbrk_r+0x1c>)
 800b77c:	2300      	movs	r3, #0
 800b77e:	4604      	mov	r4, r0
 800b780:	4608      	mov	r0, r1
 800b782:	602b      	str	r3, [r5, #0]
 800b784:	f7f9 f89c 	bl	80048c0 <_sbrk>
 800b788:	1c43      	adds	r3, r0, #1
 800b78a:	d102      	bne.n	800b792 <_sbrk_r+0x1a>
 800b78c:	682b      	ldr	r3, [r5, #0]
 800b78e:	b103      	cbz	r3, 800b792 <_sbrk_r+0x1a>
 800b790:	6023      	str	r3, [r4, #0]
 800b792:	bd38      	pop	{r3, r4, r5, pc}
 800b794:	20000a8c 	.word	0x20000a8c

0800b798 <memcpy>:
 800b798:	440a      	add	r2, r1
 800b79a:	4291      	cmp	r1, r2
 800b79c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b7a0:	d100      	bne.n	800b7a4 <memcpy+0xc>
 800b7a2:	4770      	bx	lr
 800b7a4:	b510      	push	{r4, lr}
 800b7a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7ae:	4291      	cmp	r1, r2
 800b7b0:	d1f9      	bne.n	800b7a6 <memcpy+0xe>
 800b7b2:	bd10      	pop	{r4, pc}

0800b7b4 <__assert_func>:
 800b7b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7b6:	4614      	mov	r4, r2
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	4b09      	ldr	r3, [pc, #36]	@ (800b7e0 <__assert_func+0x2c>)
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	4605      	mov	r5, r0
 800b7c0:	68d8      	ldr	r0, [r3, #12]
 800b7c2:	b954      	cbnz	r4, 800b7da <__assert_func+0x26>
 800b7c4:	4b07      	ldr	r3, [pc, #28]	@ (800b7e4 <__assert_func+0x30>)
 800b7c6:	461c      	mov	r4, r3
 800b7c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b7cc:	9100      	str	r1, [sp, #0]
 800b7ce:	462b      	mov	r3, r5
 800b7d0:	4905      	ldr	r1, [pc, #20]	@ (800b7e8 <__assert_func+0x34>)
 800b7d2:	f000 f86f 	bl	800b8b4 <fiprintf>
 800b7d6:	f000 f87f 	bl	800b8d8 <abort>
 800b7da:	4b04      	ldr	r3, [pc, #16]	@ (800b7ec <__assert_func+0x38>)
 800b7dc:	e7f4      	b.n	800b7c8 <__assert_func+0x14>
 800b7de:	bf00      	nop
 800b7e0:	2000002c 	.word	0x2000002c
 800b7e4:	0800e4b6 	.word	0x0800e4b6
 800b7e8:	0800e488 	.word	0x0800e488
 800b7ec:	0800e47b 	.word	0x0800e47b

0800b7f0 <_calloc_r>:
 800b7f0:	b570      	push	{r4, r5, r6, lr}
 800b7f2:	fba1 5402 	umull	r5, r4, r1, r2
 800b7f6:	b93c      	cbnz	r4, 800b808 <_calloc_r+0x18>
 800b7f8:	4629      	mov	r1, r5
 800b7fa:	f7ff f991 	bl	800ab20 <_malloc_r>
 800b7fe:	4606      	mov	r6, r0
 800b800:	b928      	cbnz	r0, 800b80e <_calloc_r+0x1e>
 800b802:	2600      	movs	r6, #0
 800b804:	4630      	mov	r0, r6
 800b806:	bd70      	pop	{r4, r5, r6, pc}
 800b808:	220c      	movs	r2, #12
 800b80a:	6002      	str	r2, [r0, #0]
 800b80c:	e7f9      	b.n	800b802 <_calloc_r+0x12>
 800b80e:	462a      	mov	r2, r5
 800b810:	4621      	mov	r1, r4
 800b812:	f7fe fa44 	bl	8009c9e <memset>
 800b816:	e7f5      	b.n	800b804 <_calloc_r+0x14>

0800b818 <__ascii_mbtowc>:
 800b818:	b082      	sub	sp, #8
 800b81a:	b901      	cbnz	r1, 800b81e <__ascii_mbtowc+0x6>
 800b81c:	a901      	add	r1, sp, #4
 800b81e:	b142      	cbz	r2, 800b832 <__ascii_mbtowc+0x1a>
 800b820:	b14b      	cbz	r3, 800b836 <__ascii_mbtowc+0x1e>
 800b822:	7813      	ldrb	r3, [r2, #0]
 800b824:	600b      	str	r3, [r1, #0]
 800b826:	7812      	ldrb	r2, [r2, #0]
 800b828:	1e10      	subs	r0, r2, #0
 800b82a:	bf18      	it	ne
 800b82c:	2001      	movne	r0, #1
 800b82e:	b002      	add	sp, #8
 800b830:	4770      	bx	lr
 800b832:	4610      	mov	r0, r2
 800b834:	e7fb      	b.n	800b82e <__ascii_mbtowc+0x16>
 800b836:	f06f 0001 	mvn.w	r0, #1
 800b83a:	e7f8      	b.n	800b82e <__ascii_mbtowc+0x16>

0800b83c <_realloc_r>:
 800b83c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b840:	4680      	mov	r8, r0
 800b842:	4615      	mov	r5, r2
 800b844:	460c      	mov	r4, r1
 800b846:	b921      	cbnz	r1, 800b852 <_realloc_r+0x16>
 800b848:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b84c:	4611      	mov	r1, r2
 800b84e:	f7ff b967 	b.w	800ab20 <_malloc_r>
 800b852:	b92a      	cbnz	r2, 800b860 <_realloc_r+0x24>
 800b854:	f7ff f8f0 	bl	800aa38 <_free_r>
 800b858:	2400      	movs	r4, #0
 800b85a:	4620      	mov	r0, r4
 800b85c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b860:	f000 f841 	bl	800b8e6 <_malloc_usable_size_r>
 800b864:	4285      	cmp	r5, r0
 800b866:	4606      	mov	r6, r0
 800b868:	d802      	bhi.n	800b870 <_realloc_r+0x34>
 800b86a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b86e:	d8f4      	bhi.n	800b85a <_realloc_r+0x1e>
 800b870:	4629      	mov	r1, r5
 800b872:	4640      	mov	r0, r8
 800b874:	f7ff f954 	bl	800ab20 <_malloc_r>
 800b878:	4607      	mov	r7, r0
 800b87a:	2800      	cmp	r0, #0
 800b87c:	d0ec      	beq.n	800b858 <_realloc_r+0x1c>
 800b87e:	42b5      	cmp	r5, r6
 800b880:	462a      	mov	r2, r5
 800b882:	4621      	mov	r1, r4
 800b884:	bf28      	it	cs
 800b886:	4632      	movcs	r2, r6
 800b888:	f7ff ff86 	bl	800b798 <memcpy>
 800b88c:	4621      	mov	r1, r4
 800b88e:	4640      	mov	r0, r8
 800b890:	f7ff f8d2 	bl	800aa38 <_free_r>
 800b894:	463c      	mov	r4, r7
 800b896:	e7e0      	b.n	800b85a <_realloc_r+0x1e>

0800b898 <__ascii_wctomb>:
 800b898:	4603      	mov	r3, r0
 800b89a:	4608      	mov	r0, r1
 800b89c:	b141      	cbz	r1, 800b8b0 <__ascii_wctomb+0x18>
 800b89e:	2aff      	cmp	r2, #255	@ 0xff
 800b8a0:	d904      	bls.n	800b8ac <__ascii_wctomb+0x14>
 800b8a2:	228a      	movs	r2, #138	@ 0x8a
 800b8a4:	601a      	str	r2, [r3, #0]
 800b8a6:	f04f 30ff 	mov.w	r0, #4294967295
 800b8aa:	4770      	bx	lr
 800b8ac:	700a      	strb	r2, [r1, #0]
 800b8ae:	2001      	movs	r0, #1
 800b8b0:	4770      	bx	lr
	...

0800b8b4 <fiprintf>:
 800b8b4:	b40e      	push	{r1, r2, r3}
 800b8b6:	b503      	push	{r0, r1, lr}
 800b8b8:	4601      	mov	r1, r0
 800b8ba:	ab03      	add	r3, sp, #12
 800b8bc:	4805      	ldr	r0, [pc, #20]	@ (800b8d4 <fiprintf+0x20>)
 800b8be:	f853 2b04 	ldr.w	r2, [r3], #4
 800b8c2:	6800      	ldr	r0, [r0, #0]
 800b8c4:	9301      	str	r3, [sp, #4]
 800b8c6:	f000 f83f 	bl	800b948 <_vfiprintf_r>
 800b8ca:	b002      	add	sp, #8
 800b8cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8d0:	b003      	add	sp, #12
 800b8d2:	4770      	bx	lr
 800b8d4:	2000002c 	.word	0x2000002c

0800b8d8 <abort>:
 800b8d8:	b508      	push	{r3, lr}
 800b8da:	2006      	movs	r0, #6
 800b8dc:	f000 fa08 	bl	800bcf0 <raise>
 800b8e0:	2001      	movs	r0, #1
 800b8e2:	f7f8 ff91 	bl	8004808 <_exit>

0800b8e6 <_malloc_usable_size_r>:
 800b8e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8ea:	1f18      	subs	r0, r3, #4
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	bfbc      	itt	lt
 800b8f0:	580b      	ldrlt	r3, [r1, r0]
 800b8f2:	18c0      	addlt	r0, r0, r3
 800b8f4:	4770      	bx	lr

0800b8f6 <__sfputc_r>:
 800b8f6:	6893      	ldr	r3, [r2, #8]
 800b8f8:	3b01      	subs	r3, #1
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	b410      	push	{r4}
 800b8fe:	6093      	str	r3, [r2, #8]
 800b900:	da08      	bge.n	800b914 <__sfputc_r+0x1e>
 800b902:	6994      	ldr	r4, [r2, #24]
 800b904:	42a3      	cmp	r3, r4
 800b906:	db01      	blt.n	800b90c <__sfputc_r+0x16>
 800b908:	290a      	cmp	r1, #10
 800b90a:	d103      	bne.n	800b914 <__sfputc_r+0x1e>
 800b90c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b910:	f000 b932 	b.w	800bb78 <__swbuf_r>
 800b914:	6813      	ldr	r3, [r2, #0]
 800b916:	1c58      	adds	r0, r3, #1
 800b918:	6010      	str	r0, [r2, #0]
 800b91a:	7019      	strb	r1, [r3, #0]
 800b91c:	4608      	mov	r0, r1
 800b91e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b922:	4770      	bx	lr

0800b924 <__sfputs_r>:
 800b924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b926:	4606      	mov	r6, r0
 800b928:	460f      	mov	r7, r1
 800b92a:	4614      	mov	r4, r2
 800b92c:	18d5      	adds	r5, r2, r3
 800b92e:	42ac      	cmp	r4, r5
 800b930:	d101      	bne.n	800b936 <__sfputs_r+0x12>
 800b932:	2000      	movs	r0, #0
 800b934:	e007      	b.n	800b946 <__sfputs_r+0x22>
 800b936:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b93a:	463a      	mov	r2, r7
 800b93c:	4630      	mov	r0, r6
 800b93e:	f7ff ffda 	bl	800b8f6 <__sfputc_r>
 800b942:	1c43      	adds	r3, r0, #1
 800b944:	d1f3      	bne.n	800b92e <__sfputs_r+0xa>
 800b946:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b948 <_vfiprintf_r>:
 800b948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b94c:	460d      	mov	r5, r1
 800b94e:	b09d      	sub	sp, #116	@ 0x74
 800b950:	4614      	mov	r4, r2
 800b952:	4698      	mov	r8, r3
 800b954:	4606      	mov	r6, r0
 800b956:	b118      	cbz	r0, 800b960 <_vfiprintf_r+0x18>
 800b958:	6a03      	ldr	r3, [r0, #32]
 800b95a:	b90b      	cbnz	r3, 800b960 <_vfiprintf_r+0x18>
 800b95c:	f7fe f906 	bl	8009b6c <__sinit>
 800b960:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b962:	07d9      	lsls	r1, r3, #31
 800b964:	d405      	bmi.n	800b972 <_vfiprintf_r+0x2a>
 800b966:	89ab      	ldrh	r3, [r5, #12]
 800b968:	059a      	lsls	r2, r3, #22
 800b96a:	d402      	bmi.n	800b972 <_vfiprintf_r+0x2a>
 800b96c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b96e:	f7fe fa14 	bl	8009d9a <__retarget_lock_acquire_recursive>
 800b972:	89ab      	ldrh	r3, [r5, #12]
 800b974:	071b      	lsls	r3, r3, #28
 800b976:	d501      	bpl.n	800b97c <_vfiprintf_r+0x34>
 800b978:	692b      	ldr	r3, [r5, #16]
 800b97a:	b99b      	cbnz	r3, 800b9a4 <_vfiprintf_r+0x5c>
 800b97c:	4629      	mov	r1, r5
 800b97e:	4630      	mov	r0, r6
 800b980:	f000 f938 	bl	800bbf4 <__swsetup_r>
 800b984:	b170      	cbz	r0, 800b9a4 <_vfiprintf_r+0x5c>
 800b986:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b988:	07dc      	lsls	r4, r3, #31
 800b98a:	d504      	bpl.n	800b996 <_vfiprintf_r+0x4e>
 800b98c:	f04f 30ff 	mov.w	r0, #4294967295
 800b990:	b01d      	add	sp, #116	@ 0x74
 800b992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b996:	89ab      	ldrh	r3, [r5, #12]
 800b998:	0598      	lsls	r0, r3, #22
 800b99a:	d4f7      	bmi.n	800b98c <_vfiprintf_r+0x44>
 800b99c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b99e:	f7fe f9fd 	bl	8009d9c <__retarget_lock_release_recursive>
 800b9a2:	e7f3      	b.n	800b98c <_vfiprintf_r+0x44>
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b9a8:	2320      	movs	r3, #32
 800b9aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b9ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800b9b2:	2330      	movs	r3, #48	@ 0x30
 800b9b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bb64 <_vfiprintf_r+0x21c>
 800b9b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b9bc:	f04f 0901 	mov.w	r9, #1
 800b9c0:	4623      	mov	r3, r4
 800b9c2:	469a      	mov	sl, r3
 800b9c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9c8:	b10a      	cbz	r2, 800b9ce <_vfiprintf_r+0x86>
 800b9ca:	2a25      	cmp	r2, #37	@ 0x25
 800b9cc:	d1f9      	bne.n	800b9c2 <_vfiprintf_r+0x7a>
 800b9ce:	ebba 0b04 	subs.w	fp, sl, r4
 800b9d2:	d00b      	beq.n	800b9ec <_vfiprintf_r+0xa4>
 800b9d4:	465b      	mov	r3, fp
 800b9d6:	4622      	mov	r2, r4
 800b9d8:	4629      	mov	r1, r5
 800b9da:	4630      	mov	r0, r6
 800b9dc:	f7ff ffa2 	bl	800b924 <__sfputs_r>
 800b9e0:	3001      	adds	r0, #1
 800b9e2:	f000 80a7 	beq.w	800bb34 <_vfiprintf_r+0x1ec>
 800b9e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9e8:	445a      	add	r2, fp
 800b9ea:	9209      	str	r2, [sp, #36]	@ 0x24
 800b9ec:	f89a 3000 	ldrb.w	r3, [sl]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	f000 809f 	beq.w	800bb34 <_vfiprintf_r+0x1ec>
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	f04f 32ff 	mov.w	r2, #4294967295
 800b9fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba00:	f10a 0a01 	add.w	sl, sl, #1
 800ba04:	9304      	str	r3, [sp, #16]
 800ba06:	9307      	str	r3, [sp, #28]
 800ba08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ba0c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ba0e:	4654      	mov	r4, sl
 800ba10:	2205      	movs	r2, #5
 800ba12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba16:	4853      	ldr	r0, [pc, #332]	@ (800bb64 <_vfiprintf_r+0x21c>)
 800ba18:	f7f4 fbe2 	bl	80001e0 <memchr>
 800ba1c:	9a04      	ldr	r2, [sp, #16]
 800ba1e:	b9d8      	cbnz	r0, 800ba58 <_vfiprintf_r+0x110>
 800ba20:	06d1      	lsls	r1, r2, #27
 800ba22:	bf44      	itt	mi
 800ba24:	2320      	movmi	r3, #32
 800ba26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba2a:	0713      	lsls	r3, r2, #28
 800ba2c:	bf44      	itt	mi
 800ba2e:	232b      	movmi	r3, #43	@ 0x2b
 800ba30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ba34:	f89a 3000 	ldrb.w	r3, [sl]
 800ba38:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba3a:	d015      	beq.n	800ba68 <_vfiprintf_r+0x120>
 800ba3c:	9a07      	ldr	r2, [sp, #28]
 800ba3e:	4654      	mov	r4, sl
 800ba40:	2000      	movs	r0, #0
 800ba42:	f04f 0c0a 	mov.w	ip, #10
 800ba46:	4621      	mov	r1, r4
 800ba48:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ba4c:	3b30      	subs	r3, #48	@ 0x30
 800ba4e:	2b09      	cmp	r3, #9
 800ba50:	d94b      	bls.n	800baea <_vfiprintf_r+0x1a2>
 800ba52:	b1b0      	cbz	r0, 800ba82 <_vfiprintf_r+0x13a>
 800ba54:	9207      	str	r2, [sp, #28]
 800ba56:	e014      	b.n	800ba82 <_vfiprintf_r+0x13a>
 800ba58:	eba0 0308 	sub.w	r3, r0, r8
 800ba5c:	fa09 f303 	lsl.w	r3, r9, r3
 800ba60:	4313      	orrs	r3, r2
 800ba62:	9304      	str	r3, [sp, #16]
 800ba64:	46a2      	mov	sl, r4
 800ba66:	e7d2      	b.n	800ba0e <_vfiprintf_r+0xc6>
 800ba68:	9b03      	ldr	r3, [sp, #12]
 800ba6a:	1d19      	adds	r1, r3, #4
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	9103      	str	r1, [sp, #12]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	bfbb      	ittet	lt
 800ba74:	425b      	neglt	r3, r3
 800ba76:	f042 0202 	orrlt.w	r2, r2, #2
 800ba7a:	9307      	strge	r3, [sp, #28]
 800ba7c:	9307      	strlt	r3, [sp, #28]
 800ba7e:	bfb8      	it	lt
 800ba80:	9204      	strlt	r2, [sp, #16]
 800ba82:	7823      	ldrb	r3, [r4, #0]
 800ba84:	2b2e      	cmp	r3, #46	@ 0x2e
 800ba86:	d10a      	bne.n	800ba9e <_vfiprintf_r+0x156>
 800ba88:	7863      	ldrb	r3, [r4, #1]
 800ba8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ba8c:	d132      	bne.n	800baf4 <_vfiprintf_r+0x1ac>
 800ba8e:	9b03      	ldr	r3, [sp, #12]
 800ba90:	1d1a      	adds	r2, r3, #4
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	9203      	str	r2, [sp, #12]
 800ba96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ba9a:	3402      	adds	r4, #2
 800ba9c:	9305      	str	r3, [sp, #20]
 800ba9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bb74 <_vfiprintf_r+0x22c>
 800baa2:	7821      	ldrb	r1, [r4, #0]
 800baa4:	2203      	movs	r2, #3
 800baa6:	4650      	mov	r0, sl
 800baa8:	f7f4 fb9a 	bl	80001e0 <memchr>
 800baac:	b138      	cbz	r0, 800babe <_vfiprintf_r+0x176>
 800baae:	9b04      	ldr	r3, [sp, #16]
 800bab0:	eba0 000a 	sub.w	r0, r0, sl
 800bab4:	2240      	movs	r2, #64	@ 0x40
 800bab6:	4082      	lsls	r2, r0
 800bab8:	4313      	orrs	r3, r2
 800baba:	3401      	adds	r4, #1
 800babc:	9304      	str	r3, [sp, #16]
 800babe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bac2:	4829      	ldr	r0, [pc, #164]	@ (800bb68 <_vfiprintf_r+0x220>)
 800bac4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bac8:	2206      	movs	r2, #6
 800baca:	f7f4 fb89 	bl	80001e0 <memchr>
 800bace:	2800      	cmp	r0, #0
 800bad0:	d03f      	beq.n	800bb52 <_vfiprintf_r+0x20a>
 800bad2:	4b26      	ldr	r3, [pc, #152]	@ (800bb6c <_vfiprintf_r+0x224>)
 800bad4:	bb1b      	cbnz	r3, 800bb1e <_vfiprintf_r+0x1d6>
 800bad6:	9b03      	ldr	r3, [sp, #12]
 800bad8:	3307      	adds	r3, #7
 800bada:	f023 0307 	bic.w	r3, r3, #7
 800bade:	3308      	adds	r3, #8
 800bae0:	9303      	str	r3, [sp, #12]
 800bae2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bae4:	443b      	add	r3, r7
 800bae6:	9309      	str	r3, [sp, #36]	@ 0x24
 800bae8:	e76a      	b.n	800b9c0 <_vfiprintf_r+0x78>
 800baea:	fb0c 3202 	mla	r2, ip, r2, r3
 800baee:	460c      	mov	r4, r1
 800baf0:	2001      	movs	r0, #1
 800baf2:	e7a8      	b.n	800ba46 <_vfiprintf_r+0xfe>
 800baf4:	2300      	movs	r3, #0
 800baf6:	3401      	adds	r4, #1
 800baf8:	9305      	str	r3, [sp, #20]
 800bafa:	4619      	mov	r1, r3
 800bafc:	f04f 0c0a 	mov.w	ip, #10
 800bb00:	4620      	mov	r0, r4
 800bb02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb06:	3a30      	subs	r2, #48	@ 0x30
 800bb08:	2a09      	cmp	r2, #9
 800bb0a:	d903      	bls.n	800bb14 <_vfiprintf_r+0x1cc>
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d0c6      	beq.n	800ba9e <_vfiprintf_r+0x156>
 800bb10:	9105      	str	r1, [sp, #20]
 800bb12:	e7c4      	b.n	800ba9e <_vfiprintf_r+0x156>
 800bb14:	fb0c 2101 	mla	r1, ip, r1, r2
 800bb18:	4604      	mov	r4, r0
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	e7f0      	b.n	800bb00 <_vfiprintf_r+0x1b8>
 800bb1e:	ab03      	add	r3, sp, #12
 800bb20:	9300      	str	r3, [sp, #0]
 800bb22:	462a      	mov	r2, r5
 800bb24:	4b12      	ldr	r3, [pc, #72]	@ (800bb70 <_vfiprintf_r+0x228>)
 800bb26:	a904      	add	r1, sp, #16
 800bb28:	4630      	mov	r0, r6
 800bb2a:	f7fd fbdb 	bl	80092e4 <_printf_float>
 800bb2e:	4607      	mov	r7, r0
 800bb30:	1c78      	adds	r0, r7, #1
 800bb32:	d1d6      	bne.n	800bae2 <_vfiprintf_r+0x19a>
 800bb34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb36:	07d9      	lsls	r1, r3, #31
 800bb38:	d405      	bmi.n	800bb46 <_vfiprintf_r+0x1fe>
 800bb3a:	89ab      	ldrh	r3, [r5, #12]
 800bb3c:	059a      	lsls	r2, r3, #22
 800bb3e:	d402      	bmi.n	800bb46 <_vfiprintf_r+0x1fe>
 800bb40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb42:	f7fe f92b 	bl	8009d9c <__retarget_lock_release_recursive>
 800bb46:	89ab      	ldrh	r3, [r5, #12]
 800bb48:	065b      	lsls	r3, r3, #25
 800bb4a:	f53f af1f 	bmi.w	800b98c <_vfiprintf_r+0x44>
 800bb4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bb50:	e71e      	b.n	800b990 <_vfiprintf_r+0x48>
 800bb52:	ab03      	add	r3, sp, #12
 800bb54:	9300      	str	r3, [sp, #0]
 800bb56:	462a      	mov	r2, r5
 800bb58:	4b05      	ldr	r3, [pc, #20]	@ (800bb70 <_vfiprintf_r+0x228>)
 800bb5a:	a904      	add	r1, sp, #16
 800bb5c:	4630      	mov	r0, r6
 800bb5e:	f7fd fe59 	bl	8009814 <_printf_i>
 800bb62:	e7e4      	b.n	800bb2e <_vfiprintf_r+0x1e6>
 800bb64:	0800e460 	.word	0x0800e460
 800bb68:	0800e46a 	.word	0x0800e46a
 800bb6c:	080092e5 	.word	0x080092e5
 800bb70:	0800b925 	.word	0x0800b925
 800bb74:	0800e466 	.word	0x0800e466

0800bb78 <__swbuf_r>:
 800bb78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb7a:	460e      	mov	r6, r1
 800bb7c:	4614      	mov	r4, r2
 800bb7e:	4605      	mov	r5, r0
 800bb80:	b118      	cbz	r0, 800bb8a <__swbuf_r+0x12>
 800bb82:	6a03      	ldr	r3, [r0, #32]
 800bb84:	b90b      	cbnz	r3, 800bb8a <__swbuf_r+0x12>
 800bb86:	f7fd fff1 	bl	8009b6c <__sinit>
 800bb8a:	69a3      	ldr	r3, [r4, #24]
 800bb8c:	60a3      	str	r3, [r4, #8]
 800bb8e:	89a3      	ldrh	r3, [r4, #12]
 800bb90:	071a      	lsls	r2, r3, #28
 800bb92:	d501      	bpl.n	800bb98 <__swbuf_r+0x20>
 800bb94:	6923      	ldr	r3, [r4, #16]
 800bb96:	b943      	cbnz	r3, 800bbaa <__swbuf_r+0x32>
 800bb98:	4621      	mov	r1, r4
 800bb9a:	4628      	mov	r0, r5
 800bb9c:	f000 f82a 	bl	800bbf4 <__swsetup_r>
 800bba0:	b118      	cbz	r0, 800bbaa <__swbuf_r+0x32>
 800bba2:	f04f 37ff 	mov.w	r7, #4294967295
 800bba6:	4638      	mov	r0, r7
 800bba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bbaa:	6823      	ldr	r3, [r4, #0]
 800bbac:	6922      	ldr	r2, [r4, #16]
 800bbae:	1a98      	subs	r0, r3, r2
 800bbb0:	6963      	ldr	r3, [r4, #20]
 800bbb2:	b2f6      	uxtb	r6, r6
 800bbb4:	4283      	cmp	r3, r0
 800bbb6:	4637      	mov	r7, r6
 800bbb8:	dc05      	bgt.n	800bbc6 <__swbuf_r+0x4e>
 800bbba:	4621      	mov	r1, r4
 800bbbc:	4628      	mov	r0, r5
 800bbbe:	f7ff fd99 	bl	800b6f4 <_fflush_r>
 800bbc2:	2800      	cmp	r0, #0
 800bbc4:	d1ed      	bne.n	800bba2 <__swbuf_r+0x2a>
 800bbc6:	68a3      	ldr	r3, [r4, #8]
 800bbc8:	3b01      	subs	r3, #1
 800bbca:	60a3      	str	r3, [r4, #8]
 800bbcc:	6823      	ldr	r3, [r4, #0]
 800bbce:	1c5a      	adds	r2, r3, #1
 800bbd0:	6022      	str	r2, [r4, #0]
 800bbd2:	701e      	strb	r6, [r3, #0]
 800bbd4:	6962      	ldr	r2, [r4, #20]
 800bbd6:	1c43      	adds	r3, r0, #1
 800bbd8:	429a      	cmp	r2, r3
 800bbda:	d004      	beq.n	800bbe6 <__swbuf_r+0x6e>
 800bbdc:	89a3      	ldrh	r3, [r4, #12]
 800bbde:	07db      	lsls	r3, r3, #31
 800bbe0:	d5e1      	bpl.n	800bba6 <__swbuf_r+0x2e>
 800bbe2:	2e0a      	cmp	r6, #10
 800bbe4:	d1df      	bne.n	800bba6 <__swbuf_r+0x2e>
 800bbe6:	4621      	mov	r1, r4
 800bbe8:	4628      	mov	r0, r5
 800bbea:	f7ff fd83 	bl	800b6f4 <_fflush_r>
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	d0d9      	beq.n	800bba6 <__swbuf_r+0x2e>
 800bbf2:	e7d6      	b.n	800bba2 <__swbuf_r+0x2a>

0800bbf4 <__swsetup_r>:
 800bbf4:	b538      	push	{r3, r4, r5, lr}
 800bbf6:	4b29      	ldr	r3, [pc, #164]	@ (800bc9c <__swsetup_r+0xa8>)
 800bbf8:	4605      	mov	r5, r0
 800bbfa:	6818      	ldr	r0, [r3, #0]
 800bbfc:	460c      	mov	r4, r1
 800bbfe:	b118      	cbz	r0, 800bc08 <__swsetup_r+0x14>
 800bc00:	6a03      	ldr	r3, [r0, #32]
 800bc02:	b90b      	cbnz	r3, 800bc08 <__swsetup_r+0x14>
 800bc04:	f7fd ffb2 	bl	8009b6c <__sinit>
 800bc08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc0c:	0719      	lsls	r1, r3, #28
 800bc0e:	d422      	bmi.n	800bc56 <__swsetup_r+0x62>
 800bc10:	06da      	lsls	r2, r3, #27
 800bc12:	d407      	bmi.n	800bc24 <__swsetup_r+0x30>
 800bc14:	2209      	movs	r2, #9
 800bc16:	602a      	str	r2, [r5, #0]
 800bc18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc1c:	81a3      	strh	r3, [r4, #12]
 800bc1e:	f04f 30ff 	mov.w	r0, #4294967295
 800bc22:	e033      	b.n	800bc8c <__swsetup_r+0x98>
 800bc24:	0758      	lsls	r0, r3, #29
 800bc26:	d512      	bpl.n	800bc4e <__swsetup_r+0x5a>
 800bc28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bc2a:	b141      	cbz	r1, 800bc3e <__swsetup_r+0x4a>
 800bc2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bc30:	4299      	cmp	r1, r3
 800bc32:	d002      	beq.n	800bc3a <__swsetup_r+0x46>
 800bc34:	4628      	mov	r0, r5
 800bc36:	f7fe feff 	bl	800aa38 <_free_r>
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc3e:	89a3      	ldrh	r3, [r4, #12]
 800bc40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bc44:	81a3      	strh	r3, [r4, #12]
 800bc46:	2300      	movs	r3, #0
 800bc48:	6063      	str	r3, [r4, #4]
 800bc4a:	6923      	ldr	r3, [r4, #16]
 800bc4c:	6023      	str	r3, [r4, #0]
 800bc4e:	89a3      	ldrh	r3, [r4, #12]
 800bc50:	f043 0308 	orr.w	r3, r3, #8
 800bc54:	81a3      	strh	r3, [r4, #12]
 800bc56:	6923      	ldr	r3, [r4, #16]
 800bc58:	b94b      	cbnz	r3, 800bc6e <__swsetup_r+0x7a>
 800bc5a:	89a3      	ldrh	r3, [r4, #12]
 800bc5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bc60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc64:	d003      	beq.n	800bc6e <__swsetup_r+0x7a>
 800bc66:	4621      	mov	r1, r4
 800bc68:	4628      	mov	r0, r5
 800bc6a:	f000 f883 	bl	800bd74 <__smakebuf_r>
 800bc6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc72:	f013 0201 	ands.w	r2, r3, #1
 800bc76:	d00a      	beq.n	800bc8e <__swsetup_r+0x9a>
 800bc78:	2200      	movs	r2, #0
 800bc7a:	60a2      	str	r2, [r4, #8]
 800bc7c:	6962      	ldr	r2, [r4, #20]
 800bc7e:	4252      	negs	r2, r2
 800bc80:	61a2      	str	r2, [r4, #24]
 800bc82:	6922      	ldr	r2, [r4, #16]
 800bc84:	b942      	cbnz	r2, 800bc98 <__swsetup_r+0xa4>
 800bc86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bc8a:	d1c5      	bne.n	800bc18 <__swsetup_r+0x24>
 800bc8c:	bd38      	pop	{r3, r4, r5, pc}
 800bc8e:	0799      	lsls	r1, r3, #30
 800bc90:	bf58      	it	pl
 800bc92:	6962      	ldrpl	r2, [r4, #20]
 800bc94:	60a2      	str	r2, [r4, #8]
 800bc96:	e7f4      	b.n	800bc82 <__swsetup_r+0x8e>
 800bc98:	2000      	movs	r0, #0
 800bc9a:	e7f7      	b.n	800bc8c <__swsetup_r+0x98>
 800bc9c:	2000002c 	.word	0x2000002c

0800bca0 <_raise_r>:
 800bca0:	291f      	cmp	r1, #31
 800bca2:	b538      	push	{r3, r4, r5, lr}
 800bca4:	4605      	mov	r5, r0
 800bca6:	460c      	mov	r4, r1
 800bca8:	d904      	bls.n	800bcb4 <_raise_r+0x14>
 800bcaa:	2316      	movs	r3, #22
 800bcac:	6003      	str	r3, [r0, #0]
 800bcae:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb2:	bd38      	pop	{r3, r4, r5, pc}
 800bcb4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bcb6:	b112      	cbz	r2, 800bcbe <_raise_r+0x1e>
 800bcb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bcbc:	b94b      	cbnz	r3, 800bcd2 <_raise_r+0x32>
 800bcbe:	4628      	mov	r0, r5
 800bcc0:	f000 f830 	bl	800bd24 <_getpid_r>
 800bcc4:	4622      	mov	r2, r4
 800bcc6:	4601      	mov	r1, r0
 800bcc8:	4628      	mov	r0, r5
 800bcca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcce:	f000 b817 	b.w	800bd00 <_kill_r>
 800bcd2:	2b01      	cmp	r3, #1
 800bcd4:	d00a      	beq.n	800bcec <_raise_r+0x4c>
 800bcd6:	1c59      	adds	r1, r3, #1
 800bcd8:	d103      	bne.n	800bce2 <_raise_r+0x42>
 800bcda:	2316      	movs	r3, #22
 800bcdc:	6003      	str	r3, [r0, #0]
 800bcde:	2001      	movs	r0, #1
 800bce0:	e7e7      	b.n	800bcb2 <_raise_r+0x12>
 800bce2:	2100      	movs	r1, #0
 800bce4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bce8:	4620      	mov	r0, r4
 800bcea:	4798      	blx	r3
 800bcec:	2000      	movs	r0, #0
 800bcee:	e7e0      	b.n	800bcb2 <_raise_r+0x12>

0800bcf0 <raise>:
 800bcf0:	4b02      	ldr	r3, [pc, #8]	@ (800bcfc <raise+0xc>)
 800bcf2:	4601      	mov	r1, r0
 800bcf4:	6818      	ldr	r0, [r3, #0]
 800bcf6:	f7ff bfd3 	b.w	800bca0 <_raise_r>
 800bcfa:	bf00      	nop
 800bcfc:	2000002c 	.word	0x2000002c

0800bd00 <_kill_r>:
 800bd00:	b538      	push	{r3, r4, r5, lr}
 800bd02:	4d07      	ldr	r5, [pc, #28]	@ (800bd20 <_kill_r+0x20>)
 800bd04:	2300      	movs	r3, #0
 800bd06:	4604      	mov	r4, r0
 800bd08:	4608      	mov	r0, r1
 800bd0a:	4611      	mov	r1, r2
 800bd0c:	602b      	str	r3, [r5, #0]
 800bd0e:	f7f8 fd6b 	bl	80047e8 <_kill>
 800bd12:	1c43      	adds	r3, r0, #1
 800bd14:	d102      	bne.n	800bd1c <_kill_r+0x1c>
 800bd16:	682b      	ldr	r3, [r5, #0]
 800bd18:	b103      	cbz	r3, 800bd1c <_kill_r+0x1c>
 800bd1a:	6023      	str	r3, [r4, #0]
 800bd1c:	bd38      	pop	{r3, r4, r5, pc}
 800bd1e:	bf00      	nop
 800bd20:	20000a8c 	.word	0x20000a8c

0800bd24 <_getpid_r>:
 800bd24:	f7f8 bd58 	b.w	80047d8 <_getpid>

0800bd28 <__swhatbuf_r>:
 800bd28:	b570      	push	{r4, r5, r6, lr}
 800bd2a:	460c      	mov	r4, r1
 800bd2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd30:	2900      	cmp	r1, #0
 800bd32:	b096      	sub	sp, #88	@ 0x58
 800bd34:	4615      	mov	r5, r2
 800bd36:	461e      	mov	r6, r3
 800bd38:	da0d      	bge.n	800bd56 <__swhatbuf_r+0x2e>
 800bd3a:	89a3      	ldrh	r3, [r4, #12]
 800bd3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bd40:	f04f 0100 	mov.w	r1, #0
 800bd44:	bf14      	ite	ne
 800bd46:	2340      	movne	r3, #64	@ 0x40
 800bd48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bd4c:	2000      	movs	r0, #0
 800bd4e:	6031      	str	r1, [r6, #0]
 800bd50:	602b      	str	r3, [r5, #0]
 800bd52:	b016      	add	sp, #88	@ 0x58
 800bd54:	bd70      	pop	{r4, r5, r6, pc}
 800bd56:	466a      	mov	r2, sp
 800bd58:	f000 f848 	bl	800bdec <_fstat_r>
 800bd5c:	2800      	cmp	r0, #0
 800bd5e:	dbec      	blt.n	800bd3a <__swhatbuf_r+0x12>
 800bd60:	9901      	ldr	r1, [sp, #4]
 800bd62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bd66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bd6a:	4259      	negs	r1, r3
 800bd6c:	4159      	adcs	r1, r3
 800bd6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd72:	e7eb      	b.n	800bd4c <__swhatbuf_r+0x24>

0800bd74 <__smakebuf_r>:
 800bd74:	898b      	ldrh	r3, [r1, #12]
 800bd76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bd78:	079d      	lsls	r5, r3, #30
 800bd7a:	4606      	mov	r6, r0
 800bd7c:	460c      	mov	r4, r1
 800bd7e:	d507      	bpl.n	800bd90 <__smakebuf_r+0x1c>
 800bd80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bd84:	6023      	str	r3, [r4, #0]
 800bd86:	6123      	str	r3, [r4, #16]
 800bd88:	2301      	movs	r3, #1
 800bd8a:	6163      	str	r3, [r4, #20]
 800bd8c:	b003      	add	sp, #12
 800bd8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd90:	ab01      	add	r3, sp, #4
 800bd92:	466a      	mov	r2, sp
 800bd94:	f7ff ffc8 	bl	800bd28 <__swhatbuf_r>
 800bd98:	9f00      	ldr	r7, [sp, #0]
 800bd9a:	4605      	mov	r5, r0
 800bd9c:	4639      	mov	r1, r7
 800bd9e:	4630      	mov	r0, r6
 800bda0:	f7fe febe 	bl	800ab20 <_malloc_r>
 800bda4:	b948      	cbnz	r0, 800bdba <__smakebuf_r+0x46>
 800bda6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdaa:	059a      	lsls	r2, r3, #22
 800bdac:	d4ee      	bmi.n	800bd8c <__smakebuf_r+0x18>
 800bdae:	f023 0303 	bic.w	r3, r3, #3
 800bdb2:	f043 0302 	orr.w	r3, r3, #2
 800bdb6:	81a3      	strh	r3, [r4, #12]
 800bdb8:	e7e2      	b.n	800bd80 <__smakebuf_r+0xc>
 800bdba:	89a3      	ldrh	r3, [r4, #12]
 800bdbc:	6020      	str	r0, [r4, #0]
 800bdbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdc2:	81a3      	strh	r3, [r4, #12]
 800bdc4:	9b01      	ldr	r3, [sp, #4]
 800bdc6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bdca:	b15b      	cbz	r3, 800bde4 <__smakebuf_r+0x70>
 800bdcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bdd0:	4630      	mov	r0, r6
 800bdd2:	f000 f81d 	bl	800be10 <_isatty_r>
 800bdd6:	b128      	cbz	r0, 800bde4 <__smakebuf_r+0x70>
 800bdd8:	89a3      	ldrh	r3, [r4, #12]
 800bdda:	f023 0303 	bic.w	r3, r3, #3
 800bdde:	f043 0301 	orr.w	r3, r3, #1
 800bde2:	81a3      	strh	r3, [r4, #12]
 800bde4:	89a3      	ldrh	r3, [r4, #12]
 800bde6:	431d      	orrs	r5, r3
 800bde8:	81a5      	strh	r5, [r4, #12]
 800bdea:	e7cf      	b.n	800bd8c <__smakebuf_r+0x18>

0800bdec <_fstat_r>:
 800bdec:	b538      	push	{r3, r4, r5, lr}
 800bdee:	4d07      	ldr	r5, [pc, #28]	@ (800be0c <_fstat_r+0x20>)
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	4604      	mov	r4, r0
 800bdf4:	4608      	mov	r0, r1
 800bdf6:	4611      	mov	r1, r2
 800bdf8:	602b      	str	r3, [r5, #0]
 800bdfa:	f7f8 fd39 	bl	8004870 <_fstat>
 800bdfe:	1c43      	adds	r3, r0, #1
 800be00:	d102      	bne.n	800be08 <_fstat_r+0x1c>
 800be02:	682b      	ldr	r3, [r5, #0]
 800be04:	b103      	cbz	r3, 800be08 <_fstat_r+0x1c>
 800be06:	6023      	str	r3, [r4, #0]
 800be08:	bd38      	pop	{r3, r4, r5, pc}
 800be0a:	bf00      	nop
 800be0c:	20000a8c 	.word	0x20000a8c

0800be10 <_isatty_r>:
 800be10:	b538      	push	{r3, r4, r5, lr}
 800be12:	4d06      	ldr	r5, [pc, #24]	@ (800be2c <_isatty_r+0x1c>)
 800be14:	2300      	movs	r3, #0
 800be16:	4604      	mov	r4, r0
 800be18:	4608      	mov	r0, r1
 800be1a:	602b      	str	r3, [r5, #0]
 800be1c:	f7f8 fd38 	bl	8004890 <_isatty>
 800be20:	1c43      	adds	r3, r0, #1
 800be22:	d102      	bne.n	800be2a <_isatty_r+0x1a>
 800be24:	682b      	ldr	r3, [r5, #0]
 800be26:	b103      	cbz	r3, 800be2a <_isatty_r+0x1a>
 800be28:	6023      	str	r3, [r4, #0]
 800be2a:	bd38      	pop	{r3, r4, r5, pc}
 800be2c:	20000a8c 	.word	0x20000a8c

0800be30 <asin>:
 800be30:	b538      	push	{r3, r4, r5, lr}
 800be32:	ed2d 8b02 	vpush	{d8}
 800be36:	ec55 4b10 	vmov	r4, r5, d0
 800be3a:	f000 f87d 	bl	800bf38 <__ieee754_asin>
 800be3e:	4622      	mov	r2, r4
 800be40:	462b      	mov	r3, r5
 800be42:	4620      	mov	r0, r4
 800be44:	4629      	mov	r1, r5
 800be46:	eeb0 8a40 	vmov.f32	s16, s0
 800be4a:	eef0 8a60 	vmov.f32	s17, s1
 800be4e:	f7f4 fe75 	bl	8000b3c <__aeabi_dcmpun>
 800be52:	b9a8      	cbnz	r0, 800be80 <asin+0x50>
 800be54:	ec45 4b10 	vmov	d0, r4, r5
 800be58:	f000 f820 	bl	800be9c <fabs>
 800be5c:	4b0c      	ldr	r3, [pc, #48]	@ (800be90 <asin+0x60>)
 800be5e:	ec51 0b10 	vmov	r0, r1, d0
 800be62:	2200      	movs	r2, #0
 800be64:	f7f4 fe60 	bl	8000b28 <__aeabi_dcmpgt>
 800be68:	b150      	cbz	r0, 800be80 <asin+0x50>
 800be6a:	f7fd ff6b 	bl	8009d44 <__errno>
 800be6e:	ecbd 8b02 	vpop	{d8}
 800be72:	2321      	movs	r3, #33	@ 0x21
 800be74:	6003      	str	r3, [r0, #0]
 800be76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be7a:	4806      	ldr	r0, [pc, #24]	@ (800be94 <asin+0x64>)
 800be7c:	f000 b84c 	b.w	800bf18 <nan>
 800be80:	eeb0 0a48 	vmov.f32	s0, s16
 800be84:	eef0 0a68 	vmov.f32	s1, s17
 800be88:	ecbd 8b02 	vpop	{d8}
 800be8c:	bd38      	pop	{r3, r4, r5, pc}
 800be8e:	bf00      	nop
 800be90:	3ff00000 	.word	0x3ff00000
 800be94:	0800e4b6 	.word	0x0800e4b6

0800be98 <atan2>:
 800be98:	f000 ba52 	b.w	800c340 <__ieee754_atan2>

0800be9c <fabs>:
 800be9c:	ec51 0b10 	vmov	r0, r1, d0
 800bea0:	4602      	mov	r2, r0
 800bea2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bea6:	ec43 2b10 	vmov	d0, r2, r3
 800beaa:	4770      	bx	lr

0800beac <asinf>:
 800beac:	b508      	push	{r3, lr}
 800beae:	ed2d 8b02 	vpush	{d8}
 800beb2:	eeb0 8a40 	vmov.f32	s16, s0
 800beb6:	f000 fca3 	bl	800c800 <__ieee754_asinf>
 800beba:	eeb4 8a48 	vcmp.f32	s16, s16
 800bebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bec2:	eef0 8a40 	vmov.f32	s17, s0
 800bec6:	d615      	bvs.n	800bef4 <asinf+0x48>
 800bec8:	eeb0 0a48 	vmov.f32	s0, s16
 800becc:	f000 f81c 	bl	800bf08 <fabsf>
 800bed0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bed4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800bed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bedc:	dd0a      	ble.n	800bef4 <asinf+0x48>
 800bede:	f7fd ff31 	bl	8009d44 <__errno>
 800bee2:	ecbd 8b02 	vpop	{d8}
 800bee6:	2321      	movs	r3, #33	@ 0x21
 800bee8:	6003      	str	r3, [r0, #0]
 800beea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800beee:	4804      	ldr	r0, [pc, #16]	@ (800bf00 <asinf+0x54>)
 800bef0:	f000 b81a 	b.w	800bf28 <nanf>
 800bef4:	eeb0 0a68 	vmov.f32	s0, s17
 800bef8:	ecbd 8b02 	vpop	{d8}
 800befc:	bd08      	pop	{r3, pc}
 800befe:	bf00      	nop
 800bf00:	0800e4b6 	.word	0x0800e4b6

0800bf04 <atan2f>:
 800bf04:	f000 bd62 	b.w	800c9cc <__ieee754_atan2f>

0800bf08 <fabsf>:
 800bf08:	ee10 3a10 	vmov	r3, s0
 800bf0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bf10:	ee00 3a10 	vmov	s0, r3
 800bf14:	4770      	bx	lr
	...

0800bf18 <nan>:
 800bf18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800bf20 <nan+0x8>
 800bf1c:	4770      	bx	lr
 800bf1e:	bf00      	nop
 800bf20:	00000000 	.word	0x00000000
 800bf24:	7ff80000 	.word	0x7ff80000

0800bf28 <nanf>:
 800bf28:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bf30 <nanf+0x8>
 800bf2c:	4770      	bx	lr
 800bf2e:	bf00      	nop
 800bf30:	7fc00000 	.word	0x7fc00000
 800bf34:	00000000 	.word	0x00000000

0800bf38 <__ieee754_asin>:
 800bf38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf3c:	ec55 4b10 	vmov	r4, r5, d0
 800bf40:	4bc7      	ldr	r3, [pc, #796]	@ (800c260 <__ieee754_asin+0x328>)
 800bf42:	b087      	sub	sp, #28
 800bf44:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800bf48:	429e      	cmp	r6, r3
 800bf4a:	9501      	str	r5, [sp, #4]
 800bf4c:	d92d      	bls.n	800bfaa <__ieee754_asin+0x72>
 800bf4e:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800bf52:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800bf56:	4326      	orrs	r6, r4
 800bf58:	d116      	bne.n	800bf88 <__ieee754_asin+0x50>
 800bf5a:	a3a7      	add	r3, pc, #668	@ (adr r3, 800c1f8 <__ieee754_asin+0x2c0>)
 800bf5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf60:	4620      	mov	r0, r4
 800bf62:	4629      	mov	r1, r5
 800bf64:	f7f4 fb50 	bl	8000608 <__aeabi_dmul>
 800bf68:	a3a5      	add	r3, pc, #660	@ (adr r3, 800c200 <__ieee754_asin+0x2c8>)
 800bf6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf6e:	4606      	mov	r6, r0
 800bf70:	460f      	mov	r7, r1
 800bf72:	4620      	mov	r0, r4
 800bf74:	4629      	mov	r1, r5
 800bf76:	f7f4 fb47 	bl	8000608 <__aeabi_dmul>
 800bf7a:	4602      	mov	r2, r0
 800bf7c:	460b      	mov	r3, r1
 800bf7e:	4630      	mov	r0, r6
 800bf80:	4639      	mov	r1, r7
 800bf82:	f7f4 f98b 	bl	800029c <__adddf3>
 800bf86:	e009      	b.n	800bf9c <__ieee754_asin+0x64>
 800bf88:	4622      	mov	r2, r4
 800bf8a:	462b      	mov	r3, r5
 800bf8c:	4620      	mov	r0, r4
 800bf8e:	4629      	mov	r1, r5
 800bf90:	f7f4 f982 	bl	8000298 <__aeabi_dsub>
 800bf94:	4602      	mov	r2, r0
 800bf96:	460b      	mov	r3, r1
 800bf98:	f7f4 fc60 	bl	800085c <__aeabi_ddiv>
 800bf9c:	4604      	mov	r4, r0
 800bf9e:	460d      	mov	r5, r1
 800bfa0:	ec45 4b10 	vmov	d0, r4, r5
 800bfa4:	b007      	add	sp, #28
 800bfa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfaa:	4bae      	ldr	r3, [pc, #696]	@ (800c264 <__ieee754_asin+0x32c>)
 800bfac:	429e      	cmp	r6, r3
 800bfae:	d810      	bhi.n	800bfd2 <__ieee754_asin+0x9a>
 800bfb0:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 800bfb4:	f080 80ad 	bcs.w	800c112 <__ieee754_asin+0x1da>
 800bfb8:	a393      	add	r3, pc, #588	@ (adr r3, 800c208 <__ieee754_asin+0x2d0>)
 800bfba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfbe:	4620      	mov	r0, r4
 800bfc0:	4629      	mov	r1, r5
 800bfc2:	f7f4 f96b 	bl	800029c <__adddf3>
 800bfc6:	4ba8      	ldr	r3, [pc, #672]	@ (800c268 <__ieee754_asin+0x330>)
 800bfc8:	2200      	movs	r2, #0
 800bfca:	f7f4 fdad 	bl	8000b28 <__aeabi_dcmpgt>
 800bfce:	2800      	cmp	r0, #0
 800bfd0:	d1e6      	bne.n	800bfa0 <__ieee754_asin+0x68>
 800bfd2:	ec45 4b10 	vmov	d0, r4, r5
 800bfd6:	f7ff ff61 	bl	800be9c <fabs>
 800bfda:	49a3      	ldr	r1, [pc, #652]	@ (800c268 <__ieee754_asin+0x330>)
 800bfdc:	ec53 2b10 	vmov	r2, r3, d0
 800bfe0:	2000      	movs	r0, #0
 800bfe2:	f7f4 f959 	bl	8000298 <__aeabi_dsub>
 800bfe6:	4ba1      	ldr	r3, [pc, #644]	@ (800c26c <__ieee754_asin+0x334>)
 800bfe8:	2200      	movs	r2, #0
 800bfea:	f7f4 fb0d 	bl	8000608 <__aeabi_dmul>
 800bfee:	a388      	add	r3, pc, #544	@ (adr r3, 800c210 <__ieee754_asin+0x2d8>)
 800bff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bff4:	4604      	mov	r4, r0
 800bff6:	460d      	mov	r5, r1
 800bff8:	f7f4 fb06 	bl	8000608 <__aeabi_dmul>
 800bffc:	a386      	add	r3, pc, #536	@ (adr r3, 800c218 <__ieee754_asin+0x2e0>)
 800bffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c002:	f7f4 f94b 	bl	800029c <__adddf3>
 800c006:	4622      	mov	r2, r4
 800c008:	462b      	mov	r3, r5
 800c00a:	f7f4 fafd 	bl	8000608 <__aeabi_dmul>
 800c00e:	a384      	add	r3, pc, #528	@ (adr r3, 800c220 <__ieee754_asin+0x2e8>)
 800c010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c014:	f7f4 f940 	bl	8000298 <__aeabi_dsub>
 800c018:	4622      	mov	r2, r4
 800c01a:	462b      	mov	r3, r5
 800c01c:	f7f4 faf4 	bl	8000608 <__aeabi_dmul>
 800c020:	a381      	add	r3, pc, #516	@ (adr r3, 800c228 <__ieee754_asin+0x2f0>)
 800c022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c026:	f7f4 f939 	bl	800029c <__adddf3>
 800c02a:	4622      	mov	r2, r4
 800c02c:	462b      	mov	r3, r5
 800c02e:	f7f4 faeb 	bl	8000608 <__aeabi_dmul>
 800c032:	a37f      	add	r3, pc, #508	@ (adr r3, 800c230 <__ieee754_asin+0x2f8>)
 800c034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c038:	f7f4 f92e 	bl	8000298 <__aeabi_dsub>
 800c03c:	4622      	mov	r2, r4
 800c03e:	462b      	mov	r3, r5
 800c040:	f7f4 fae2 	bl	8000608 <__aeabi_dmul>
 800c044:	a37c      	add	r3, pc, #496	@ (adr r3, 800c238 <__ieee754_asin+0x300>)
 800c046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c04a:	f7f4 f927 	bl	800029c <__adddf3>
 800c04e:	4622      	mov	r2, r4
 800c050:	462b      	mov	r3, r5
 800c052:	f7f4 fad9 	bl	8000608 <__aeabi_dmul>
 800c056:	a37a      	add	r3, pc, #488	@ (adr r3, 800c240 <__ieee754_asin+0x308>)
 800c058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c05c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c060:	4620      	mov	r0, r4
 800c062:	4629      	mov	r1, r5
 800c064:	f7f4 fad0 	bl	8000608 <__aeabi_dmul>
 800c068:	a377      	add	r3, pc, #476	@ (adr r3, 800c248 <__ieee754_asin+0x310>)
 800c06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c06e:	f7f4 f913 	bl	8000298 <__aeabi_dsub>
 800c072:	4622      	mov	r2, r4
 800c074:	462b      	mov	r3, r5
 800c076:	f7f4 fac7 	bl	8000608 <__aeabi_dmul>
 800c07a:	a375      	add	r3, pc, #468	@ (adr r3, 800c250 <__ieee754_asin+0x318>)
 800c07c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c080:	f7f4 f90c 	bl	800029c <__adddf3>
 800c084:	4622      	mov	r2, r4
 800c086:	462b      	mov	r3, r5
 800c088:	f7f4 fabe 	bl	8000608 <__aeabi_dmul>
 800c08c:	a372      	add	r3, pc, #456	@ (adr r3, 800c258 <__ieee754_asin+0x320>)
 800c08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c092:	f7f4 f901 	bl	8000298 <__aeabi_dsub>
 800c096:	4622      	mov	r2, r4
 800c098:	462b      	mov	r3, r5
 800c09a:	f7f4 fab5 	bl	8000608 <__aeabi_dmul>
 800c09e:	4b72      	ldr	r3, [pc, #456]	@ (800c268 <__ieee754_asin+0x330>)
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	f7f4 f8fb 	bl	800029c <__adddf3>
 800c0a6:	ec45 4b10 	vmov	d0, r4, r5
 800c0aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c0ae:	f000 fe01 	bl	800ccb4 <__ieee754_sqrt>
 800c0b2:	4b6f      	ldr	r3, [pc, #444]	@ (800c270 <__ieee754_asin+0x338>)
 800c0b4:	429e      	cmp	r6, r3
 800c0b6:	ec5b ab10 	vmov	sl, fp, d0
 800c0ba:	f240 80db 	bls.w	800c274 <__ieee754_asin+0x33c>
 800c0be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c0c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0c6:	f7f4 fbc9 	bl	800085c <__aeabi_ddiv>
 800c0ca:	4652      	mov	r2, sl
 800c0cc:	465b      	mov	r3, fp
 800c0ce:	f7f4 fa9b 	bl	8000608 <__aeabi_dmul>
 800c0d2:	4652      	mov	r2, sl
 800c0d4:	465b      	mov	r3, fp
 800c0d6:	f7f4 f8e1 	bl	800029c <__adddf3>
 800c0da:	4602      	mov	r2, r0
 800c0dc:	460b      	mov	r3, r1
 800c0de:	f7f4 f8dd 	bl	800029c <__adddf3>
 800c0e2:	a347      	add	r3, pc, #284	@ (adr r3, 800c200 <__ieee754_asin+0x2c8>)
 800c0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e8:	f7f4 f8d6 	bl	8000298 <__aeabi_dsub>
 800c0ec:	4602      	mov	r2, r0
 800c0ee:	460b      	mov	r3, r1
 800c0f0:	a141      	add	r1, pc, #260	@ (adr r1, 800c1f8 <__ieee754_asin+0x2c0>)
 800c0f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0f6:	f7f4 f8cf 	bl	8000298 <__aeabi_dsub>
 800c0fa:	9b01      	ldr	r3, [sp, #4]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	bfdc      	itt	le
 800c100:	4602      	movle	r2, r0
 800c102:	f101 4300 	addle.w	r3, r1, #2147483648	@ 0x80000000
 800c106:	4604      	mov	r4, r0
 800c108:	460d      	mov	r5, r1
 800c10a:	bfdc      	itt	le
 800c10c:	4614      	movle	r4, r2
 800c10e:	461d      	movle	r5, r3
 800c110:	e746      	b.n	800bfa0 <__ieee754_asin+0x68>
 800c112:	4622      	mov	r2, r4
 800c114:	462b      	mov	r3, r5
 800c116:	4620      	mov	r0, r4
 800c118:	4629      	mov	r1, r5
 800c11a:	f7f4 fa75 	bl	8000608 <__aeabi_dmul>
 800c11e:	a33c      	add	r3, pc, #240	@ (adr r3, 800c210 <__ieee754_asin+0x2d8>)
 800c120:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c124:	4606      	mov	r6, r0
 800c126:	460f      	mov	r7, r1
 800c128:	f7f4 fa6e 	bl	8000608 <__aeabi_dmul>
 800c12c:	a33a      	add	r3, pc, #232	@ (adr r3, 800c218 <__ieee754_asin+0x2e0>)
 800c12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c132:	f7f4 f8b3 	bl	800029c <__adddf3>
 800c136:	4632      	mov	r2, r6
 800c138:	463b      	mov	r3, r7
 800c13a:	f7f4 fa65 	bl	8000608 <__aeabi_dmul>
 800c13e:	a338      	add	r3, pc, #224	@ (adr r3, 800c220 <__ieee754_asin+0x2e8>)
 800c140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c144:	f7f4 f8a8 	bl	8000298 <__aeabi_dsub>
 800c148:	4632      	mov	r2, r6
 800c14a:	463b      	mov	r3, r7
 800c14c:	f7f4 fa5c 	bl	8000608 <__aeabi_dmul>
 800c150:	a335      	add	r3, pc, #212	@ (adr r3, 800c228 <__ieee754_asin+0x2f0>)
 800c152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c156:	f7f4 f8a1 	bl	800029c <__adddf3>
 800c15a:	4632      	mov	r2, r6
 800c15c:	463b      	mov	r3, r7
 800c15e:	f7f4 fa53 	bl	8000608 <__aeabi_dmul>
 800c162:	a333      	add	r3, pc, #204	@ (adr r3, 800c230 <__ieee754_asin+0x2f8>)
 800c164:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c168:	f7f4 f896 	bl	8000298 <__aeabi_dsub>
 800c16c:	4632      	mov	r2, r6
 800c16e:	463b      	mov	r3, r7
 800c170:	f7f4 fa4a 	bl	8000608 <__aeabi_dmul>
 800c174:	a330      	add	r3, pc, #192	@ (adr r3, 800c238 <__ieee754_asin+0x300>)
 800c176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c17a:	f7f4 f88f 	bl	800029c <__adddf3>
 800c17e:	4632      	mov	r2, r6
 800c180:	463b      	mov	r3, r7
 800c182:	f7f4 fa41 	bl	8000608 <__aeabi_dmul>
 800c186:	a32e      	add	r3, pc, #184	@ (adr r3, 800c240 <__ieee754_asin+0x308>)
 800c188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c18c:	4680      	mov	r8, r0
 800c18e:	4689      	mov	r9, r1
 800c190:	4630      	mov	r0, r6
 800c192:	4639      	mov	r1, r7
 800c194:	f7f4 fa38 	bl	8000608 <__aeabi_dmul>
 800c198:	a32b      	add	r3, pc, #172	@ (adr r3, 800c248 <__ieee754_asin+0x310>)
 800c19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c19e:	f7f4 f87b 	bl	8000298 <__aeabi_dsub>
 800c1a2:	4632      	mov	r2, r6
 800c1a4:	463b      	mov	r3, r7
 800c1a6:	f7f4 fa2f 	bl	8000608 <__aeabi_dmul>
 800c1aa:	a329      	add	r3, pc, #164	@ (adr r3, 800c250 <__ieee754_asin+0x318>)
 800c1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b0:	f7f4 f874 	bl	800029c <__adddf3>
 800c1b4:	4632      	mov	r2, r6
 800c1b6:	463b      	mov	r3, r7
 800c1b8:	f7f4 fa26 	bl	8000608 <__aeabi_dmul>
 800c1bc:	a326      	add	r3, pc, #152	@ (adr r3, 800c258 <__ieee754_asin+0x320>)
 800c1be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c2:	f7f4 f869 	bl	8000298 <__aeabi_dsub>
 800c1c6:	4632      	mov	r2, r6
 800c1c8:	463b      	mov	r3, r7
 800c1ca:	f7f4 fa1d 	bl	8000608 <__aeabi_dmul>
 800c1ce:	4b26      	ldr	r3, [pc, #152]	@ (800c268 <__ieee754_asin+0x330>)
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	f7f4 f863 	bl	800029c <__adddf3>
 800c1d6:	4602      	mov	r2, r0
 800c1d8:	460b      	mov	r3, r1
 800c1da:	4640      	mov	r0, r8
 800c1dc:	4649      	mov	r1, r9
 800c1de:	f7f4 fb3d 	bl	800085c <__aeabi_ddiv>
 800c1e2:	4622      	mov	r2, r4
 800c1e4:	462b      	mov	r3, r5
 800c1e6:	f7f4 fa0f 	bl	8000608 <__aeabi_dmul>
 800c1ea:	4602      	mov	r2, r0
 800c1ec:	460b      	mov	r3, r1
 800c1ee:	4620      	mov	r0, r4
 800c1f0:	4629      	mov	r1, r5
 800c1f2:	e6c6      	b.n	800bf82 <__ieee754_asin+0x4a>
 800c1f4:	f3af 8000 	nop.w
 800c1f8:	54442d18 	.word	0x54442d18
 800c1fc:	3ff921fb 	.word	0x3ff921fb
 800c200:	33145c07 	.word	0x33145c07
 800c204:	3c91a626 	.word	0x3c91a626
 800c208:	8800759c 	.word	0x8800759c
 800c20c:	7e37e43c 	.word	0x7e37e43c
 800c210:	0dfdf709 	.word	0x0dfdf709
 800c214:	3f023de1 	.word	0x3f023de1
 800c218:	7501b288 	.word	0x7501b288
 800c21c:	3f49efe0 	.word	0x3f49efe0
 800c220:	b5688f3b 	.word	0xb5688f3b
 800c224:	3fa48228 	.word	0x3fa48228
 800c228:	0e884455 	.word	0x0e884455
 800c22c:	3fc9c155 	.word	0x3fc9c155
 800c230:	03eb6f7d 	.word	0x03eb6f7d
 800c234:	3fd4d612 	.word	0x3fd4d612
 800c238:	55555555 	.word	0x55555555
 800c23c:	3fc55555 	.word	0x3fc55555
 800c240:	b12e9282 	.word	0xb12e9282
 800c244:	3fb3b8c5 	.word	0x3fb3b8c5
 800c248:	1b8d0159 	.word	0x1b8d0159
 800c24c:	3fe6066c 	.word	0x3fe6066c
 800c250:	9c598ac8 	.word	0x9c598ac8
 800c254:	40002ae5 	.word	0x40002ae5
 800c258:	1c8a2d4b 	.word	0x1c8a2d4b
 800c25c:	40033a27 	.word	0x40033a27
 800c260:	3fefffff 	.word	0x3fefffff
 800c264:	3fdfffff 	.word	0x3fdfffff
 800c268:	3ff00000 	.word	0x3ff00000
 800c26c:	3fe00000 	.word	0x3fe00000
 800c270:	3fef3332 	.word	0x3fef3332
 800c274:	4652      	mov	r2, sl
 800c276:	465b      	mov	r3, fp
 800c278:	4650      	mov	r0, sl
 800c27a:	4659      	mov	r1, fp
 800c27c:	f7f4 f80e 	bl	800029c <__adddf3>
 800c280:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c284:	4606      	mov	r6, r0
 800c286:	460f      	mov	r7, r1
 800c288:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c28c:	f7f4 fae6 	bl	800085c <__aeabi_ddiv>
 800c290:	4602      	mov	r2, r0
 800c292:	460b      	mov	r3, r1
 800c294:	4630      	mov	r0, r6
 800c296:	4639      	mov	r1, r7
 800c298:	f7f4 f9b6 	bl	8000608 <__aeabi_dmul>
 800c29c:	f04f 0800 	mov.w	r8, #0
 800c2a0:	4606      	mov	r6, r0
 800c2a2:	460f      	mov	r7, r1
 800c2a4:	4642      	mov	r2, r8
 800c2a6:	465b      	mov	r3, fp
 800c2a8:	4640      	mov	r0, r8
 800c2aa:	4659      	mov	r1, fp
 800c2ac:	f7f4 f9ac 	bl	8000608 <__aeabi_dmul>
 800c2b0:	4602      	mov	r2, r0
 800c2b2:	460b      	mov	r3, r1
 800c2b4:	4620      	mov	r0, r4
 800c2b6:	4629      	mov	r1, r5
 800c2b8:	f7f3 ffee 	bl	8000298 <__aeabi_dsub>
 800c2bc:	4642      	mov	r2, r8
 800c2be:	4604      	mov	r4, r0
 800c2c0:	460d      	mov	r5, r1
 800c2c2:	465b      	mov	r3, fp
 800c2c4:	4650      	mov	r0, sl
 800c2c6:	4659      	mov	r1, fp
 800c2c8:	f7f3 ffe8 	bl	800029c <__adddf3>
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	460b      	mov	r3, r1
 800c2d0:	4620      	mov	r0, r4
 800c2d2:	4629      	mov	r1, r5
 800c2d4:	f7f4 fac2 	bl	800085c <__aeabi_ddiv>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	460b      	mov	r3, r1
 800c2dc:	f7f3 ffde 	bl	800029c <__adddf3>
 800c2e0:	4602      	mov	r2, r0
 800c2e2:	460b      	mov	r3, r1
 800c2e4:	a112      	add	r1, pc, #72	@ (adr r1, 800c330 <__ieee754_asin+0x3f8>)
 800c2e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2ea:	f7f3 ffd5 	bl	8000298 <__aeabi_dsub>
 800c2ee:	4602      	mov	r2, r0
 800c2f0:	460b      	mov	r3, r1
 800c2f2:	4630      	mov	r0, r6
 800c2f4:	4639      	mov	r1, r7
 800c2f6:	f7f3 ffcf 	bl	8000298 <__aeabi_dsub>
 800c2fa:	4642      	mov	r2, r8
 800c2fc:	4604      	mov	r4, r0
 800c2fe:	460d      	mov	r5, r1
 800c300:	465b      	mov	r3, fp
 800c302:	4640      	mov	r0, r8
 800c304:	4659      	mov	r1, fp
 800c306:	f7f3 ffc9 	bl	800029c <__adddf3>
 800c30a:	4602      	mov	r2, r0
 800c30c:	460b      	mov	r3, r1
 800c30e:	a10a      	add	r1, pc, #40	@ (adr r1, 800c338 <__ieee754_asin+0x400>)
 800c310:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c314:	f7f3 ffc0 	bl	8000298 <__aeabi_dsub>
 800c318:	4602      	mov	r2, r0
 800c31a:	460b      	mov	r3, r1
 800c31c:	4620      	mov	r0, r4
 800c31e:	4629      	mov	r1, r5
 800c320:	f7f3 ffba 	bl	8000298 <__aeabi_dsub>
 800c324:	4602      	mov	r2, r0
 800c326:	460b      	mov	r3, r1
 800c328:	a103      	add	r1, pc, #12	@ (adr r1, 800c338 <__ieee754_asin+0x400>)
 800c32a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c32e:	e6e2      	b.n	800c0f6 <__ieee754_asin+0x1be>
 800c330:	33145c07 	.word	0x33145c07
 800c334:	3c91a626 	.word	0x3c91a626
 800c338:	54442d18 	.word	0x54442d18
 800c33c:	3fe921fb 	.word	0x3fe921fb

0800c340 <__ieee754_atan2>:
 800c340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c344:	ec57 6b11 	vmov	r6, r7, d1
 800c348:	4273      	negs	r3, r6
 800c34a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800c4c8 <__ieee754_atan2+0x188>
 800c34e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800c352:	4333      	orrs	r3, r6
 800c354:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c358:	4543      	cmp	r3, r8
 800c35a:	ec51 0b10 	vmov	r0, r1, d0
 800c35e:	4635      	mov	r5, r6
 800c360:	d809      	bhi.n	800c376 <__ieee754_atan2+0x36>
 800c362:	4244      	negs	r4, r0
 800c364:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c368:	4304      	orrs	r4, r0
 800c36a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800c36e:	4544      	cmp	r4, r8
 800c370:	468e      	mov	lr, r1
 800c372:	4681      	mov	r9, r0
 800c374:	d907      	bls.n	800c386 <__ieee754_atan2+0x46>
 800c376:	4632      	mov	r2, r6
 800c378:	463b      	mov	r3, r7
 800c37a:	f7f3 ff8f 	bl	800029c <__adddf3>
 800c37e:	ec41 0b10 	vmov	d0, r0, r1
 800c382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c386:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800c38a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800c38e:	4334      	orrs	r4, r6
 800c390:	d103      	bne.n	800c39a <__ieee754_atan2+0x5a>
 800c392:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c396:	f000 b89b 	b.w	800c4d0 <atan>
 800c39a:	17bc      	asrs	r4, r7, #30
 800c39c:	f004 0402 	and.w	r4, r4, #2
 800c3a0:	ea53 0909 	orrs.w	r9, r3, r9
 800c3a4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800c3a8:	d107      	bne.n	800c3ba <__ieee754_atan2+0x7a>
 800c3aa:	2c02      	cmp	r4, #2
 800c3ac:	d05f      	beq.n	800c46e <__ieee754_atan2+0x12e>
 800c3ae:	2c03      	cmp	r4, #3
 800c3b0:	d1e5      	bne.n	800c37e <__ieee754_atan2+0x3e>
 800c3b2:	a141      	add	r1, pc, #260	@ (adr r1, 800c4b8 <__ieee754_atan2+0x178>)
 800c3b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3b8:	e7e1      	b.n	800c37e <__ieee754_atan2+0x3e>
 800c3ba:	4315      	orrs	r5, r2
 800c3bc:	d106      	bne.n	800c3cc <__ieee754_atan2+0x8c>
 800c3be:	f1be 0f00 	cmp.w	lr, #0
 800c3c2:	da5f      	bge.n	800c484 <__ieee754_atan2+0x144>
 800c3c4:	a13e      	add	r1, pc, #248	@ (adr r1, 800c4c0 <__ieee754_atan2+0x180>)
 800c3c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3ca:	e7d8      	b.n	800c37e <__ieee754_atan2+0x3e>
 800c3cc:	4542      	cmp	r2, r8
 800c3ce:	d10f      	bne.n	800c3f0 <__ieee754_atan2+0xb0>
 800c3d0:	4293      	cmp	r3, r2
 800c3d2:	f104 34ff 	add.w	r4, r4, #4294967295
 800c3d6:	d107      	bne.n	800c3e8 <__ieee754_atan2+0xa8>
 800c3d8:	2c02      	cmp	r4, #2
 800c3da:	d84c      	bhi.n	800c476 <__ieee754_atan2+0x136>
 800c3dc:	4b34      	ldr	r3, [pc, #208]	@ (800c4b0 <__ieee754_atan2+0x170>)
 800c3de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c3e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c3e6:	e7ca      	b.n	800c37e <__ieee754_atan2+0x3e>
 800c3e8:	2c02      	cmp	r4, #2
 800c3ea:	d848      	bhi.n	800c47e <__ieee754_atan2+0x13e>
 800c3ec:	4b31      	ldr	r3, [pc, #196]	@ (800c4b4 <__ieee754_atan2+0x174>)
 800c3ee:	e7f6      	b.n	800c3de <__ieee754_atan2+0x9e>
 800c3f0:	4543      	cmp	r3, r8
 800c3f2:	d0e4      	beq.n	800c3be <__ieee754_atan2+0x7e>
 800c3f4:	1a9b      	subs	r3, r3, r2
 800c3f6:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800c3fa:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c3fe:	da1e      	bge.n	800c43e <__ieee754_atan2+0xfe>
 800c400:	2f00      	cmp	r7, #0
 800c402:	da01      	bge.n	800c408 <__ieee754_atan2+0xc8>
 800c404:	323c      	adds	r2, #60	@ 0x3c
 800c406:	db1e      	blt.n	800c446 <__ieee754_atan2+0x106>
 800c408:	4632      	mov	r2, r6
 800c40a:	463b      	mov	r3, r7
 800c40c:	f7f4 fa26 	bl	800085c <__aeabi_ddiv>
 800c410:	ec41 0b10 	vmov	d0, r0, r1
 800c414:	f7ff fd42 	bl	800be9c <fabs>
 800c418:	f000 f85a 	bl	800c4d0 <atan>
 800c41c:	ec51 0b10 	vmov	r0, r1, d0
 800c420:	2c01      	cmp	r4, #1
 800c422:	d013      	beq.n	800c44c <__ieee754_atan2+0x10c>
 800c424:	2c02      	cmp	r4, #2
 800c426:	d015      	beq.n	800c454 <__ieee754_atan2+0x114>
 800c428:	2c00      	cmp	r4, #0
 800c42a:	d0a8      	beq.n	800c37e <__ieee754_atan2+0x3e>
 800c42c:	a318      	add	r3, pc, #96	@ (adr r3, 800c490 <__ieee754_atan2+0x150>)
 800c42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c432:	f7f3 ff31 	bl	8000298 <__aeabi_dsub>
 800c436:	a318      	add	r3, pc, #96	@ (adr r3, 800c498 <__ieee754_atan2+0x158>)
 800c438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43c:	e014      	b.n	800c468 <__ieee754_atan2+0x128>
 800c43e:	a118      	add	r1, pc, #96	@ (adr r1, 800c4a0 <__ieee754_atan2+0x160>)
 800c440:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c444:	e7ec      	b.n	800c420 <__ieee754_atan2+0xe0>
 800c446:	2000      	movs	r0, #0
 800c448:	2100      	movs	r1, #0
 800c44a:	e7e9      	b.n	800c420 <__ieee754_atan2+0xe0>
 800c44c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c450:	4619      	mov	r1, r3
 800c452:	e794      	b.n	800c37e <__ieee754_atan2+0x3e>
 800c454:	a30e      	add	r3, pc, #56	@ (adr r3, 800c490 <__ieee754_atan2+0x150>)
 800c456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c45a:	f7f3 ff1d 	bl	8000298 <__aeabi_dsub>
 800c45e:	4602      	mov	r2, r0
 800c460:	460b      	mov	r3, r1
 800c462:	a10d      	add	r1, pc, #52	@ (adr r1, 800c498 <__ieee754_atan2+0x158>)
 800c464:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c468:	f7f3 ff16 	bl	8000298 <__aeabi_dsub>
 800c46c:	e787      	b.n	800c37e <__ieee754_atan2+0x3e>
 800c46e:	a10a      	add	r1, pc, #40	@ (adr r1, 800c498 <__ieee754_atan2+0x158>)
 800c470:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c474:	e783      	b.n	800c37e <__ieee754_atan2+0x3e>
 800c476:	a10c      	add	r1, pc, #48	@ (adr r1, 800c4a8 <__ieee754_atan2+0x168>)
 800c478:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c47c:	e77f      	b.n	800c37e <__ieee754_atan2+0x3e>
 800c47e:	2000      	movs	r0, #0
 800c480:	2100      	movs	r1, #0
 800c482:	e77c      	b.n	800c37e <__ieee754_atan2+0x3e>
 800c484:	a106      	add	r1, pc, #24	@ (adr r1, 800c4a0 <__ieee754_atan2+0x160>)
 800c486:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c48a:	e778      	b.n	800c37e <__ieee754_atan2+0x3e>
 800c48c:	f3af 8000 	nop.w
 800c490:	33145c07 	.word	0x33145c07
 800c494:	3ca1a626 	.word	0x3ca1a626
 800c498:	54442d18 	.word	0x54442d18
 800c49c:	400921fb 	.word	0x400921fb
 800c4a0:	54442d18 	.word	0x54442d18
 800c4a4:	3ff921fb 	.word	0x3ff921fb
 800c4a8:	54442d18 	.word	0x54442d18
 800c4ac:	3fe921fb 	.word	0x3fe921fb
 800c4b0:	0800e5d0 	.word	0x0800e5d0
 800c4b4:	0800e5b8 	.word	0x0800e5b8
 800c4b8:	54442d18 	.word	0x54442d18
 800c4bc:	c00921fb 	.word	0xc00921fb
 800c4c0:	54442d18 	.word	0x54442d18
 800c4c4:	bff921fb 	.word	0xbff921fb
 800c4c8:	7ff00000 	.word	0x7ff00000
 800c4cc:	00000000 	.word	0x00000000

0800c4d0 <atan>:
 800c4d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4d4:	ec55 4b10 	vmov	r4, r5, d0
 800c4d8:	4bbf      	ldr	r3, [pc, #764]	@ (800c7d8 <atan+0x308>)
 800c4da:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800c4de:	429e      	cmp	r6, r3
 800c4e0:	46ab      	mov	fp, r5
 800c4e2:	d918      	bls.n	800c516 <atan+0x46>
 800c4e4:	4bbd      	ldr	r3, [pc, #756]	@ (800c7dc <atan+0x30c>)
 800c4e6:	429e      	cmp	r6, r3
 800c4e8:	d801      	bhi.n	800c4ee <atan+0x1e>
 800c4ea:	d109      	bne.n	800c500 <atan+0x30>
 800c4ec:	b144      	cbz	r4, 800c500 <atan+0x30>
 800c4ee:	4622      	mov	r2, r4
 800c4f0:	462b      	mov	r3, r5
 800c4f2:	4620      	mov	r0, r4
 800c4f4:	4629      	mov	r1, r5
 800c4f6:	f7f3 fed1 	bl	800029c <__adddf3>
 800c4fa:	4604      	mov	r4, r0
 800c4fc:	460d      	mov	r5, r1
 800c4fe:	e006      	b.n	800c50e <atan+0x3e>
 800c500:	f1bb 0f00 	cmp.w	fp, #0
 800c504:	f340 812b 	ble.w	800c75e <atan+0x28e>
 800c508:	a597      	add	r5, pc, #604	@ (adr r5, 800c768 <atan+0x298>)
 800c50a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c50e:	ec45 4b10 	vmov	d0, r4, r5
 800c512:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c516:	4bb2      	ldr	r3, [pc, #712]	@ (800c7e0 <atan+0x310>)
 800c518:	429e      	cmp	r6, r3
 800c51a:	d813      	bhi.n	800c544 <atan+0x74>
 800c51c:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800c520:	429e      	cmp	r6, r3
 800c522:	d80c      	bhi.n	800c53e <atan+0x6e>
 800c524:	a392      	add	r3, pc, #584	@ (adr r3, 800c770 <atan+0x2a0>)
 800c526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c52a:	4620      	mov	r0, r4
 800c52c:	4629      	mov	r1, r5
 800c52e:	f7f3 feb5 	bl	800029c <__adddf3>
 800c532:	4bac      	ldr	r3, [pc, #688]	@ (800c7e4 <atan+0x314>)
 800c534:	2200      	movs	r2, #0
 800c536:	f7f4 faf7 	bl	8000b28 <__aeabi_dcmpgt>
 800c53a:	2800      	cmp	r0, #0
 800c53c:	d1e7      	bne.n	800c50e <atan+0x3e>
 800c53e:	f04f 3aff 	mov.w	sl, #4294967295
 800c542:	e029      	b.n	800c598 <atan+0xc8>
 800c544:	f7ff fcaa 	bl	800be9c <fabs>
 800c548:	4ba7      	ldr	r3, [pc, #668]	@ (800c7e8 <atan+0x318>)
 800c54a:	429e      	cmp	r6, r3
 800c54c:	ec55 4b10 	vmov	r4, r5, d0
 800c550:	f200 80bc 	bhi.w	800c6cc <atan+0x1fc>
 800c554:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800c558:	429e      	cmp	r6, r3
 800c55a:	f200 809e 	bhi.w	800c69a <atan+0x1ca>
 800c55e:	4622      	mov	r2, r4
 800c560:	462b      	mov	r3, r5
 800c562:	4620      	mov	r0, r4
 800c564:	4629      	mov	r1, r5
 800c566:	f7f3 fe99 	bl	800029c <__adddf3>
 800c56a:	4b9e      	ldr	r3, [pc, #632]	@ (800c7e4 <atan+0x314>)
 800c56c:	2200      	movs	r2, #0
 800c56e:	f7f3 fe93 	bl	8000298 <__aeabi_dsub>
 800c572:	2200      	movs	r2, #0
 800c574:	4606      	mov	r6, r0
 800c576:	460f      	mov	r7, r1
 800c578:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c57c:	4620      	mov	r0, r4
 800c57e:	4629      	mov	r1, r5
 800c580:	f7f3 fe8c 	bl	800029c <__adddf3>
 800c584:	4602      	mov	r2, r0
 800c586:	460b      	mov	r3, r1
 800c588:	4630      	mov	r0, r6
 800c58a:	4639      	mov	r1, r7
 800c58c:	f7f4 f966 	bl	800085c <__aeabi_ddiv>
 800c590:	f04f 0a00 	mov.w	sl, #0
 800c594:	4604      	mov	r4, r0
 800c596:	460d      	mov	r5, r1
 800c598:	4622      	mov	r2, r4
 800c59a:	462b      	mov	r3, r5
 800c59c:	4620      	mov	r0, r4
 800c59e:	4629      	mov	r1, r5
 800c5a0:	f7f4 f832 	bl	8000608 <__aeabi_dmul>
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	460b      	mov	r3, r1
 800c5a8:	4680      	mov	r8, r0
 800c5aa:	4689      	mov	r9, r1
 800c5ac:	f7f4 f82c 	bl	8000608 <__aeabi_dmul>
 800c5b0:	a371      	add	r3, pc, #452	@ (adr r3, 800c778 <atan+0x2a8>)
 800c5b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5b6:	4606      	mov	r6, r0
 800c5b8:	460f      	mov	r7, r1
 800c5ba:	f7f4 f825 	bl	8000608 <__aeabi_dmul>
 800c5be:	a370      	add	r3, pc, #448	@ (adr r3, 800c780 <atan+0x2b0>)
 800c5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c4:	f7f3 fe6a 	bl	800029c <__adddf3>
 800c5c8:	4632      	mov	r2, r6
 800c5ca:	463b      	mov	r3, r7
 800c5cc:	f7f4 f81c 	bl	8000608 <__aeabi_dmul>
 800c5d0:	a36d      	add	r3, pc, #436	@ (adr r3, 800c788 <atan+0x2b8>)
 800c5d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5d6:	f7f3 fe61 	bl	800029c <__adddf3>
 800c5da:	4632      	mov	r2, r6
 800c5dc:	463b      	mov	r3, r7
 800c5de:	f7f4 f813 	bl	8000608 <__aeabi_dmul>
 800c5e2:	a36b      	add	r3, pc, #428	@ (adr r3, 800c790 <atan+0x2c0>)
 800c5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e8:	f7f3 fe58 	bl	800029c <__adddf3>
 800c5ec:	4632      	mov	r2, r6
 800c5ee:	463b      	mov	r3, r7
 800c5f0:	f7f4 f80a 	bl	8000608 <__aeabi_dmul>
 800c5f4:	a368      	add	r3, pc, #416	@ (adr r3, 800c798 <atan+0x2c8>)
 800c5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5fa:	f7f3 fe4f 	bl	800029c <__adddf3>
 800c5fe:	4632      	mov	r2, r6
 800c600:	463b      	mov	r3, r7
 800c602:	f7f4 f801 	bl	8000608 <__aeabi_dmul>
 800c606:	a366      	add	r3, pc, #408	@ (adr r3, 800c7a0 <atan+0x2d0>)
 800c608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c60c:	f7f3 fe46 	bl	800029c <__adddf3>
 800c610:	4642      	mov	r2, r8
 800c612:	464b      	mov	r3, r9
 800c614:	f7f3 fff8 	bl	8000608 <__aeabi_dmul>
 800c618:	a363      	add	r3, pc, #396	@ (adr r3, 800c7a8 <atan+0x2d8>)
 800c61a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c61e:	4680      	mov	r8, r0
 800c620:	4689      	mov	r9, r1
 800c622:	4630      	mov	r0, r6
 800c624:	4639      	mov	r1, r7
 800c626:	f7f3 ffef 	bl	8000608 <__aeabi_dmul>
 800c62a:	a361      	add	r3, pc, #388	@ (adr r3, 800c7b0 <atan+0x2e0>)
 800c62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c630:	f7f3 fe32 	bl	8000298 <__aeabi_dsub>
 800c634:	4632      	mov	r2, r6
 800c636:	463b      	mov	r3, r7
 800c638:	f7f3 ffe6 	bl	8000608 <__aeabi_dmul>
 800c63c:	a35e      	add	r3, pc, #376	@ (adr r3, 800c7b8 <atan+0x2e8>)
 800c63e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c642:	f7f3 fe29 	bl	8000298 <__aeabi_dsub>
 800c646:	4632      	mov	r2, r6
 800c648:	463b      	mov	r3, r7
 800c64a:	f7f3 ffdd 	bl	8000608 <__aeabi_dmul>
 800c64e:	a35c      	add	r3, pc, #368	@ (adr r3, 800c7c0 <atan+0x2f0>)
 800c650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c654:	f7f3 fe20 	bl	8000298 <__aeabi_dsub>
 800c658:	4632      	mov	r2, r6
 800c65a:	463b      	mov	r3, r7
 800c65c:	f7f3 ffd4 	bl	8000608 <__aeabi_dmul>
 800c660:	a359      	add	r3, pc, #356	@ (adr r3, 800c7c8 <atan+0x2f8>)
 800c662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c666:	f7f3 fe17 	bl	8000298 <__aeabi_dsub>
 800c66a:	4632      	mov	r2, r6
 800c66c:	463b      	mov	r3, r7
 800c66e:	f7f3 ffcb 	bl	8000608 <__aeabi_dmul>
 800c672:	4602      	mov	r2, r0
 800c674:	460b      	mov	r3, r1
 800c676:	4640      	mov	r0, r8
 800c678:	4649      	mov	r1, r9
 800c67a:	f7f3 fe0f 	bl	800029c <__adddf3>
 800c67e:	4622      	mov	r2, r4
 800c680:	462b      	mov	r3, r5
 800c682:	f7f3 ffc1 	bl	8000608 <__aeabi_dmul>
 800c686:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c68a:	4602      	mov	r2, r0
 800c68c:	460b      	mov	r3, r1
 800c68e:	d148      	bne.n	800c722 <atan+0x252>
 800c690:	4620      	mov	r0, r4
 800c692:	4629      	mov	r1, r5
 800c694:	f7f3 fe00 	bl	8000298 <__aeabi_dsub>
 800c698:	e72f      	b.n	800c4fa <atan+0x2a>
 800c69a:	4b52      	ldr	r3, [pc, #328]	@ (800c7e4 <atan+0x314>)
 800c69c:	2200      	movs	r2, #0
 800c69e:	4620      	mov	r0, r4
 800c6a0:	4629      	mov	r1, r5
 800c6a2:	f7f3 fdf9 	bl	8000298 <__aeabi_dsub>
 800c6a6:	4b4f      	ldr	r3, [pc, #316]	@ (800c7e4 <atan+0x314>)
 800c6a8:	4606      	mov	r6, r0
 800c6aa:	460f      	mov	r7, r1
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	4620      	mov	r0, r4
 800c6b0:	4629      	mov	r1, r5
 800c6b2:	f7f3 fdf3 	bl	800029c <__adddf3>
 800c6b6:	4602      	mov	r2, r0
 800c6b8:	460b      	mov	r3, r1
 800c6ba:	4630      	mov	r0, r6
 800c6bc:	4639      	mov	r1, r7
 800c6be:	f7f4 f8cd 	bl	800085c <__aeabi_ddiv>
 800c6c2:	f04f 0a01 	mov.w	sl, #1
 800c6c6:	4604      	mov	r4, r0
 800c6c8:	460d      	mov	r5, r1
 800c6ca:	e765      	b.n	800c598 <atan+0xc8>
 800c6cc:	4b47      	ldr	r3, [pc, #284]	@ (800c7ec <atan+0x31c>)
 800c6ce:	429e      	cmp	r6, r3
 800c6d0:	d21c      	bcs.n	800c70c <atan+0x23c>
 800c6d2:	4b47      	ldr	r3, [pc, #284]	@ (800c7f0 <atan+0x320>)
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	4620      	mov	r0, r4
 800c6d8:	4629      	mov	r1, r5
 800c6da:	f7f3 fddd 	bl	8000298 <__aeabi_dsub>
 800c6de:	4b44      	ldr	r3, [pc, #272]	@ (800c7f0 <atan+0x320>)
 800c6e0:	4606      	mov	r6, r0
 800c6e2:	460f      	mov	r7, r1
 800c6e4:	2200      	movs	r2, #0
 800c6e6:	4620      	mov	r0, r4
 800c6e8:	4629      	mov	r1, r5
 800c6ea:	f7f3 ff8d 	bl	8000608 <__aeabi_dmul>
 800c6ee:	4b3d      	ldr	r3, [pc, #244]	@ (800c7e4 <atan+0x314>)
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	f7f3 fdd3 	bl	800029c <__adddf3>
 800c6f6:	4602      	mov	r2, r0
 800c6f8:	460b      	mov	r3, r1
 800c6fa:	4630      	mov	r0, r6
 800c6fc:	4639      	mov	r1, r7
 800c6fe:	f7f4 f8ad 	bl	800085c <__aeabi_ddiv>
 800c702:	f04f 0a02 	mov.w	sl, #2
 800c706:	4604      	mov	r4, r0
 800c708:	460d      	mov	r5, r1
 800c70a:	e745      	b.n	800c598 <atan+0xc8>
 800c70c:	4622      	mov	r2, r4
 800c70e:	462b      	mov	r3, r5
 800c710:	4938      	ldr	r1, [pc, #224]	@ (800c7f4 <atan+0x324>)
 800c712:	2000      	movs	r0, #0
 800c714:	f7f4 f8a2 	bl	800085c <__aeabi_ddiv>
 800c718:	f04f 0a03 	mov.w	sl, #3
 800c71c:	4604      	mov	r4, r0
 800c71e:	460d      	mov	r5, r1
 800c720:	e73a      	b.n	800c598 <atan+0xc8>
 800c722:	4b35      	ldr	r3, [pc, #212]	@ (800c7f8 <atan+0x328>)
 800c724:	4e35      	ldr	r6, [pc, #212]	@ (800c7fc <atan+0x32c>)
 800c726:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c72e:	f7f3 fdb3 	bl	8000298 <__aeabi_dsub>
 800c732:	4622      	mov	r2, r4
 800c734:	462b      	mov	r3, r5
 800c736:	f7f3 fdaf 	bl	8000298 <__aeabi_dsub>
 800c73a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c73e:	4602      	mov	r2, r0
 800c740:	460b      	mov	r3, r1
 800c742:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c746:	f7f3 fda7 	bl	8000298 <__aeabi_dsub>
 800c74a:	f1bb 0f00 	cmp.w	fp, #0
 800c74e:	4604      	mov	r4, r0
 800c750:	460d      	mov	r5, r1
 800c752:	f6bf aedc 	bge.w	800c50e <atan+0x3e>
 800c756:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c75a:	461d      	mov	r5, r3
 800c75c:	e6d7      	b.n	800c50e <atan+0x3e>
 800c75e:	a51c      	add	r5, pc, #112	@ (adr r5, 800c7d0 <atan+0x300>)
 800c760:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c764:	e6d3      	b.n	800c50e <atan+0x3e>
 800c766:	bf00      	nop
 800c768:	54442d18 	.word	0x54442d18
 800c76c:	3ff921fb 	.word	0x3ff921fb
 800c770:	8800759c 	.word	0x8800759c
 800c774:	7e37e43c 	.word	0x7e37e43c
 800c778:	e322da11 	.word	0xe322da11
 800c77c:	3f90ad3a 	.word	0x3f90ad3a
 800c780:	24760deb 	.word	0x24760deb
 800c784:	3fa97b4b 	.word	0x3fa97b4b
 800c788:	a0d03d51 	.word	0xa0d03d51
 800c78c:	3fb10d66 	.word	0x3fb10d66
 800c790:	c54c206e 	.word	0xc54c206e
 800c794:	3fb745cd 	.word	0x3fb745cd
 800c798:	920083ff 	.word	0x920083ff
 800c79c:	3fc24924 	.word	0x3fc24924
 800c7a0:	5555550d 	.word	0x5555550d
 800c7a4:	3fd55555 	.word	0x3fd55555
 800c7a8:	2c6a6c2f 	.word	0x2c6a6c2f
 800c7ac:	bfa2b444 	.word	0xbfa2b444
 800c7b0:	52defd9a 	.word	0x52defd9a
 800c7b4:	3fadde2d 	.word	0x3fadde2d
 800c7b8:	af749a6d 	.word	0xaf749a6d
 800c7bc:	3fb3b0f2 	.word	0x3fb3b0f2
 800c7c0:	fe231671 	.word	0xfe231671
 800c7c4:	3fbc71c6 	.word	0x3fbc71c6
 800c7c8:	9998ebc4 	.word	0x9998ebc4
 800c7cc:	3fc99999 	.word	0x3fc99999
 800c7d0:	54442d18 	.word	0x54442d18
 800c7d4:	bff921fb 	.word	0xbff921fb
 800c7d8:	440fffff 	.word	0x440fffff
 800c7dc:	7ff00000 	.word	0x7ff00000
 800c7e0:	3fdbffff 	.word	0x3fdbffff
 800c7e4:	3ff00000 	.word	0x3ff00000
 800c7e8:	3ff2ffff 	.word	0x3ff2ffff
 800c7ec:	40038000 	.word	0x40038000
 800c7f0:	3ff80000 	.word	0x3ff80000
 800c7f4:	bff00000 	.word	0xbff00000
 800c7f8:	0800e5e8 	.word	0x0800e5e8
 800c7fc:	0800e608 	.word	0x0800e608

0800c800 <__ieee754_asinf>:
 800c800:	b538      	push	{r3, r4, r5, lr}
 800c802:	ee10 5a10 	vmov	r5, s0
 800c806:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800c80a:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800c80e:	ed2d 8b04 	vpush	{d8-d9}
 800c812:	d10c      	bne.n	800c82e <__ieee754_asinf+0x2e>
 800c814:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 800c98c <__ieee754_asinf+0x18c>
 800c818:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 800c990 <__ieee754_asinf+0x190>
 800c81c:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c820:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c824:	eeb0 0a67 	vmov.f32	s0, s15
 800c828:	ecbd 8b04 	vpop	{d8-d9}
 800c82c:	bd38      	pop	{r3, r4, r5, pc}
 800c82e:	d904      	bls.n	800c83a <__ieee754_asinf+0x3a>
 800c830:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c834:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c838:	e7f6      	b.n	800c828 <__ieee754_asinf+0x28>
 800c83a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800c83e:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800c842:	d20b      	bcs.n	800c85c <__ieee754_asinf+0x5c>
 800c844:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800c848:	d252      	bcs.n	800c8f0 <__ieee754_asinf+0xf0>
 800c84a:	eddf 7a52 	vldr	s15, [pc, #328]	@ 800c994 <__ieee754_asinf+0x194>
 800c84e:	ee70 7a27 	vadd.f32	s15, s0, s15
 800c852:	eef4 7ae8 	vcmpe.f32	s15, s17
 800c856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c85a:	dce5      	bgt.n	800c828 <__ieee754_asinf+0x28>
 800c85c:	f7ff fb54 	bl	800bf08 <fabsf>
 800c860:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800c864:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c868:	ee28 8a27 	vmul.f32	s16, s16, s15
 800c86c:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800c998 <__ieee754_asinf+0x198>
 800c870:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 800c99c <__ieee754_asinf+0x19c>
 800c874:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 800c9a0 <__ieee754_asinf+0x1a0>
 800c878:	eea8 7a27 	vfma.f32	s14, s16, s15
 800c87c:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800c9a4 <__ieee754_asinf+0x1a4>
 800c880:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c884:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800c9a8 <__ieee754_asinf+0x1a8>
 800c888:	eea7 7a88 	vfma.f32	s14, s15, s16
 800c88c:	eddf 7a47 	vldr	s15, [pc, #284]	@ 800c9ac <__ieee754_asinf+0x1ac>
 800c890:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c894:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800c9b0 <__ieee754_asinf+0x1b0>
 800c898:	eea7 9a88 	vfma.f32	s18, s15, s16
 800c89c:	eddf 7a45 	vldr	s15, [pc, #276]	@ 800c9b4 <__ieee754_asinf+0x1b4>
 800c8a0:	eee8 7a07 	vfma.f32	s15, s16, s14
 800c8a4:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800c9b8 <__ieee754_asinf+0x1b8>
 800c8a8:	eea7 7a88 	vfma.f32	s14, s15, s16
 800c8ac:	eddf 7a43 	vldr	s15, [pc, #268]	@ 800c9bc <__ieee754_asinf+0x1bc>
 800c8b0:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c8b4:	eeb0 0a48 	vmov.f32	s0, s16
 800c8b8:	eee7 8a88 	vfma.f32	s17, s15, s16
 800c8bc:	f000 fad4 	bl	800ce68 <__ieee754_sqrtf>
 800c8c0:	4b3f      	ldr	r3, [pc, #252]	@ (800c9c0 <__ieee754_asinf+0x1c0>)
 800c8c2:	ee29 9a08 	vmul.f32	s18, s18, s16
 800c8c6:	429c      	cmp	r4, r3
 800c8c8:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800c8cc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800c8d0:	d93d      	bls.n	800c94e <__ieee754_asinf+0x14e>
 800c8d2:	eea0 0a06 	vfma.f32	s0, s0, s12
 800c8d6:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 800c9c4 <__ieee754_asinf+0x1c4>
 800c8da:	eee0 7a26 	vfma.f32	s15, s0, s13
 800c8de:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 800c990 <__ieee754_asinf+0x190>
 800c8e2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c8e6:	2d00      	cmp	r5, #0
 800c8e8:	bfd8      	it	le
 800c8ea:	eeb1 0a40 	vnegle.f32	s0, s0
 800c8ee:	e79b      	b.n	800c828 <__ieee754_asinf+0x28>
 800c8f0:	ee60 7a00 	vmul.f32	s15, s0, s0
 800c8f4:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800c99c <__ieee754_asinf+0x19c>
 800c8f8:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800c998 <__ieee754_asinf+0x198>
 800c8fc:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 800c9b0 <__ieee754_asinf+0x1b0>
 800c900:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800c904:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800c9a4 <__ieee754_asinf+0x1a4>
 800c908:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c90c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800c9a8 <__ieee754_asinf+0x1a8>
 800c910:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c914:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800c9ac <__ieee754_asinf+0x1ac>
 800c918:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c91c:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800c9a0 <__ieee754_asinf+0x1a0>
 800c920:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c924:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800c9b4 <__ieee754_asinf+0x1b4>
 800c928:	eee7 6a86 	vfma.f32	s13, s15, s12
 800c92c:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800c9b8 <__ieee754_asinf+0x1b8>
 800c930:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800c934:	eddf 6a21 	vldr	s13, [pc, #132]	@ 800c9bc <__ieee754_asinf+0x1bc>
 800c938:	eee6 6a27 	vfma.f32	s13, s12, s15
 800c93c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c940:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800c944:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800c948:	eea0 0a27 	vfma.f32	s0, s0, s15
 800c94c:	e76c      	b.n	800c828 <__ieee754_asinf+0x28>
 800c94e:	ee10 3a10 	vmov	r3, s0
 800c952:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800c956:	f023 030f 	bic.w	r3, r3, #15
 800c95a:	ee07 3a10 	vmov	s14, r3
 800c95e:	eea7 8a47 	vfms.f32	s16, s14, s14
 800c962:	ee70 5a00 	vadd.f32	s11, s0, s0
 800c966:	ee30 0a07 	vadd.f32	s0, s0, s14
 800c96a:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800c98c <__ieee754_asinf+0x18c>
 800c96e:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800c972:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800c9c8 <__ieee754_asinf+0x1c8>
 800c976:	eee5 7a66 	vfms.f32	s15, s10, s13
 800c97a:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800c97e:	eeb0 6a40 	vmov.f32	s12, s0
 800c982:	eea7 6a66 	vfms.f32	s12, s14, s13
 800c986:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800c98a:	e7aa      	b.n	800c8e2 <__ieee754_asinf+0xe2>
 800c98c:	b33bbd2e 	.word	0xb33bbd2e
 800c990:	3fc90fdb 	.word	0x3fc90fdb
 800c994:	7149f2ca 	.word	0x7149f2ca
 800c998:	3a4f7f04 	.word	0x3a4f7f04
 800c99c:	3811ef08 	.word	0x3811ef08
 800c9a0:	3e2aaaab 	.word	0x3e2aaaab
 800c9a4:	bd241146 	.word	0xbd241146
 800c9a8:	3e4e0aa8 	.word	0x3e4e0aa8
 800c9ac:	bea6b090 	.word	0xbea6b090
 800c9b0:	3d9dc62e 	.word	0x3d9dc62e
 800c9b4:	bf303361 	.word	0xbf303361
 800c9b8:	4001572d 	.word	0x4001572d
 800c9bc:	c019d139 	.word	0xc019d139
 800c9c0:	3f799999 	.word	0x3f799999
 800c9c4:	333bbd2e 	.word	0x333bbd2e
 800c9c8:	3f490fdb 	.word	0x3f490fdb

0800c9cc <__ieee754_atan2f>:
 800c9cc:	ee10 2a90 	vmov	r2, s1
 800c9d0:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800c9d4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c9d8:	b510      	push	{r4, lr}
 800c9da:	eef0 7a40 	vmov.f32	s15, s0
 800c9de:	d806      	bhi.n	800c9ee <__ieee754_atan2f+0x22>
 800c9e0:	ee10 0a10 	vmov	r0, s0
 800c9e4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800c9e8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c9ec:	d904      	bls.n	800c9f8 <__ieee754_atan2f+0x2c>
 800c9ee:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800c9f2:	eeb0 0a67 	vmov.f32	s0, s15
 800c9f6:	bd10      	pop	{r4, pc}
 800c9f8:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800c9fc:	d103      	bne.n	800ca06 <__ieee754_atan2f+0x3a>
 800c9fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca02:	f000 b883 	b.w	800cb0c <atanf>
 800ca06:	1794      	asrs	r4, r2, #30
 800ca08:	f004 0402 	and.w	r4, r4, #2
 800ca0c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800ca10:	b943      	cbnz	r3, 800ca24 <__ieee754_atan2f+0x58>
 800ca12:	2c02      	cmp	r4, #2
 800ca14:	d05e      	beq.n	800cad4 <__ieee754_atan2f+0x108>
 800ca16:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800cae8 <__ieee754_atan2f+0x11c>
 800ca1a:	2c03      	cmp	r4, #3
 800ca1c:	bf08      	it	eq
 800ca1e:	eef0 7a47 	vmoveq.f32	s15, s14
 800ca22:	e7e6      	b.n	800c9f2 <__ieee754_atan2f+0x26>
 800ca24:	b941      	cbnz	r1, 800ca38 <__ieee754_atan2f+0x6c>
 800ca26:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800caec <__ieee754_atan2f+0x120>
 800ca2a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800caf0 <__ieee754_atan2f+0x124>
 800ca2e:	2800      	cmp	r0, #0
 800ca30:	bfb8      	it	lt
 800ca32:	eef0 7a47 	vmovlt.f32	s15, s14
 800ca36:	e7dc      	b.n	800c9f2 <__ieee754_atan2f+0x26>
 800ca38:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ca3c:	d110      	bne.n	800ca60 <__ieee754_atan2f+0x94>
 800ca3e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ca42:	f104 34ff 	add.w	r4, r4, #4294967295
 800ca46:	d107      	bne.n	800ca58 <__ieee754_atan2f+0x8c>
 800ca48:	2c02      	cmp	r4, #2
 800ca4a:	d846      	bhi.n	800cada <__ieee754_atan2f+0x10e>
 800ca4c:	4b29      	ldr	r3, [pc, #164]	@ (800caf4 <__ieee754_atan2f+0x128>)
 800ca4e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ca52:	edd3 7a00 	vldr	s15, [r3]
 800ca56:	e7cc      	b.n	800c9f2 <__ieee754_atan2f+0x26>
 800ca58:	2c02      	cmp	r4, #2
 800ca5a:	d841      	bhi.n	800cae0 <__ieee754_atan2f+0x114>
 800ca5c:	4b26      	ldr	r3, [pc, #152]	@ (800caf8 <__ieee754_atan2f+0x12c>)
 800ca5e:	e7f6      	b.n	800ca4e <__ieee754_atan2f+0x82>
 800ca60:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ca64:	d0df      	beq.n	800ca26 <__ieee754_atan2f+0x5a>
 800ca66:	1a5b      	subs	r3, r3, r1
 800ca68:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800ca6c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800ca70:	da1a      	bge.n	800caa8 <__ieee754_atan2f+0xdc>
 800ca72:	2a00      	cmp	r2, #0
 800ca74:	da01      	bge.n	800ca7a <__ieee754_atan2f+0xae>
 800ca76:	313c      	adds	r1, #60	@ 0x3c
 800ca78:	db19      	blt.n	800caae <__ieee754_atan2f+0xe2>
 800ca7a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800ca7e:	f7ff fa43 	bl	800bf08 <fabsf>
 800ca82:	f000 f843 	bl	800cb0c <atanf>
 800ca86:	eef0 7a40 	vmov.f32	s15, s0
 800ca8a:	2c01      	cmp	r4, #1
 800ca8c:	d012      	beq.n	800cab4 <__ieee754_atan2f+0xe8>
 800ca8e:	2c02      	cmp	r4, #2
 800ca90:	d017      	beq.n	800cac2 <__ieee754_atan2f+0xf6>
 800ca92:	2c00      	cmp	r4, #0
 800ca94:	d0ad      	beq.n	800c9f2 <__ieee754_atan2f+0x26>
 800ca96:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800cafc <__ieee754_atan2f+0x130>
 800ca9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ca9e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800cb00 <__ieee754_atan2f+0x134>
 800caa2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800caa6:	e7a4      	b.n	800c9f2 <__ieee754_atan2f+0x26>
 800caa8:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800caec <__ieee754_atan2f+0x120>
 800caac:	e7ed      	b.n	800ca8a <__ieee754_atan2f+0xbe>
 800caae:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800cb04 <__ieee754_atan2f+0x138>
 800cab2:	e7ea      	b.n	800ca8a <__ieee754_atan2f+0xbe>
 800cab4:	ee17 3a90 	vmov	r3, s15
 800cab8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800cabc:	ee07 3a90 	vmov	s15, r3
 800cac0:	e797      	b.n	800c9f2 <__ieee754_atan2f+0x26>
 800cac2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800cafc <__ieee754_atan2f+0x130>
 800cac6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800caca:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800cb00 <__ieee754_atan2f+0x134>
 800cace:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cad2:	e78e      	b.n	800c9f2 <__ieee754_atan2f+0x26>
 800cad4:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800cb00 <__ieee754_atan2f+0x134>
 800cad8:	e78b      	b.n	800c9f2 <__ieee754_atan2f+0x26>
 800cada:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800cb08 <__ieee754_atan2f+0x13c>
 800cade:	e788      	b.n	800c9f2 <__ieee754_atan2f+0x26>
 800cae0:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800cb04 <__ieee754_atan2f+0x138>
 800cae4:	e785      	b.n	800c9f2 <__ieee754_atan2f+0x26>
 800cae6:	bf00      	nop
 800cae8:	c0490fdb 	.word	0xc0490fdb
 800caec:	3fc90fdb 	.word	0x3fc90fdb
 800caf0:	bfc90fdb 	.word	0xbfc90fdb
 800caf4:	0800e634 	.word	0x0800e634
 800caf8:	0800e628 	.word	0x0800e628
 800cafc:	33bbbd2e 	.word	0x33bbbd2e
 800cb00:	40490fdb 	.word	0x40490fdb
 800cb04:	00000000 	.word	0x00000000
 800cb08:	3f490fdb 	.word	0x3f490fdb

0800cb0c <atanf>:
 800cb0c:	b538      	push	{r3, r4, r5, lr}
 800cb0e:	ee10 5a10 	vmov	r5, s0
 800cb12:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800cb16:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800cb1a:	eef0 7a40 	vmov.f32	s15, s0
 800cb1e:	d310      	bcc.n	800cb42 <atanf+0x36>
 800cb20:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800cb24:	d904      	bls.n	800cb30 <atanf+0x24>
 800cb26:	ee70 7a00 	vadd.f32	s15, s0, s0
 800cb2a:	eeb0 0a67 	vmov.f32	s0, s15
 800cb2e:	bd38      	pop	{r3, r4, r5, pc}
 800cb30:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800cc68 <atanf+0x15c>
 800cb34:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800cc6c <atanf+0x160>
 800cb38:	2d00      	cmp	r5, #0
 800cb3a:	bfc8      	it	gt
 800cb3c:	eef0 7a47 	vmovgt.f32	s15, s14
 800cb40:	e7f3      	b.n	800cb2a <atanf+0x1e>
 800cb42:	4b4b      	ldr	r3, [pc, #300]	@ (800cc70 <atanf+0x164>)
 800cb44:	429c      	cmp	r4, r3
 800cb46:	d810      	bhi.n	800cb6a <atanf+0x5e>
 800cb48:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800cb4c:	d20a      	bcs.n	800cb64 <atanf+0x58>
 800cb4e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800cc74 <atanf+0x168>
 800cb52:	ee30 7a07 	vadd.f32	s14, s0, s14
 800cb56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cb5a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800cb5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb62:	dce2      	bgt.n	800cb2a <atanf+0x1e>
 800cb64:	f04f 33ff 	mov.w	r3, #4294967295
 800cb68:	e013      	b.n	800cb92 <atanf+0x86>
 800cb6a:	f7ff f9cd 	bl	800bf08 <fabsf>
 800cb6e:	4b42      	ldr	r3, [pc, #264]	@ (800cc78 <atanf+0x16c>)
 800cb70:	429c      	cmp	r4, r3
 800cb72:	d84f      	bhi.n	800cc14 <atanf+0x108>
 800cb74:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800cb78:	429c      	cmp	r4, r3
 800cb7a:	d841      	bhi.n	800cc00 <atanf+0xf4>
 800cb7c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800cb80:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800cb84:	eea0 7a27 	vfma.f32	s14, s0, s15
 800cb88:	2300      	movs	r3, #0
 800cb8a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cb8e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cb92:	1c5a      	adds	r2, r3, #1
 800cb94:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800cb98:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800cc7c <atanf+0x170>
 800cb9c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800cc80 <atanf+0x174>
 800cba0:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800cc84 <atanf+0x178>
 800cba4:	ee66 6a06 	vmul.f32	s13, s12, s12
 800cba8:	eee6 5a87 	vfma.f32	s11, s13, s14
 800cbac:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800cc88 <atanf+0x17c>
 800cbb0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800cbb4:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800cc8c <atanf+0x180>
 800cbb8:	eee7 5a26 	vfma.f32	s11, s14, s13
 800cbbc:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800cc90 <atanf+0x184>
 800cbc0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800cbc4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800cc94 <atanf+0x188>
 800cbc8:	eee7 5a26 	vfma.f32	s11, s14, s13
 800cbcc:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800cc98 <atanf+0x18c>
 800cbd0:	eea6 5a87 	vfma.f32	s10, s13, s14
 800cbd4:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800cc9c <atanf+0x190>
 800cbd8:	eea5 7a26 	vfma.f32	s14, s10, s13
 800cbdc:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800cca0 <atanf+0x194>
 800cbe0:	eea7 5a26 	vfma.f32	s10, s14, s13
 800cbe4:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800cca4 <atanf+0x198>
 800cbe8:	eea5 7a26 	vfma.f32	s14, s10, s13
 800cbec:	ee27 7a26 	vmul.f32	s14, s14, s13
 800cbf0:	eea5 7a86 	vfma.f32	s14, s11, s12
 800cbf4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cbf8:	d121      	bne.n	800cc3e <atanf+0x132>
 800cbfa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cbfe:	e794      	b.n	800cb2a <atanf+0x1e>
 800cc00:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800cc04:	ee30 7a67 	vsub.f32	s14, s0, s15
 800cc08:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cc12:	e7be      	b.n	800cb92 <atanf+0x86>
 800cc14:	4b24      	ldr	r3, [pc, #144]	@ (800cca8 <atanf+0x19c>)
 800cc16:	429c      	cmp	r4, r3
 800cc18:	d80b      	bhi.n	800cc32 <atanf+0x126>
 800cc1a:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800cc1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cc22:	eea0 7a27 	vfma.f32	s14, s0, s15
 800cc26:	2302      	movs	r3, #2
 800cc28:	ee70 6a67 	vsub.f32	s13, s0, s15
 800cc2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cc30:	e7af      	b.n	800cb92 <atanf+0x86>
 800cc32:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800cc36:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cc3a:	2303      	movs	r3, #3
 800cc3c:	e7a9      	b.n	800cb92 <atanf+0x86>
 800cc3e:	4a1b      	ldr	r2, [pc, #108]	@ (800ccac <atanf+0x1a0>)
 800cc40:	491b      	ldr	r1, [pc, #108]	@ (800ccb0 <atanf+0x1a4>)
 800cc42:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800cc46:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800cc4a:	edd3 6a00 	vldr	s13, [r3]
 800cc4e:	ee37 7a66 	vsub.f32	s14, s14, s13
 800cc52:	2d00      	cmp	r5, #0
 800cc54:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cc58:	edd2 7a00 	vldr	s15, [r2]
 800cc5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cc60:	bfb8      	it	lt
 800cc62:	eef1 7a67 	vneglt.f32	s15, s15
 800cc66:	e760      	b.n	800cb2a <atanf+0x1e>
 800cc68:	bfc90fdb 	.word	0xbfc90fdb
 800cc6c:	3fc90fdb 	.word	0x3fc90fdb
 800cc70:	3edfffff 	.word	0x3edfffff
 800cc74:	7149f2ca 	.word	0x7149f2ca
 800cc78:	3f97ffff 	.word	0x3f97ffff
 800cc7c:	3c8569d7 	.word	0x3c8569d7
 800cc80:	3d4bda59 	.word	0x3d4bda59
 800cc84:	bd6ef16b 	.word	0xbd6ef16b
 800cc88:	3d886b35 	.word	0x3d886b35
 800cc8c:	3dba2e6e 	.word	0x3dba2e6e
 800cc90:	3e124925 	.word	0x3e124925
 800cc94:	3eaaaaab 	.word	0x3eaaaaab
 800cc98:	bd15a221 	.word	0xbd15a221
 800cc9c:	bd9d8795 	.word	0xbd9d8795
 800cca0:	bde38e38 	.word	0xbde38e38
 800cca4:	be4ccccd 	.word	0xbe4ccccd
 800cca8:	401bffff 	.word	0x401bffff
 800ccac:	0800e650 	.word	0x0800e650
 800ccb0:	0800e640 	.word	0x0800e640

0800ccb4 <__ieee754_sqrt>:
 800ccb4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccb8:	4a68      	ldr	r2, [pc, #416]	@ (800ce5c <__ieee754_sqrt+0x1a8>)
 800ccba:	ec55 4b10 	vmov	r4, r5, d0
 800ccbe:	43aa      	bics	r2, r5
 800ccc0:	462b      	mov	r3, r5
 800ccc2:	4621      	mov	r1, r4
 800ccc4:	d110      	bne.n	800cce8 <__ieee754_sqrt+0x34>
 800ccc6:	4622      	mov	r2, r4
 800ccc8:	4620      	mov	r0, r4
 800ccca:	4629      	mov	r1, r5
 800cccc:	f7f3 fc9c 	bl	8000608 <__aeabi_dmul>
 800ccd0:	4602      	mov	r2, r0
 800ccd2:	460b      	mov	r3, r1
 800ccd4:	4620      	mov	r0, r4
 800ccd6:	4629      	mov	r1, r5
 800ccd8:	f7f3 fae0 	bl	800029c <__adddf3>
 800ccdc:	4604      	mov	r4, r0
 800ccde:	460d      	mov	r5, r1
 800cce0:	ec45 4b10 	vmov	d0, r4, r5
 800cce4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cce8:	2d00      	cmp	r5, #0
 800ccea:	dc0e      	bgt.n	800cd0a <__ieee754_sqrt+0x56>
 800ccec:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800ccf0:	4322      	orrs	r2, r4
 800ccf2:	d0f5      	beq.n	800cce0 <__ieee754_sqrt+0x2c>
 800ccf4:	b19d      	cbz	r5, 800cd1e <__ieee754_sqrt+0x6a>
 800ccf6:	4622      	mov	r2, r4
 800ccf8:	4620      	mov	r0, r4
 800ccfa:	4629      	mov	r1, r5
 800ccfc:	f7f3 facc 	bl	8000298 <__aeabi_dsub>
 800cd00:	4602      	mov	r2, r0
 800cd02:	460b      	mov	r3, r1
 800cd04:	f7f3 fdaa 	bl	800085c <__aeabi_ddiv>
 800cd08:	e7e8      	b.n	800ccdc <__ieee754_sqrt+0x28>
 800cd0a:	152a      	asrs	r2, r5, #20
 800cd0c:	d115      	bne.n	800cd3a <__ieee754_sqrt+0x86>
 800cd0e:	2000      	movs	r0, #0
 800cd10:	e009      	b.n	800cd26 <__ieee754_sqrt+0x72>
 800cd12:	0acb      	lsrs	r3, r1, #11
 800cd14:	3a15      	subs	r2, #21
 800cd16:	0549      	lsls	r1, r1, #21
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d0fa      	beq.n	800cd12 <__ieee754_sqrt+0x5e>
 800cd1c:	e7f7      	b.n	800cd0e <__ieee754_sqrt+0x5a>
 800cd1e:	462a      	mov	r2, r5
 800cd20:	e7fa      	b.n	800cd18 <__ieee754_sqrt+0x64>
 800cd22:	005b      	lsls	r3, r3, #1
 800cd24:	3001      	adds	r0, #1
 800cd26:	02dc      	lsls	r4, r3, #11
 800cd28:	d5fb      	bpl.n	800cd22 <__ieee754_sqrt+0x6e>
 800cd2a:	1e44      	subs	r4, r0, #1
 800cd2c:	1b12      	subs	r2, r2, r4
 800cd2e:	f1c0 0420 	rsb	r4, r0, #32
 800cd32:	fa21 f404 	lsr.w	r4, r1, r4
 800cd36:	4323      	orrs	r3, r4
 800cd38:	4081      	lsls	r1, r0
 800cd3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd3e:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800cd42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cd46:	07d2      	lsls	r2, r2, #31
 800cd48:	bf5c      	itt	pl
 800cd4a:	005b      	lslpl	r3, r3, #1
 800cd4c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800cd50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cd54:	bf58      	it	pl
 800cd56:	0049      	lslpl	r1, r1, #1
 800cd58:	2600      	movs	r6, #0
 800cd5a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800cd5e:	106d      	asrs	r5, r5, #1
 800cd60:	0049      	lsls	r1, r1, #1
 800cd62:	2016      	movs	r0, #22
 800cd64:	4632      	mov	r2, r6
 800cd66:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800cd6a:	1917      	adds	r7, r2, r4
 800cd6c:	429f      	cmp	r7, r3
 800cd6e:	bfde      	ittt	le
 800cd70:	193a      	addle	r2, r7, r4
 800cd72:	1bdb      	suble	r3, r3, r7
 800cd74:	1936      	addle	r6, r6, r4
 800cd76:	0fcf      	lsrs	r7, r1, #31
 800cd78:	3801      	subs	r0, #1
 800cd7a:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800cd7e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800cd82:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800cd86:	d1f0      	bne.n	800cd6a <__ieee754_sqrt+0xb6>
 800cd88:	4604      	mov	r4, r0
 800cd8a:	2720      	movs	r7, #32
 800cd8c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800cd90:	429a      	cmp	r2, r3
 800cd92:	eb00 0e0c 	add.w	lr, r0, ip
 800cd96:	db02      	blt.n	800cd9e <__ieee754_sqrt+0xea>
 800cd98:	d113      	bne.n	800cdc2 <__ieee754_sqrt+0x10e>
 800cd9a:	458e      	cmp	lr, r1
 800cd9c:	d811      	bhi.n	800cdc2 <__ieee754_sqrt+0x10e>
 800cd9e:	f1be 0f00 	cmp.w	lr, #0
 800cda2:	eb0e 000c 	add.w	r0, lr, ip
 800cda6:	da42      	bge.n	800ce2e <__ieee754_sqrt+0x17a>
 800cda8:	2800      	cmp	r0, #0
 800cdaa:	db40      	blt.n	800ce2e <__ieee754_sqrt+0x17a>
 800cdac:	f102 0801 	add.w	r8, r2, #1
 800cdb0:	1a9b      	subs	r3, r3, r2
 800cdb2:	458e      	cmp	lr, r1
 800cdb4:	bf88      	it	hi
 800cdb6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800cdba:	eba1 010e 	sub.w	r1, r1, lr
 800cdbe:	4464      	add	r4, ip
 800cdc0:	4642      	mov	r2, r8
 800cdc2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800cdc6:	3f01      	subs	r7, #1
 800cdc8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800cdcc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800cdd0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800cdd4:	d1dc      	bne.n	800cd90 <__ieee754_sqrt+0xdc>
 800cdd6:	4319      	orrs	r1, r3
 800cdd8:	d01b      	beq.n	800ce12 <__ieee754_sqrt+0x15e>
 800cdda:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800ce60 <__ieee754_sqrt+0x1ac>
 800cdde:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800ce64 <__ieee754_sqrt+0x1b0>
 800cde2:	e9da 0100 	ldrd	r0, r1, [sl]
 800cde6:	e9db 2300 	ldrd	r2, r3, [fp]
 800cdea:	f7f3 fa55 	bl	8000298 <__aeabi_dsub>
 800cdee:	e9da 8900 	ldrd	r8, r9, [sl]
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	460b      	mov	r3, r1
 800cdf6:	4640      	mov	r0, r8
 800cdf8:	4649      	mov	r1, r9
 800cdfa:	f7f3 fe81 	bl	8000b00 <__aeabi_dcmple>
 800cdfe:	b140      	cbz	r0, 800ce12 <__ieee754_sqrt+0x15e>
 800ce00:	f1b4 3fff 	cmp.w	r4, #4294967295
 800ce04:	e9da 0100 	ldrd	r0, r1, [sl]
 800ce08:	e9db 2300 	ldrd	r2, r3, [fp]
 800ce0c:	d111      	bne.n	800ce32 <__ieee754_sqrt+0x17e>
 800ce0e:	3601      	adds	r6, #1
 800ce10:	463c      	mov	r4, r7
 800ce12:	1072      	asrs	r2, r6, #1
 800ce14:	0863      	lsrs	r3, r4, #1
 800ce16:	07f1      	lsls	r1, r6, #31
 800ce18:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800ce1c:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800ce20:	bf48      	it	mi
 800ce22:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800ce26:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	e756      	b.n	800ccdc <__ieee754_sqrt+0x28>
 800ce2e:	4690      	mov	r8, r2
 800ce30:	e7be      	b.n	800cdb0 <__ieee754_sqrt+0xfc>
 800ce32:	f7f3 fa33 	bl	800029c <__adddf3>
 800ce36:	e9da 8900 	ldrd	r8, r9, [sl]
 800ce3a:	4602      	mov	r2, r0
 800ce3c:	460b      	mov	r3, r1
 800ce3e:	4640      	mov	r0, r8
 800ce40:	4649      	mov	r1, r9
 800ce42:	f7f3 fe53 	bl	8000aec <__aeabi_dcmplt>
 800ce46:	b120      	cbz	r0, 800ce52 <__ieee754_sqrt+0x19e>
 800ce48:	1ca0      	adds	r0, r4, #2
 800ce4a:	bf08      	it	eq
 800ce4c:	3601      	addeq	r6, #1
 800ce4e:	3402      	adds	r4, #2
 800ce50:	e7df      	b.n	800ce12 <__ieee754_sqrt+0x15e>
 800ce52:	1c63      	adds	r3, r4, #1
 800ce54:	f023 0401 	bic.w	r4, r3, #1
 800ce58:	e7db      	b.n	800ce12 <__ieee754_sqrt+0x15e>
 800ce5a:	bf00      	nop
 800ce5c:	7ff00000 	.word	0x7ff00000
 800ce60:	200001f0 	.word	0x200001f0
 800ce64:	200001e8 	.word	0x200001e8

0800ce68 <__ieee754_sqrtf>:
 800ce68:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ce6c:	4770      	bx	lr
	...

0800ce70 <_init>:
 800ce70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce72:	bf00      	nop
 800ce74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce76:	bc08      	pop	{r3}
 800ce78:	469e      	mov	lr, r3
 800ce7a:	4770      	bx	lr

0800ce7c <_fini>:
 800ce7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce7e:	bf00      	nop
 800ce80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce82:	bc08      	pop	{r3}
 800ce84:	469e      	mov	lr, r3
 800ce86:	4770      	bx	lr
