Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 3c1b8fe0b11e47c4845171c25f20891b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Bloom_behav xil_defaultlib.Bloom xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/murtu/Documents/better_bloom/better_bloom.srcs/sources_1/new/hash_block.sv" Line 1. Module hash(d_size=32,bl_size=32,hash_size=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/murtu/Documents/better_bloom/better_bloom.srcs/sources_1/new/comparator.sv" Line 1. Module comparator(d_size=32,bl_size=32,hash_size=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/murtu/Documents/better_bloom/better_bloom.srcs/sources_1/new/hash_block.sv" Line 1. Module hash(d_size=32,bl_size=32,hash_size=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/murtu/Documents/better_bloom/better_bloom.srcs/sources_1/new/comparator.sv" Line 1. Module comparator(d_size=32,bl_size=32,hash_size=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hash(d_size=32,bl_size=32,hash_s...
Compiling module xil_defaultlib.comparator(d_size=32,bl_size=32,...
Compiling module xil_defaultlib.Bloom
Compiling module xil_defaultlib.glbl
Built simulation snapshot Bloom_behav
