0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab3/lab3.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd,1696109603,vhdl,,,,c_shift_ram_0,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab3/lab3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl,1695504746,vhdl,,,,clk_wiz_0;clk_wiz_0_clk_wiz,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab3/lab3.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab3/lab3.srcs/sim_1/new/tb.vhd,1696053272,vhdl,,,,tb,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab3/lab3.srcs/sources_1/new/blender1.vhd,1696052545,vhdl,,,,blender1,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab3/lab3.srcs/sources_1/new/blender2.vhd,1696045281,vhdl,,,,blender2,,,,,,,,
C:/Users/Cristian/ECE524/FPGA-ASIC-Design/Lab3/lab3.srcs/sources_1/new/mixer1.vhd,1696044642,vhdl,,,,mixer,,,,,,,,
