INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 13:33:08 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : new_covariance
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.074ns  (required time - arrival time)
  Source:                 fork_32/generateBlocks[2].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_9/tehb1/data_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 2.050ns (26.205%)  route 5.773ns (73.795%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 5.459 - 4.000 ) 
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6356, unset)         1.441     1.441    fork_32/generateBlocks[2].regblock/clk
    SLICE_X85Y196        FDPE                                         r  fork_32/generateBlocks[2].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y196        FDPE (Prop_fdpe_C_Q)         0.269     1.710 f  fork_32/generateBlocks[2].regblock/reg_value_reg/Q
                         net (fo=6, routed)           0.484     2.194    Buffer_6/oehb1/reg_value_8
    SLICE_X84Y196        LUT6 (Prop_lut6_I4_O)        0.053     2.247 f  Buffer_6/oehb1/full_reg_i_2__50/O
                         net (fo=10, routed)          0.358     2.605    phiC_23/oehb1/full_reg_reg_3
    SLICE_X85Y197        LUT4 (Prop_lut4_I1_O)        0.053     2.658 r  phiC_23/oehb1/full_reg_i_3__24/O
                         net (fo=27, routed)          0.308     2.966    phiC_24/oehb1/reg_value_reg_18
    SLICE_X85Y199        LUT5 (Prop_lut5_I4_O)        0.053     3.019 f  phiC_24/oehb1/dataOutArray[0]_carry_i_10/O
                         net (fo=82, routed)          0.797     3.816    phiC_24/oehb1/data_reg_reg[0]_1
    SLICE_X81Y198        LUT6 (Prop_lut6_I0_O)        0.053     3.869 r  phiC_24/oehb1/dataOutArray[0]_carry__1_i_3__0/O
                         net (fo=3, routed)           0.505     4.374    add_46/dataInArray[0][10]
    SLICE_X81Y201        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     4.676 r  add_46/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.676    add_46/dataOutArray[0]_carry__1_n_0
    SLICE_X81Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.734 r  add_46/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.734    add_46/dataOutArray[0]_carry__2_n_0
    SLICE_X81Y203        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.792 r  add_46/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.792    add_46/dataOutArray[0]_carry__3_n_0
    SLICE_X81Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.850 r  add_46/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.850    add_46/dataOutArray[0]_carry__4_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144     4.994 f  add_46/dataOutArray[0]_carry__5/O[2]
                         net (fo=3, routed)           0.549     5.543    add_46/validArray_reg[0][26]
    SLICE_X83Y203        LUT2 (Prop_lut2_I0_O)        0.152     5.695 r  add_46/dataOutArray[0]0_carry__1_i_1/O
                         net (fo=1, routed)           0.000     5.695    icmp_47/dataOutArray[0]0_carry__2_0[3]
    SLICE_X83Y203        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     5.928 r  icmp_47/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.928    icmp_47/dataOutArray[0]0_carry__1_n_0
    SLICE_X83Y204        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     6.022 r  icmp_47/dataOutArray[0]0_carry__2/CO[1]
                         net (fo=36, routed)          0.456     6.478    Buffer_31/fifo/CO[0]
    SLICE_X82Y206        LUT3 (Prop_lut3_I0_O)        0.152     6.630 r  Buffer_31/fifo/i__i_3__6/O
                         net (fo=2, routed)           0.302     6.932    Buffer_31/fifo/i__i_3__6_n_0
    SLICE_X83Y207        LUT6 (Prop_lut6_I0_O)        0.053     6.985 f  Buffer_31/fifo/i__i_1__15/O
                         net (fo=7, routed)           0.298     7.283    store_1/join_write/allPValidAndGate/shl_49_pValidArray_0
    SLICE_X85Y208        LUT6 (Prop_lut6_I4_O)        0.053     7.336 f  store_1/join_write/allPValidAndGate/i_/O
                         net (fo=74, routed)          0.361     7.697    shl_49/join_write_temp/allPValidAndGate/Tail[1]_i_2__1
    SLICE_X87Y208        LUT6 (Prop_lut6_I5_O)        0.053     7.750 f  shl_49/join_write_temp/allPValidAndGate/i_/O
                         net (fo=2, routed)           0.139     7.889    fork_17/generateBlocks[0].regblock/store_1_readyArray_1
    SLICE_X87Y208        LUT4 (Prop_lut4_I3_O)        0.053     7.942 f  fork_17/generateBlocks[0].regblock/readyArray0_i_1/O
                         net (fo=11, routed)          0.355     8.297    fork_18/generateBlocks[1].regblock/getelementptr_52_readyArray_1
    SLICE_X88Y208        LUT5 (Prop_lut5_I2_O)        0.053     8.350 f  fork_18/generateBlocks[1].regblock/full_reg_i_2__61/O
                         net (fo=4, routed)           0.421     8.771    fork_18/generateBlocks[1].regblock/Full_reg
    SLICE_X89Y210        LUT3 (Prop_lut3_I0_O)        0.053     8.824 r  fork_18/generateBlocks[1].regblock/data_reg[31]_i_1__44/O
                         net (fo=32, routed)          0.441     9.264    Buffer_9/tehb1/E[0]
    SLICE_X93Y209        FDCE                                         r  Buffer_9/tehb1/data_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=6356, unset)         1.459     5.459    Buffer_9/tehb1/clk
    SLICE_X93Y209        FDCE                                         r  Buffer_9/tehb1/data_reg_reg[17]/C
                         clock pessimism              0.010     5.469    
                         clock uncertainty           -0.035     5.434    
    SLICE_X93Y209        FDCE (Setup_fdce_C_CE)      -0.244     5.190    Buffer_9/tehb1/data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                 -4.074    




