Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Sep 09 14:38:40 2017
| Host         : ECE400-9SR7JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.964        0.000                      0                  156        0.167        0.000                      0                  156        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.964        0.000                      0                  156        0.167        0.000                      0                  156        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 2.386ns (58.918%)  route 1.664ns (41.082%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.709     5.311    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_RESET_DEBOUNCE/count_reg_reg[2]/Q
                         net (fo=2, routed)           0.863     6.593    U_RESET_DEBOUNCE/count_reg[2]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.439 r  U_RESET_DEBOUNCE/count_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    U_RESET_DEBOUNCE/count_reg_reg[4]_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  U_RESET_DEBOUNCE/count_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    U_RESET_DEBOUNCE/count_reg_reg[8]_i_2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 r  U_RESET_DEBOUNCE/count_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.667    U_RESET_DEBOUNCE/count_reg_reg[12]_i_2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  U_RESET_DEBOUNCE/count_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    U_RESET_DEBOUNCE/count_reg_reg[16]_i_2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  U_RESET_DEBOUNCE/count_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    U_RESET_DEBOUNCE/count_reg_reg[20]_i_2_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  U_RESET_DEBOUNCE/count_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.009    U_RESET_DEBOUNCE/count_reg_reg[24]_i_2_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.231 r  U_RESET_DEBOUNCE/count_reg_reg[26]_i_6/O[0]
                         net (fo=1, routed)           0.801     9.032    U_RESET_DEBOUNCE/count_reg_reg[26]_i_6_n_7
    SLICE_X5Y105         LUT4 (Prop_lut4_I3_O)        0.329     9.361 r  U_RESET_DEBOUNCE/count_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     9.361    U_RESET_DEBOUNCE/count_next[25]
    SLICE_X5Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.587    15.009    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[25]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.075    15.325    U_RESET_DEBOUNCE/count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             6.003ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 2.500ns (62.334%)  route 1.511ns (37.666%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.709     5.311    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_RESET_DEBOUNCE/count_reg_reg[2]/Q
                         net (fo=2, routed)           0.863     6.593    U_RESET_DEBOUNCE/count_reg[2]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.439 r  U_RESET_DEBOUNCE/count_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    U_RESET_DEBOUNCE/count_reg_reg[4]_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  U_RESET_DEBOUNCE/count_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    U_RESET_DEBOUNCE/count_reg_reg[8]_i_2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 r  U_RESET_DEBOUNCE/count_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.667    U_RESET_DEBOUNCE/count_reg_reg[12]_i_2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  U_RESET_DEBOUNCE/count_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    U_RESET_DEBOUNCE/count_reg_reg[16]_i_2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  U_RESET_DEBOUNCE/count_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    U_RESET_DEBOUNCE/count_reg_reg[20]_i_2_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  U_RESET_DEBOUNCE/count_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.009    U_RESET_DEBOUNCE/count_reg_reg[24]_i_2_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.343 r  U_RESET_DEBOUNCE/count_reg_reg[26]_i_6/O[1]
                         net (fo=1, routed)           0.648     8.991    U_RESET_DEBOUNCE/count_reg_reg[26]_i_6_n_6
    SLICE_X5Y105         LUT4 (Prop_lut4_I3_O)        0.331     9.322 r  U_RESET_DEBOUNCE/count_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     9.322    U_RESET_DEBOUNCE/count_next[26]
    SLICE_X5Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.587    15.009    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[26]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.075    15.325    U_RESET_DEBOUNCE/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  6.003    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.203%)  route 2.616ns (78.797%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.312    U_TRANSMITTER/U_BAUD_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/Q
                         net (fo=2, routed)           1.372     7.140    U_TRANSMITTER/U_BAUD_PULSE/dq1
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.124     7.264 r  U_TRANSMITTER/U_BAUD_PULSE/Q[3]_i_2/O
                         net (fo=5, routed)           0.853     8.117    U_TRANSMITTER/U_BIT_COUNTER/E[0]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_1/O
                         net (fo=4, routed)           0.391     8.633    U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.741    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.203%)  route 2.616ns (78.797%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.312    U_TRANSMITTER/U_BAUD_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/Q
                         net (fo=2, routed)           1.372     7.140    U_TRANSMITTER/U_BAUD_PULSE/dq1
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.124     7.264 r  U_TRANSMITTER/U_BAUD_PULSE/Q[3]_i_2/O
                         net (fo=5, routed)           0.853     8.117    U_TRANSMITTER/U_BIT_COUNTER/E[0]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_1/O
                         net (fo=4, routed)           0.391     8.633    U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.741    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.203%)  route 2.616ns (78.797%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.312    U_TRANSMITTER/U_BAUD_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/Q
                         net (fo=2, routed)           1.372     7.140    U_TRANSMITTER/U_BAUD_PULSE/dq1
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.124     7.264 r  U_TRANSMITTER/U_BAUD_PULSE/Q[3]_i_2/O
                         net (fo=5, routed)           0.853     8.117    U_TRANSMITTER/U_BIT_COUNTER/E[0]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_1/O
                         net (fo=4, routed)           0.391     8.633    U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.741    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.704ns (21.203%)  route 2.616ns (78.797%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.312    U_TRANSMITTER/U_BAUD_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/Q
                         net (fo=2, routed)           1.372     7.140    U_TRANSMITTER/U_BAUD_PULSE/dq1
    SLICE_X1Y95          LUT4 (Prop_lut4_I1_O)        0.124     7.264 r  U_TRANSMITTER/U_BAUD_PULSE/Q[3]_i_2/O
                         net (fo=5, routed)           0.853     8.117    U_TRANSMITTER/U_BIT_COUNTER/E[0]
    SLICE_X1Y90          LUT6 (Prop_lut6_I4_O)        0.124     8.241 r  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_1/O
                         net (fo=4, routed)           0.391     8.633    U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.741    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.849ns  (logic 2.340ns (60.794%)  route 1.509ns (39.206%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.709     5.311    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_RESET_DEBOUNCE/count_reg_reg[2]/Q
                         net (fo=2, routed)           0.863     6.593    U_RESET_DEBOUNCE/count_reg[2]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.439 r  U_RESET_DEBOUNCE/count_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    U_RESET_DEBOUNCE/count_reg_reg[4]_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  U_RESET_DEBOUNCE/count_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    U_RESET_DEBOUNCE/count_reg_reg[8]_i_2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 r  U_RESET_DEBOUNCE/count_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.667    U_RESET_DEBOUNCE/count_reg_reg[12]_i_2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  U_RESET_DEBOUNCE/count_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    U_RESET_DEBOUNCE/count_reg_reg[16]_i_2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  U_RESET_DEBOUNCE/count_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    U_RESET_DEBOUNCE/count_reg_reg[20]_i_2_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.208 r  U_RESET_DEBOUNCE/count_reg_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.646     8.854    U_RESET_DEBOUNCE/count_reg_reg[24]_i_2_n_4
    SLICE_X5Y105         LUT4 (Prop_lut4_I3_O)        0.306     9.160 r  U_RESET_DEBOUNCE/count_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     9.160    U_RESET_DEBOUNCE/count_next[24]
    SLICE_X5Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.587    15.009    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[24]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.031    15.281    U_RESET_DEBOUNCE/count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.966ns (25.175%)  route 2.871ns (74.825%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.709     5.311    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_RESET_DEBOUNCE/count_reg_reg[12]/Q
                         net (fo=2, routed)           0.870     6.600    U_RESET_DEBOUNCE/count_reg[12]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.299     6.899 r  U_RESET_DEBOUNCE/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.811     7.711    U_RESET_DEBOUNCE/count_reg[26]_i_7_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     7.835 r  U_RESET_DEBOUNCE/count_reg[26]_i_5/O
                         net (fo=27, routed)          1.190     9.024    U_RESET_DEBOUNCE/count_reg[26]_i_5_n_0
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.124     9.148 r  U_RESET_DEBOUNCE/count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.148    U_RESET_DEBOUNCE/count_next[1]
    SLICE_X5Y100         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.588    15.010    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[1]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.031    15.282    U_RESET_DEBOUNCE/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.994ns (25.717%)  route 2.871ns (74.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.709     5.311    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_RESET_DEBOUNCE/count_reg_reg[12]/Q
                         net (fo=2, routed)           0.870     6.600    U_RESET_DEBOUNCE/count_reg[12]
    SLICE_X5Y102         LUT4 (Prop_lut4_I0_O)        0.299     6.899 r  U_RESET_DEBOUNCE/count_reg[26]_i_7/O
                         net (fo=1, routed)           0.811     7.711    U_RESET_DEBOUNCE/count_reg[26]_i_7_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.124     7.835 r  U_RESET_DEBOUNCE/count_reg[26]_i_5/O
                         net (fo=27, routed)          1.190     9.024    U_RESET_DEBOUNCE/count_reg[26]_i_5_n_0
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.152     9.176 r  U_RESET_DEBOUNCE/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.176    U_RESET_DEBOUNCE/count_next[2]
    SLICE_X5Y100         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.588    15.010    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[2]/C
                         clock pessimism              0.276    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.075    15.326    U_RESET_DEBOUNCE/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 U_RESET_DEBOUNCE/count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 2.358ns (62.013%)  route 1.444ns (37.987%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.709     5.311    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_RESET_DEBOUNCE/count_reg_reg[2]/Q
                         net (fo=2, routed)           0.863     6.593    U_RESET_DEBOUNCE/count_reg[2]
    SLICE_X4Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     7.439 r  U_RESET_DEBOUNCE/count_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.439    U_RESET_DEBOUNCE/count_reg_reg[4]_i_2_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  U_RESET_DEBOUNCE/count_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.553    U_RESET_DEBOUNCE/count_reg_reg[8]_i_2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.667 r  U_RESET_DEBOUNCE/count_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.667    U_RESET_DEBOUNCE/count_reg_reg[12]_i_2_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.781 r  U_RESET_DEBOUNCE/count_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    U_RESET_DEBOUNCE/count_reg_reg[16]_i_2_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.895 r  U_RESET_DEBOUNCE/count_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.895    U_RESET_DEBOUNCE/count_reg_reg[20]_i_2_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.229 r  U_RESET_DEBOUNCE/count_reg_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.581     8.811    U_RESET_DEBOUNCE/count_reg_reg[24]_i_2_n_6
    SLICE_X5Y105         LUT4 (Prop_lut4_I3_O)        0.303     9.114 r  U_RESET_DEBOUNCE/count_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     9.114    U_RESET_DEBOUNCE/count_next[22]
    SLICE_X5Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.587    15.009    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  U_RESET_DEBOUNCE/count_reg_reg[22]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.031    15.281    U_RESET_DEBOUNCE/count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  6.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_PULSE/dq2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.377%)  route 0.374ns (72.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    U_TRANSMITTER/U_BAUD_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/Q
                         net (fo=2, routed)           0.374     2.033    U_TRANSMITTER/U_BAUD_PULSE/dq1
    SLICE_X1Y95          FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.877     2.042    U_TRANSMITTER/U_BAUD_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq2_reg/C
                         clock pessimism             -0.245     1.796    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.070     1.866    U_TRANSMITTER/U_BAUD_PULSE/dq2_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.219%)  route 0.099ns (34.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[0]/Q
                         net (fo=10, routed)          0.099     1.763    U_TRANSMITTER/U_FSM/Q[0]
    SLICE_X1Y90          LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  U_TRANSMITTER/U_FSM/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    U_TRANSMITTER/U_FSM/state[1]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.876     2.041    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[1]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.091     1.626    U_TRANSMITTER/U_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_FSM/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.605     1.524    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  U_TRANSMITTER/U_FSM/state_reg[0]/Q
                         net (fo=6, routed)           0.179     1.845    U_TRANSMITTER/U_FSM/state[0]
    SLICE_X1Y99          LUT5 (Prop_lut5_I1_O)        0.045     1.890 r  U_TRANSMITTER/U_FSM/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    U_TRANSMITTER/U_FSM/state[0]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.878     2.043    U_TRANSMITTER/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  U_TRANSMITTER/U_FSM/state_reg[0]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.091     1.615    U_TRANSMITTER/U_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_RESET_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RESET_DEBOUNCE/button_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  U_RESET_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  U_RESET_DEBOUNCE/button_state_reg/Q
                         net (fo=6, routed)           0.186     1.869    U_RESET_DEBOUNCE/debounced_reset
    SLICE_X2Y100         LUT5 (Prop_lut5_I4_O)        0.045     1.914 r  U_RESET_DEBOUNCE/button_state_i_1/O
                         net (fo=1, routed)           0.000     1.914    U_RESET_DEBOUNCE/button_state_i_1_n_0
    SLICE_X2Y100         FDRE                                         r  U_RESET_DEBOUNCE/button_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    U_RESET_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  U_RESET_DEBOUNCE/button_state_reg/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120     1.638    U_RESET_DEBOUNCE/button_state_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_SEND_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_DEBOUNCE/button_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.598     1.517    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  U_SEND_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  U_SEND_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.186     1.868    U_SEND_DEBOUNCE/send_ext_OBUF
    SLICE_X2Y105         LUT5 (Prop_lut5_I4_O)        0.045     1.913 r  U_SEND_DEBOUNCE/button_state_i_1__0/O
                         net (fo=1, routed)           0.000     1.913    U_SEND_DEBOUNCE/button_state_i_1__0_n_0
    SLICE_X2Y105         FDRE                                         r  U_SEND_DEBOUNCE/button_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.871     2.036    U_SEND_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  U_SEND_DEBOUNCE/button_state_reg/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.120     1.637    U_SEND_DEBOUNCE/button_state_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.915%)  route 0.161ns (52.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  U_TRANSMITTER/U_BAUD_RATE/enb_reg/Q
                         net (fo=1, routed)           0.161     1.827    U_TRANSMITTER/U_BAUD_PULSE/enb
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    U_TRANSMITTER/U_BAUD_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  U_TRANSMITTER/U_BAUD_PULSE/dq1_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.016     1.550    U_TRANSMITTER/U_BAUD_PULSE/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/Q
                         net (fo=3, routed)           0.197     1.856    U_TRANSMITTER/U_BAUD_RATE/q[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.901 r  U_TRANSMITTER/U_BAUD_RATE/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    U_TRANSMITTER/U_BAUD_RATE/q_1[0]
    SLICE_X0Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    U_TRANSMITTER/U_BAUD_RATE/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  U_TRANSMITTER/U_BAUD_RATE/q_reg[0]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.091     1.609    U_TRANSMITTER/U_BAUD_RATE/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.183ns (45.631%)  route 0.218ns (54.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=9, routed)           0.218     1.881    U_TRANSMITTER/U_BIT_COUNTER/counter_out[1]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.042     1.923 r  U_TRANSMITTER/U_BIT_COUNTER/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.923    U_TRANSMITTER/U_BIT_COUNTER/p_0_in[2]
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.876     2.041    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.107     1.629    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.313%)  route 0.207ns (52.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=9, routed)           0.207     1.870    U_TRANSMITTER/U_BIT_COUNTER/counter_out[1]
    SLICE_X0Y90          LUT4 (Prop_lut4_I1_O)        0.045     1.915 r  U_TRANSMITTER/U_BIT_COUNTER/Q[3]_i_3/O
                         net (fo=1, routed)           0.000     1.915    U_TRANSMITTER/U_BIT_COUNTER/p_0_in[3]
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.876     2.041    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.092     1.614    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.034%)  route 0.218ns (53.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/Q
                         net (fo=9, routed)           0.218     1.881    U_TRANSMITTER/U_BIT_COUNTER/counter_out[1]
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.926 r  U_TRANSMITTER/U_BIT_COUNTER/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.926    U_TRANSMITTER/U_BIT_COUNTER/Q[1]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.876     2.041    U_TRANSMITTER/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.091     1.613    U_TRANSMITTER/U_BIT_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y100    U_RESET_DEBOUNCE/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    U_RESET_DEBOUNCE/count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    U_RESET_DEBOUNCE/count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    U_RESET_DEBOUNCE/count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y103    U_RESET_DEBOUNCE/count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    U_RESET_DEBOUNCE/count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    U_RESET_DEBOUNCE/count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    U_RESET_DEBOUNCE/count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    U_RESET_DEBOUNCE/count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    U_RESET_DEBOUNCE/count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    U_RESET_DEBOUNCE/count_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y101    U_RESET_DEBOUNCE/count_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y100    U_RESET_DEBOUNCE/button_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    U_RESET_DEBOUNCE/count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    U_RESET_DEBOUNCE/count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    U_RESET_DEBOUNCE/count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y103    U_RESET_DEBOUNCE/count_reg_reg[13]/C



