
VGT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a4c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08003bdc  08003bdc  00013bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003c98  08003c98  00013c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003ca0  08003ca0  00013ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003ca4  08003ca4  00013ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  20000000  08003ca8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
  8 .bss          00000960  20000090  20000090  00020090  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200009f0  200009f0  00020090  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002179e  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003cfc  00000000  00000000  0004185e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000ad82  00000000  00000000  0004555a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000de8  00000000  00000000  000502e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001298  00000000  00000000  000510c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00008e93  00000000  00000000  00052360  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005469  00000000  00000000  0005b1f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0006065c  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003240  00000000  00000000  000606d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stab         00000084  00000000  00000000  00063918  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .stabstr      00000117  00000000  00000000  0006399c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003bc4 	.word	0x08003bc4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08003bc4 	.word	0x08003bc4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000580:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000582:	4a0e      	ldr	r2, [pc, #56]	; (80005bc <HAL_InitTick+0x3c>)
 8000584:	4b0e      	ldr	r3, [pc, #56]	; (80005c0 <HAL_InitTick+0x40>)
{
 8000586:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000588:	7818      	ldrb	r0, [r3, #0]
 800058a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800058e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000592:	6810      	ldr	r0, [r2, #0]
 8000594:	fbb0 f0f3 	udiv	r0, r0, r3
 8000598:	f000 f9fc 	bl	8000994 <HAL_SYSTICK_Config>
 800059c:	4604      	mov	r4, r0
 800059e:	b958      	cbnz	r0, 80005b8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a0:	2d0f      	cmp	r5, #15
 80005a2:	d809      	bhi.n	80005b8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005a4:	4602      	mov	r2, r0
 80005a6:	4629      	mov	r1, r5
 80005a8:	f04f 30ff 	mov.w	r0, #4294967295
 80005ac:	f000 f9b2 	bl	8000914 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005b0:	4b04      	ldr	r3, [pc, #16]	; (80005c4 <HAL_InitTick+0x44>)
 80005b2:	4620      	mov	r0, r4
 80005b4:	601d      	str	r5, [r3, #0]
 80005b6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005b8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005ba:	bd38      	pop	{r3, r4, r5, pc}
 80005bc:	20000028 	.word	0x20000028
 80005c0:	20000000 	.word	0x20000000
 80005c4:	20000004 	.word	0x20000004

080005c8 <HAL_Init>:
{
 80005c8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005ca:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <HAL_Init+0x30>)
 80005cc:	681a      	ldr	r2, [r3, #0]
 80005ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005d2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005d4:	681a      	ldr	r2, [r3, #0]
 80005d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005da:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005e2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e4:	2003      	movs	r0, #3
 80005e6:	f000 f983 	bl	80008f0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ea:	2000      	movs	r0, #0
 80005ec:	f7ff ffc8 	bl	8000580 <HAL_InitTick>
  HAL_MspInit();
 80005f0:	f002 f8a8 	bl	8002744 <HAL_MspInit>
}
 80005f4:	2000      	movs	r0, #0
 80005f6:	bd08      	pop	{r3, pc}
 80005f8:	40023c00 	.word	0x40023c00

080005fc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005fc:	4a03      	ldr	r2, [pc, #12]	; (800060c <HAL_IncTick+0x10>)
 80005fe:	4b04      	ldr	r3, [pc, #16]	; (8000610 <HAL_IncTick+0x14>)
 8000600:	6811      	ldr	r1, [r2, #0]
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	440b      	add	r3, r1
 8000606:	6013      	str	r3, [r2, #0]
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	200000b8 	.word	0x200000b8
 8000610:	20000000 	.word	0x20000000

08000614 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000614:	4b01      	ldr	r3, [pc, #4]	; (800061c <HAL_GetTick+0x8>)
 8000616:	6818      	ldr	r0, [r3, #0]
}
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	200000b8 	.word	0x200000b8

08000620 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000620:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000622:	4604      	mov	r4, r0
 8000624:	2800      	cmp	r0, #0
 8000626:	f000 8099 	beq.w	800075c <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800062a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800062c:	b923      	cbnz	r3, 8000638 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800062e:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000630:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000634:	f001 fbf8 	bl	8001e28 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000638:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800063a:	06db      	lsls	r3, r3, #27
 800063c:	f100 808c 	bmi.w	8000758 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000640:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8000642:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000646:	f023 0302 	bic.w	r3, r3, #2
 800064a:	f043 0302 	orr.w	r3, r3, #2
 800064e:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000650:	4b43      	ldr	r3, [pc, #268]	; (8000760 <HAL_ADC_Init+0x140>)
 8000652:	685a      	ldr	r2, [r3, #4]
 8000654:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000658:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800065a:	685a      	ldr	r2, [r3, #4]
 800065c:	6861      	ldr	r1, [r4, #4]
 800065e:	430a      	orrs	r2, r1
 8000660:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000662:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000664:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000666:	685a      	ldr	r2, [r3, #4]
 8000668:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800066c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800066e:	685a      	ldr	r2, [r3, #4]
 8000670:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000674:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000676:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000678:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800067a:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800067e:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000680:	685a      	ldr	r2, [r3, #4]
 8000682:	430a      	orrs	r2, r1
 8000684:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000686:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000688:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800068a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800068e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000690:	689a      	ldr	r2, [r3, #8]
 8000692:	430a      	orrs	r2, r1
 8000694:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000696:	4933      	ldr	r1, [pc, #204]	; (8000764 <HAL_ADC_Init+0x144>)
 8000698:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800069a:	428a      	cmp	r2, r1
 800069c:	d050      	beq.n	8000740 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800069e:	6899      	ldr	r1, [r3, #8]
 80006a0:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80006a4:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80006a6:	6899      	ldr	r1, [r3, #8]
 80006a8:	430a      	orrs	r2, r1
 80006aa:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80006ac:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80006ae:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80006b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80006b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80006b6:	689a      	ldr	r2, [r3, #8]
 80006b8:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80006ba:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80006bc:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80006be:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80006c0:	f022 0202 	bic.w	r2, r2, #2
 80006c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80006c6:	689a      	ldr	r2, [r3, #8]
 80006c8:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80006cc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80006ce:	6a22      	ldr	r2, [r4, #32]
 80006d0:	2a00      	cmp	r2, #0
 80006d2:	d03d      	beq.n	8000750 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80006d4:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80006d6:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80006d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80006dc:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80006de:	685a      	ldr	r2, [r3, #4]
 80006e0:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80006e4:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80006e6:	685a      	ldr	r2, [r3, #4]
 80006e8:	3901      	subs	r1, #1
 80006ea:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80006ee:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80006f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80006f2:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80006f4:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80006f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80006fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006fc:	3901      	subs	r1, #1
 80006fe:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8000702:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000704:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8000706:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000708:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800070c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800070e:	689a      	ldr	r2, [r3, #8]
 8000710:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8000714:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000716:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000718:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800071a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800071e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000720:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8000722:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000724:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8000728:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800072a:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 800072c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800072e:	f023 0303 	bic.w	r3, r3, #3
 8000732:	f043 0301 	orr.w	r3, r3, #1
 8000736:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8000738:	2300      	movs	r3, #0
 800073a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 800073e:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000740:	689a      	ldr	r2, [r3, #8]
 8000742:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000746:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000748:	689a      	ldr	r2, [r3, #8]
 800074a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800074e:	e7b4      	b.n	80006ba <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000750:	685a      	ldr	r2, [r3, #4]
 8000752:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000756:	e7ca      	b.n	80006ee <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 8000758:	2001      	movs	r0, #1
 800075a:	e7ed      	b.n	8000738 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 800075c:	2001      	movs	r0, #1
}
 800075e:	bd10      	pop	{r4, pc}
 8000760:	40012300 	.word	0x40012300
 8000764:	0f000001 	.word	0x0f000001

08000768 <HAL_ADC_Stop_DMA>:
  __HAL_LOCK(hadc);
 8000768:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800076c:	2b01      	cmp	r3, #1
{
 800076e:	b510      	push	{r4, lr}
 8000770:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000772:	d024      	beq.n	80007be <HAL_ADC_Stop_DMA+0x56>
 8000774:	2301      	movs	r3, #1
 8000776:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 800077a:	6803      	ldr	r3, [r0, #0]
 800077c:	689a      	ldr	r2, [r3, #8]
 800077e:	f022 0201 	bic.w	r2, r2, #1
 8000782:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8000784:	689a      	ldr	r2, [r3, #8]
 8000786:	07d2      	lsls	r2, r2, #31
 8000788:	d417      	bmi.n	80007ba <HAL_ADC_Stop_DMA+0x52>
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800078a:	689a      	ldr	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800078c:	6b80      	ldr	r0, [r0, #56]	; 0x38
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800078e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000792:	609a      	str	r2, [r3, #8]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8000794:	f000 f914 	bl	80009c0 <HAL_DMA_Abort>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8000798:	6822      	ldr	r2, [r4, #0]
 800079a:	6853      	ldr	r3, [r2, #4]
 800079c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80007a0:	6053      	str	r3, [r2, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80007a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80007a4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80007a8:	f023 0301 	bic.w	r3, r3, #1
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80007b2:	2300      	movs	r3, #0
 80007b4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 80007b8:	bd10      	pop	{r4, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80007ba:	2000      	movs	r0, #0
 80007bc:	e7f9      	b.n	80007b2 <HAL_ADC_Stop_DMA+0x4a>
  __HAL_LOCK(hadc);
 80007be:	2002      	movs	r0, #2
}
 80007c0:	bd10      	pop	{r4, pc}
	...

080007c4 <HAL_ADC_ConfigChannel>:
{
 80007c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80007c6:	2300      	movs	r3, #0
 80007c8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80007ca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80007ce:	2b01      	cmp	r3, #1
 80007d0:	f000 8083 	beq.w	80008da <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 80007d4:	680d      	ldr	r5, [r1, #0]
 80007d6:	6804      	ldr	r4, [r0, #0]
 80007d8:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 80007da:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 80007dc:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 80007de:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 80007e2:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 80007e4:	d92a      	bls.n	800083c <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80007e6:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80007ea:	68e7      	ldr	r7, [r4, #12]
 80007ec:	3b1e      	subs	r3, #30
 80007ee:	f04f 0e07 	mov.w	lr, #7
 80007f2:	fa0e fe03 	lsl.w	lr, lr, r3
 80007f6:	ea27 070e 	bic.w	r7, r7, lr
 80007fa:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80007fc:	68e7      	ldr	r7, [r4, #12]
 80007fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000802:	433b      	orrs	r3, r7
 8000804:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 8000806:	684a      	ldr	r2, [r1, #4]
 8000808:	2a06      	cmp	r2, #6
 800080a:	ea4f 0382 	mov.w	r3, r2, lsl #2
 800080e:	d825      	bhi.n	800085c <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000810:	4413      	add	r3, r2
 8000812:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8000814:	1f59      	subs	r1, r3, #5
 8000816:	231f      	movs	r3, #31
 8000818:	408b      	lsls	r3, r1
 800081a:	ea27 0303 	bic.w	r3, r7, r3
 800081e:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000820:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8000822:	fa06 f101 	lsl.w	r1, r6, r1
 8000826:	4311      	orrs	r1, r2
 8000828:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800082a:	4b2d      	ldr	r3, [pc, #180]	; (80008e0 <HAL_ADC_ConfigChannel+0x11c>)
 800082c:	429c      	cmp	r4, r3
 800082e:	d034      	beq.n	800089a <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8000830:	2300      	movs	r3, #0
 8000832:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8000836:	4618      	mov	r0, r3
}
 8000838:	b003      	add	sp, #12
 800083a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800083c:	6927      	ldr	r7, [r4, #16]
 800083e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8000842:	f04f 0e07 	mov.w	lr, #7
 8000846:	fa0e fe03 	lsl.w	lr, lr, r3
 800084a:	ea27 070e 	bic.w	r7, r7, lr
 800084e:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000850:	6927      	ldr	r7, [r4, #16]
 8000852:	fa02 f303 	lsl.w	r3, r2, r3
 8000856:	433b      	orrs	r3, r7
 8000858:	6123      	str	r3, [r4, #16]
 800085a:	e7d4      	b.n	8000806 <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 800085c:	2a0c      	cmp	r2, #12
 800085e:	d80e      	bhi.n	800087e <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000860:	4413      	add	r3, r2
 8000862:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000864:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8000868:	231f      	movs	r3, #31
 800086a:	4093      	lsls	r3, r2
 800086c:	ea21 0303 	bic.w	r3, r1, r3
 8000870:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000872:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000874:	fa06 f202 	lsl.w	r2, r6, r2
 8000878:	431a      	orrs	r2, r3
 800087a:	6322      	str	r2, [r4, #48]	; 0x30
 800087c:	e7d5      	b.n	800082a <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800087e:	4413      	add	r3, r2
 8000880:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000882:	3b41      	subs	r3, #65	; 0x41
 8000884:	221f      	movs	r2, #31
 8000886:	409a      	lsls	r2, r3
 8000888:	ea21 0202 	bic.w	r2, r1, r2
 800088c:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800088e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000890:	fa06 f103 	lsl.w	r1, r6, r3
 8000894:	4311      	orrs	r1, r2
 8000896:	62e1      	str	r1, [r4, #44]	; 0x2c
 8000898:	e7c7      	b.n	800082a <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800089a:	2d12      	cmp	r5, #18
 800089c:	d104      	bne.n	80008a8 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800089e:	4a11      	ldr	r2, [pc, #68]	; (80008e4 <HAL_ADC_ConfigChannel+0x120>)
 80008a0:	6853      	ldr	r3, [r2, #4]
 80008a2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008a6:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80008a8:	f1a5 0310 	sub.w	r3, r5, #16
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d8bf      	bhi.n	8000830 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80008b0:	4a0c      	ldr	r2, [pc, #48]	; (80008e4 <HAL_ADC_ConfigChannel+0x120>)
 80008b2:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80008b4:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80008b6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80008ba:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80008bc:	d1b8      	bne.n	8000830 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80008be:	4b0a      	ldr	r3, [pc, #40]	; (80008e8 <HAL_ADC_ConfigChannel+0x124>)
 80008c0:	4a0a      	ldr	r2, [pc, #40]	; (80008ec <HAL_ADC_ConfigChannel+0x128>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	fbb3 f2f2 	udiv	r2, r3, r2
 80008c8:	230a      	movs	r3, #10
 80008ca:	4353      	muls	r3, r2
        counter--;
 80008cc:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80008ce:	9b01      	ldr	r3, [sp, #4]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d0ad      	beq.n	8000830 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 80008d4:	9b01      	ldr	r3, [sp, #4]
 80008d6:	3b01      	subs	r3, #1
 80008d8:	e7f8      	b.n	80008cc <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 80008da:	2002      	movs	r0, #2
 80008dc:	e7ac      	b.n	8000838 <HAL_ADC_ConfigChannel+0x74>
 80008de:	bf00      	nop
 80008e0:	40012000 	.word	0x40012000
 80008e4:	40012300 	.word	0x40012300
 80008e8:	20000028 	.word	0x20000028
 80008ec:	000f4240 	.word	0x000f4240

080008f0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008f0:	4a07      	ldr	r2, [pc, #28]	; (8000910 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80008f2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008f4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80008f8:	041b      	lsls	r3, r3, #16
 80008fa:	0c1b      	lsrs	r3, r3, #16
 80008fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000900:	0200      	lsls	r0, r0, #8
 8000902:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000906:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800090a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800090c:	60d3      	str	r3, [r2, #12]
 800090e:	4770      	bx	lr
 8000910:	e000ed00 	.word	0xe000ed00

08000914 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000914:	4b17      	ldr	r3, [pc, #92]	; (8000974 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000916:	b530      	push	{r4, r5, lr}
 8000918:	68dc      	ldr	r4, [r3, #12]
 800091a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800091e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000922:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000924:	2b04      	cmp	r3, #4
 8000926:	bf28      	it	cs
 8000928:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800092a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800092c:	f04f 0501 	mov.w	r5, #1
 8000930:	fa05 f303 	lsl.w	r3, r5, r3
 8000934:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000938:	bf8c      	ite	hi
 800093a:	3c03      	subhi	r4, #3
 800093c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800093e:	4019      	ands	r1, r3
 8000940:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000942:	fa05 f404 	lsl.w	r4, r5, r4
 8000946:	3c01      	subs	r4, #1
 8000948:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800094a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800094c:	ea42 0201 	orr.w	r2, r2, r1
 8000950:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000954:	bfaf      	iteee	ge
 8000956:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800095a:	f000 000f 	andlt.w	r0, r0, #15
 800095e:	4b06      	ldrlt	r3, [pc, #24]	; (8000978 <HAL_NVIC_SetPriority+0x64>)
 8000960:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000962:	bfa5      	ittet	ge
 8000964:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000968:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800096a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800096c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000970:	bd30      	pop	{r4, r5, pc}
 8000972:	bf00      	nop
 8000974:	e000ed00 	.word	0xe000ed00
 8000978:	e000ed14 	.word	0xe000ed14

0800097c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800097c:	0942      	lsrs	r2, r0, #5
 800097e:	2301      	movs	r3, #1
 8000980:	f000 001f 	and.w	r0, r0, #31
 8000984:	fa03 f000 	lsl.w	r0, r3, r0
 8000988:	4b01      	ldr	r3, [pc, #4]	; (8000990 <HAL_NVIC_EnableIRQ+0x14>)
 800098a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800098e:	4770      	bx	lr
 8000990:	e000e100 	.word	0xe000e100

08000994 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000994:	3801      	subs	r0, #1
 8000996:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800099a:	d20a      	bcs.n	80009b2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800099c:	4b06      	ldr	r3, [pc, #24]	; (80009b8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800099e:	4a07      	ldr	r2, [pc, #28]	; (80009bc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009a0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a2:	21f0      	movs	r1, #240	; 0xf0
 80009a4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009a8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009aa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009ac:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80009b2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	e000e010 	.word	0xe000e010
 80009bc:	e000ed00 	.word	0xe000ed00

080009c0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80009c0:	b570      	push	{r4, r5, r6, lr}
 80009c2:	4604      	mov	r4, r0
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80009c4:	6d85      	ldr	r5, [r0, #88]	; 0x58
  
  uint32_t tickstart = HAL_GetTick();
 80009c6:	f7ff fe25 	bl	8000614 <HAL_GetTick>
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80009ca:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 80009ce:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 80009d0:	4606      	mov	r6, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80009d2:	d006      	beq.n	80009e2 <HAL_DMA_Abort+0x22>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009d4:	2380      	movs	r3, #128	; 0x80
 80009d6:	6563      	str	r3, [r4, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80009d8:	2300      	movs	r3, #0
 80009da:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    
    return HAL_ERROR;
 80009de:	2001      	movs	r0, #1
 80009e0:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80009e2:	6823      	ldr	r3, [r4, #0]
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	f022 0216 	bic.w	r2, r2, #22
 80009ea:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80009ec:	695a      	ldr	r2, [r3, #20]
 80009ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80009f2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80009f4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80009f6:	b90a      	cbnz	r2, 80009fc <HAL_DMA_Abort+0x3c>
 80009f8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80009fa:	b11a      	cbz	r2, 8000a04 <HAL_DMA_Abort+0x44>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	f022 0208 	bic.w	r2, r2, #8
 8000a02:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000a04:	681a      	ldr	r2, [r3, #0]
 8000a06:	f022 0201 	bic.w	r2, r2, #1
 8000a0a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000a0c:	6823      	ldr	r3, [r4, #0]
 8000a0e:	6818      	ldr	r0, [r3, #0]
 8000a10:	f010 0001 	ands.w	r0, r0, #1
 8000a14:	d109      	bne.n	8000a2a <HAL_DMA_Abort+0x6a>
        return HAL_TIMEOUT;
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000a16:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8000a18:	233f      	movs	r3, #63	; 0x3f
 8000a1a:	4093      	lsls	r3, r2
 8000a1c:	60ab      	str	r3, [r5, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000a1e:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8000a20:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 8000a24:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  }
  return HAL_OK;
}
 8000a28:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000a2a:	f7ff fdf3 	bl	8000614 <HAL_GetTick>
 8000a2e:	1b80      	subs	r0, r0, r6
 8000a30:	2805      	cmp	r0, #5
 8000a32:	d9eb      	bls.n	8000a0c <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000a34:	2320      	movs	r3, #32
 8000a36:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000a38:	2003      	movs	r0, #3
        __HAL_UNLOCK(hdma);
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000a40:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8000a44:	bd70      	pop	{r4, r5, r6, pc}
	...

08000a48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a4c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a4e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a50:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000c00 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a54:	4a68      	ldr	r2, [pc, #416]	; (8000bf8 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a56:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8000c04 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a5a:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a5c:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000a5e:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a62:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000a64:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a68:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8000a6c:	45b6      	cmp	lr, r6
 8000a6e:	f040 80ae 	bne.w	8000bce <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a72:	684c      	ldr	r4, [r1, #4]
 8000a74:	f024 0710 	bic.w	r7, r4, #16
 8000a78:	2f02      	cmp	r7, #2
 8000a7a:	d116      	bne.n	8000aaa <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8000a7c:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000a80:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000a84:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000a88:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000a8c:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000a90:	f04f 0c0f 	mov.w	ip, #15
 8000a94:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000a98:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000a9c:	690d      	ldr	r5, [r1, #16]
 8000a9e:	fa05 f50b 	lsl.w	r5, r5, fp
 8000aa2:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000aa6:	f8ca 5020 	str.w	r5, [sl, #32]
 8000aaa:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000aae:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000ab0:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ab4:	fa05 f50a 	lsl.w	r5, r5, sl
 8000ab8:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000aba:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000abe:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ac2:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ac6:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ac8:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000acc:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000ace:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ad2:	d811      	bhi.n	8000af8 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000ad4:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ad6:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ada:	68cf      	ldr	r7, [r1, #12]
 8000adc:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000ae0:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000ae4:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8000ae6:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ae8:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000aec:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000af0:	409f      	lsls	r7, r3
 8000af2:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8000af6:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000af8:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000afa:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000afc:	688f      	ldr	r7, [r1, #8]
 8000afe:	fa07 f70a 	lsl.w	r7, r7, sl
 8000b02:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000b04:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b06:	00e5      	lsls	r5, r4, #3
 8000b08:	d561      	bpl.n	8000bce <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b0a:	f04f 0b00 	mov.w	fp, #0
 8000b0e:	f8cd b00c 	str.w	fp, [sp, #12]
 8000b12:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b16:	4d39      	ldr	r5, [pc, #228]	; (8000bfc <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b18:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000b1c:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000b20:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000b24:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000b28:	9703      	str	r7, [sp, #12]
 8000b2a:	9f03      	ldr	r7, [sp, #12]
 8000b2c:	f023 0703 	bic.w	r7, r3, #3
 8000b30:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000b34:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b38:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000b3c:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b40:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000b44:	f04f 0e0f 	mov.w	lr, #15
 8000b48:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b4c:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b4e:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b52:	d043      	beq.n	8000bdc <HAL_GPIO_Init+0x194>
 8000b54:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b58:	42a8      	cmp	r0, r5
 8000b5a:	d041      	beq.n	8000be0 <HAL_GPIO_Init+0x198>
 8000b5c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b60:	42a8      	cmp	r0, r5
 8000b62:	d03f      	beq.n	8000be4 <HAL_GPIO_Init+0x19c>
 8000b64:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b68:	42a8      	cmp	r0, r5
 8000b6a:	d03d      	beq.n	8000be8 <HAL_GPIO_Init+0x1a0>
 8000b6c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b70:	42a8      	cmp	r0, r5
 8000b72:	d03b      	beq.n	8000bec <HAL_GPIO_Init+0x1a4>
 8000b74:	4548      	cmp	r0, r9
 8000b76:	d03b      	beq.n	8000bf0 <HAL_GPIO_Init+0x1a8>
 8000b78:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000b7c:	42a8      	cmp	r0, r5
 8000b7e:	d039      	beq.n	8000bf4 <HAL_GPIO_Init+0x1ac>
 8000b80:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b84:	42a8      	cmp	r0, r5
 8000b86:	bf14      	ite	ne
 8000b88:	2508      	movne	r5, #8
 8000b8a:	2507      	moveq	r5, #7
 8000b8c:	fa05 f50c 	lsl.w	r5, r5, ip
 8000b90:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b94:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000b96:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000b98:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b9a:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000b9e:	bf0c      	ite	eq
 8000ba0:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000ba2:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000ba4:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000ba6:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ba8:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000bac:	bf0c      	ite	eq
 8000bae:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000bb0:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000bb2:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000bb4:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bb6:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000bba:	bf0c      	ite	eq
 8000bbc:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000bbe:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000bc0:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000bc2:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bc4:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000bc6:	bf54      	ite	pl
 8000bc8:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000bca:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000bcc:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bce:	3301      	adds	r3, #1
 8000bd0:	2b10      	cmp	r3, #16
 8000bd2:	f47f af44 	bne.w	8000a5e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000bd6:	b005      	add	sp, #20
 8000bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bdc:	465d      	mov	r5, fp
 8000bde:	e7d5      	b.n	8000b8c <HAL_GPIO_Init+0x144>
 8000be0:	2501      	movs	r5, #1
 8000be2:	e7d3      	b.n	8000b8c <HAL_GPIO_Init+0x144>
 8000be4:	2502      	movs	r5, #2
 8000be6:	e7d1      	b.n	8000b8c <HAL_GPIO_Init+0x144>
 8000be8:	2503      	movs	r5, #3
 8000bea:	e7cf      	b.n	8000b8c <HAL_GPIO_Init+0x144>
 8000bec:	2504      	movs	r5, #4
 8000bee:	e7cd      	b.n	8000b8c <HAL_GPIO_Init+0x144>
 8000bf0:	2505      	movs	r5, #5
 8000bf2:	e7cb      	b.n	8000b8c <HAL_GPIO_Init+0x144>
 8000bf4:	2506      	movs	r5, #6
 8000bf6:	e7c9      	b.n	8000b8c <HAL_GPIO_Init+0x144>
 8000bf8:	40013c00 	.word	0x40013c00
 8000bfc:	40020000 	.word	0x40020000
 8000c00:	40023800 	.word	0x40023800
 8000c04:	40021400 	.word	0x40021400

08000c08 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c08:	b10a      	cbz	r2, 8000c0e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000c0a:	6181      	str	r1, [r0, #24]
 8000c0c:	4770      	bx	lr
 8000c0e:	0409      	lsls	r1, r1, #16
 8000c10:	e7fb      	b.n	8000c0a <HAL_GPIO_WritePin+0x2>

08000c12 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000c12:	6943      	ldr	r3, [r0, #20]
 8000c14:	4059      	eors	r1, r3
 8000c16:	6141      	str	r1, [r0, #20]
 8000c18:	4770      	bx	lr
	...

08000c1c <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000c1c:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8000c1e:	4604      	mov	r4, r0
 8000c20:	2800      	cmp	r0, #0
 8000c22:	d062      	beq.n	8000cea <HAL_I2C_Init+0xce>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8000c24:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000c28:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000c2c:	b91b      	cbnz	r3, 8000c36 <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000c2e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000c32:	f001 fa41 	bl	80020b8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000c36:	6822      	ldr	r2, [r4, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000c38:	4e2d      	ldr	r6, [pc, #180]	; (8000cf0 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 8000c3a:	4d2e      	ldr	r5, [pc, #184]	; (8000cf4 <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000c3c:	2324      	movs	r3, #36	; 0x24
 8000c3e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000c42:	6813      	ldr	r3, [r2, #0]
 8000c44:	f023 0301 	bic.w	r3, r3, #1
 8000c48:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000c4a:	f000 fa9f 	bl	800118c <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000c4e:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8000c50:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000c52:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000c56:	42b3      	cmp	r3, r6
 8000c58:	bf84      	itt	hi
 8000c5a:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8000c5e:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8000c60:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000c62:	bf91      	iteee	ls
 8000c64:	1c69      	addls	r1, r5, #1
 8000c66:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8000c6a:	fbb1 f1f5 	udivhi	r1, r1, r5
 8000c6e:	3101      	addhi	r1, #1

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000c70:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8000c72:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000c74:	d821      	bhi.n	8000cba <HAL_I2C_Init+0x9e>
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c7c:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000c80:	2b03      	cmp	r3, #3
 8000c82:	bf98      	it	ls
 8000c84:	2004      	movls	r0, #4

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000c86:	6a21      	ldr	r1, [r4, #32]
 8000c88:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000c8a:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000c8c:	430b      	orrs	r3, r1
 8000c8e:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8000c90:	68e1      	ldr	r1, [r4, #12]
 8000c92:	6923      	ldr	r3, [r4, #16]
 8000c94:	430b      	orrs	r3, r1
 8000c96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8000c98:	69a1      	ldr	r1, [r4, #24]
 8000c9a:	6963      	ldr	r3, [r4, #20]
 8000c9c:	430b      	orrs	r3, r1
 8000c9e:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000ca0:	6813      	ldr	r3, [r2, #0]
 8000ca2:	f043 0301 	orr.w	r3, r3, #1
 8000ca6:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ca8:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000caa:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000cac:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000cae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000cb2:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000cb4:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
 8000cb8:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8000cba:	68a1      	ldr	r1, [r4, #8]
 8000cbc:	b949      	cbnz	r1, 8000cd2 <HAL_I2C_Init+0xb6>
 8000cbe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000cc2:	fbb0 f0f3 	udiv	r0, r0, r3
 8000cc6:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000cca:	b163      	cbz	r3, 8000ce6 <HAL_I2C_Init+0xca>
 8000ccc:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8000cd0:	e7d9      	b.n	8000c86 <HAL_I2C_Init+0x6a>
 8000cd2:	2119      	movs	r1, #25
 8000cd4:	434b      	muls	r3, r1
 8000cd6:	fbb0 f0f3 	udiv	r0, r0, r3
 8000cda:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8000cde:	b113      	cbz	r3, 8000ce6 <HAL_I2C_Init+0xca>
 8000ce0:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8000ce4:	e7cf      	b.n	8000c86 <HAL_I2C_Init+0x6a>
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	e7cd      	b.n	8000c86 <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 8000cea:	2001      	movs	r0, #1
}
 8000cec:	bd70      	pop	{r4, r5, r6, pc}
 8000cee:	bf00      	nop
 8000cf0:	000186a0 	.word	0x000186a0
 8000cf4:	000f4240 	.word	0x000f4240

08000cf8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cf8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cfc:	4604      	mov	r4, r0
 8000cfe:	b918      	cbnz	r0, 8000d08 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000d00:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000d02:	b002      	add	sp, #8
 8000d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d08:	6803      	ldr	r3, [r0, #0]
 8000d0a:	07dd      	lsls	r5, r3, #31
 8000d0c:	d410      	bmi.n	8000d30 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d0e:	6823      	ldr	r3, [r4, #0]
 8000d10:	0798      	lsls	r0, r3, #30
 8000d12:	d458      	bmi.n	8000dc6 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d14:	6823      	ldr	r3, [r4, #0]
 8000d16:	071a      	lsls	r2, r3, #28
 8000d18:	f100 809a 	bmi.w	8000e50 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d1c:	6823      	ldr	r3, [r4, #0]
 8000d1e:	075b      	lsls	r3, r3, #29
 8000d20:	f100 80b8 	bmi.w	8000e94 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d24:	69a2      	ldr	r2, [r4, #24]
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	f040 8119 	bne.w	8000f5e <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	e7e8      	b.n	8000d02 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d30:	4ba6      	ldr	r3, [pc, #664]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
 8000d32:	689a      	ldr	r2, [r3, #8]
 8000d34:	f002 020c 	and.w	r2, r2, #12
 8000d38:	2a04      	cmp	r2, #4
 8000d3a:	d007      	beq.n	8000d4c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d3c:	689a      	ldr	r2, [r3, #8]
 8000d3e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d42:	2a08      	cmp	r2, #8
 8000d44:	d10a      	bne.n	8000d5c <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	0259      	lsls	r1, r3, #9
 8000d4a:	d507      	bpl.n	8000d5c <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d4c:	4b9f      	ldr	r3, [pc, #636]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	039a      	lsls	r2, r3, #14
 8000d52:	d5dc      	bpl.n	8000d0e <HAL_RCC_OscConfig+0x16>
 8000d54:	6863      	ldr	r3, [r4, #4]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d1d9      	bne.n	8000d0e <HAL_RCC_OscConfig+0x16>
 8000d5a:	e7d1      	b.n	8000d00 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d5c:	6863      	ldr	r3, [r4, #4]
 8000d5e:	4d9b      	ldr	r5, [pc, #620]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
 8000d60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d64:	d111      	bne.n	8000d8a <HAL_RCC_OscConfig+0x92>
 8000d66:	682b      	ldr	r3, [r5, #0]
 8000d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d6c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d6e:	f7ff fc51 	bl	8000614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d72:	4d96      	ldr	r5, [pc, #600]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000d74:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d76:	682b      	ldr	r3, [r5, #0]
 8000d78:	039b      	lsls	r3, r3, #14
 8000d7a:	d4c8      	bmi.n	8000d0e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d7c:	f7ff fc4a 	bl	8000614 <HAL_GetTick>
 8000d80:	1b80      	subs	r0, r0, r6
 8000d82:	2864      	cmp	r0, #100	; 0x64
 8000d84:	d9f7      	bls.n	8000d76 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000d86:	2003      	movs	r0, #3
 8000d88:	e7bb      	b.n	8000d02 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d8e:	d104      	bne.n	8000d9a <HAL_RCC_OscConfig+0xa2>
 8000d90:	682b      	ldr	r3, [r5, #0]
 8000d92:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d96:	602b      	str	r3, [r5, #0]
 8000d98:	e7e5      	b.n	8000d66 <HAL_RCC_OscConfig+0x6e>
 8000d9a:	682a      	ldr	r2, [r5, #0]
 8000d9c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000da0:	602a      	str	r2, [r5, #0]
 8000da2:	682a      	ldr	r2, [r5, #0]
 8000da4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000da8:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d1df      	bne.n	8000d6e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8000dae:	f7ff fc31 	bl	8000614 <HAL_GetTick>
 8000db2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000db4:	682b      	ldr	r3, [r5, #0]
 8000db6:	039f      	lsls	r7, r3, #14
 8000db8:	d5a9      	bpl.n	8000d0e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dba:	f7ff fc2b 	bl	8000614 <HAL_GetTick>
 8000dbe:	1b80      	subs	r0, r0, r6
 8000dc0:	2864      	cmp	r0, #100	; 0x64
 8000dc2:	d9f7      	bls.n	8000db4 <HAL_RCC_OscConfig+0xbc>
 8000dc4:	e7df      	b.n	8000d86 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000dc6:	4b81      	ldr	r3, [pc, #516]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
 8000dc8:	689a      	ldr	r2, [r3, #8]
 8000dca:	f012 0f0c 	tst.w	r2, #12
 8000dce:	d007      	beq.n	8000de0 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000dd0:	689a      	ldr	r2, [r3, #8]
 8000dd2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000dd6:	2a08      	cmp	r2, #8
 8000dd8:	d111      	bne.n	8000dfe <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	025e      	lsls	r6, r3, #9
 8000dde:	d40e      	bmi.n	8000dfe <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000de0:	4b7a      	ldr	r3, [pc, #488]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	0795      	lsls	r5, r2, #30
 8000de6:	d502      	bpl.n	8000dee <HAL_RCC_OscConfig+0xf6>
 8000de8:	68e2      	ldr	r2, [r4, #12]
 8000dea:	2a01      	cmp	r2, #1
 8000dec:	d188      	bne.n	8000d00 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	6921      	ldr	r1, [r4, #16]
 8000df2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000df6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000dfa:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dfc:	e78a      	b.n	8000d14 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000dfe:	68e2      	ldr	r2, [r4, #12]
 8000e00:	4b73      	ldr	r3, [pc, #460]	; (8000fd0 <HAL_RCC_OscConfig+0x2d8>)
 8000e02:	b1b2      	cbz	r2, 8000e32 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000e04:	2201      	movs	r2, #1
 8000e06:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e08:	f7ff fc04 	bl	8000614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e0c:	4d6f      	ldr	r5, [pc, #444]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000e0e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e10:	682b      	ldr	r3, [r5, #0]
 8000e12:	0798      	lsls	r0, r3, #30
 8000e14:	d507      	bpl.n	8000e26 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e16:	682b      	ldr	r3, [r5, #0]
 8000e18:	6922      	ldr	r2, [r4, #16]
 8000e1a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000e1e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000e22:	602b      	str	r3, [r5, #0]
 8000e24:	e776      	b.n	8000d14 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e26:	f7ff fbf5 	bl	8000614 <HAL_GetTick>
 8000e2a:	1b80      	subs	r0, r0, r6
 8000e2c:	2802      	cmp	r0, #2
 8000e2e:	d9ef      	bls.n	8000e10 <HAL_RCC_OscConfig+0x118>
 8000e30:	e7a9      	b.n	8000d86 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000e32:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e34:	f7ff fbee 	bl	8000614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e38:	4d64      	ldr	r5, [pc, #400]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000e3a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e3c:	682b      	ldr	r3, [r5, #0]
 8000e3e:	0799      	lsls	r1, r3, #30
 8000e40:	f57f af68 	bpl.w	8000d14 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e44:	f7ff fbe6 	bl	8000614 <HAL_GetTick>
 8000e48:	1b80      	subs	r0, r0, r6
 8000e4a:	2802      	cmp	r0, #2
 8000e4c:	d9f6      	bls.n	8000e3c <HAL_RCC_OscConfig+0x144>
 8000e4e:	e79a      	b.n	8000d86 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000e50:	6962      	ldr	r2, [r4, #20]
 8000e52:	4b60      	ldr	r3, [pc, #384]	; (8000fd4 <HAL_RCC_OscConfig+0x2dc>)
 8000e54:	b17a      	cbz	r2, 8000e76 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000e56:	2201      	movs	r2, #1
 8000e58:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e5a:	f7ff fbdb 	bl	8000614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e5e:	4d5b      	ldr	r5, [pc, #364]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000e60:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e62:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e64:	079f      	lsls	r7, r3, #30
 8000e66:	f53f af59 	bmi.w	8000d1c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e6a:	f7ff fbd3 	bl	8000614 <HAL_GetTick>
 8000e6e:	1b80      	subs	r0, r0, r6
 8000e70:	2802      	cmp	r0, #2
 8000e72:	d9f6      	bls.n	8000e62 <HAL_RCC_OscConfig+0x16a>
 8000e74:	e787      	b.n	8000d86 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000e76:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e78:	f7ff fbcc 	bl	8000614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e7c:	4d53      	ldr	r5, [pc, #332]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000e7e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e80:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e82:	0798      	lsls	r0, r3, #30
 8000e84:	f57f af4a 	bpl.w	8000d1c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e88:	f7ff fbc4 	bl	8000614 <HAL_GetTick>
 8000e8c:	1b80      	subs	r0, r0, r6
 8000e8e:	2802      	cmp	r0, #2
 8000e90:	d9f6      	bls.n	8000e80 <HAL_RCC_OscConfig+0x188>
 8000e92:	e778      	b.n	8000d86 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e94:	4b4d      	ldr	r3, [pc, #308]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
 8000e96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e98:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000e9c:	d128      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e9e:	9201      	str	r2, [sp, #4]
 8000ea0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ea2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ea6:	641a      	str	r2, [r3, #64]	; 0x40
 8000ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eae:	9301      	str	r3, [sp, #4]
 8000eb0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000eb2:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eb4:	4d48      	ldr	r5, [pc, #288]	; (8000fd8 <HAL_RCC_OscConfig+0x2e0>)
 8000eb6:	682b      	ldr	r3, [r5, #0]
 8000eb8:	05d9      	lsls	r1, r3, #23
 8000eba:	d51b      	bpl.n	8000ef4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ebc:	68a3      	ldr	r3, [r4, #8]
 8000ebe:	4d43      	ldr	r5, [pc, #268]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d127      	bne.n	8000f14 <HAL_RCC_OscConfig+0x21c>
 8000ec4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ec6:	f043 0301 	orr.w	r3, r3, #1
 8000eca:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000ecc:	f7ff fba2 	bl	8000614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ed0:	4d3e      	ldr	r5, [pc, #248]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000ed2:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ed4:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ed8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000eda:	079b      	lsls	r3, r3, #30
 8000edc:	d539      	bpl.n	8000f52 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000ede:	2e00      	cmp	r6, #0
 8000ee0:	f43f af20 	beq.w	8000d24 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ee4:	4a39      	ldr	r2, [pc, #228]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
 8000ee6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000ee8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000eec:	6413      	str	r3, [r2, #64]	; 0x40
 8000eee:	e719      	b.n	8000d24 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000ef0:	2600      	movs	r6, #0
 8000ef2:	e7df      	b.n	8000eb4 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ef4:	682b      	ldr	r3, [r5, #0]
 8000ef6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000efa:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000efc:	f7ff fb8a 	bl	8000614 <HAL_GetTick>
 8000f00:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f02:	682b      	ldr	r3, [r5, #0]
 8000f04:	05da      	lsls	r2, r3, #23
 8000f06:	d4d9      	bmi.n	8000ebc <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f08:	f7ff fb84 	bl	8000614 <HAL_GetTick>
 8000f0c:	1bc0      	subs	r0, r0, r7
 8000f0e:	2802      	cmp	r0, #2
 8000f10:	d9f7      	bls.n	8000f02 <HAL_RCC_OscConfig+0x20a>
 8000f12:	e738      	b.n	8000d86 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f14:	2b05      	cmp	r3, #5
 8000f16:	d104      	bne.n	8000f22 <HAL_RCC_OscConfig+0x22a>
 8000f18:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f1a:	f043 0304 	orr.w	r3, r3, #4
 8000f1e:	672b      	str	r3, [r5, #112]	; 0x70
 8000f20:	e7d0      	b.n	8000ec4 <HAL_RCC_OscConfig+0x1cc>
 8000f22:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000f24:	f022 0201 	bic.w	r2, r2, #1
 8000f28:	672a      	str	r2, [r5, #112]	; 0x70
 8000f2a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000f2c:	f022 0204 	bic.w	r2, r2, #4
 8000f30:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d1ca      	bne.n	8000ecc <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000f36:	f7ff fb6d 	bl	8000614 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f3a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000f3e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f40:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f42:	0798      	lsls	r0, r3, #30
 8000f44:	d5cb      	bpl.n	8000ede <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f46:	f7ff fb65 	bl	8000614 <HAL_GetTick>
 8000f4a:	1bc0      	subs	r0, r0, r7
 8000f4c:	4540      	cmp	r0, r8
 8000f4e:	d9f7      	bls.n	8000f40 <HAL_RCC_OscConfig+0x248>
 8000f50:	e719      	b.n	8000d86 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f52:	f7ff fb5f 	bl	8000614 <HAL_GetTick>
 8000f56:	1bc0      	subs	r0, r0, r7
 8000f58:	4540      	cmp	r0, r8
 8000f5a:	d9bd      	bls.n	8000ed8 <HAL_RCC_OscConfig+0x1e0>
 8000f5c:	e713      	b.n	8000d86 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f5e:	4d1b      	ldr	r5, [pc, #108]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
 8000f60:	68ab      	ldr	r3, [r5, #8]
 8000f62:	f003 030c 	and.w	r3, r3, #12
 8000f66:	2b08      	cmp	r3, #8
 8000f68:	f43f aeca 	beq.w	8000d00 <HAL_RCC_OscConfig+0x8>
 8000f6c:	4e1b      	ldr	r6, [pc, #108]	; (8000fdc <HAL_RCC_OscConfig+0x2e4>)
 8000f6e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f70:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000f72:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f74:	d134      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000f76:	f7ff fb4d 	bl	8000614 <HAL_GetTick>
 8000f7a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f7c:	682b      	ldr	r3, [r5, #0]
 8000f7e:	0199      	lsls	r1, r3, #6
 8000f80:	d41e      	bmi.n	8000fc0 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f82:	6a22      	ldr	r2, [r4, #32]
 8000f84:	69e3      	ldr	r3, [r4, #28]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000f8a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000f8e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000f90:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000f94:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f96:	4c0d      	ldr	r4, [pc, #52]	; (8000fcc <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f98:	0852      	lsrs	r2, r2, #1
 8000f9a:	3a01      	subs	r2, #1
 8000f9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fa0:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000fa6:	f7ff fb35 	bl	8000614 <HAL_GetTick>
 8000faa:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fac:	6823      	ldr	r3, [r4, #0]
 8000fae:	019a      	lsls	r2, r3, #6
 8000fb0:	f53f aebc 	bmi.w	8000d2c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fb4:	f7ff fb2e 	bl	8000614 <HAL_GetTick>
 8000fb8:	1b40      	subs	r0, r0, r5
 8000fba:	2802      	cmp	r0, #2
 8000fbc:	d9f6      	bls.n	8000fac <HAL_RCC_OscConfig+0x2b4>
 8000fbe:	e6e2      	b.n	8000d86 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fc0:	f7ff fb28 	bl	8000614 <HAL_GetTick>
 8000fc4:	1bc0      	subs	r0, r0, r7
 8000fc6:	2802      	cmp	r0, #2
 8000fc8:	d9d8      	bls.n	8000f7c <HAL_RCC_OscConfig+0x284>
 8000fca:	e6dc      	b.n	8000d86 <HAL_RCC_OscConfig+0x8e>
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	42470000 	.word	0x42470000
 8000fd4:	42470e80 	.word	0x42470e80
 8000fd8:	40007000 	.word	0x40007000
 8000fdc:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000fe0:	f7ff fb18 	bl	8000614 <HAL_GetTick>
 8000fe4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fe6:	682b      	ldr	r3, [r5, #0]
 8000fe8:	019b      	lsls	r3, r3, #6
 8000fea:	f57f ae9f 	bpl.w	8000d2c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fee:	f7ff fb11 	bl	8000614 <HAL_GetTick>
 8000ff2:	1b00      	subs	r0, r0, r4
 8000ff4:	2802      	cmp	r0, #2
 8000ff6:	d9f6      	bls.n	8000fe6 <HAL_RCC_OscConfig+0x2ee>
 8000ff8:	e6c5      	b.n	8000d86 <HAL_RCC_OscConfig+0x8e>
 8000ffa:	bf00      	nop

08000ffc <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ffc:	4913      	ldr	r1, [pc, #76]	; (800104c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000ffe:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001000:	688b      	ldr	r3, [r1, #8]
 8001002:	f003 030c 	and.w	r3, r3, #12
 8001006:	2b04      	cmp	r3, #4
 8001008:	d003      	beq.n	8001012 <HAL_RCC_GetSysClockFreq+0x16>
 800100a:	2b08      	cmp	r3, #8
 800100c:	d003      	beq.n	8001016 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800100e:	4810      	ldr	r0, [pc, #64]	; (8001050 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001010:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001012:	4810      	ldr	r0, [pc, #64]	; (8001054 <HAL_RCC_GetSysClockFreq+0x58>)
 8001014:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001016:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001018:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800101a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800101c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001020:	bf14      	ite	ne
 8001022:	480c      	ldrne	r0, [pc, #48]	; (8001054 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001024:	480a      	ldreq	r0, [pc, #40]	; (8001050 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001026:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800102a:	bf18      	it	ne
 800102c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800102e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001032:	fba1 0100 	umull	r0, r1, r1, r0
 8001036:	f7ff f91b 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800103a:	4b04      	ldr	r3, [pc, #16]	; (800104c <HAL_RCC_GetSysClockFreq+0x50>)
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001042:	3301      	adds	r3, #1
 8001044:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001046:	fbb0 f0f3 	udiv	r0, r0, r3
 800104a:	bd08      	pop	{r3, pc}
 800104c:	40023800 	.word	0x40023800
 8001050:	00f42400 	.word	0x00f42400
 8001054:	007a1200 	.word	0x007a1200

08001058 <HAL_RCC_ClockConfig>:
{
 8001058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800105c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 800105e:	4604      	mov	r4, r0
 8001060:	b910      	cbnz	r0, 8001068 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001062:	2001      	movs	r0, #1
 8001064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001068:	4b44      	ldr	r3, [pc, #272]	; (800117c <HAL_RCC_ClockConfig+0x124>)
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	f002 020f 	and.w	r2, r2, #15
 8001070:	428a      	cmp	r2, r1
 8001072:	d328      	bcc.n	80010c6 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001074:	6821      	ldr	r1, [r4, #0]
 8001076:	078f      	lsls	r7, r1, #30
 8001078:	d42d      	bmi.n	80010d6 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800107a:	07c8      	lsls	r0, r1, #31
 800107c:	d440      	bmi.n	8001100 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800107e:	4b3f      	ldr	r3, [pc, #252]	; (800117c <HAL_RCC_ClockConfig+0x124>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	f002 020f 	and.w	r2, r2, #15
 8001086:	4295      	cmp	r5, r2
 8001088:	d366      	bcc.n	8001158 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800108a:	6822      	ldr	r2, [r4, #0]
 800108c:	0751      	lsls	r1, r2, #29
 800108e:	d46c      	bmi.n	800116a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001090:	0713      	lsls	r3, r2, #28
 8001092:	d507      	bpl.n	80010a4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001094:	4a3a      	ldr	r2, [pc, #232]	; (8001180 <HAL_RCC_ClockConfig+0x128>)
 8001096:	6921      	ldr	r1, [r4, #16]
 8001098:	6893      	ldr	r3, [r2, #8]
 800109a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800109e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80010a2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010a4:	f7ff ffaa 	bl	8000ffc <HAL_RCC_GetSysClockFreq>
 80010a8:	4b35      	ldr	r3, [pc, #212]	; (8001180 <HAL_RCC_ClockConfig+0x128>)
 80010aa:	4a36      	ldr	r2, [pc, #216]	; (8001184 <HAL_RCC_ClockConfig+0x12c>)
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010b2:	5cd3      	ldrb	r3, [r2, r3]
 80010b4:	40d8      	lsrs	r0, r3
 80010b6:	4b34      	ldr	r3, [pc, #208]	; (8001188 <HAL_RCC_ClockConfig+0x130>)
 80010b8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80010ba:	2000      	movs	r0, #0
 80010bc:	f7ff fa60 	bl	8000580 <HAL_InitTick>
  return HAL_OK;
 80010c0:	2000      	movs	r0, #0
 80010c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010c6:	b2ca      	uxtb	r2, r1
 80010c8:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f003 030f 	and.w	r3, r3, #15
 80010d0:	4299      	cmp	r1, r3
 80010d2:	d1c6      	bne.n	8001062 <HAL_RCC_ClockConfig+0xa>
 80010d4:	e7ce      	b.n	8001074 <HAL_RCC_ClockConfig+0x1c>
 80010d6:	4b2a      	ldr	r3, [pc, #168]	; (8001180 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010d8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010dc:	bf1e      	ittt	ne
 80010de:	689a      	ldrne	r2, [r3, #8]
 80010e0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 80010e4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010e6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010e8:	bf42      	ittt	mi
 80010ea:	689a      	ldrmi	r2, [r3, #8]
 80010ec:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 80010f0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	68a0      	ldr	r0, [r4, #8]
 80010f6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80010fa:	4302      	orrs	r2, r0
 80010fc:	609a      	str	r2, [r3, #8]
 80010fe:	e7bc      	b.n	800107a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001100:	6862      	ldr	r2, [r4, #4]
 8001102:	4b1f      	ldr	r3, [pc, #124]	; (8001180 <HAL_RCC_ClockConfig+0x128>)
 8001104:	2a01      	cmp	r2, #1
 8001106:	d11d      	bne.n	8001144 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800110e:	d0a8      	beq.n	8001062 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001110:	4e1b      	ldr	r6, [pc, #108]	; (8001180 <HAL_RCC_ClockConfig+0x128>)
 8001112:	68b3      	ldr	r3, [r6, #8]
 8001114:	f023 0303 	bic.w	r3, r3, #3
 8001118:	4313      	orrs	r3, r2
 800111a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800111c:	f7ff fa7a 	bl	8000614 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001120:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001124:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001126:	68b3      	ldr	r3, [r6, #8]
 8001128:	6862      	ldr	r2, [r4, #4]
 800112a:	f003 030c 	and.w	r3, r3, #12
 800112e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001132:	d0a4      	beq.n	800107e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001134:	f7ff fa6e 	bl	8000614 <HAL_GetTick>
 8001138:	1bc0      	subs	r0, r0, r7
 800113a:	4540      	cmp	r0, r8
 800113c:	d9f3      	bls.n	8001126 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800113e:	2003      	movs	r0, #3
}
 8001140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001144:	1e91      	subs	r1, r2, #2
 8001146:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001148:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800114a:	d802      	bhi.n	8001152 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800114c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001150:	e7dd      	b.n	800110e <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001152:	f013 0f02 	tst.w	r3, #2
 8001156:	e7da      	b.n	800110e <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001158:	b2ea      	uxtb	r2, r5
 800115a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f003 030f 	and.w	r3, r3, #15
 8001162:	429d      	cmp	r5, r3
 8001164:	f47f af7d 	bne.w	8001062 <HAL_RCC_ClockConfig+0xa>
 8001168:	e78f      	b.n	800108a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800116a:	4905      	ldr	r1, [pc, #20]	; (8001180 <HAL_RCC_ClockConfig+0x128>)
 800116c:	68e0      	ldr	r0, [r4, #12]
 800116e:	688b      	ldr	r3, [r1, #8]
 8001170:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001174:	4303      	orrs	r3, r0
 8001176:	608b      	str	r3, [r1, #8]
 8001178:	e78a      	b.n	8001090 <HAL_RCC_ClockConfig+0x38>
 800117a:	bf00      	nop
 800117c:	40023c00 	.word	0x40023c00
 8001180:	40023800 	.word	0x40023800
 8001184:	08003be8 	.word	0x08003be8
 8001188:	20000028 	.word	0x20000028

0800118c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800118c:	4b04      	ldr	r3, [pc, #16]	; (80011a0 <HAL_RCC_GetPCLK1Freq+0x14>)
 800118e:	4a05      	ldr	r2, [pc, #20]	; (80011a4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001196:	5cd3      	ldrb	r3, [r2, r3]
 8001198:	4a03      	ldr	r2, [pc, #12]	; (80011a8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800119a:	6810      	ldr	r0, [r2, #0]
}
 800119c:	40d8      	lsrs	r0, r3
 800119e:	4770      	bx	lr
 80011a0:	40023800 	.word	0x40023800
 80011a4:	08003bf8 	.word	0x08003bf8
 80011a8:	20000028 	.word	0x20000028

080011ac <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80011ac:	4b04      	ldr	r3, [pc, #16]	; (80011c0 <HAL_RCC_GetPCLK2Freq+0x14>)
 80011ae:	4a05      	ldr	r2, [pc, #20]	; (80011c4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80011b6:	5cd3      	ldrb	r3, [r2, r3]
 80011b8:	4a03      	ldr	r2, [pc, #12]	; (80011c8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80011ba:	6810      	ldr	r0, [r2, #0]
}
 80011bc:	40d8      	lsrs	r0, r3
 80011be:	4770      	bx	lr
 80011c0:	40023800 	.word	0x40023800
 80011c4:	08003bf8 	.word	0x08003bf8
 80011c8:	20000028 	.word	0x20000028

080011cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80011cc:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80011ce:	4604      	mov	r4, r0
 80011d0:	2800      	cmp	r0, #0
 80011d2:	d036      	beq.n	8001242 <HAL_SPI_Init+0x76>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011d4:	2300      	movs	r3, #0
 80011d6:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 80011d8:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80011dc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80011e0:	b91b      	cbnz	r3, 80011ea <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80011e2:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80011e6:	f001 fa77 	bl	80026d8 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80011ea:	6821      	ldr	r1, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80011ec:	68a0      	ldr	r0, [r4, #8]
 80011ee:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 80011f0:	2302      	movs	r3, #2
 80011f2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80011f6:	680b      	ldr	r3, [r1, #0]
 80011f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011fc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80011fe:	6863      	ldr	r3, [r4, #4]
 8001200:	4303      	orrs	r3, r0
 8001202:	68e0      	ldr	r0, [r4, #12]
 8001204:	4303      	orrs	r3, r0
 8001206:	6920      	ldr	r0, [r4, #16]
 8001208:	4303      	orrs	r3, r0
 800120a:	6960      	ldr	r0, [r4, #20]
 800120c:	4303      	orrs	r3, r0
 800120e:	69e0      	ldr	r0, [r4, #28]
 8001210:	4303      	orrs	r3, r0
 8001212:	6a20      	ldr	r0, [r4, #32]
 8001214:	4303      	orrs	r3, r0
 8001216:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001218:	4303      	orrs	r3, r0
 800121a:	f402 7000 	and.w	r0, r2, #512	; 0x200
 800121e:	4303      	orrs	r3, r0
 8001220:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001222:	0c12      	lsrs	r2, r2, #16
 8001224:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001226:	f002 0204 	and.w	r2, r2, #4
 800122a:	431a      	orrs	r2, r3
 800122c:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800122e:	69cb      	ldr	r3, [r1, #28]
 8001230:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001234:	61cb      	str	r3, [r1, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001236:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8001238:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800123a:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800123c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8001240:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001242:	2001      	movs	r0, #1
}
 8001244:	bd10      	pop	{r4, pc}
	...

08001248 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001248:	6a03      	ldr	r3, [r0, #32]
 800124a:	f023 0301 	bic.w	r3, r3, #1
 800124e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001250:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8001252:	6842      	ldr	r2, [r0, #4]
{
 8001254:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001256:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001258:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800125a:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800125e:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001260:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001262:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001266:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001268:	4c0c      	ldr	r4, [pc, #48]	; (800129c <TIM_OC1_SetConfig+0x54>)
 800126a:	42a0      	cmp	r0, r4
 800126c:	d009      	beq.n	8001282 <TIM_OC1_SetConfig+0x3a>
 800126e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001272:	42a0      	cmp	r0, r4
 8001274:	d005      	beq.n	8001282 <TIM_OC1_SetConfig+0x3a>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001276:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001278:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800127a:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 800127c:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800127e:	6203      	str	r3, [r0, #32]
} 
 8001280:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= OC_Config->OCNPolarity;
 8001282:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8001284:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001286:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800128a:	4323      	orrs	r3, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 800128c:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800128e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001292:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001294:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001298:	4322      	orrs	r2, r4
 800129a:	e7ec      	b.n	8001276 <TIM_OC1_SetConfig+0x2e>
 800129c:	40010000 	.word	0x40010000

080012a0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80012a0:	6a03      	ldr	r3, [r0, #32]
 80012a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012a6:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80012a8:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80012aa:	6842      	ldr	r2, [r0, #4]
{
 80012ac:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80012ae:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80012b0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80012b2:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80012b6:	4325      	orrs	r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80012b8:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80012ba:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80012be:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80012c2:	4c0e      	ldr	r4, [pc, #56]	; (80012fc <TIM_OC3_SetConfig+0x5c>)
 80012c4:	42a0      	cmp	r0, r4
 80012c6:	d009      	beq.n	80012dc <TIM_OC3_SetConfig+0x3c>
 80012c8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80012cc:	42a0      	cmp	r0, r4
 80012ce:	d005      	beq.n	80012dc <TIM_OC3_SetConfig+0x3c>
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80012d0:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80012d2:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80012d4:	61c5      	str	r5, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80012d6:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80012d8:	6203      	str	r3, [r0, #32]
}
 80012da:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80012dc:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80012de:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80012e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80012e4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80012e8:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80012ea:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80012ee:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80012f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80012f4:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80012f8:	e7ea      	b.n	80012d0 <TIM_OC3_SetConfig+0x30>
 80012fa:	bf00      	nop
 80012fc:	40010000 	.word	0x40010000

08001300 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001300:	6a03      	ldr	r3, [r0, #32]
 8001302:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001306:	6203      	str	r3, [r0, #32]
{
 8001308:	b530      	push	{r4, r5, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800130a:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800130c:	6843      	ldr	r3, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800130e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001310:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001312:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001316:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800131a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800131c:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001320:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001324:	4d09      	ldr	r5, [pc, #36]	; (800134c <TIM_OC4_SetConfig+0x4c>)
 8001326:	42a8      	cmp	r0, r5
 8001328:	d009      	beq.n	800133e <TIM_OC4_SetConfig+0x3e>
 800132a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800132e:	42a8      	cmp	r0, r5
 8001330:	d005      	beq.n	800133e <TIM_OC4_SetConfig+0x3e>
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001332:	6043      	str	r3, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001334:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001336:	61c2      	str	r2, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001338:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800133a:	6204      	str	r4, [r0, #32]
}
 800133c:	bd30      	pop	{r4, r5, pc}
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800133e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001340:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001344:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8001348:	e7f3      	b.n	8001332 <TIM_OC4_SetConfig+0x32>
 800134a:	bf00      	nop
 800134c:	40010000 	.word	0x40010000

08001350 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001350:	6803      	ldr	r3, [r0, #0]
 8001352:	68da      	ldr	r2, [r3, #12]
 8001354:	f042 0201 	orr.w	r2, r2, #1
 8001358:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	f042 0201 	orr.w	r2, r2, #1
 8001360:	601a      	str	r2, [r3, #0]
}
 8001362:	2000      	movs	r0, #0
 8001364:	4770      	bx	lr

08001366 <HAL_TIM_PWM_MspInit>:
 8001366:	4770      	bx	lr

08001368 <HAL_TIM_Encoder_Start>:
{
 8001368:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 800136a:	b189      	cbz	r1, 8001390 <HAL_TIM_Encoder_Start+0x28>
 800136c:	2904      	cmp	r1, #4
 800136e:	d007      	beq.n	8001380 <HAL_TIM_Encoder_Start+0x18>
  TIMx->CCER &= ~tmp;
 8001370:	6a1a      	ldr	r2, [r3, #32]
 8001372:	f022 0201 	bic.w	r2, r2, #1
 8001376:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001378:	6a1a      	ldr	r2, [r3, #32]
 800137a:	f042 0201 	orr.w	r2, r2, #1
 800137e:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8001380:	6a1a      	ldr	r2, [r3, #32]
 8001382:	f022 0210 	bic.w	r2, r2, #16
 8001386:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001388:	6a1a      	ldr	r2, [r3, #32]
 800138a:	f042 0210 	orr.w	r2, r2, #16
 800138e:	e006      	b.n	800139e <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 8001390:	6a1a      	ldr	r2, [r3, #32]
 8001392:	f022 0201 	bic.w	r2, r2, #1
 8001396:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001398:	6a1a      	ldr	r2, [r3, #32]
 800139a:	f042 0201 	orr.w	r2, r2, #1
 800139e:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	f042 0201 	orr.w	r2, r2, #1
 80013a6:	601a      	str	r2, [r3, #0]
}
 80013a8:	2000      	movs	r0, #0
 80013aa:	4770      	bx	lr

080013ac <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80013ac:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80013b0:	2b01      	cmp	r3, #1
{
 80013b2:	b570      	push	{r4, r5, r6, lr}
 80013b4:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80013b8:	d01c      	beq.n	80013f4 <HAL_TIM_ConfigClockSource+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 80013ba:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  tmpsmcr = htim->Instance->SMCR;
 80013be:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 80013c0:	2201      	movs	r2, #1
 80013c2:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 80013c6:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80013c8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80013cc:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80013d0:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80013d2:	680a      	ldr	r2, [r1, #0]
 80013d4:	2a40      	cmp	r2, #64	; 0x40
 80013d6:	d079      	beq.n	80014cc <HAL_TIM_ConfigClockSource+0x120>
 80013d8:	d819      	bhi.n	800140e <HAL_TIM_ConfigClockSource+0x62>
 80013da:	2a10      	cmp	r2, #16
 80013dc:	f000 8093 	beq.w	8001506 <HAL_TIM_ConfigClockSource+0x15a>
 80013e0:	d80a      	bhi.n	80013f8 <HAL_TIM_ConfigClockSource+0x4c>
 80013e2:	2a00      	cmp	r2, #0
 80013e4:	f000 8089 	beq.w	80014fa <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 80013e8:	2301      	movs	r3, #1
 80013ea:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80013ee:	2300      	movs	r3, #0
 80013f0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80013f4:	4618      	mov	r0, r3
}
 80013f6:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80013f8:	2a20      	cmp	r2, #32
 80013fa:	f000 808a 	beq.w	8001512 <HAL_TIM_ConfigClockSource+0x166>
 80013fe:	2a30      	cmp	r2, #48	; 0x30
 8001400:	d1f2      	bne.n	80013e8 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001402:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001404:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001408:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 800140c:	e036      	b.n	800147c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800140e:	2a70      	cmp	r2, #112	; 0x70
 8001410:	d036      	beq.n	8001480 <HAL_TIM_ConfigClockSource+0xd4>
 8001412:	d81b      	bhi.n	800144c <HAL_TIM_ConfigClockSource+0xa0>
 8001414:	2a50      	cmp	r2, #80	; 0x50
 8001416:	d042      	beq.n	800149e <HAL_TIM_ConfigClockSource+0xf2>
 8001418:	2a60      	cmp	r2, #96	; 0x60
 800141a:	d1e5      	bne.n	80013e8 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800141c:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 800141e:	684d      	ldr	r5, [r1, #4]
 8001420:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001422:	f024 0410 	bic.w	r4, r4, #16
 8001426:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001428:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800142a:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800142c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001430:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001434:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001438:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800143c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800143e:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001440:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001442:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001446:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 800144a:	e017      	b.n	800147c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800144c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001450:	d011      	beq.n	8001476 <HAL_TIM_ConfigClockSource+0xca>
 8001452:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001456:	d1c7      	bne.n	80013e8 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001458:	688a      	ldr	r2, [r1, #8]
 800145a:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800145c:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800145e:	68c9      	ldr	r1, [r1, #12]
 8001460:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001462:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001466:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800146a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800146c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800146e:	689a      	ldr	r2, [r3, #8]
 8001470:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001474:	e002      	b.n	800147c <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001476:	689a      	ldr	r2, [r3, #8]
 8001478:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800147c:	609a      	str	r2, [r3, #8]
 800147e:	e7b3      	b.n	80013e8 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001480:	688a      	ldr	r2, [r1, #8]
 8001482:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001484:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8001486:	68c9      	ldr	r1, [r1, #12]
 8001488:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800148a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800148e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001492:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001494:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001496:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001498:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800149c:	e7ee      	b.n	800147c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800149e:	684c      	ldr	r4, [r1, #4]
 80014a0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80014a2:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80014a4:	6a1d      	ldr	r5, [r3, #32]
 80014a6:	f025 0501 	bic.w	r5, r5, #1
 80014aa:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80014ac:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80014ae:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80014b2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80014b6:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80014ba:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80014bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80014be:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80014c0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80014c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80014c6:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 80014ca:	e7d7      	b.n	800147c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80014cc:	684c      	ldr	r4, [r1, #4]
 80014ce:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80014d0:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80014d2:	6a1d      	ldr	r5, [r3, #32]
 80014d4:	f025 0501 	bic.w	r5, r5, #1
 80014d8:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80014da:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80014dc:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80014e0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80014e4:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80014e8:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 80014ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80014ec:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80014ee:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80014f0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80014f4:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80014f8:	e7c0      	b.n	800147c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80014fa:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80014fc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001500:	f042 0207 	orr.w	r2, r2, #7
 8001504:	e7ba      	b.n	800147c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001506:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001508:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 800150c:	f042 0217 	orr.w	r2, r2, #23
 8001510:	e7b4      	b.n	800147c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001512:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001514:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8001518:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 800151c:	e7ae      	b.n	800147c <HAL_TIM_ConfigClockSource+0xd0>

0800151e <HAL_TIM_OC_DelayElapsedCallback>:
 800151e:	4770      	bx	lr

08001520 <HAL_TIM_IC_CaptureCallback>:
 8001520:	4770      	bx	lr

08001522 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001522:	4770      	bx	lr

08001524 <HAL_TIM_TriggerCallback>:
 8001524:	4770      	bx	lr

08001526 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001526:	6803      	ldr	r3, [r0, #0]
 8001528:	691a      	ldr	r2, [r3, #16]
 800152a:	0791      	lsls	r1, r2, #30
{
 800152c:	b510      	push	{r4, lr}
 800152e:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001530:	d50e      	bpl.n	8001550 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001532:	68da      	ldr	r2, [r3, #12]
 8001534:	0792      	lsls	r2, r2, #30
 8001536:	d50b      	bpl.n	8001550 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001538:	f06f 0202 	mvn.w	r2, #2
 800153c:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800153e:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001540:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001542:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001544:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001546:	d077      	beq.n	8001638 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001548:	f7ff ffea 	bl	8001520 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800154c:	2300      	movs	r3, #0
 800154e:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001550:	6823      	ldr	r3, [r4, #0]
 8001552:	691a      	ldr	r2, [r3, #16]
 8001554:	0750      	lsls	r0, r2, #29
 8001556:	d510      	bpl.n	800157a <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001558:	68da      	ldr	r2, [r3, #12]
 800155a:	0751      	lsls	r1, r2, #29
 800155c:	d50d      	bpl.n	800157a <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800155e:	f06f 0204 	mvn.w	r2, #4
 8001562:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001564:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001566:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001568:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800156c:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 800156e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001570:	d068      	beq.n	8001644 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001572:	f7ff ffd5 	bl	8001520 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001576:	2300      	movs	r3, #0
 8001578:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800157a:	6823      	ldr	r3, [r4, #0]
 800157c:	691a      	ldr	r2, [r3, #16]
 800157e:	0712      	lsls	r2, r2, #28
 8001580:	d50f      	bpl.n	80015a2 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001582:	68da      	ldr	r2, [r3, #12]
 8001584:	0710      	lsls	r0, r2, #28
 8001586:	d50c      	bpl.n	80015a2 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001588:	f06f 0208 	mvn.w	r2, #8
 800158c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800158e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001590:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001592:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001594:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8001596:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001598:	d05a      	beq.n	8001650 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800159a:	f7ff ffc1 	bl	8001520 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800159e:	2300      	movs	r3, #0
 80015a0:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80015a2:	6823      	ldr	r3, [r4, #0]
 80015a4:	691a      	ldr	r2, [r3, #16]
 80015a6:	06d2      	lsls	r2, r2, #27
 80015a8:	d510      	bpl.n	80015cc <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80015aa:	68da      	ldr	r2, [r3, #12]
 80015ac:	06d0      	lsls	r0, r2, #27
 80015ae:	d50d      	bpl.n	80015cc <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80015b0:	f06f 0210 	mvn.w	r2, #16
 80015b4:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80015b6:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80015b8:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80015ba:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80015be:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 80015c0:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80015c2:	d04b      	beq.n	800165c <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80015c4:	f7ff ffac 	bl	8001520 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015c8:	2300      	movs	r3, #0
 80015ca:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80015cc:	6823      	ldr	r3, [r4, #0]
 80015ce:	691a      	ldr	r2, [r3, #16]
 80015d0:	07d1      	lsls	r1, r2, #31
 80015d2:	d508      	bpl.n	80015e6 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80015d4:	68da      	ldr	r2, [r3, #12]
 80015d6:	07d2      	lsls	r2, r2, #31
 80015d8:	d505      	bpl.n	80015e6 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80015da:	f06f 0201 	mvn.w	r2, #1
 80015de:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80015e0:	4620      	mov	r0, r4
 80015e2:	f000 fe77 	bl	80022d4 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80015e6:	6823      	ldr	r3, [r4, #0]
 80015e8:	691a      	ldr	r2, [r3, #16]
 80015ea:	0610      	lsls	r0, r2, #24
 80015ec:	d508      	bpl.n	8001600 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80015ee:	68da      	ldr	r2, [r3, #12]
 80015f0:	0611      	lsls	r1, r2, #24
 80015f2:	d505      	bpl.n	8001600 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80015f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80015f8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80015fa:	4620      	mov	r0, r4
 80015fc:	f000 f9f3 	bl	80019e6 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001600:	6823      	ldr	r3, [r4, #0]
 8001602:	691a      	ldr	r2, [r3, #16]
 8001604:	0652      	lsls	r2, r2, #25
 8001606:	d508      	bpl.n	800161a <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001608:	68da      	ldr	r2, [r3, #12]
 800160a:	0650      	lsls	r0, r2, #25
 800160c:	d505      	bpl.n	800161a <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800160e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001612:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001614:	4620      	mov	r0, r4
 8001616:	f7ff ff85 	bl	8001524 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800161a:	6823      	ldr	r3, [r4, #0]
 800161c:	691a      	ldr	r2, [r3, #16]
 800161e:	0691      	lsls	r1, r2, #26
 8001620:	d522      	bpl.n	8001668 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001622:	68da      	ldr	r2, [r3, #12]
 8001624:	0692      	lsls	r2, r2, #26
 8001626:	d51f      	bpl.n	8001668 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001628:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800162c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800162e:	611a      	str	r2, [r3, #16]
}
 8001630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8001634:	f000 b9d6 	b.w	80019e4 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001638:	f7ff ff71 	bl	800151e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800163c:	4620      	mov	r0, r4
 800163e:	f7ff ff70 	bl	8001522 <HAL_TIM_PWM_PulseFinishedCallback>
 8001642:	e783      	b.n	800154c <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001644:	f7ff ff6b 	bl	800151e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001648:	4620      	mov	r0, r4
 800164a:	f7ff ff6a 	bl	8001522 <HAL_TIM_PWM_PulseFinishedCallback>
 800164e:	e792      	b.n	8001576 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001650:	f7ff ff65 	bl	800151e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001654:	4620      	mov	r0, r4
 8001656:	f7ff ff64 	bl	8001522 <HAL_TIM_PWM_PulseFinishedCallback>
 800165a:	e7a0      	b.n	800159e <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800165c:	f7ff ff5f 	bl	800151e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001660:	4620      	mov	r0, r4
 8001662:	f7ff ff5e 	bl	8001522 <HAL_TIM_PWM_PulseFinishedCallback>
 8001666:	e7af      	b.n	80015c8 <HAL_TIM_IRQHandler+0xa2>
 8001668:	bd10      	pop	{r4, pc}
	...

0800166c <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800166c:	4a2e      	ldr	r2, [pc, #184]	; (8001728 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 800166e:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001670:	4290      	cmp	r0, r2
 8001672:	d012      	beq.n	800169a <TIM_Base_SetConfig+0x2e>
 8001674:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001678:	d00f      	beq.n	800169a <TIM_Base_SetConfig+0x2e>
 800167a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800167e:	4290      	cmp	r0, r2
 8001680:	d00b      	beq.n	800169a <TIM_Base_SetConfig+0x2e>
 8001682:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001686:	4290      	cmp	r0, r2
 8001688:	d007      	beq.n	800169a <TIM_Base_SetConfig+0x2e>
 800168a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800168e:	4290      	cmp	r0, r2
 8001690:	d003      	beq.n	800169a <TIM_Base_SetConfig+0x2e>
 8001692:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001696:	4290      	cmp	r0, r2
 8001698:	d11d      	bne.n	80016d6 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 800169a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800169c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80016a0:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80016a2:	4a21      	ldr	r2, [pc, #132]	; (8001728 <TIM_Base_SetConfig+0xbc>)
 80016a4:	4290      	cmp	r0, r2
 80016a6:	d104      	bne.n	80016b2 <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016a8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80016aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016ae:	4313      	orrs	r3, r2
 80016b0:	e028      	b.n	8001704 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80016b2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80016b6:	d0f7      	beq.n	80016a8 <TIM_Base_SetConfig+0x3c>
 80016b8:	4a1c      	ldr	r2, [pc, #112]	; (800172c <TIM_Base_SetConfig+0xc0>)
 80016ba:	4290      	cmp	r0, r2
 80016bc:	d0f4      	beq.n	80016a8 <TIM_Base_SetConfig+0x3c>
 80016be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016c2:	4290      	cmp	r0, r2
 80016c4:	d0f0      	beq.n	80016a8 <TIM_Base_SetConfig+0x3c>
 80016c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016ca:	4290      	cmp	r0, r2
 80016cc:	d0ec      	beq.n	80016a8 <TIM_Base_SetConfig+0x3c>
 80016ce:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80016d2:	4290      	cmp	r0, r2
 80016d4:	d0e8      	beq.n	80016a8 <TIM_Base_SetConfig+0x3c>
 80016d6:	4a16      	ldr	r2, [pc, #88]	; (8001730 <TIM_Base_SetConfig+0xc4>)
 80016d8:	4290      	cmp	r0, r2
 80016da:	d0e5      	beq.n	80016a8 <TIM_Base_SetConfig+0x3c>
 80016dc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016e0:	4290      	cmp	r0, r2
 80016e2:	d0e1      	beq.n	80016a8 <TIM_Base_SetConfig+0x3c>
 80016e4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016e8:	4290      	cmp	r0, r2
 80016ea:	d0dd      	beq.n	80016a8 <TIM_Base_SetConfig+0x3c>
 80016ec:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80016f0:	4290      	cmp	r0, r2
 80016f2:	d0d9      	beq.n	80016a8 <TIM_Base_SetConfig+0x3c>
 80016f4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016f8:	4290      	cmp	r0, r2
 80016fa:	d0d5      	beq.n	80016a8 <TIM_Base_SetConfig+0x3c>
 80016fc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001700:	4290      	cmp	r0, r2
 8001702:	d0d1      	beq.n	80016a8 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8001704:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001706:	688b      	ldr	r3, [r1, #8]
 8001708:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800170a:	680b      	ldr	r3, [r1, #0]
 800170c:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 800170e:	4b06      	ldr	r3, [pc, #24]	; (8001728 <TIM_Base_SetConfig+0xbc>)
 8001710:	4298      	cmp	r0, r3
 8001712:	d006      	beq.n	8001722 <TIM_Base_SetConfig+0xb6>
 8001714:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001718:	4298      	cmp	r0, r3
 800171a:	d002      	beq.n	8001722 <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 800171c:	2301      	movs	r3, #1
 800171e:	6143      	str	r3, [r0, #20]
}
 8001720:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8001722:	690b      	ldr	r3, [r1, #16]
 8001724:	6303      	str	r3, [r0, #48]	; 0x30
 8001726:	e7f9      	b.n	800171c <TIM_Base_SetConfig+0xb0>
 8001728:	40010000 	.word	0x40010000
 800172c:	40000400 	.word	0x40000400
 8001730:	40014000 	.word	0x40014000

08001734 <HAL_TIM_Base_Init>:
{ 
 8001734:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001736:	4604      	mov	r4, r0
 8001738:	b1a0      	cbz	r0, 8001764 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800173a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800173e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001742:	b91b      	cbnz	r3, 800174c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001744:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8001748:	f001 f94c 	bl	80029e4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800174c:	2302      	movs	r3, #2
 800174e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001752:	6820      	ldr	r0, [r4, #0]
 8001754:	1d21      	adds	r1, r4, #4
 8001756:	f7ff ff89 	bl	800166c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800175a:	2301      	movs	r3, #1
 800175c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8001760:	2000      	movs	r0, #0
 8001762:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001764:	2001      	movs	r0, #1
}
 8001766:	bd10      	pop	{r4, pc}

08001768 <HAL_TIM_PWM_Init>:
{
 8001768:	b510      	push	{r4, lr}
  if(htim == NULL)
 800176a:	4604      	mov	r4, r0
 800176c:	b1a0      	cbz	r0, 8001798 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800176e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001772:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001776:	b91b      	cbnz	r3, 8001780 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001778:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 800177c:	f7ff fdf3 	bl	8001366 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;  
 8001780:	2302      	movs	r3, #2
 8001782:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001786:	6820      	ldr	r0, [r4, #0]
 8001788:	1d21      	adds	r1, r4, #4
 800178a:	f7ff ff6f 	bl	800166c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800178e:	2301      	movs	r3, #1
 8001790:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8001794:	2000      	movs	r0, #0
 8001796:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001798:	2001      	movs	r0, #1
}  
 800179a:	bd10      	pop	{r4, pc}

0800179c <HAL_TIM_Encoder_Init>:
{
 800179c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800179e:	460c      	mov	r4, r1
  if(htim == NULL)
 80017a0:	4605      	mov	r5, r0
 80017a2:	2800      	cmp	r0, #0
 80017a4:	d041      	beq.n	800182a <HAL_TIM_Encoder_Init+0x8e>
  if(htim->State == HAL_TIM_STATE_RESET)
 80017a6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80017aa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80017ae:	b91b      	cbnz	r3, 80017b8 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 80017b0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Encoder_MspInit(htim);
 80017b4:	f001 f8ba 	bl	800292c <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80017b8:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;   
 80017ba:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80017bc:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;   
 80017c0:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80017c4:	6883      	ldr	r3, [r0, #8]
 80017c6:	f023 0307 	bic.w	r3, r3, #7
 80017ca:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);  
 80017cc:	f7ff ff4e 	bl	800166c <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 80017d0:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 80017d2:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 80017d4:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 80017d6:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80017d8:	68a1      	ldr	r1, [r4, #8]
  tmpccer = htim->Instance->CCER;
 80017da:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 80017dc:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80017de:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80017e0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80017e4:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80017e8:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 80017ec:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80017ee:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80017f2:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80017f4:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80017f6:	011b      	lsls	r3, r3, #4
 80017f8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80017fc:	68e1      	ldr	r1, [r4, #12]
 80017fe:	430b      	orrs	r3, r1
 8001800:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001802:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001806:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 800180a:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800180c:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800180e:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001812:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8001814:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001816:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 800181a:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800181c:	4317      	orrs	r7, r2
  htim->State= HAL_TIM_STATE_READY;
 800181e:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 8001820:	6207      	str	r7, [r0, #32]
  htim->State= HAL_TIM_STATE_READY;
 8001822:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
  return HAL_OK;
 8001826:	2000      	movs	r0, #0
 8001828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800182a:	2001      	movs	r0, #1
}
 800182c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001830 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001830:	6a03      	ldr	r3, [r0, #32]
 8001832:	f023 0310 	bic.w	r3, r3, #16
 8001836:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001838:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800183a:	6842      	ldr	r2, [r0, #4]
{
 800183c:	b570      	push	{r4, r5, r6, lr}
  tmpccmrx = TIMx->CCMR1;
 800183e:	6984      	ldr	r4, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001840:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001842:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001846:	ea44 2505 	orr.w	r5, r4, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800184a:	688c      	ldr	r4, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800184c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001850:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8001854:	4c0d      	ldr	r4, [pc, #52]	; (800188c <TIM_OC2_SetConfig+0x5c>)
 8001856:	42a0      	cmp	r0, r4
 8001858:	d009      	beq.n	800186e <TIM_OC2_SetConfig+0x3e>
 800185a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800185e:	42a0      	cmp	r0, r4
 8001860:	d005      	beq.n	800186e <TIM_OC2_SetConfig+0x3e>
  TIMx->CR2 = tmpcr2;
 8001862:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8001864:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001866:	6185      	str	r5, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001868:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800186a:	6203      	str	r3, [r0, #32]
}
 800186c:	bd70      	pop	{r4, r5, r6, pc}
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800186e:	68cc      	ldr	r4, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001870:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001872:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001876:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800187a:	694c      	ldr	r4, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800187c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001880:	4334      	orrs	r4, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001882:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001886:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
 800188a:	e7ea      	b.n	8001862 <TIM_OC2_SetConfig+0x32>
 800188c:	40010000 	.word	0x40010000

08001890 <HAL_TIM_PWM_ConfigChannel>:
{
 8001890:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001892:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001896:	2b01      	cmp	r3, #1
{
 8001898:	4604      	mov	r4, r0
 800189a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800189e:	d025      	beq.n	80018ec <HAL_TIM_PWM_ConfigChannel+0x5c>
 80018a0:	2301      	movs	r3, #1
 80018a2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 80018a6:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  switch (Channel)
 80018aa:	2a0c      	cmp	r2, #12
 80018ac:	d818      	bhi.n	80018e0 <HAL_TIM_PWM_ConfigChannel+0x50>
 80018ae:	e8df f002 	tbb	[pc, r2]
 80018b2:	1707      	.short	0x1707
 80018b4:	171e1717 	.word	0x171e1717
 80018b8:	172f1717 	.word	0x172f1717
 80018bc:	1717      	.short	0x1717
 80018be:	40          	.byte	0x40
 80018bf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80018c0:	6820      	ldr	r0, [r4, #0]
 80018c2:	f7ff fcc1 	bl	8001248 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80018c6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80018c8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80018ca:	699a      	ldr	r2, [r3, #24]
 80018cc:	f042 0208 	orr.w	r2, r2, #8
 80018d0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80018d2:	699a      	ldr	r2, [r3, #24]
 80018d4:	f022 0204 	bic.w	r2, r2, #4
 80018d8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80018da:	699a      	ldr	r2, [r3, #24]
 80018dc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80018de:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80018e0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80018e2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80018e4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80018e8:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80018ec:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80018ee:	6820      	ldr	r0, [r4, #0]
 80018f0:	f7ff ff9e 	bl	8001830 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80018f4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80018f6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80018f8:	699a      	ldr	r2, [r3, #24]
 80018fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001900:	699a      	ldr	r2, [r3, #24]
 8001902:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001906:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001908:	699a      	ldr	r2, [r3, #24]
 800190a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800190e:	e7e6      	b.n	80018de <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001910:	6820      	ldr	r0, [r4, #0]
 8001912:	f7ff fcc5 	bl	80012a0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001916:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8001918:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800191a:	69da      	ldr	r2, [r3, #28]
 800191c:	f042 0208 	orr.w	r2, r2, #8
 8001920:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001922:	69da      	ldr	r2, [r3, #28]
 8001924:	f022 0204 	bic.w	r2, r2, #4
 8001928:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800192a:	69da      	ldr	r2, [r3, #28]
 800192c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800192e:	61da      	str	r2, [r3, #28]
    break;
 8001930:	e7d6      	b.n	80018e0 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001932:	6820      	ldr	r0, [r4, #0]
 8001934:	f7ff fce4 	bl	8001300 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001938:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800193a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800193c:	69da      	ldr	r2, [r3, #28]
 800193e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001942:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001944:	69da      	ldr	r2, [r3, #28]
 8001946:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800194a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800194c:	69da      	ldr	r2, [r3, #28]
 800194e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001952:	e7ec      	b.n	800192e <HAL_TIM_PWM_ConfigChannel+0x9e>

08001954 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8001954:	6a03      	ldr	r3, [r0, #32]
{
 8001956:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8001958:	2401      	movs	r4, #1
 800195a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800195c:	ea23 0304 	bic.w	r3, r3, r4
 8001960:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8001962:	6a03      	ldr	r3, [r0, #32]
 8001964:	408a      	lsls	r2, r1
 8001966:	431a      	orrs	r2, r3
 8001968:	6202      	str	r2, [r0, #32]
 800196a:	bd10      	pop	{r4, pc}

0800196c <HAL_TIM_PWM_Start>:
{
 800196c:	b510      	push	{r4, lr}
 800196e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001970:	2201      	movs	r2, #1
 8001972:	6800      	ldr	r0, [r0, #0]
 8001974:	f7ff ffee 	bl	8001954 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8001978:	6823      	ldr	r3, [r4, #0]
 800197a:	4a08      	ldr	r2, [pc, #32]	; (800199c <HAL_TIM_PWM_Start+0x30>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d003      	beq.n	8001988 <HAL_TIM_PWM_Start+0x1c>
 8001980:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001984:	4293      	cmp	r3, r2
 8001986:	d103      	bne.n	8001990 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8001988:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800198a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800198e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	f042 0201 	orr.w	r2, r2, #1
 8001996:	601a      	str	r2, [r3, #0]
} 
 8001998:	2000      	movs	r0, #0
 800199a:	bd10      	pop	{r4, pc}
 800199c:	40010000 	.word	0x40010000

080019a0 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 80019a0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80019a4:	2b01      	cmp	r3, #1
{
 80019a6:	b510      	push	{r4, lr}
 80019a8:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80019ac:	d018      	beq.n	80019e0 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 80019ae:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80019b2:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80019b4:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80019b6:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80019b8:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80019ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80019be:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80019c0:	685a      	ldr	r2, [r3, #4]
 80019c2:	4322      	orrs	r2, r4
 80019c4:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80019c6:	689a      	ldr	r2, [r3, #8]
 80019c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019cc:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80019ce:	689a      	ldr	r2, [r3, #8]
 80019d0:	430a      	orrs	r2, r1
 80019d2:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80019d4:	2301      	movs	r3, #1
 80019d6:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80019da:	2300      	movs	r3, #0
 80019dc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 80019e0:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 80019e2:	bd10      	pop	{r4, pc}

080019e4 <HAL_TIMEx_CommutationCallback>:
 80019e4:	4770      	bx	lr

080019e6 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80019e6:	4770      	bx	lr

080019e8 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80019e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80019ec:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80019ee:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 80019f0:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80019f2:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80019f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80019f8:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80019fa:	6133      	str	r3, [r6, #16]
{
 80019fc:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80019fe:	6883      	ldr	r3, [r0, #8]
 8001a00:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8001a02:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001a04:	4303      	orrs	r3, r0
 8001a06:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001a08:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001a0c:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001a0e:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001a12:	430b      	orrs	r3, r1
 8001a14:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001a16:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001a18:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001a1a:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8001a20:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001a22:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001a26:	6173      	str	r3, [r6, #20]
 8001a28:	4b7a      	ldr	r3, [pc, #488]	; (8001c14 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001a2a:	d17c      	bne.n	8001b26 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001a2c:	429e      	cmp	r6, r3
 8001a2e:	d003      	beq.n	8001a38 <UART_SetConfig+0x50>
 8001a30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001a34:	429e      	cmp	r6, r3
 8001a36:	d144      	bne.n	8001ac2 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001a38:	f7ff fbb8 	bl	80011ac <HAL_RCC_GetPCLK2Freq>
 8001a3c:	2519      	movs	r5, #25
 8001a3e:	fb05 f300 	mul.w	r3, r5, r0
 8001a42:	6860      	ldr	r0, [r4, #4]
 8001a44:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001a48:	0040      	lsls	r0, r0, #1
 8001a4a:	fbb3 f3f0 	udiv	r3, r3, r0
 8001a4e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001a52:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001a56:	f7ff fba9 	bl	80011ac <HAL_RCC_GetPCLK2Freq>
 8001a5a:	6863      	ldr	r3, [r4, #4]
 8001a5c:	4368      	muls	r0, r5
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	fbb0 f7f3 	udiv	r7, r0, r3
 8001a64:	f7ff fba2 	bl	80011ac <HAL_RCC_GetPCLK2Freq>
 8001a68:	6863      	ldr	r3, [r4, #4]
 8001a6a:	4368      	muls	r0, r5
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a72:	fbb3 f3f9 	udiv	r3, r3, r9
 8001a76:	fb09 7313 	mls	r3, r9, r3, r7
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	3332      	adds	r3, #50	; 0x32
 8001a7e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001a88:	f7ff fb90 	bl	80011ac <HAL_RCC_GetPCLK2Freq>
 8001a8c:	6862      	ldr	r2, [r4, #4]
 8001a8e:	4368      	muls	r0, r5
 8001a90:	0052      	lsls	r2, r2, #1
 8001a92:	fbb0 faf2 	udiv	sl, r0, r2
 8001a96:	f7ff fb89 	bl	80011ac <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001a9a:	6863      	ldr	r3, [r4, #4]
 8001a9c:	4368      	muls	r0, r5
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	fbb0 f3f3 	udiv	r3, r0, r3
 8001aa4:	fbb3 f3f9 	udiv	r3, r3, r9
 8001aa8:	fb09 a313 	mls	r3, r9, r3, sl
 8001aac:	00db      	lsls	r3, r3, #3
 8001aae:	3332      	adds	r3, #50	; 0x32
 8001ab0:	fbb3 f3f9 	udiv	r3, r3, r9
 8001ab4:	f003 0307 	and.w	r3, r3, #7
 8001ab8:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001aba:	443b      	add	r3, r7
 8001abc:	60b3      	str	r3, [r6, #8]
 8001abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001ac2:	f7ff fb63 	bl	800118c <HAL_RCC_GetPCLK1Freq>
 8001ac6:	2519      	movs	r5, #25
 8001ac8:	fb05 f300 	mul.w	r3, r5, r0
 8001acc:	6860      	ldr	r0, [r4, #4]
 8001ace:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001ad2:	0040      	lsls	r0, r0, #1
 8001ad4:	fbb3 f3f0 	udiv	r3, r3, r0
 8001ad8:	fbb3 f3f9 	udiv	r3, r3, r9
 8001adc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001ae0:	f7ff fb54 	bl	800118c <HAL_RCC_GetPCLK1Freq>
 8001ae4:	6863      	ldr	r3, [r4, #4]
 8001ae6:	4368      	muls	r0, r5
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	fbb0 f7f3 	udiv	r7, r0, r3
 8001aee:	f7ff fb4d 	bl	800118c <HAL_RCC_GetPCLK1Freq>
 8001af2:	6863      	ldr	r3, [r4, #4]
 8001af4:	4368      	muls	r0, r5
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001afc:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b00:	fb09 7313 	mls	r3, r9, r3, r7
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	3332      	adds	r3, #50	; 0x32
 8001b08:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001b12:	f7ff fb3b 	bl	800118c <HAL_RCC_GetPCLK1Freq>
 8001b16:	6862      	ldr	r2, [r4, #4]
 8001b18:	4368      	muls	r0, r5
 8001b1a:	0052      	lsls	r2, r2, #1
 8001b1c:	fbb0 faf2 	udiv	sl, r0, r2
 8001b20:	f7ff fb34 	bl	800118c <HAL_RCC_GetPCLK1Freq>
 8001b24:	e7b9      	b.n	8001a9a <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001b26:	429e      	cmp	r6, r3
 8001b28:	d002      	beq.n	8001b30 <UART_SetConfig+0x148>
 8001b2a:	4b3b      	ldr	r3, [pc, #236]	; (8001c18 <UART_SetConfig+0x230>)
 8001b2c:	429e      	cmp	r6, r3
 8001b2e:	d140      	bne.n	8001bb2 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001b30:	f7ff fb3c 	bl	80011ac <HAL_RCC_GetPCLK2Freq>
 8001b34:	6867      	ldr	r7, [r4, #4]
 8001b36:	2519      	movs	r5, #25
 8001b38:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001b3c:	fb05 f300 	mul.w	r3, r5, r0
 8001b40:	00bf      	lsls	r7, r7, #2
 8001b42:	fbb3 f3f7 	udiv	r3, r3, r7
 8001b46:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b4a:	011f      	lsls	r7, r3, #4
 8001b4c:	f7ff fb2e 	bl	80011ac <HAL_RCC_GetPCLK2Freq>
 8001b50:	6863      	ldr	r3, [r4, #4]
 8001b52:	4368      	muls	r0, r5
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	fbb0 f8f3 	udiv	r8, r0, r3
 8001b5a:	f7ff fb27 	bl	80011ac <HAL_RCC_GetPCLK2Freq>
 8001b5e:	6863      	ldr	r3, [r4, #4]
 8001b60:	4368      	muls	r0, r5
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b68:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b6c:	fb09 8313 	mls	r3, r9, r3, r8
 8001b70:	011b      	lsls	r3, r3, #4
 8001b72:	3332      	adds	r3, #50	; 0x32
 8001b74:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b78:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001b7c:	f7ff fb16 	bl	80011ac <HAL_RCC_GetPCLK2Freq>
 8001b80:	6862      	ldr	r2, [r4, #4]
 8001b82:	4368      	muls	r0, r5
 8001b84:	0092      	lsls	r2, r2, #2
 8001b86:	fbb0 faf2 	udiv	sl, r0, r2
 8001b8a:	f7ff fb0f 	bl	80011ac <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001b8e:	6863      	ldr	r3, [r4, #4]
 8001b90:	4368      	muls	r0, r5
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b98:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b9c:	fb09 a313 	mls	r3, r9, r3, sl
 8001ba0:	011b      	lsls	r3, r3, #4
 8001ba2:	3332      	adds	r3, #50	; 0x32
 8001ba4:	fbb3 f3f9 	udiv	r3, r3, r9
 8001ba8:	f003 030f 	and.w	r3, r3, #15
 8001bac:	ea43 0308 	orr.w	r3, r3, r8
 8001bb0:	e783      	b.n	8001aba <UART_SetConfig+0xd2>
 8001bb2:	f7ff faeb 	bl	800118c <HAL_RCC_GetPCLK1Freq>
 8001bb6:	6867      	ldr	r7, [r4, #4]
 8001bb8:	2519      	movs	r5, #25
 8001bba:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001bbe:	fb05 f300 	mul.w	r3, r5, r0
 8001bc2:	00bf      	lsls	r7, r7, #2
 8001bc4:	fbb3 f3f7 	udiv	r3, r3, r7
 8001bc8:	fbb3 f3f9 	udiv	r3, r3, r9
 8001bcc:	011f      	lsls	r7, r3, #4
 8001bce:	f7ff fadd 	bl	800118c <HAL_RCC_GetPCLK1Freq>
 8001bd2:	6863      	ldr	r3, [r4, #4]
 8001bd4:	4368      	muls	r0, r5
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	fbb0 f8f3 	udiv	r8, r0, r3
 8001bdc:	f7ff fad6 	bl	800118c <HAL_RCC_GetPCLK1Freq>
 8001be0:	6863      	ldr	r3, [r4, #4]
 8001be2:	4368      	muls	r0, r5
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bea:	fbb3 f3f9 	udiv	r3, r3, r9
 8001bee:	fb09 8313 	mls	r3, r9, r3, r8
 8001bf2:	011b      	lsls	r3, r3, #4
 8001bf4:	3332      	adds	r3, #50	; 0x32
 8001bf6:	fbb3 f3f9 	udiv	r3, r3, r9
 8001bfa:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001bfe:	f7ff fac5 	bl	800118c <HAL_RCC_GetPCLK1Freq>
 8001c02:	6862      	ldr	r2, [r4, #4]
 8001c04:	4368      	muls	r0, r5
 8001c06:	0092      	lsls	r2, r2, #2
 8001c08:	fbb0 faf2 	udiv	sl, r0, r2
 8001c0c:	f7ff fabe 	bl	800118c <HAL_RCC_GetPCLK1Freq>
 8001c10:	e7bd      	b.n	8001b8e <UART_SetConfig+0x1a6>
 8001c12:	bf00      	nop
 8001c14:	40011000 	.word	0x40011000
 8001c18:	40011400 	.word	0x40011400

08001c1c <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c1e:	4604      	mov	r4, r0
 8001c20:	460e      	mov	r6, r1
 8001c22:	4617      	mov	r7, r2
 8001c24:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001c26:	6821      	ldr	r1, [r4, #0]
 8001c28:	680b      	ldr	r3, [r1, #0]
 8001c2a:	ea36 0303 	bics.w	r3, r6, r3
 8001c2e:	d101      	bne.n	8001c34 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001c30:	2000      	movs	r0, #0
}
 8001c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001c34:	1c6b      	adds	r3, r5, #1
 8001c36:	d0f7      	beq.n	8001c28 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c38:	b995      	cbnz	r5, 8001c60 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c3a:	6823      	ldr	r3, [r4, #0]
 8001c3c:	68da      	ldr	r2, [r3, #12]
 8001c3e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001c42:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c44:	695a      	ldr	r2, [r3, #20]
 8001c46:	f022 0201 	bic.w	r2, r2, #1
 8001c4a:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001c4c:	2320      	movs	r3, #32
 8001c4e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001c52:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001c56:	2300      	movs	r3, #0
 8001c58:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001c5c:	2003      	movs	r0, #3
 8001c5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c60:	f7fe fcd8 	bl	8000614 <HAL_GetTick>
 8001c64:	1bc0      	subs	r0, r0, r7
 8001c66:	4285      	cmp	r5, r0
 8001c68:	d2dd      	bcs.n	8001c26 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001c6a:	e7e6      	b.n	8001c3a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001c6c <HAL_UART_Init>:
{
 8001c6c:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001c6e:	4604      	mov	r4, r0
 8001c70:	b340      	cbz	r0, 8001cc4 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001c72:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001c76:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c7a:	b91b      	cbnz	r3, 8001c84 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001c7c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001c80:	f000 ffb6 	bl	8002bf0 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001c84:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001c86:	2324      	movs	r3, #36	; 0x24
 8001c88:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001c8c:	68d3      	ldr	r3, [r2, #12]
 8001c8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c92:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001c94:	4620      	mov	r0, r4
 8001c96:	f7ff fea7 	bl	80019e8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c9a:	6823      	ldr	r3, [r4, #0]
 8001c9c:	691a      	ldr	r2, [r3, #16]
 8001c9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ca2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ca4:	695a      	ldr	r2, [r3, #20]
 8001ca6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001caa:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001cac:	68da      	ldr	r2, [r3, #12]
 8001cae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001cb2:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cb4:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001cb6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cb8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001cba:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001cbe:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001cc2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001cc4:	2001      	movs	r0, #1
}
 8001cc6:	bd10      	pop	{r4, pc}

08001cc8 <HAL_UART_Transmit>:
{
 8001cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ccc:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 8001cce:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001cd2:	2b20      	cmp	r3, #32
{
 8001cd4:	4604      	mov	r4, r0
 8001cd6:	460d      	mov	r5, r1
 8001cd8:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8001cda:	d14f      	bne.n	8001d7c <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 8001cdc:	2900      	cmp	r1, #0
 8001cde:	d04a      	beq.n	8001d76 <HAL_UART_Transmit+0xae>
 8001ce0:	2a00      	cmp	r2, #0
 8001ce2:	d048      	beq.n	8001d76 <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 8001ce4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d047      	beq.n	8001d7c <HAL_UART_Transmit+0xb4>
 8001cec:	2301      	movs	r3, #1
 8001cee:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cf6:	2321      	movs	r3, #33	; 0x21
 8001cf8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001cfc:	f7fe fc8a 	bl	8000614 <HAL_GetTick>
    huart->TxXferSize = Size;
 8001d00:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8001d04:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8001d06:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001d0a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	b96b      	cbnz	r3, 8001d2c <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d10:	463b      	mov	r3, r7
 8001d12:	4632      	mov	r2, r6
 8001d14:	2140      	movs	r1, #64	; 0x40
 8001d16:	4620      	mov	r0, r4
 8001d18:	f7ff ff80 	bl	8001c1c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001d1c:	b9b0      	cbnz	r0, 8001d4c <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 8001d1e:	2320      	movs	r3, #32
 8001d20:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8001d24:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001d2c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001d34:	68a3      	ldr	r3, [r4, #8]
 8001d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d3a:	4632      	mov	r2, r6
 8001d3c:	463b      	mov	r3, r7
 8001d3e:	f04f 0180 	mov.w	r1, #128	; 0x80
 8001d42:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001d44:	d10e      	bne.n	8001d64 <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d46:	f7ff ff69 	bl	8001c1c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001d4a:	b110      	cbz	r0, 8001d52 <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8001d4c:	2003      	movs	r0, #3
 8001d4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001d52:	882b      	ldrh	r3, [r5, #0]
 8001d54:	6822      	ldr	r2, [r4, #0]
 8001d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d5a:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001d5c:	6923      	ldr	r3, [r4, #16]
 8001d5e:	b943      	cbnz	r3, 8001d72 <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8001d60:	3502      	adds	r5, #2
 8001d62:	e7d2      	b.n	8001d0a <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d64:	f7ff ff5a 	bl	8001c1c <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001d68:	2800      	cmp	r0, #0
 8001d6a:	d1ef      	bne.n	8001d4c <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001d6c:	6823      	ldr	r3, [r4, #0]
 8001d6e:	782a      	ldrb	r2, [r5, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	3501      	adds	r5, #1
 8001d74:	e7c9      	b.n	8001d0a <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8001d76:	2001      	movs	r0, #1
 8001d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001d7c:	2002      	movs	r0, #2
}
 8001d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001d82 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8001d82:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001d86:	2b20      	cmp	r3, #32
 8001d88:	d11c      	bne.n	8001dc4 <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8001d8a:	b1c9      	cbz	r1, 8001dc0 <HAL_UART_Receive_IT+0x3e>
 8001d8c:	b1c2      	cbz	r2, 8001dc0 <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 8001d8e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d016      	beq.n	8001dc4 <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 8001d96:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8001d98:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d9a:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d9c:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d9e:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001da0:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001da4:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8001da6:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001da8:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 8001daa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001dae:	f041 0101 	orr.w	r1, r1, #1
 8001db2:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001db4:	68d1      	ldr	r1, [r2, #12]
 8001db6:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8001dba:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	4770      	bx	lr
      return HAL_ERROR;
 8001dc0:	2001      	movs	r0, #1
 8001dc2:	4770      	bx	lr
    return HAL_BUSY; 
 8001dc4:	2002      	movs	r0, #2
}
 8001dc6:	4770      	bx	lr

08001dc8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001dc8:	b530      	push	{r4, r5, lr}
 8001dca:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8001dcc:	2210      	movs	r2, #16
 8001dce:	2100      	movs	r1, #0
 8001dd0:	4668      	mov	r0, sp
 8001dd2:	f000 ffc1 	bl	8002d58 <memset>

  /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8001dd6:	4811      	ldr	r0, [pc, #68]	; (8001e1c <MX_ADC1_Init+0x54>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001dd8:	4a11      	ldr	r2, [pc, #68]	; (8001e20 <MX_ADC1_Init+0x58>)
 8001dda:	2400      	movs	r4, #0
 8001ddc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 8001de0:	2501      	movs	r5, #1
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001de2:	e880 001c 	stmia.w	r0, {r2, r3, r4}
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001de6:	4b0f      	ldr	r3, [pc, #60]	; (8001e24 <MX_ADC1_Init+0x5c>)
  hadc1.Init.ScanConvMode = DISABLE;
 8001de8:	6104      	str	r4, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001dea:	6184      	str	r4, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001dec:	6204      	str	r4, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dee:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001df0:	6283      	str	r3, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001df2:	60c4      	str	r4, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001df4:	61c5      	str	r5, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001df6:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001df8:	6145      	str	r5, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001dfa:	f7fe fc11 	bl	8000620 <HAL_ADC_Init>
 8001dfe:	b108      	cbz	r0, 8001e04 <MX_ADC1_Init+0x3c>
  {
    Error_Handler();
 8001e00:	f000 fa66 	bl	80022d0 <Error_Handler>
  /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e04:	4669      	mov	r1, sp
 8001e06:	4805      	ldr	r0, [pc, #20]	; (8001e1c <MX_ADC1_Init+0x54>)
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001e08:	9402      	str	r4, [sp, #8]
  sConfig.Rank = 1;
 8001e0a:	e88d 0030 	stmia.w	sp, {r4, r5}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e0e:	f7fe fcd9 	bl	80007c4 <HAL_ADC_ConfigChannel>
 8001e12:	b108      	cbz	r0, 8001e18 <MX_ADC1_Init+0x50>
  {
    Error_Handler();
 8001e14:	f000 fa5c 	bl	80022d0 <Error_Handler>
  }

}
 8001e18:	b005      	add	sp, #20
 8001e1a:	bd30      	pop	{r4, r5, pc}
 8001e1c:	200000bc 	.word	0x200000bc
 8001e20:	40012000 	.word	0x40012000
 8001e24:	0f000001 	.word	0x0f000001

08001e28 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001e28:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2a:	2214      	movs	r2, #20
{
 8001e2c:	b08b      	sub	sp, #44	; 0x2c
 8001e2e:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e30:	2100      	movs	r1, #0
 8001e32:	eb0d 0002 	add.w	r0, sp, r2
 8001e36:	f000 ff8f 	bl	8002d58 <memset>
  if(adcHandle->Instance==ADC1)
 8001e3a:	6822      	ldr	r2, [r4, #0]
 8001e3c:	4b23      	ldr	r3, [pc, #140]	; (8001ecc <HAL_ADC_MspInit+0xa4>)
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d141      	bne.n	8001ec6 <HAL_ADC_MspInit+0x9e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e42:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8001e46:	2400      	movs	r4, #0
 8001e48:	9401      	str	r4, [sp, #4]
 8001e4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e4c:	4820      	ldr	r0, [pc, #128]	; (8001ed0 <HAL_ADC_MspInit+0xa8>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e52:	645a      	str	r2, [r3, #68]	; 0x44
 8001e54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e56:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8001e5a:	9201      	str	r2, [sp, #4]
 8001e5c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e5e:	9402      	str	r4, [sp, #8]
 8001e60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e62:	f042 0204 	orr.w	r2, r2, #4
 8001e66:	631a      	str	r2, [r3, #48]	; 0x30
 8001e68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e6a:	f002 0204 	and.w	r2, r2, #4
 8001e6e:	9202      	str	r2, [sp, #8]
 8001e70:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e72:	9403      	str	r4, [sp, #12]
 8001e74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e76:	f042 0201 	orr.w	r2, r2, #1
 8001e7a:	631a      	str	r2, [r3, #48]	; 0x30
 8001e7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e7e:	f002 0201 	and.w	r2, r2, #1
 8001e82:	9203      	str	r2, [sp, #12]
 8001e84:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e86:	9404      	str	r4, [sp, #16]
 8001e88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e8a:	f042 0202 	orr.w	r2, r2, #2
 8001e8e:	631a      	str	r2, [r3, #48]	; 0x30
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e98:	2503      	movs	r5, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e9c:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001e9e:	233f      	movs	r3, #63	; 0x3f
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea0:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001ea2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea4:	f7fe fdd0 	bl	8000a48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001ea8:	23ff      	movs	r3, #255	; 0xff
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eaa:	a905      	add	r1, sp, #20
 8001eac:	4809      	ldr	r0, [pc, #36]	; (8001ed4 <HAL_ADC_MspInit+0xac>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001eae:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001eb0:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb4:	f7fe fdc8 	bl	8000a48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb8:	a905      	add	r1, sp, #20
 8001eba:	4807      	ldr	r0, [pc, #28]	; (8001ed8 <HAL_ADC_MspInit+0xb0>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ebc:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ebe:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec2:	f7fe fdc1 	bl	8000a48 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001ec6:	b00b      	add	sp, #44	; 0x2c
 8001ec8:	bd30      	pop	{r4, r5, pc}
 8001eca:	bf00      	nop
 8001ecc:	40012000 	.word	0x40012000
 8001ed0:	40020800 	.word	0x40020800
 8001ed4:	40020000 	.word	0x40020000
 8001ed8:	40020400 	.word	0x40020400

08001edc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001edc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ee0:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee2:	2214      	movs	r2, #20
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	a807      	add	r0, sp, #28
 8001ee8:	f000 ff36 	bl	8002d58 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001eec:	2400      	movs	r4, #0
 8001eee:	4b4d      	ldr	r3, [pc, #308]	; (8002024 <MX_GPIO_Init+0x148>)
 8001ef0:	9401      	str	r4, [sp, #4]
 8001ef2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8001ef4:	4f4c      	ldr	r7, [pc, #304]	; (8002028 <MX_GPIO_Init+0x14c>)
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001ef6:	f8df a134 	ldr.w	sl, [pc, #308]	; 800202c <MX_GPIO_Init+0x150>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001efa:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8002030 <MX_GPIO_Init+0x154>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_SET);
 8001efe:	f8df 8134 	ldr.w	r8, [pc, #308]	; 8002034 <MX_GPIO_Init+0x158>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f06:	631a      	str	r2, [r3, #48]	; 0x30
 8001f08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f0a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001f0e:	9201      	str	r2, [sp, #4]
 8001f10:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f12:	9402      	str	r4, [sp, #8]
 8001f14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f16:	f042 0204 	orr.w	r2, r2, #4
 8001f1a:	631a      	str	r2, [r3, #48]	; 0x30
 8001f1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f1e:	f002 0204 	and.w	r2, r2, #4
 8001f22:	9202      	str	r2, [sp, #8]
 8001f24:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f26:	9403      	str	r4, [sp, #12]
 8001f28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f2a:	f042 0201 	orr.w	r2, r2, #1
 8001f2e:	631a      	str	r2, [r3, #48]	; 0x30
 8001f30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f32:	f002 0201 	and.w	r2, r2, #1
 8001f36:	9203      	str	r2, [sp, #12]
 8001f38:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f3a:	9404      	str	r4, [sp, #16]
 8001f3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f3e:	f042 0202 	orr.w	r2, r2, #2
 8001f42:	631a      	str	r2, [r3, #48]	; 0x30
 8001f44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f46:	f002 0202 	and.w	r2, r2, #2
 8001f4a:	9204      	str	r2, [sp, #16]
 8001f4c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f4e:	9405      	str	r4, [sp, #20]
 8001f50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f52:	f042 0210 	orr.w	r2, r2, #16
 8001f56:	631a      	str	r2, [r3, #48]	; 0x30
 8001f58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f5a:	f002 0210 	and.w	r2, r2, #16
 8001f5e:	9205      	str	r2, [sp, #20]
 8001f60:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f62:	9406      	str	r4, [sp, #24]
 8001f64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f66:	f042 0208 	orr.w	r2, r2, #8
 8001f6a:	631a      	str	r2, [r3, #48]	; 0x30
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	f003 0308 	and.w	r3, r3, #8
 8001f72:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8001f74:	4622      	mov	r2, r4
 8001f76:	4638      	mov	r0, r7
 8001f78:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f7c:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8001f7e:	f7fe fe43 	bl	8000c08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001f82:	4622      	mov	r2, r4
 8001f84:	4650      	mov	r0, sl
 8001f86:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001f8a:	f7fe fe3d 	bl	8000c08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8001f8e:	2201      	movs	r2, #1
 8001f90:	4611      	mov	r1, r2
 8001f92:	4638      	mov	r0, r7
 8001f94:	f7fe fe38 	bl	8000c08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001f98:	4622      	mov	r2, r4
 8001f9a:	4648      	mov	r0, r9
 8001f9c:	2108      	movs	r1, #8
 8001f9e:	f7fe fe33 	bl	8000c08 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_SET);
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	4640      	mov	r0, r8
 8001fa6:	2103      	movs	r1, #3
 8001fa8:	f7fe fe2e 	bl	8000c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE12 PE13 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001fac:	f44f 4370 	mov.w	r3, #61440	; 0xf000
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fb0:	a907      	add	r1, sp, #28
 8001fb2:	4640      	mov	r0, r8
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb4:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb6:	2603      	movs	r6, #3
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001fb8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fba:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fbe:	f7fe fd43 	bl	8000a48 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8001fc2:	f64f 73fe 	movw	r3, #65534	; 0xfffe
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fc6:	a907      	add	r1, sp, #28
 8001fc8:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8001fca:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fcc:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd0:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fd2:	f7fe fd39 	bl	8000a48 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001fd6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fda:	a907      	add	r1, sp, #28
 8001fdc:	4650      	mov	r0, sl
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001fde:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe0:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe2:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe4:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe6:	f7fe fd2f 	bl	8000a48 <HAL_GPIO_Init>
  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fea:	a907      	add	r1, sp, #28
 8001fec:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001fee:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ff0:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff4:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ff6:	f7fe fd27 	bl	8000a48 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ffa:	2308      	movs	r3, #8
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffc:	a907      	add	r1, sp, #28
 8001ffe:	4648      	mov	r0, r9
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002000:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002002:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002004:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002006:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002008:	f7fe fd1e 	bl	8000a48 <HAL_GPIO_Init>
  /*Configure GPIO pins : PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800200c:	a907      	add	r1, sp, #28
 800200e:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002010:	9607      	str	r6, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002012:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002014:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002016:	960a      	str	r6, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002018:	f7fe fd16 	bl	8000a48 <HAL_GPIO_Init>

}
 800201c:	b00c      	add	sp, #48	; 0x30
 800201e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002022:	bf00      	nop
 8002024:	40023800 	.word	0x40023800
 8002028:	40020c00 	.word	0x40020c00
 800202c:	40020000 	.word	0x40020000
 8002030:	40020400 	.word	0x40020400
 8002034:	40021000 	.word	0x40021000

08002038 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002038:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 800203a:	480c      	ldr	r0, [pc, #48]	; (800206c <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 100000;
 800203c:	4b0c      	ldr	r3, [pc, #48]	; (8002070 <MX_I2C1_Init+0x38>)
 800203e:	f8df e034 	ldr.w	lr, [pc, #52]	; 8002074 <MX_I2C1_Init+0x3c>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002042:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 100000;
 8002046:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800204a:	2300      	movs	r3, #0
 800204c:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800204e:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002050:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002052:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002054:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002056:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002058:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800205a:	f7fe fddf 	bl	8000c1c <HAL_I2C_Init>
 800205e:	b118      	cbz	r0, 8002068 <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 8002060:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002064:	f000 b934 	b.w	80022d0 <Error_Handler>
 8002068:	bd08      	pop	{r3, pc}
 800206a:	bf00      	nop
 800206c:	20000104 	.word	0x20000104
 8002070:	40005400 	.word	0x40005400
 8002074:	000186a0 	.word	0x000186a0

08002078 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002078:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 800207a:	480c      	ldr	r0, [pc, #48]	; (80020ac <MX_I2C2_Init+0x34>)
  hi2c2.Init.ClockSpeed = 100000;
 800207c:	4b0c      	ldr	r3, [pc, #48]	; (80020b0 <MX_I2C2_Init+0x38>)
 800207e:	f8df e034 	ldr.w	lr, [pc, #52]	; 80020b4 <MX_I2C2_Init+0x3c>
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002082:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Init.ClockSpeed = 100000;
 8002086:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800208a:	2300      	movs	r3, #0
 800208c:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800208e:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002090:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002092:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002094:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002096:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002098:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800209a:	f7fe fdbf 	bl	8000c1c <HAL_I2C_Init>
 800209e:	b118      	cbz	r0, 80020a8 <MX_I2C2_Init+0x30>
  {
    Error_Handler();
  }

}
 80020a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80020a4:	f000 b914 	b.w	80022d0 <Error_Handler>
 80020a8:	bd08      	pop	{r3, pc}
 80020aa:	bf00      	nop
 80020ac:	20000158 	.word	0x20000158
 80020b0:	40005800 	.word	0x40005800
 80020b4:	000186a0 	.word	0x000186a0

080020b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80020b8:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ba:	2214      	movs	r2, #20
{
 80020bc:	b08b      	sub	sp, #44	; 0x2c
 80020be:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c0:	2100      	movs	r1, #0
 80020c2:	eb0d 0002 	add.w	r0, sp, r2
 80020c6:	f000 fe47 	bl	8002d58 <memset>
  if(i2cHandle->Instance==I2C1)
 80020ca:	6823      	ldr	r3, [r4, #0]
 80020cc:	4a28      	ldr	r2, [pc, #160]	; (8002170 <HAL_I2C_MspInit+0xb8>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d125      	bne.n	800211e <HAL_I2C_MspInit+0x66>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020d2:	4c28      	ldr	r4, [pc, #160]	; (8002174 <HAL_I2C_MspInit+0xbc>)
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d4:	4828      	ldr	r0, [pc, #160]	; (8002178 <HAL_I2C_MspInit+0xc0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020d6:	2500      	movs	r5, #0
 80020d8:	9501      	str	r5, [sp, #4]
 80020da:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80020dc:	f043 0302 	orr.w	r3, r3, #2
 80020e0:	6323      	str	r3, [r4, #48]	; 0x30
 80020e2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	9301      	str	r3, [sp, #4]
 80020ea:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020ec:	23c0      	movs	r3, #192	; 0xc0
 80020ee:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020f0:	2312      	movs	r3, #18
 80020f2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020f4:	2301      	movs	r3, #1
 80020f6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f8:	2303      	movs	r3, #3
 80020fa:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fc:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020fe:	2304      	movs	r3, #4
 8002100:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002102:	f7fe fca1 	bl	8000a48 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002106:	9502      	str	r5, [sp, #8]
 8002108:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800210a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800210e:	6423      	str	r3, [r4, #64]	; 0x40
 8002110:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002112:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002116:	9302      	str	r3, [sp, #8]
 8002118:	9b02      	ldr	r3, [sp, #8]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800211a:	b00b      	add	sp, #44	; 0x2c
 800211c:	bd30      	pop	{r4, r5, pc}
  else if(i2cHandle->Instance==I2C2)
 800211e:	4a17      	ldr	r2, [pc, #92]	; (800217c <HAL_I2C_MspInit+0xc4>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d1fa      	bne.n	800211a <HAL_I2C_MspInit+0x62>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002124:	4c13      	ldr	r4, [pc, #76]	; (8002174 <HAL_I2C_MspInit+0xbc>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002126:	4814      	ldr	r0, [pc, #80]	; (8002178 <HAL_I2C_MspInit+0xc0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002128:	2500      	movs	r5, #0
 800212a:	9503      	str	r5, [sp, #12]
 800212c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800212e:	f043 0302 	orr.w	r3, r3, #2
 8002132:	6323      	str	r3, [r4, #48]	; 0x30
 8002134:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	9303      	str	r3, [sp, #12]
 800213c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800213e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002142:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002144:	2312      	movs	r3, #18
 8002146:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002148:	2301      	movs	r3, #1
 800214a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800214c:	2303      	movs	r3, #3
 800214e:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002150:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002152:	2304      	movs	r3, #4
 8002154:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002156:	f7fe fc77 	bl	8000a48 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800215a:	9504      	str	r5, [sp, #16]
 800215c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800215e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002162:	6423      	str	r3, [r4, #64]	; 0x40
 8002164:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002166:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800216a:	9304      	str	r3, [sp, #16]
 800216c:	9b04      	ldr	r3, [sp, #16]
}
 800216e:	e7d4      	b.n	800211a <HAL_I2C_MspInit+0x62>
 8002170:	40005400 	.word	0x40005400
 8002174:	40023800 	.word	0x40023800
 8002178:	40020400 	.word	0x40020400
 800217c:	40005800 	.word	0x40005800

08002180 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(int file, char* p,int len)
{
 8002180:	b510      	push	{r4, lr}
   HAL_UART_Transmit(&huart3,p,len,10);
 8002182:	230a      	movs	r3, #10
{
 8002184:	4614      	mov	r4, r2
   HAL_UART_Transmit(&huart3,p,len,10);
 8002186:	4803      	ldr	r0, [pc, #12]	; (8002194 <_write+0x14>)
 8002188:	b292      	uxth	r2, r2
 800218a:	f7ff fd9d 	bl	8001cc8 <HAL_UART_Transmit>
   return len;
}
 800218e:	4620      	mov	r0, r4
 8002190:	bd10      	pop	{r4, pc}
 8002192:	bf00      	nop
 8002194:	2000096c 	.word	0x2000096c

08002198 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002198:	b530      	push	{r4, r5, lr}
 800219a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800219c:	2230      	movs	r2, #48	; 0x30
 800219e:	2100      	movs	r1, #0
 80021a0:	a808      	add	r0, sp, #32
 80021a2:	f000 fdd9 	bl	8002d58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021a6:	2100      	movs	r1, #0
 80021a8:	2214      	movs	r2, #20
 80021aa:	a803      	add	r0, sp, #12
 80021ac:	f000 fdd4 	bl	8002d58 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80021b0:	2400      	movs	r4, #0
 80021b2:	4b1c      	ldr	r3, [pc, #112]	; (8002224 <SystemClock_Config+0x8c>)
 80021b4:	9401      	str	r4, [sp, #4]
 80021b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021b8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80021bc:	641a      	str	r2, [r3, #64]	; 0x40
 80021be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c4:	9301      	str	r3, [sp, #4]
 80021c6:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80021c8:	4b17      	ldr	r3, [pc, #92]	; (8002228 <SystemClock_Config+0x90>)
 80021ca:	9402      	str	r4, [sp, #8]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021da:	9302      	str	r3, [sp, #8]
 80021dc:	9b02      	ldr	r3, [sp, #8]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80021de:	2301      	movs	r3, #1
 80021e0:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80021e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80021e6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021ec:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 168;
 80021ee:	22a8      	movs	r2, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021f0:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021f2:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 4;
 80021f4:	2304      	movs	r3, #4
 80021f6:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80021f8:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80021fa:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021fc:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80021fe:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002200:	f7fe fd7a 	bl	8000cf8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002204:	230f      	movs	r3, #15
 8002206:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002208:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800220c:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800220e:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002210:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002214:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002216:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002218:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800221a:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800221c:	f7fe ff1c 	bl	8001058 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002220:	b015      	add	sp, #84	; 0x54
 8002222:	bd30      	pop	{r4, r5, pc}
 8002224:	40023800 	.word	0x40023800
 8002228:	40007000 	.word	0x40007000

0800222c <main>:
{
 800222c:	b508      	push	{r3, lr}
  HAL_Init();
 800222e:	f7fe f9cb 	bl	80005c8 <HAL_Init>
  SystemClock_Config();
 8002232:	f7ff ffb1 	bl	8002198 <SystemClock_Config>
  MX_GPIO_Init();
 8002236:	f7ff fe51 	bl	8001edc <MX_GPIO_Init>
  MX_TIM3_Init();
 800223a:	f000 fc45 	bl	8002ac8 <MX_TIM3_Init>
  MX_ADC1_Init();
 800223e:	f7ff fdc3 	bl	8001dc8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8002242:	f000 fc9d 	bl	8002b80 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002246:	f7ff fef7 	bl	8002038 <MX_I2C1_Init>
  MX_TIM7_Init();
 800224a:	f000 fb1f 	bl	800288c <MX_TIM7_Init>
  MX_TIM6_Init();
 800224e:	f000 fafd 	bl	800284c <MX_TIM6_Init>
  MX_TIM8_Init();
 8002252:	f000 fb3d 	bl	80028d0 <MX_TIM8_Init>
  MX_USART3_UART_Init();
 8002256:	f000 fcaf 	bl	8002bb8 <MX_USART3_UART_Init>
  MX_SPI2_Init();
 800225a:	f000 fa1b 	bl	8002694 <MX_SPI2_Init>
  MX_I2C2_Init();
 800225e:	f7ff ff0b 	bl	8002078 <MX_I2C2_Init>
  MX_TIM1_Init();
 8002262:	f000 fac7 	bl	80027f4 <MX_TIM1_Init>
  HAL_UART_Receive_IT(&huart3, &rx3_data,1);
 8002266:	2201      	movs	r2, #1
 8002268:	4911      	ldr	r1, [pc, #68]	; (80022b0 <main+0x84>)
 800226a:	4812      	ldr	r0, [pc, #72]	; (80022b4 <main+0x88>)
     HAL_UART_Receive_IT(&huart3, &rx3_data,1);
 800226c:	4e10      	ldr	r6, [pc, #64]	; (80022b0 <main+0x84>)
 800226e:	4d11      	ldr	r5, [pc, #68]	; (80022b4 <main+0x88>)
  HAL_UART_Receive_IT(&huart3, &rx3_data,1);
 8002270:	f7ff fd87 	bl	8001d82 <HAL_UART_Receive_IT>
  g_int32_sen_cnt = 0;
 8002274:	2400      	movs	r4, #0
 8002276:	4b10      	ldr	r3, [pc, #64]	; (80022b8 <main+0x8c>)
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002278:	4810      	ldr	r0, [pc, #64]	; (80022bc <main+0x90>)
  g_int32_sen_cnt = 0;
 800227a:	601c      	str	r4, [r3, #0]
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800227c:	4621      	mov	r1, r4
 800227e:	f7ff fb75 	bl	800196c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002282:	2104      	movs	r1, #4
 8002284:	480d      	ldr	r0, [pc, #52]	; (80022bc <main+0x90>)
 8002286:	f7ff fb71 	bl	800196c <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_1);
 800228a:	4621      	mov	r1, r4
 800228c:	480c      	ldr	r0, [pc, #48]	; (80022c0 <main+0x94>)
     printf("enc : %4d\n\r",R_Motor.U16Qep_Sample);
 800228e:	4c0d      	ldr	r4, [pc, #52]	; (80022c4 <main+0x98>)
  HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_1);
 8002290:	f7ff f86a 	bl	8001368 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim7);
 8002294:	480c      	ldr	r0, [pc, #48]	; (80022c8 <main+0x9c>)
 8002296:	f7ff f85b 	bl	8001350 <HAL_TIM_Base_Start_IT>
     HAL_UART_Receive_IT(&huart3, &rx3_data,1);
 800229a:	4631      	mov	r1, r6
 800229c:	2201      	movs	r2, #1
 800229e:	4628      	mov	r0, r5
 80022a0:	f7ff fd6f 	bl	8001d82 <HAL_UART_Receive_IT>
     printf("enc : %4d\n\r",R_Motor.U16Qep_Sample);
 80022a4:	8821      	ldrh	r1, [r4, #0]
 80022a6:	4809      	ldr	r0, [pc, #36]	; (80022cc <main+0xa0>)
 80022a8:	b289      	uxth	r1, r1
 80022aa:	f000 fd5d 	bl	8002d68 <iprintf>
 80022ae:	e7f4      	b.n	800229a <main+0x6e>
 80022b0:	200001ac 	.word	0x200001ac
 80022b4:	2000096c 	.word	0x2000096c
 80022b8:	200005d4 	.word	0x200005d4
 80022bc:	2000087c 	.word	0x2000087c
 80022c0:	20000840 	.word	0x20000840
 80022c4:	200005d8 	.word	0x200005d8
 80022c8:	20000930 	.word	0x20000930
 80022cc:	08003bdc 	.word	0x08003bdc

080022d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022d0:	4770      	bx	lr
	...

080022d4 <HAL_TIM_PeriodElapsedCallback>:
   pmotor->f_Tick_Distance=0;

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
if(htim->Instance == TIM7)
 80022d6:	6802      	ldr	r2, [r0, #0]
 80022d8:	4bc3      	ldr	r3, [pc, #780]	; (80025e8 <HAL_TIM_PeriodElapsedCallback+0x314>)
 80022da:	429a      	cmp	r2, r3
{
 80022dc:	4606      	mov	r6, r0
if(htim->Instance == TIM7)
 80022de:	f040 816e 	bne.w	80025be <HAL_TIM_PeriodElapsedCallback+0x2ea>
{
   HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 80022e2:	2102      	movs	r1, #2
 80022e4:	48c1      	ldr	r0, [pc, #772]	; (80025ec <HAL_TIM_PeriodElapsedCallback+0x318>)
   int z;
   HAL_ADC_Stop_DMA(&hadc1);
   //stopcputimer FIRST
   L_Motor.f_posadjrate=R_Motor.f_posadjrate=1;
 80022e6:	4cc2      	ldr	r4, [pc, #776]	; (80025f0 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80022e8:	4dc2      	ldr	r5, [pc, #776]	; (80025f4 <HAL_TIM_PeriodElapsedCallback+0x320>)
   HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_1);
 80022ea:	f7fe fc92 	bl	8000c12 <HAL_GPIO_TogglePin>
   HAL_ADC_Stop_DMA(&hadc1);
 80022ee:	48c2      	ldr	r0, [pc, #776]	; (80025f8 <HAL_TIM_PeriodElapsedCallback+0x324>)
 80022f0:	f7fe fa3a 	bl	8000768 <HAL_ADC_Stop_DMA>
   L_Motor.f_posadjrate=R_Motor.f_posadjrate=1;
 80022f4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80022f8:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
 80022fc:	f8c5 31f8 	str.w	r3, [r5, #504]	; 0x1f8
   R_Motor.U16Qep_Sample = TIM8->CNT;//
 8002300:	4bbe      	ldr	r3, [pc, #760]	; (80025fc <HAL_TIM_PeriodElapsedCallback+0x328>)

   //
   //TIM8->CNT=0;   //
   //TIM1->CNT=0; //
   //   .
   R_Motor.f_Tick_Distance = (R_Motor.i16QepVal)*PULSE_TO_DIS_R;
 8002302:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8002600 <HAL_TIM_PeriodElapsedCallback+0x32c>
   R_Motor.U16Qep_Sample = TIM8->CNT;//
 8002306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002308:	b29b      	uxth	r3, r3
 800230a:	8023      	strh	r3, [r4, #0]
   R_Motor.i16QepVal = -1*(( R_Motor.U16Qep_Sample > 1024 )? -( R_Motor.U16Qep_Sample - 2049 ) : -( R_Motor.U16Qep_Sample ));
 800230c:	8823      	ldrh	r3, [r4, #0]
 800230e:	b29b      	uxth	r3, r3
 8002310:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002314:	8823      	ldrh	r3, [r4, #0]
 8002316:	bf84      	itt	hi
 8002318:	f46f 6200 	mvnhi.w	r2, #2048	; 0x800
 800231c:	189b      	addhi	r3, r3, r2
 800231e:	b21b      	sxth	r3, r3
 8002320:	80a3      	strh	r3, [r4, #4]
   R_Motor.f_Tick_Distance = (R_Motor.i16QepVal)*PULSE_TO_DIS_R;
 8002322:	88a3      	ldrh	r3, [r4, #4]
 8002324:	b21b      	sxth	r3, r3
 8002326:	ee07 3a90 	vmov	s15, r3
 800232a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800232e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002332:	edc4 7a02 	vstr	s15, [r4, #8]
   //L_Motor.f_Tick_Distance = (L_Motor.i16QepVal)*PULSE_TO_DIS_L;

   //     .
   R_Motor.f_Distace_Sum +=  R_Motor.f_Tick_Distance;
 8002336:	edd4 7a02 	vldr	s15, [r4, #8]
 800233a:	ed94 7a03 	vldr	s14, [r4, #12]
 800233e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002342:	edc4 7a03 	vstr	s15, [r4, #12]
   //L_Motor.f_Distace_Sum +=  L_Motor.f_Tick_Distance;

   //        .
   R_Motor.f_Remaning_Disatance = R_Motor.f_User_Distacne - R_Motor.f_Distace_Sum;
 8002346:	edd4 7a07 	vldr	s15, [r4, #28]
 800234a:	ed94 7a03 	vldr	s14, [r4, #12]
 800234e:	ee77 7ac7 	vsub.f32	s15, s15, s14
   //L_Motor.f_Remaning_Disatance = L_Motor.f_User_Distacne - L_Motor.f_Distace_Sum;

   //  QEP    .
   R_Motor.f_Current_Velocity = R_Motor.i16QepVal * PULSE_TO_VEL_R;
 8002352:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8002604 <HAL_TIM_PeriodElapsedCallback+0x330>
   R_Motor.f_Remaning_Disatance = R_Motor.f_User_Distacne - R_Motor.f_Distace_Sum;
 8002356:	edc4 7a08 	vstr	s15, [r4, #32]
   R_Motor.f_Current_Velocity = R_Motor.i16QepVal * PULSE_TO_VEL_R;
 800235a:	88a3      	ldrh	r3, [r4, #4]
 800235c:	b21b      	sxth	r3, r3
 800235e:	ee07 3a90 	vmov	s15, r3
 8002362:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002366:	ee67 7a87 	vmul.f32	s15, s15, s14
 800236a:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
//         L_Motor.Stop_Flag = 2;
//   }

   //

   if(R_Motor.f_User_Velocity > R_Motor.f_Next_Velocity)
 800236e:	ed94 7a0d 	vldr	s14, [r4, #52]	; 0x34
 8002372:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 8002376:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800237a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800237e:	dd15      	ble.n	80023ac <HAL_TIM_PeriodElapsedCallback+0xd8>
   {
      R_Motor.f_Next_Velocity += TimeTick * R_Motor.f_Accel;
 8002380:	edd4 6a7f 	vldr	s13, [r4, #508]	; 0x1fc
 8002384:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 8002608 <HAL_TIM_PeriodElapsedCallback+0x334>
 8002388:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 800238c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8002390:	edc4 7a0c 	vstr	s15, [r4, #48]	; 0x30
      if(R_Motor.f_User_Velocity < R_Motor.f_Next_Velocity)
 8002394:	ed94 7a0d 	vldr	s14, [r4, #52]	; 0x34
 8002398:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 800239c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a4:	d51e      	bpl.n	80023e4 <HAL_TIM_PeriodElapsedCallback+0x110>
   }
   else if(R_Motor.f_User_Velocity < R_Motor.f_Next_Velocity)
   {
      R_Motor.f_Next_Velocity -= TimeTick * R_Motor.f_Accel;
      if(R_Motor.f_User_Velocity > R_Motor.f_Next_Velocity)
         R_Motor.f_Next_Velocity = R_Motor.f_User_Velocity;
 80023a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80023a8:	6323      	str	r3, [r4, #48]	; 0x30
 80023aa:	e01b      	b.n	80023e4 <HAL_TIM_PeriodElapsedCallback+0x110>
   else if(R_Motor.f_User_Velocity < R_Motor.f_Next_Velocity)
 80023ac:	ed94 7a0d 	vldr	s14, [r4, #52]	; 0x34
 80023b0:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 80023b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023bc:	d512      	bpl.n	80023e4 <HAL_TIM_PeriodElapsedCallback+0x110>
      R_Motor.f_Next_Velocity -= TimeTick * R_Motor.f_Accel;
 80023be:	edd4 6a7f 	vldr	s13, [r4, #508]	; 0x1fc
 80023c2:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8002608 <HAL_TIM_PeriodElapsedCallback+0x334>
 80023c6:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 80023ca:	eee6 7ac7 	vfms.f32	s15, s13, s14
 80023ce:	edc4 7a0c 	vstr	s15, [r4, #48]	; 0x30
      if(R_Motor.f_User_Velocity > R_Motor.f_Next_Velocity)
 80023d2:	ed94 7a0d 	vldr	s14, [r4, #52]	; 0x34
 80023d6:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 80023da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e2:	dce0      	bgt.n	80023a6 <HAL_TIM_PeriodElapsedCallback+0xd2>
//         L_Motor.f_Next_Velocity = L_Motor.f_User_Velocity;
//   }



   R_Motor.f_Current_Velocity_temp[0]=R_Motor.f_Current_Velocity;
 80023e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80023e6:	6663      	str	r3, [r4, #100]	; 0x64
   R_Motor.f_Current_Velocity_av-=R_Motor.f_Current_Velocity_temp[99]/100;
 80023e8:	ed94 6a7c 	vldr	s12, [r4, #496]	; 0x1f0
 80023ec:	eddf 7a87 	vldr	s15, [pc, #540]	; 800260c <HAL_TIM_PeriodElapsedCallback+0x338>
 80023f0:	ed94 7a7d 	vldr	s14, [r4, #500]	; 0x1f4
 80023f4:	eec6 6a27 	vdiv.f32	s13, s12, s15
   //L_Motor.f_Current_Velocity_temp[0]=L_Motor.f_Current_Velocity;
   //L_Motor.f_Current_Velocity_av-=L_Motor.f_Current_Velocity_temp[99]/100;
   for(z=99;z>0;z--)
 80023f8:	2363      	movs	r3, #99	; 0x63
   R_Motor.f_Current_Velocity_av-=R_Motor.f_Current_Velocity_temp[99]/100;
 80023fa:	ee37 7a66 	vsub.f32	s14, s14, s13
 80023fe:	ed84 7a7d 	vstr	s14, [r4, #500]	; 0x1f4
      {
         R_Motor.f_Current_Velocity_temp[z]=R_Motor.f_Current_Velocity_temp[z-1];
 8002402:	f103 0217 	add.w	r2, r3, #23
 8002406:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800240a:	6851      	ldr	r1, [r2, #4]
 800240c:	f103 0218 	add.w	r2, r3, #24
 8002410:	eb04 0282 	add.w	r2, r4, r2, lsl #2
   for(z=99;z>0;z--)
 8002414:	3b01      	subs	r3, #1
         R_Motor.f_Current_Velocity_temp[z]=R_Motor.f_Current_Velocity_temp[z-1];
 8002416:	6051      	str	r1, [r2, #4]
   for(z=99;z>0;z--)
 8002418:	d1f3      	bne.n	8002402 <HAL_TIM_PeriodElapsedCallback+0x12e>
         //L_Motor.f_Current_Velocity_temp[z]=L_Motor.f_Current_Velocity_temp[z-1];
      }



   R_Motor.f_Current_Velocity_av+=R_Motor.f_Current_Velocity_temp[0]/100;
 800241a:	ed94 6a19 	vldr	s12, [r4, #100]	; 0x64
 800241e:	edd4 6a7d 	vldr	s13, [r4, #500]	; 0x1f4
 8002422:	ee86 7a27 	vdiv.f32	s14, s12, s15
 8002426:	ee77 7a26 	vadd.f32	s15, s14, s13
 800242a:	edc4 7a7d 	vstr	s15, [r4, #500]	; 0x1f4
//   else
//   {
//      gStopcount = 0;
//      gMovestate = OFF;
//   }
   if( ( R_Motor.Stop_Flag == 1 ) && ( R_Motor.f_Current_Velocity == 0 ))
 800242e:	88e0      	ldrh	r0, [r4, #6]
 8002430:	b202      	sxth	r2, r0
 8002432:	2a01      	cmp	r2, #1
 8002434:	4a76      	ldr	r2, [pc, #472]	; (8002610 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8002436:	d15f      	bne.n	80024f8 <HAL_TIM_PeriodElapsedCallback+0x224>
 8002438:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 800243c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002444:	d158      	bne.n	80024f8 <HAL_TIM_PeriodElapsedCallback+0x224>
      {
         gStopcount++;
 8002446:	8811      	ldrh	r1, [r2, #0]
 8002448:	3101      	adds	r1, #1
 800244a:	b289      	uxth	r1, r1
 800244c:	8011      	strh	r1, [r2, #0]
         if( gStopcount > 3 )
 800244e:	8811      	ldrh	r1, [r2, #0]
 8002450:	b289      	uxth	r1, r1
 8002452:	2903      	cmp	r1, #3
 8002454:	d902      	bls.n	800245c <HAL_TIM_PeriodElapsedCallback+0x188>
         {
            gMovestate = ON;
 8002456:	496f      	ldr	r1, [pc, #444]	; (8002614 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8002458:	8008      	strh	r0, [r1, #0]
         }
      }
      else
      {
         gStopcount = 0;
         gMovestate = OFF;
 800245a:	8013      	strh	r3, [r2, #0]




   // PID
   R_Motor.f_ErrVelocitySum -= R_Motor.f_ErrVelocity[ 3 ];
 800245c:	ed94 7a11 	vldr	s14, [r4, #68]	; 0x44
 8002460:	edd4 7a12 	vldr	s15, [r4, #72]	; 0x48
 8002464:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002468:	edc4 7a12 	vstr	s15, [r4, #72]	; 0x48
   R_Motor.f_ErrVelocity[ 3 ]   = R_Motor.f_ErrVelocity[ 2 ];
 800246c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800246e:	6463      	str	r3, [r4, #68]	; 0x44
   R_Motor.f_ErrVelocity[ 2 ]   = R_Motor.f_ErrVelocity[ 1 ];
 8002470:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002472:	6423      	str	r3, [r4, #64]	; 0x40
   R_Motor.f_ErrVelocity[ 1 ]   = R_Motor.f_ErrVelocity[ 0 ];
 8002474:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002476:	63e3      	str	r3, [r4, #60]	; 0x3c
   R_Motor.f_ErrVelocity[ 0 ]   = R_Motor.f_Next_Velocity - R_Motor.f_Current_Velocity;//R_Motor.q26posadjrate
 8002478:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
 800247c:	ed94 7a09 	vldr	s14, [r4, #36]	; 0x24
 8002480:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002484:	edc4 7a0e 	vstr	s15, [r4, #56]	; 0x38
   R_Motor.f_ErrVelocitySum += R_Motor.f_ErrVelocity[ 0 ];
 8002488:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 800248c:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
 8002490:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002494:	edc4 7a12 	vstr	s15, [r4, #72]	; 0x48

   R_Motor.f_proportionalterm = R_Motor.f_Kp * R_Motor.f_ErrVelocity[ 0 ];
 8002498:	edd4 7a04 	vldr	s15, [r4, #16]
 800249c:	ed94 7a0e 	vldr	s14, [r4, #56]	; 0x38
 80024a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024a4:	edc4 7a13 	vstr	s15, [r4, #76]	; 0x4c
   R_Motor.f_derivativeterm = R_Motor.f_Kd * ( ( R_Motor.f_ErrVelocity[ 0 ] - R_Motor.f_ErrVelocity[ 3 ] ) +  ( R_Motor.f_ErrVelocity[ 1 ] - R_Motor.f_ErrVelocity[ 2 ] ) );
 80024a8:	edd4 6a06 	vldr	s13, [r4, #24]
 80024ac:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 80024b0:	edd4 5a11 	vldr	s11, [r4, #68]	; 0x44
 80024b4:	ed94 7a0f 	vldr	s14, [r4, #60]	; 0x3c
 80024b8:	ed94 6a10 	vldr	s12, [r4, #64]	; 0x40
 80024bc:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80024c0:	ee37 7a46 	vsub.f32	s14, s14, s12
 80024c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80024c8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80024cc:	edc4 7a14 	vstr	s15, [r4, #80]	; 0x50
   R_Motor.f_integralterm =  R_Motor.f_Ki * R_Motor.f_ErrVelocitySum ;
 80024d0:	edd4 7a05 	vldr	s15, [r4, #20]
 80024d4:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
 80024d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024dc:	edc4 7a15 	vstr	s15, [r4, #84]	; 0x54

   if( R_Motor.f_integralterm > MAX_I_TERM )
 80024e0:	ed94 7a15 	vldr	s14, [r4, #84]	; 0x54
 80024e4:	eef1 7a04 	vmov.f32	s15, #20	; 0x40a00000  5.0
 80024e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024f0:	dd06      	ble.n	8002500 <HAL_TIM_PeriodElapsedCallback+0x22c>
      R_Motor.f_integralterm = MAX_I_TERM;
   else if( R_Motor.f_integralterm < MIN_I_TERM )
      R_Motor.f_integralterm = MIN_I_TERM;
 80024f2:	edc4 7a15 	vstr	s15, [r4, #84]	; 0x54
 80024f6:	e00c      	b.n	8002512 <HAL_TIM_PeriodElapsedCallback+0x23e>
         gStopcount = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	8013      	strh	r3, [r2, #0]
         gMovestate = OFF;
 80024fc:	4a45      	ldr	r2, [pc, #276]	; (8002614 <HAL_TIM_PeriodElapsedCallback+0x340>)
 80024fe:	e7ac      	b.n	800245a <HAL_TIM_PeriodElapsedCallback+0x186>
   else if( R_Motor.f_integralterm < MIN_I_TERM )
 8002500:	ed94 7a15 	vldr	s14, [r4, #84]	; 0x54
 8002504:	eef9 7a04 	vmov.f32	s15, #148	; 0xc0a00000 -5.0
 8002508:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800250c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002510:	d4ef      	bmi.n	80024f2 <HAL_TIM_PeriodElapsedCallback+0x21e>

   R_Motor.f_pidoutterm += R_Motor.f_proportionalterm + R_Motor.f_derivativeterm + R_Motor.f_integralterm;
 8002512:	edd4 7a13 	vldr	s15, [r4, #76]	; 0x4c
 8002516:	ed94 6a14 	vldr	s12, [r4, #80]	; 0x50
 800251a:	edd4 6a15 	vldr	s13, [r4, #84]	; 0x54
 800251e:	ed94 7a16 	vldr	s14, [r4, #88]	; 0x58





   if(g_uint16_pwm_flag == 1)
 8002522:	4b3d      	ldr	r3, [pc, #244]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0x344>)
 8002524:	4f3d      	ldr	r7, [pc, #244]	; (800261c <HAL_TIM_PeriodElapsedCallback+0x348>)
   R_Motor.f_pidoutterm += R_Motor.f_proportionalterm + R_Motor.f_derivativeterm + R_Motor.f_integralterm;
 8002526:	ee77 7a86 	vadd.f32	s15, s15, s12
 800252a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800252e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002532:	edc4 7a16 	vstr	s15, [r4, #88]	; 0x58
   if(g_uint16_pwm_flag == 1)
 8002536:	881b      	ldrh	r3, [r3, #0]
 8002538:	b29b      	uxth	r3, r3
 800253a:	2b01      	cmp	r3, #1
 800253c:	f040 80a1 	bne.w	8002682 <HAL_TIM_PeriodElapsedCallback+0x3ae>
   {

      if( R_Motor.f_pidoutterm >= 0 )
 8002540:	edd4 7a16 	vldr	s15, [r4, #88]	; 0x58
      {
         if( R_Motor.f_pidoutterm > MAX_PID_OUT )
 8002544:	ed94 7a16 	vldr	s14, [r4, #88]	; 0x58
      if( R_Motor.f_pidoutterm >= 0 )
 8002548:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800254c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002550:	db7c      	blt.n	800264c <HAL_TIM_PeriodElapsedCallback+0x378>
         if( R_Motor.f_pidoutterm > MAX_PID_OUT )
 8002552:	eddf 7a33 	vldr	s15, [pc, #204]	; 8002620 <HAL_TIM_PeriodElapsedCallback+0x34c>
            R_Motor.f_pidoutterm = MAX_PID_OUT;

         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8002556:	4833      	ldr	r0, [pc, #204]	; (8002624 <HAL_TIM_PeriodElapsedCallback+0x350>)
         if( R_Motor.f_pidoutterm > MAX_PID_OUT )
 8002558:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800255c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8002560:	f04f 0201 	mov.w	r2, #1
 8002564:	f44f 5180 	mov.w	r1, #4096	; 0x1000
            R_Motor.f_pidoutterm = MAX_PID_OUT;
 8002568:	bfc8      	it	gt
 800256a:	edc4 7a16 	vstrgt	s15, [r4, #88]	; 0x58
         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 800256e:	f7fe fb4b 	bl	8000c08 <HAL_GPIO_WritePin>
         HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8002572:	2200      	movs	r2, #0
 8002574:	2101      	movs	r1, #1
 8002576:	482c      	ldr	r0, [pc, #176]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x354>)
 8002578:	f7fe fb46 	bl	8000c08 <HAL_GPIO_WritePin>


         R_Motor.f_pidoutresult =  R_Motor.f_pidoutterm  ;
 800257c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800257e:	65e3      	str	r3, [r4, #92]	; 0x5c
         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);



         R_Motor.f_pidoutresult = -1 * (R_Motor.f_pidoutterm);
         __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,(uint32_t)R_Motor.f_pidoutresult);//PWM  8400
 8002580:	edd4 7a17 	vldr	s15, [r4, #92]	; 0x5c
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800258a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
      //__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,0);
      __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
   }

   //__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,g_servo_pulse);// 
   g_u16motortic++;
 800258e:	4a27      	ldr	r2, [pc, #156]	; (800262c <HAL_TIM_PeriodElapsedCallback+0x358>)

   //CpuTimer2Regs.TCR.bit.TRB = 1;
   //PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
   //StartCpuTimer0();// sensor int start -- sensor shoot
   //HAL_ADC_Start_DMA(&hadc1,&adcval[0],3);
   HAL_TIM_Base_Start_IT(&htim6);
 8002590:	4827      	ldr	r0, [pc, #156]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0x35c>)
   g_u16motortic++;
 8002592:	8813      	ldrh	r3, [r2, #0]
 8002594:	3301      	adds	r3, #1
 8002596:	b29b      	uxth	r3, r3
 8002598:	8013      	strh	r3, [r2, #0]
   R_Motor.U16Tick++;
 800259a:	8863      	ldrh	r3, [r4, #2]
   gUserTimeCnt++;
 800259c:	4a25      	ldr	r2, [pc, #148]	; (8002634 <HAL_TIM_PeriodElapsedCallback+0x360>)
   R_Motor.U16Tick++;
 800259e:	3301      	adds	r3, #1
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	8063      	strh	r3, [r4, #2]
   L_Motor.U16Tick++;
 80025a4:	886b      	ldrh	r3, [r5, #2]
 80025a6:	3301      	adds	r3, #1
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	806b      	strh	r3, [r5, #2]
   gUserTimeCnt++;
 80025ac:	6813      	ldr	r3, [r2, #0]
 80025ae:	3301      	adds	r3, #1
 80025b0:	6013      	str	r3, [r2, #0]
   gsamplecount++;
 80025b2:	4a21      	ldr	r2, [pc, #132]	; (8002638 <HAL_TIM_PeriodElapsedCallback+0x364>)
 80025b4:	6813      	ldr	r3, [r2, #0]
 80025b6:	3301      	adds	r3, #1
 80025b8:	6013      	str	r3, [r2, #0]
   HAL_TIM_Base_Start_IT(&htim6);
 80025ba:	f7fe fec9 	bl	8001350 <HAL_TIM_Base_Start_IT>
}


if(htim->Instance == TIM6)
 80025be:	6832      	ldr	r2, [r6, #0]
 80025c0:	4b1e      	ldr	r3, [pc, #120]	; (800263c <HAL_TIM_PeriodElapsedCallback+0x368>)
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d10e      	bne.n	80025e4 <HAL_TIM_PeriodElapsedCallback+0x310>
{


      GPIOD->BSRR = sen_shoot_arr[g_int32_sen_cnt];
 80025c6:	4b1e      	ldr	r3, [pc, #120]	; (8002640 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 80025c8:	4a1e      	ldr	r2, [pc, #120]	; (8002644 <HAL_TIM_PeriodElapsedCallback+0x370>)
 80025ca:	6819      	ldr	r1, [r3, #0]
 80025cc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80025d0:	4a15      	ldr	r2, [pc, #84]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x354>)
 80025d2:	6191      	str	r1, [r2, #24]
      g_int32_sen_cnt++;
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	3201      	adds	r2, #1
 80025d8:	601a      	str	r2, [r3, #0]
      if(g_int32_sen_cnt > SEN_END)
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	2a08      	cmp	r2, #8
    	  g_int32_sen_cnt = 0 ;
 80025de:	bfc4      	itt	gt
 80025e0:	2200      	movgt	r2, #0
 80025e2:	601a      	strgt	r2, [r3, #0]
 80025e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025e6:	bf00      	nop
 80025e8:	40001400 	.word	0x40001400
 80025ec:	40021000 	.word	0x40021000
 80025f0:	200005d8 	.word	0x200005d8
 80025f4:	200003d0 	.word	0x200003d0
 80025f8:	200000bc 	.word	0x200000bc
 80025fc:	40010400 	.word	0x40010400
 8002600:	3fb7d3fc 	.word	0x3fb7d3fc
 8002604:	44b38505 	.word	0x44b38505
 8002608:	3a03126f 	.word	0x3a03126f
 800260c:	42c80000 	.word	0x42c80000
 8002610:	200003ba 	.word	0x200003ba
 8002614:	200003be 	.word	0x200003be
 8002618:	200003bc 	.word	0x200003bc
 800261c:	2000087c 	.word	0x2000087c
 8002620:	46033c00 	.word	0x46033c00
 8002624:	40020800 	.word	0x40020800
 8002628:	40020c00 	.word	0x40020c00
 800262c:	200003b8 	.word	0x200003b8
 8002630:	200008b8 	.word	0x200008b8
 8002634:	200003c4 	.word	0x200003c4
 8002638:	200007d8 	.word	0x200007d8
 800263c:	40001000 	.word	0x40001000
 8002640:	200005d4 	.word	0x200005d4
 8002644:	20000008 	.word	0x20000008
 8002648:	c6033c00 	.word	0xc6033c00
         if( R_Motor.f_pidoutterm < MIN_PID_OUT )
 800264c:	ed5f 7a02 	vldr	s15, [pc, #-8]	; 8002648 <HAL_TIM_PeriodElapsedCallback+0x374>
         HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8002650:	480e      	ldr	r0, [pc, #56]	; (800268c <HAL_TIM_PeriodElapsedCallback+0x3b8>)
         if( R_Motor.f_pidoutterm < MIN_PID_OUT )
 8002652:	eeb4 7ae7 	vcmpe.f32	s14, s15
         HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8002656:	2201      	movs	r2, #1
         if( R_Motor.f_pidoutterm < MIN_PID_OUT )
 8002658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
         HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 800265c:	4611      	mov	r1, r2
            R_Motor.f_pidoutterm = MIN_PID_OUT;
 800265e:	bf48      	it	mi
 8002660:	edc4 7a16 	vstrmi	s15, [r4, #88]	; 0x58
         HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_SET);
 8002664:	f7fe fad0 	bl	8000c08 <HAL_GPIO_WritePin>
         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8002668:	2200      	movs	r2, #0
 800266a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800266e:	4808      	ldr	r0, [pc, #32]	; (8002690 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 8002670:	f7fe faca 	bl	8000c08 <HAL_GPIO_WritePin>
         R_Motor.f_pidoutresult = -1 * (R_Motor.f_pidoutterm);
 8002674:	edd4 7a16 	vldr	s15, [r4, #88]	; 0x58
 8002678:	eef1 7a67 	vneg.f32	s15, s15
 800267c:	edc4 7a17 	vstr	s15, [r4, #92]	; 0x5c
 8002680:	e77e      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0x2ac>
      __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	2200      	movs	r2, #0
 8002686:	635a      	str	r2, [r3, #52]	; 0x34
 8002688:	e781      	b.n	800258e <HAL_TIM_PeriodElapsedCallback+0x2ba>
 800268a:	bf00      	nop
 800268c:	40020c00 	.word	0x40020c00
 8002690:	40020800 	.word	0x40020800

08002694 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002694:	b508      	push	{r3, lr}

  hspi2.Instance = SPI2;
 8002696:	480e      	ldr	r0, [pc, #56]	; (80026d0 <MX_SPI2_Init+0x3c>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002698:	4b0e      	ldr	r3, [pc, #56]	; (80026d4 <MX_SPI2_Init+0x40>)
 800269a:	f44f 7e82 	mov.w	lr, #260	; 0x104
 800269e:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80026a2:	2300      	movs	r3, #0
 80026a4:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80026a6:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026a8:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026aa:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80026ac:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80026b0:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026b2:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80026b4:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026b6:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80026b8:	230a      	movs	r3, #10
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80026ba:	6182      	str	r2, [r0, #24]
  hspi2.Init.CRCPolynomial = 10;
 80026bc:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80026be:	f7fe fd85 	bl	80011cc <HAL_SPI_Init>
 80026c2:	b118      	cbz	r0, 80026cc <MX_SPI2_Init+0x38>
  {
    Error_Handler();
  }

}
 80026c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80026c8:	f7ff be02 	b.w	80022d0 <Error_Handler>
 80026cc:	bd08      	pop	{r3, pc}
 80026ce:	bf00      	nop
 80026d0:	200007e8 	.word	0x200007e8
 80026d4:	40003800 	.word	0x40003800

080026d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80026d8:	b510      	push	{r4, lr}
 80026da:	4604      	mov	r4, r0
 80026dc:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026de:	2214      	movs	r2, #20
 80026e0:	2100      	movs	r1, #0
 80026e2:	a803      	add	r0, sp, #12
 80026e4:	f000 fb38 	bl	8002d58 <memset>
  if(spiHandle->Instance==SPI2)
 80026e8:	6822      	ldr	r2, [r4, #0]
 80026ea:	4b14      	ldr	r3, [pc, #80]	; (800273c <HAL_SPI_MspInit+0x64>)
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d123      	bne.n	8002738 <HAL_SPI_MspInit+0x60>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80026f0:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80026f4:	2100      	movs	r1, #0
 80026f6:	9101      	str	r1, [sp, #4]
 80026f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026fa:	4811      	ldr	r0, [pc, #68]	; (8002740 <HAL_SPI_MspInit+0x68>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 80026fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002700:	641a      	str	r2, [r3, #64]	; 0x40
 8002702:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002704:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002708:	9201      	str	r2, [sp, #4]
 800270a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800270c:	9102      	str	r1, [sp, #8]
 800270e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002710:	f042 0202 	orr.w	r2, r2, #2
 8002714:	631a      	str	r2, [r3, #48]	; 0x30
 8002716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	9302      	str	r3, [sp, #8]
 800271e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002720:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002724:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002726:	2302      	movs	r3, #2
 8002728:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800272a:	2303      	movs	r3, #3
 800272c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800272e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002730:	2305      	movs	r3, #5
 8002732:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002734:	f7fe f988 	bl	8000a48 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002738:	b008      	add	sp, #32
 800273a:	bd10      	pop	{r4, pc}
 800273c:	40003800 	.word	0x40003800
 8002740:	40020400 	.word	0x40020400

08002744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002744:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002746:	4b0c      	ldr	r3, [pc, #48]	; (8002778 <HAL_MspInit+0x34>)
 8002748:	2100      	movs	r1, #0
 800274a:	9100      	str	r1, [sp, #0]
 800274c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800274e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002752:	645a      	str	r2, [r3, #68]	; 0x44
 8002754:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002756:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800275a:	9200      	str	r2, [sp, #0]
 800275c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800275e:	9101      	str	r1, [sp, #4]
 8002760:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002762:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002766:	641a      	str	r2, [r3, #64]	; 0x40
 8002768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800276e:	9301      	str	r3, [sp, #4]
 8002770:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002772:	b002      	add	sp, #8
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40023800 	.word	0x40023800

0800277c <NMI_Handler>:
 800277c:	4770      	bx	lr

0800277e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800277e:	e7fe      	b.n	800277e <HardFault_Handler>

08002780 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002780:	e7fe      	b.n	8002780 <MemManage_Handler>

08002782 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002782:	e7fe      	b.n	8002782 <BusFault_Handler>

08002784 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002784:	e7fe      	b.n	8002784 <UsageFault_Handler>

08002786 <SVC_Handler>:
 8002786:	4770      	bx	lr

08002788 <DebugMon_Handler>:
 8002788:	4770      	bx	lr

0800278a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800278a:	4770      	bx	lr

0800278c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800278c:	f7fd bf36 	b.w	80005fc <HAL_IncTick>

08002790 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002790:	4801      	ldr	r0, [pc, #4]	; (8002798 <TIM6_DAC_IRQHandler+0x8>)
 8002792:	f7fe bec8 	b.w	8001526 <HAL_TIM_IRQHandler>
 8002796:	bf00      	nop
 8002798:	200008b8 	.word	0x200008b8

0800279c <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800279c:	4801      	ldr	r0, [pc, #4]	; (80027a4 <TIM7_IRQHandler+0x8>)
 800279e:	f7fe bec2 	b.w	8001526 <HAL_TIM_IRQHandler>
 80027a2:	bf00      	nop
 80027a4:	20000930 	.word	0x20000930

080027a8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027a8:	490f      	ldr	r1, [pc, #60]	; (80027e8 <SystemInit+0x40>)
 80027aa:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80027ae:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80027b6:	4b0d      	ldr	r3, [pc, #52]	; (80027ec <SystemInit+0x44>)
 80027b8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80027ba:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80027bc:	f042 0201 	orr.w	r2, r2, #1
 80027c0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80027c2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80027ca:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80027ce:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80027d0:	4a07      	ldr	r2, [pc, #28]	; (80027f0 <SystemInit+0x48>)
 80027d2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80027da:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80027dc:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80027de:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80027e2:	608b      	str	r3, [r1, #8]
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	e000ed00 	.word	0xe000ed00
 80027ec:	40023800 	.word	0x40023800
 80027f0:	24003010 	.word	0x24003010

080027f4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80027f4:	b510      	push	{r4, lr}
 80027f6:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 80027f8:	2100      	movs	r1, #0
 80027fa:	2224      	movs	r2, #36	; 0x24
 80027fc:	a803      	add	r0, sp, #12
 80027fe:	f000 faab 	bl	8002d58 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim1.Instance = TIM1;
 8002802:	4810      	ldr	r0, [pc, #64]	; (8002844 <MX_TIM1_Init+0x50>)
 8002804:	4b10      	ldr	r3, [pc, #64]	; (8002848 <MX_TIM1_Init+0x54>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002806:	2400      	movs	r4, #0
  htim1.Init.Prescaler = 0;
 8002808:	e880 0018 	stmia.w	r0, {r3, r4}
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800280c:	a903      	add	r1, sp, #12
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800280e:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002810:	9401      	str	r4, [sp, #4]
 8002812:	9402      	str	r4, [sp, #8]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002814:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 0;
 8002816:	60c4      	str	r4, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002818:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800281a:	6144      	str	r4, [r0, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800281c:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800281e:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002820:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002822:	f7fe ffbb 	bl	800179c <HAL_TIM_Encoder_Init>
 8002826:	b108      	cbz	r0, 800282c <MX_TIM1_Init+0x38>
  {
    Error_Handler();
 8002828:	f7ff fd52 	bl	80022d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800282c:	a901      	add	r1, sp, #4
 800282e:	4805      	ldr	r0, [pc, #20]	; (8002844 <MX_TIM1_Init+0x50>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002830:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002832:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002834:	f7ff f8b4 	bl	80019a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002838:	b108      	cbz	r0, 800283e <MX_TIM1_Init+0x4a>
  {
    Error_Handler();
 800283a:	f7ff fd49 	bl	80022d0 <Error_Handler>
  }

}
 800283e:	b00c      	add	sp, #48	; 0x30
 8002840:	bd10      	pop	{r4, pc}
 8002842:	bf00      	nop
 8002844:	200008f4 	.word	0x200008f4
 8002848:	40010000 	.word	0x40010000

0800284c <MX_TIM6_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800284c:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
  htim6.Init.Prescaler = 42-1;
 800284e:	4a0d      	ldr	r2, [pc, #52]	; (8002884 <MX_TIM6_Init+0x38>)
  htim6.Instance = TIM6;
 8002850:	480d      	ldr	r0, [pc, #52]	; (8002888 <MX_TIM6_Init+0x3c>)
  htim6.Init.Prescaler = 42-1;
 8002852:	2329      	movs	r3, #41	; 0x29
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002854:	2400      	movs	r4, #0
  htim6.Init.Prescaler = 42-1;
 8002856:	e880 000c 	stmia.w	r0, {r2, r3}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 50-1;
 800285a:	2331      	movs	r3, #49	; 0x31
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800285c:	9400      	str	r4, [sp, #0]
 800285e:	9401      	str	r4, [sp, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002860:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = 50-1;
 8002862:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002864:	f7fe ff66 	bl	8001734 <HAL_TIM_Base_Init>
 8002868:	b108      	cbz	r0, 800286e <MX_TIM6_Init+0x22>
  {
    Error_Handler();
 800286a:	f7ff fd31 	bl	80022d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800286e:	4669      	mov	r1, sp
 8002870:	4805      	ldr	r0, [pc, #20]	; (8002888 <MX_TIM6_Init+0x3c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002872:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002874:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002876:	f7ff f893 	bl	80019a0 <HAL_TIMEx_MasterConfigSynchronization>
 800287a:	b108      	cbz	r0, 8002880 <MX_TIM6_Init+0x34>
  {
    Error_Handler();
 800287c:	f7ff fd28 	bl	80022d0 <Error_Handler>
  }

}
 8002880:	b002      	add	sp, #8
 8002882:	bd10      	pop	{r4, pc}
 8002884:	40001000 	.word	0x40001000
 8002888:	200008b8 	.word	0x200008b8

0800288c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800288c:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim7.Instance = TIM7;
  htim7.Init.Prescaler = 42-1;
 800288e:	4a0e      	ldr	r2, [pc, #56]	; (80028c8 <MX_TIM7_Init+0x3c>)
  htim7.Instance = TIM7;
 8002890:	480e      	ldr	r0, [pc, #56]	; (80028cc <MX_TIM7_Init+0x40>)
  htim7.Init.Prescaler = 42-1;
 8002892:	2329      	movs	r3, #41	; 0x29
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002894:	2400      	movs	r4, #0
  htim7.Init.Prescaler = 42-1;
 8002896:	e880 000c 	stmia.w	r0, {r2, r3}
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim7.Init.Period = 1000-1;
 800289a:	f240 33e7 	movw	r3, #999	; 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800289e:	9400      	str	r4, [sp, #0]
 80028a0:	9401      	str	r4, [sp, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a2:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 1000-1;
 80028a4:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80028a6:	f7fe ff45 	bl	8001734 <HAL_TIM_Base_Init>
 80028aa:	b108      	cbz	r0, 80028b0 <MX_TIM7_Init+0x24>
  {
    Error_Handler();
 80028ac:	f7ff fd10 	bl	80022d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80028b0:	4669      	mov	r1, sp
 80028b2:	4806      	ldr	r0, [pc, #24]	; (80028cc <MX_TIM7_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028b4:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028b6:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80028b8:	f7ff f872 	bl	80019a0 <HAL_TIMEx_MasterConfigSynchronization>
 80028bc:	b108      	cbz	r0, 80028c2 <MX_TIM7_Init+0x36>
  {
    Error_Handler();
 80028be:	f7ff fd07 	bl	80022d0 <Error_Handler>
  }

}
 80028c2:	b002      	add	sp, #8
 80028c4:	bd10      	pop	{r4, pc}
 80028c6:	bf00      	nop
 80028c8:	40001400 	.word	0x40001400
 80028cc:	20000930 	.word	0x20000930

080028d0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80028d0:	b510      	push	{r4, lr}
 80028d2:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 80028d4:	2100      	movs	r1, #0
 80028d6:	2224      	movs	r2, #36	; 0x24
 80028d8:	a803      	add	r0, sp, #12
 80028da:	f000 fa3d 	bl	8002d58 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim8.Instance = TIM8;
 80028de:	4811      	ldr	r0, [pc, #68]	; (8002924 <MX_TIM8_Init+0x54>)
 80028e0:	4b11      	ldr	r3, [pc, #68]	; (8002928 <MX_TIM8_Init+0x58>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e2:	2400      	movs	r4, #0
  htim8.Init.Prescaler = 0;
 80028e4:	e880 0018 	stmia.w	r0, {r3, r4}
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim8.Init.Period = 1024;
 80028e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028ec:	60c3      	str	r3, [r0, #12]
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80028ee:	a903      	add	r1, sp, #12
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80028f0:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028f2:	9401      	str	r4, [sp, #4]
 80028f4:	9402      	str	r4, [sp, #8]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f6:	6084      	str	r4, [r0, #8]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028f8:	6104      	str	r4, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 80028fa:	6144      	str	r4, [r0, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80028fc:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80028fe:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002900:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8002902:	f7fe ff4b 	bl	800179c <HAL_TIM_Encoder_Init>
 8002906:	b108      	cbz	r0, 800290c <MX_TIM8_Init+0x3c>
  {
    Error_Handler();
 8002908:	f7ff fce2 	bl	80022d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800290c:	a901      	add	r1, sp, #4
 800290e:	4805      	ldr	r0, [pc, #20]	; (8002924 <MX_TIM8_Init+0x54>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002910:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002912:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002914:	f7ff f844 	bl	80019a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002918:	b108      	cbz	r0, 800291e <MX_TIM8_Init+0x4e>
  {
    Error_Handler();
 800291a:	f7ff fcd9 	bl	80022d0 <Error_Handler>
  }

}
 800291e:	b00c      	add	sp, #48	; 0x30
 8002920:	bd10      	pop	{r4, pc}
 8002922:	bf00      	nop
 8002924:	20000840 	.word	0x20000840
 8002928:	40010400 	.word	0x40010400

0800292c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800292c:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292e:	2214      	movs	r2, #20
{
 8002930:	b08a      	sub	sp, #40	; 0x28
 8002932:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002934:	2100      	movs	r1, #0
 8002936:	eb0d 0002 	add.w	r0, sp, r2
 800293a:	f000 fa0d 	bl	8002d58 <memset>
  if(tim_encoderHandle->Instance==TIM1)
 800293e:	6823      	ldr	r3, [r4, #0]
 8002940:	4a23      	ldr	r2, [pc, #140]	; (80029d0 <HAL_TIM_Encoder_MspInit+0xa4>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d122      	bne.n	800298c <HAL_TIM_Encoder_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002946:	4b23      	ldr	r3, [pc, #140]	; (80029d4 <HAL_TIM_Encoder_MspInit+0xa8>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002948:	4823      	ldr	r0, [pc, #140]	; (80029d8 <HAL_TIM_Encoder_MspInit+0xac>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 800294a:	2100      	movs	r1, #0
 800294c:	9101      	str	r1, [sp, #4]
 800294e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002950:	f042 0201 	orr.w	r2, r2, #1
 8002954:	645a      	str	r2, [r3, #68]	; 0x44
 8002956:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002958:	f002 0201 	and.w	r2, r2, #1
 800295c:	9201      	str	r2, [sp, #4]
 800295e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002960:	9102      	str	r1, [sp, #8]
 8002962:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002964:	f042 0210 	orr.w	r2, r2, #16
 8002968:	631a      	str	r2, [r3, #48]	; 0x30
 800296a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296c:	f003 0310 	and.w	r3, r3, #16
 8002970:	9302      	str	r3, [sp, #8]
 8002972:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002974:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002978:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800297a:	2302      	movs	r3, #2
 800297c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800297e:	2301      	movs	r3, #1
 8002980:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002982:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002984:	f7fe f860 	bl	8000a48 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002988:	b00a      	add	sp, #40	; 0x28
 800298a:	bd10      	pop	{r4, pc}
  else if(tim_encoderHandle->Instance==TIM8)
 800298c:	4a13      	ldr	r2, [pc, #76]	; (80029dc <HAL_TIM_Encoder_MspInit+0xb0>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d1fa      	bne.n	8002988 <HAL_TIM_Encoder_MspInit+0x5c>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002992:	4b10      	ldr	r3, [pc, #64]	; (80029d4 <HAL_TIM_Encoder_MspInit+0xa8>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002994:	4812      	ldr	r0, [pc, #72]	; (80029e0 <HAL_TIM_Encoder_MspInit+0xb4>)
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002996:	2100      	movs	r1, #0
 8002998:	9103      	str	r1, [sp, #12]
 800299a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800299c:	f042 0202 	orr.w	r2, r2, #2
 80029a0:	645a      	str	r2, [r3, #68]	; 0x44
 80029a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80029a4:	f002 0202 	and.w	r2, r2, #2
 80029a8:	9203      	str	r2, [sp, #12]
 80029aa:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ac:	9104      	str	r1, [sp, #16]
 80029ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029b0:	f042 0204 	orr.w	r2, r2, #4
 80029b4:	631a      	str	r2, [r3, #48]	; 0x30
 80029b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	9304      	str	r3, [sp, #16]
 80029be:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80029c0:	23c0      	movs	r3, #192	; 0xc0
 80029c2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c4:	2302      	movs	r3, #2
 80029c6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80029c8:	2303      	movs	r3, #3
 80029ca:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029cc:	a905      	add	r1, sp, #20
 80029ce:	e7d9      	b.n	8002984 <HAL_TIM_Encoder_MspInit+0x58>
 80029d0:	40010000 	.word	0x40010000
 80029d4:	40023800 	.word	0x40023800
 80029d8:	40021000 	.word	0x40021000
 80029dc:	40010400 	.word	0x40010400
 80029e0:	40020800 	.word	0x40020800

080029e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80029e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(tim_baseHandle->Instance==TIM3)
 80029e6:	6803      	ldr	r3, [r0, #0]
 80029e8:	4a1e      	ldr	r2, [pc, #120]	; (8002a64 <HAL_TIM_Base_MspInit+0x80>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d10e      	bne.n	8002a0c <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80029ee:	2300      	movs	r3, #0
 80029f0:	9301      	str	r3, [sp, #4]
 80029f2:	4b1d      	ldr	r3, [pc, #116]	; (8002a68 <HAL_TIM_Base_MspInit+0x84>)
 80029f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029f6:	f042 0202 	orr.w	r2, r2, #2
 80029fa:	641a      	str	r2, [r3, #64]	; 0x40
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	9301      	str	r3, [sp, #4]
 8002a04:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002a06:	b005      	add	sp, #20
 8002a08:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM6)
 8002a0c:	4a17      	ldr	r2, [pc, #92]	; (8002a6c <HAL_TIM_Base_MspInit+0x88>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d113      	bne.n	8002a3a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002a12:	2200      	movs	r2, #0
 8002a14:	4b14      	ldr	r3, [pc, #80]	; (8002a68 <HAL_TIM_Base_MspInit+0x84>)
 8002a16:	9202      	str	r2, [sp, #8]
 8002a18:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002a1a:	f041 0110 	orr.w	r1, r1, #16
 8002a1e:	6419      	str	r1, [r3, #64]	; 0x40
 8002a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a22:	f003 0310 	and.w	r3, r3, #16
 8002a26:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002a28:	2036      	movs	r0, #54	; 0x36
 8002a2a:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002a2c:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002a2e:	f7fd ff71 	bl	8000914 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002a32:	2036      	movs	r0, #54	; 0x36
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002a34:	f7fd ffa2 	bl	800097c <HAL_NVIC_EnableIRQ>
}
 8002a38:	e7e5      	b.n	8002a06 <HAL_TIM_Base_MspInit+0x22>
  else if(tim_baseHandle->Instance==TIM7)
 8002a3a:	4a0d      	ldr	r2, [pc, #52]	; (8002a70 <HAL_TIM_Base_MspInit+0x8c>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d1e2      	bne.n	8002a06 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002a40:	2200      	movs	r2, #0
 8002a42:	4b09      	ldr	r3, [pc, #36]	; (8002a68 <HAL_TIM_Base_MspInit+0x84>)
 8002a44:	9203      	str	r2, [sp, #12]
 8002a46:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002a48:	f041 0120 	orr.w	r1, r1, #32
 8002a4c:	6419      	str	r1, [r3, #64]	; 0x40
 8002a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a50:	f003 0320 	and.w	r3, r3, #32
 8002a54:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002a56:	2037      	movs	r0, #55	; 0x37
 8002a58:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002a5a:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002a5c:	f7fd ff5a 	bl	8000914 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002a60:	2037      	movs	r0, #55	; 0x37
 8002a62:	e7e7      	b.n	8002a34 <HAL_TIM_Base_MspInit+0x50>
 8002a64:	40000400 	.word	0x40000400
 8002a68:	40023800 	.word	0x40023800
 8002a6c:	40001000 	.word	0x40001000
 8002a70:	40001400 	.word	0x40001400

08002a74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002a74:	b510      	push	{r4, lr}
 8002a76:	4604      	mov	r4, r0
 8002a78:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a7a:	2214      	movs	r2, #20
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	a801      	add	r0, sp, #4
 8002a80:	f000 f96a 	bl	8002d58 <memset>
  if(timHandle->Instance==TIM3)
 8002a84:	6822      	ldr	r2, [r4, #0]
 8002a86:	4b0d      	ldr	r3, [pc, #52]	; (8002abc <HAL_TIM_MspPostInit+0x48>)
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d114      	bne.n	8002ab6 <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	9300      	str	r3, [sp, #0]
 8002a90:	4b0b      	ldr	r3, [pc, #44]	; (8002ac0 <HAL_TIM_MspPostInit+0x4c>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a92:	480c      	ldr	r0, [pc, #48]	; (8002ac4 <HAL_TIM_MspPostInit+0x50>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002a96:	f042 0202 	orr.w	r2, r2, #2
 8002a9a:	631a      	str	r2, [r3, #48]	; 0x30
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9e:	f003 0302 	and.w	r3, r3, #2
 8002aa2:	9300      	str	r3, [sp, #0]
 8002aa4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002aa6:	2330      	movs	r3, #48	; 0x30
 8002aa8:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aaa:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aac:	2302      	movs	r3, #2
 8002aae:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ab0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ab2:	f7fd ffc9 	bl	8000a48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002ab6:	b006      	add	sp, #24
 8002ab8:	bd10      	pop	{r4, pc}
 8002aba:	bf00      	nop
 8002abc:	40000400 	.word	0x40000400
 8002ac0:	40023800 	.word	0x40023800
 8002ac4:	40020400 	.word	0x40020400

08002ac8 <MX_TIM3_Init>:
{
 8002ac8:	b510      	push	{r4, lr}
 8002aca:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002acc:	2210      	movs	r2, #16
 8002ace:	2100      	movs	r1, #0
 8002ad0:	a803      	add	r0, sp, #12
 8002ad2:	f000 f941 	bl	8002d58 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ad6:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ad8:	221c      	movs	r2, #28
 8002ada:	4621      	mov	r1, r4
 8002adc:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ae0:	9401      	str	r4, [sp, #4]
 8002ae2:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ae4:	f000 f938 	bl	8002d58 <memset>
  htim3.Instance = TIM3;
 8002ae8:	4823      	ldr	r0, [pc, #140]	; (8002b78 <MX_TIM3_Init+0xb0>)
 8002aea:	4b24      	ldr	r3, [pc, #144]	; (8002b7c <MX_TIM3_Init+0xb4>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aec:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 1-1;
 8002aee:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.Period = 8400-1;
 8002af2:	f242 03cf 	movw	r3, #8399	; 0x20cf
 8002af6:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002af8:	6104      	str	r4, [r0, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002afa:	f7fe fe1b 	bl	8001734 <HAL_TIM_Base_Init>
 8002afe:	b108      	cbz	r0, 8002b04 <MX_TIM3_Init+0x3c>
    Error_Handler();
 8002b00:	f7ff fbe6 	bl	80022d0 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002b08:	a903      	add	r1, sp, #12
 8002b0a:	481b      	ldr	r0, [pc, #108]	; (8002b78 <MX_TIM3_Init+0xb0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b0c:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002b0e:	f7fe fc4d 	bl	80013ac <HAL_TIM_ConfigClockSource>
 8002b12:	b108      	cbz	r0, 8002b18 <MX_TIM3_Init+0x50>
    Error_Handler();
 8002b14:	f7ff fbdc 	bl	80022d0 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002b18:	4817      	ldr	r0, [pc, #92]	; (8002b78 <MX_TIM3_Init+0xb0>)
 8002b1a:	f7fe fe25 	bl	8001768 <HAL_TIM_PWM_Init>
 8002b1e:	b108      	cbz	r0, 8002b24 <MX_TIM3_Init+0x5c>
    Error_Handler();
 8002b20:	f7ff fbd6 	bl	80022d0 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b24:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b26:	a901      	add	r1, sp, #4
 8002b28:	4813      	ldr	r0, [pc, #76]	; (8002b78 <MX_TIM3_Init+0xb0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b2a:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b2c:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b2e:	f7fe ff37 	bl	80019a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002b32:	b108      	cbz	r0, 8002b38 <MX_TIM3_Init+0x70>
    Error_Handler();
 8002b34:	f7ff fbcc 	bl	80022d0 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b38:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b3a:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002b3c:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b3e:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 4200-1;
 8002b40:	f241 0367 	movw	r3, #4199	; 0x1067
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b44:	480c      	ldr	r0, [pc, #48]	; (8002b78 <MX_TIM3_Init+0xb0>)
  sConfigOC.Pulse = 4200-1;
 8002b46:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002b48:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002b4a:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b4c:	f7fe fea0 	bl	8001890 <HAL_TIM_PWM_ConfigChannel>
 8002b50:	b108      	cbz	r0, 8002b56 <MX_TIM3_Init+0x8e>
    Error_Handler();
 8002b52:	f7ff fbbd 	bl	80022d0 <Error_Handler>
  sConfigOC.Pulse = 6300-1;
 8002b56:	f641 039b 	movw	r3, #6299	; 0x189b
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b5a:	2204      	movs	r2, #4
 8002b5c:	a907      	add	r1, sp, #28
 8002b5e:	4806      	ldr	r0, [pc, #24]	; (8002b78 <MX_TIM3_Init+0xb0>)
  sConfigOC.Pulse = 6300-1;
 8002b60:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002b62:	f7fe fe95 	bl	8001890 <HAL_TIM_PWM_ConfigChannel>
 8002b66:	b108      	cbz	r0, 8002b6c <MX_TIM3_Init+0xa4>
    Error_Handler();
 8002b68:	f7ff fbb2 	bl	80022d0 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8002b6c:	4802      	ldr	r0, [pc, #8]	; (8002b78 <MX_TIM3_Init+0xb0>)
 8002b6e:	f7ff ff81 	bl	8002a74 <HAL_TIM_MspPostInit>
}
 8002b72:	b00e      	add	sp, #56	; 0x38
 8002b74:	bd10      	pop	{r4, pc}
 8002b76:	bf00      	nop
 8002b78:	2000087c 	.word	0x2000087c
 8002b7c:	40000400 	.word	0x40000400

08002b80 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002b80:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8002b82:	480b      	ldr	r0, [pc, #44]	; (8002bb0 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8002b84:	4b0b      	ldr	r3, [pc, #44]	; (8002bb4 <MX_USART1_UART_Init+0x34>)
 8002b86:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8002b8a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b8e:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b90:	2300      	movs	r3, #0
 8002b92:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b94:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b96:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b98:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b9a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b9c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b9e:	f7ff f865 	bl	8001c6c <HAL_UART_Init>
 8002ba2:	b118      	cbz	r0, 8002bac <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8002ba4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002ba8:	f7ff bb92 	b.w	80022d0 <Error_Handler>
 8002bac:	bd08      	pop	{r3, pc}
 8002bae:	bf00      	nop
 8002bb0:	200009ac 	.word	0x200009ac
 8002bb4:	40011000 	.word	0x40011000

08002bb8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002bb8:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 8002bba:	480b      	ldr	r0, [pc, #44]	; (8002be8 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 115200;
 8002bbc:	4b0b      	ldr	r3, [pc, #44]	; (8002bec <MX_USART3_UART_Init+0x34>)
 8002bbe:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8002bc2:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002bc6:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002bcc:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002bce:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002bd0:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bd2:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bd4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002bd6:	f7ff f849 	bl	8001c6c <HAL_UART_Init>
 8002bda:	b118      	cbz	r0, 8002be4 <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8002bdc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8002be0:	f7ff bb76 	b.w	80022d0 <Error_Handler>
 8002be4:	bd08      	pop	{r3, pc}
 8002be6:	bf00      	nop
 8002be8:	2000096c 	.word	0x2000096c
 8002bec:	40004800 	.word	0x40004800

08002bf0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002bf0:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf2:	2214      	movs	r2, #20
{
 8002bf4:	b08a      	sub	sp, #40	; 0x28
 8002bf6:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	eb0d 0002 	add.w	r0, sp, r2
 8002bfe:	f000 f8ab 	bl	8002d58 <memset>
  if(uartHandle->Instance==USART1)
 8002c02:	6823      	ldr	r3, [r4, #0]
 8002c04:	4a28      	ldr	r2, [pc, #160]	; (8002ca8 <HAL_UART_MspInit+0xb8>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d126      	bne.n	8002c58 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c0a:	4b28      	ldr	r3, [pc, #160]	; (8002cac <HAL_UART_MspInit+0xbc>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c0c:	4828      	ldr	r0, [pc, #160]	; (8002cb0 <HAL_UART_MspInit+0xc0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c0e:	2100      	movs	r1, #0
 8002c10:	9101      	str	r1, [sp, #4]
 8002c12:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c14:	f042 0210 	orr.w	r2, r2, #16
 8002c18:	645a      	str	r2, [r3, #68]	; 0x44
 8002c1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c1c:	f002 0210 	and.w	r2, r2, #16
 8002c20:	9201      	str	r2, [sp, #4]
 8002c22:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c24:	9102      	str	r1, [sp, #8]
 8002c26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c28:	f042 0201 	orr.w	r2, r2, #1
 8002c2c:	631a      	str	r2, [r3, #48]	; 0x30
 8002c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c30:	f003 0301 	and.w	r3, r3, #1
 8002c34:	9302      	str	r3, [sp, #8]
 8002c36:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002c38:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002c3c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3e:	2302      	movs	r3, #2
 8002c40:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c42:	2301      	movs	r3, #1
 8002c44:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c46:	2303      	movs	r3, #3
 8002c48:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c4a:	2307      	movs	r3, #7
 8002c4c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c4e:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c50:	f7fd fefa 	bl	8000a48 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002c54:	b00a      	add	sp, #40	; 0x28
 8002c56:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART3)
 8002c58:	4a16      	ldr	r2, [pc, #88]	; (8002cb4 <HAL_UART_MspInit+0xc4>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d1fa      	bne.n	8002c54 <HAL_UART_MspInit+0x64>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c5e:	4b13      	ldr	r3, [pc, #76]	; (8002cac <HAL_UART_MspInit+0xbc>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c60:	4815      	ldr	r0, [pc, #84]	; (8002cb8 <HAL_UART_MspInit+0xc8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002c62:	2100      	movs	r1, #0
 8002c64:	9103      	str	r1, [sp, #12]
 8002c66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c68:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002c6c:	641a      	str	r2, [r3, #64]	; 0x40
 8002c6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c70:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002c74:	9203      	str	r2, [sp, #12]
 8002c76:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c78:	9104      	str	r1, [sp, #16]
 8002c7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c7c:	f042 0204 	orr.w	r2, r2, #4
 8002c80:	631a      	str	r2, [r3, #48]	; 0x30
 8002c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c84:	f003 0304 	and.w	r3, r3, #4
 8002c88:	9304      	str	r3, [sp, #16]
 8002c8a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002c8c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002c90:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c92:	2302      	movs	r3, #2
 8002c94:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c96:	2301      	movs	r3, #1
 8002c98:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002c9e:	2307      	movs	r3, #7
 8002ca0:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ca2:	a905      	add	r1, sp, #20
 8002ca4:	e7d4      	b.n	8002c50 <HAL_UART_MspInit+0x60>
 8002ca6:	bf00      	nop
 8002ca8:	40011000 	.word	0x40011000
 8002cac:	40023800 	.word	0x40023800
 8002cb0:	40020000 	.word	0x40020000
 8002cb4:	40004800 	.word	0x40004800
 8002cb8:	40020800 	.word	0x40020800

08002cbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002cbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cf4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002cc0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002cc2:	e003      	b.n	8002ccc <LoopCopyDataInit>

08002cc4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002cc6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002cc8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002cca:	3104      	adds	r1, #4

08002ccc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002ccc:	480b      	ldr	r0, [pc, #44]	; (8002cfc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002cce:	4b0c      	ldr	r3, [pc, #48]	; (8002d00 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002cd0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002cd2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002cd4:	d3f6      	bcc.n	8002cc4 <CopyDataInit>
  ldr  r2, =_sbss
 8002cd6:	4a0b      	ldr	r2, [pc, #44]	; (8002d04 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002cd8:	e002      	b.n	8002ce0 <LoopFillZerobss>

08002cda <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002cda:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002cdc:	f842 3b04 	str.w	r3, [r2], #4

08002ce0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002ce0:	4b09      	ldr	r3, [pc, #36]	; (8002d08 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002ce2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002ce4:	d3f9      	bcc.n	8002cda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002ce6:	f7ff fd5f 	bl	80027a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cea:	f000 f811 	bl	8002d10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cee:	f7ff fa9d 	bl	800222c <main>
  bx  lr    
 8002cf2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002cf4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002cf8:	08003ca8 	.word	0x08003ca8
  ldr  r0, =_sdata
 8002cfc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002d00:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8002d04:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8002d08:	200009f0 	.word	0x200009f0

08002d0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d0c:	e7fe      	b.n	8002d0c <ADC_IRQHandler>
	...

08002d10 <__libc_init_array>:
 8002d10:	b570      	push	{r4, r5, r6, lr}
 8002d12:	4e0d      	ldr	r6, [pc, #52]	; (8002d48 <__libc_init_array+0x38>)
 8002d14:	4c0d      	ldr	r4, [pc, #52]	; (8002d4c <__libc_init_array+0x3c>)
 8002d16:	1ba4      	subs	r4, r4, r6
 8002d18:	10a4      	asrs	r4, r4, #2
 8002d1a:	2500      	movs	r5, #0
 8002d1c:	42a5      	cmp	r5, r4
 8002d1e:	d109      	bne.n	8002d34 <__libc_init_array+0x24>
 8002d20:	4e0b      	ldr	r6, [pc, #44]	; (8002d50 <__libc_init_array+0x40>)
 8002d22:	4c0c      	ldr	r4, [pc, #48]	; (8002d54 <__libc_init_array+0x44>)
 8002d24:	f000 ff4e 	bl	8003bc4 <_init>
 8002d28:	1ba4      	subs	r4, r4, r6
 8002d2a:	10a4      	asrs	r4, r4, #2
 8002d2c:	2500      	movs	r5, #0
 8002d2e:	42a5      	cmp	r5, r4
 8002d30:	d105      	bne.n	8002d3e <__libc_init_array+0x2e>
 8002d32:	bd70      	pop	{r4, r5, r6, pc}
 8002d34:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d38:	4798      	blx	r3
 8002d3a:	3501      	adds	r5, #1
 8002d3c:	e7ee      	b.n	8002d1c <__libc_init_array+0xc>
 8002d3e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002d42:	4798      	blx	r3
 8002d44:	3501      	adds	r5, #1
 8002d46:	e7f2      	b.n	8002d2e <__libc_init_array+0x1e>
 8002d48:	08003ca0 	.word	0x08003ca0
 8002d4c:	08003ca0 	.word	0x08003ca0
 8002d50:	08003ca0 	.word	0x08003ca0
 8002d54:	08003ca4 	.word	0x08003ca4

08002d58 <memset>:
 8002d58:	4402      	add	r2, r0
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d100      	bne.n	8002d62 <memset+0xa>
 8002d60:	4770      	bx	lr
 8002d62:	f803 1b01 	strb.w	r1, [r3], #1
 8002d66:	e7f9      	b.n	8002d5c <memset+0x4>

08002d68 <iprintf>:
 8002d68:	b40f      	push	{r0, r1, r2, r3}
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	; (8002d94 <iprintf+0x2c>)
 8002d6c:	b513      	push	{r0, r1, r4, lr}
 8002d6e:	681c      	ldr	r4, [r3, #0]
 8002d70:	b124      	cbz	r4, 8002d7c <iprintf+0x14>
 8002d72:	69a3      	ldr	r3, [r4, #24]
 8002d74:	b913      	cbnz	r3, 8002d7c <iprintf+0x14>
 8002d76:	4620      	mov	r0, r4
 8002d78:	f000 f84e 	bl	8002e18 <__sinit>
 8002d7c:	ab05      	add	r3, sp, #20
 8002d7e:	9a04      	ldr	r2, [sp, #16]
 8002d80:	68a1      	ldr	r1, [r4, #8]
 8002d82:	9301      	str	r3, [sp, #4]
 8002d84:	4620      	mov	r0, r4
 8002d86:	f000 f959 	bl	800303c <_vfiprintf_r>
 8002d8a:	b002      	add	sp, #8
 8002d8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d90:	b004      	add	sp, #16
 8002d92:	4770      	bx	lr
 8002d94:	2000002c 	.word	0x2000002c

08002d98 <_cleanup_r>:
 8002d98:	4901      	ldr	r1, [pc, #4]	; (8002da0 <_cleanup_r+0x8>)
 8002d9a:	f000 b8a9 	b.w	8002ef0 <_fwalk_reent>
 8002d9e:	bf00      	nop
 8002da0:	08003911 	.word	0x08003911

08002da4 <std.isra.0>:
 8002da4:	2300      	movs	r3, #0
 8002da6:	b510      	push	{r4, lr}
 8002da8:	4604      	mov	r4, r0
 8002daa:	6003      	str	r3, [r0, #0]
 8002dac:	6043      	str	r3, [r0, #4]
 8002dae:	6083      	str	r3, [r0, #8]
 8002db0:	8181      	strh	r1, [r0, #12]
 8002db2:	6643      	str	r3, [r0, #100]	; 0x64
 8002db4:	81c2      	strh	r2, [r0, #14]
 8002db6:	6103      	str	r3, [r0, #16]
 8002db8:	6143      	str	r3, [r0, #20]
 8002dba:	6183      	str	r3, [r0, #24]
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	2208      	movs	r2, #8
 8002dc0:	305c      	adds	r0, #92	; 0x5c
 8002dc2:	f7ff ffc9 	bl	8002d58 <memset>
 8002dc6:	4b05      	ldr	r3, [pc, #20]	; (8002ddc <std.isra.0+0x38>)
 8002dc8:	6263      	str	r3, [r4, #36]	; 0x24
 8002dca:	4b05      	ldr	r3, [pc, #20]	; (8002de0 <std.isra.0+0x3c>)
 8002dcc:	62a3      	str	r3, [r4, #40]	; 0x28
 8002dce:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <std.isra.0+0x40>)
 8002dd0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002dd2:	4b05      	ldr	r3, [pc, #20]	; (8002de8 <std.isra.0+0x44>)
 8002dd4:	6224      	str	r4, [r4, #32]
 8002dd6:	6323      	str	r3, [r4, #48]	; 0x30
 8002dd8:	bd10      	pop	{r4, pc}
 8002dda:	bf00      	nop
 8002ddc:	080035b5 	.word	0x080035b5
 8002de0:	080035d7 	.word	0x080035d7
 8002de4:	0800360f 	.word	0x0800360f
 8002de8:	08003633 	.word	0x08003633

08002dec <__sfmoreglue>:
 8002dec:	b570      	push	{r4, r5, r6, lr}
 8002dee:	1e4a      	subs	r2, r1, #1
 8002df0:	2568      	movs	r5, #104	; 0x68
 8002df2:	4355      	muls	r5, r2
 8002df4:	460e      	mov	r6, r1
 8002df6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002dfa:	f000 f897 	bl	8002f2c <_malloc_r>
 8002dfe:	4604      	mov	r4, r0
 8002e00:	b140      	cbz	r0, 8002e14 <__sfmoreglue+0x28>
 8002e02:	2100      	movs	r1, #0
 8002e04:	e880 0042 	stmia.w	r0, {r1, r6}
 8002e08:	300c      	adds	r0, #12
 8002e0a:	60a0      	str	r0, [r4, #8]
 8002e0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002e10:	f7ff ffa2 	bl	8002d58 <memset>
 8002e14:	4620      	mov	r0, r4
 8002e16:	bd70      	pop	{r4, r5, r6, pc}

08002e18 <__sinit>:
 8002e18:	6983      	ldr	r3, [r0, #24]
 8002e1a:	b510      	push	{r4, lr}
 8002e1c:	4604      	mov	r4, r0
 8002e1e:	bb33      	cbnz	r3, 8002e6e <__sinit+0x56>
 8002e20:	6483      	str	r3, [r0, #72]	; 0x48
 8002e22:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002e24:	6503      	str	r3, [r0, #80]	; 0x50
 8002e26:	4b12      	ldr	r3, [pc, #72]	; (8002e70 <__sinit+0x58>)
 8002e28:	4a12      	ldr	r2, [pc, #72]	; (8002e74 <__sinit+0x5c>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6282      	str	r2, [r0, #40]	; 0x28
 8002e2e:	4298      	cmp	r0, r3
 8002e30:	bf04      	itt	eq
 8002e32:	2301      	moveq	r3, #1
 8002e34:	6183      	streq	r3, [r0, #24]
 8002e36:	f000 f81f 	bl	8002e78 <__sfp>
 8002e3a:	6060      	str	r0, [r4, #4]
 8002e3c:	4620      	mov	r0, r4
 8002e3e:	f000 f81b 	bl	8002e78 <__sfp>
 8002e42:	60a0      	str	r0, [r4, #8]
 8002e44:	4620      	mov	r0, r4
 8002e46:	f000 f817 	bl	8002e78 <__sfp>
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	60e0      	str	r0, [r4, #12]
 8002e4e:	2104      	movs	r1, #4
 8002e50:	6860      	ldr	r0, [r4, #4]
 8002e52:	f7ff ffa7 	bl	8002da4 <std.isra.0>
 8002e56:	2201      	movs	r2, #1
 8002e58:	2109      	movs	r1, #9
 8002e5a:	68a0      	ldr	r0, [r4, #8]
 8002e5c:	f7ff ffa2 	bl	8002da4 <std.isra.0>
 8002e60:	2202      	movs	r2, #2
 8002e62:	2112      	movs	r1, #18
 8002e64:	68e0      	ldr	r0, [r4, #12]
 8002e66:	f7ff ff9d 	bl	8002da4 <std.isra.0>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	61a3      	str	r3, [r4, #24]
 8002e6e:	bd10      	pop	{r4, pc}
 8002e70:	08003c60 	.word	0x08003c60
 8002e74:	08002d99 	.word	0x08002d99

08002e78 <__sfp>:
 8002e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e7a:	4b1c      	ldr	r3, [pc, #112]	; (8002eec <__sfp+0x74>)
 8002e7c:	681e      	ldr	r6, [r3, #0]
 8002e7e:	69b3      	ldr	r3, [r6, #24]
 8002e80:	4607      	mov	r7, r0
 8002e82:	b913      	cbnz	r3, 8002e8a <__sfp+0x12>
 8002e84:	4630      	mov	r0, r6
 8002e86:	f7ff ffc7 	bl	8002e18 <__sinit>
 8002e8a:	3648      	adds	r6, #72	; 0x48
 8002e8c:	68b4      	ldr	r4, [r6, #8]
 8002e8e:	6873      	ldr	r3, [r6, #4]
 8002e90:	3b01      	subs	r3, #1
 8002e92:	d503      	bpl.n	8002e9c <__sfp+0x24>
 8002e94:	6833      	ldr	r3, [r6, #0]
 8002e96:	b133      	cbz	r3, 8002ea6 <__sfp+0x2e>
 8002e98:	6836      	ldr	r6, [r6, #0]
 8002e9a:	e7f7      	b.n	8002e8c <__sfp+0x14>
 8002e9c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002ea0:	b16d      	cbz	r5, 8002ebe <__sfp+0x46>
 8002ea2:	3468      	adds	r4, #104	; 0x68
 8002ea4:	e7f4      	b.n	8002e90 <__sfp+0x18>
 8002ea6:	2104      	movs	r1, #4
 8002ea8:	4638      	mov	r0, r7
 8002eaa:	f7ff ff9f 	bl	8002dec <__sfmoreglue>
 8002eae:	6030      	str	r0, [r6, #0]
 8002eb0:	2800      	cmp	r0, #0
 8002eb2:	d1f1      	bne.n	8002e98 <__sfp+0x20>
 8002eb4:	230c      	movs	r3, #12
 8002eb6:	603b      	str	r3, [r7, #0]
 8002eb8:	4604      	mov	r4, r0
 8002eba:	4620      	mov	r0, r4
 8002ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ebe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002ec2:	81e3      	strh	r3, [r4, #14]
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	81a3      	strh	r3, [r4, #12]
 8002ec8:	6665      	str	r5, [r4, #100]	; 0x64
 8002eca:	6025      	str	r5, [r4, #0]
 8002ecc:	60a5      	str	r5, [r4, #8]
 8002ece:	6065      	str	r5, [r4, #4]
 8002ed0:	6125      	str	r5, [r4, #16]
 8002ed2:	6165      	str	r5, [r4, #20]
 8002ed4:	61a5      	str	r5, [r4, #24]
 8002ed6:	2208      	movs	r2, #8
 8002ed8:	4629      	mov	r1, r5
 8002eda:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002ede:	f7ff ff3b 	bl	8002d58 <memset>
 8002ee2:	6365      	str	r5, [r4, #52]	; 0x34
 8002ee4:	63a5      	str	r5, [r4, #56]	; 0x38
 8002ee6:	64a5      	str	r5, [r4, #72]	; 0x48
 8002ee8:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002eea:	e7e6      	b.n	8002eba <__sfp+0x42>
 8002eec:	08003c60 	.word	0x08003c60

08002ef0 <_fwalk_reent>:
 8002ef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ef4:	4680      	mov	r8, r0
 8002ef6:	4689      	mov	r9, r1
 8002ef8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002efc:	2600      	movs	r6, #0
 8002efe:	b914      	cbnz	r4, 8002f06 <_fwalk_reent+0x16>
 8002f00:	4630      	mov	r0, r6
 8002f02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f06:	68a5      	ldr	r5, [r4, #8]
 8002f08:	6867      	ldr	r7, [r4, #4]
 8002f0a:	3f01      	subs	r7, #1
 8002f0c:	d501      	bpl.n	8002f12 <_fwalk_reent+0x22>
 8002f0e:	6824      	ldr	r4, [r4, #0]
 8002f10:	e7f5      	b.n	8002efe <_fwalk_reent+0xe>
 8002f12:	89ab      	ldrh	r3, [r5, #12]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d907      	bls.n	8002f28 <_fwalk_reent+0x38>
 8002f18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	d003      	beq.n	8002f28 <_fwalk_reent+0x38>
 8002f20:	4629      	mov	r1, r5
 8002f22:	4640      	mov	r0, r8
 8002f24:	47c8      	blx	r9
 8002f26:	4306      	orrs	r6, r0
 8002f28:	3568      	adds	r5, #104	; 0x68
 8002f2a:	e7ee      	b.n	8002f0a <_fwalk_reent+0x1a>

08002f2c <_malloc_r>:
 8002f2c:	b570      	push	{r4, r5, r6, lr}
 8002f2e:	1ccd      	adds	r5, r1, #3
 8002f30:	f025 0503 	bic.w	r5, r5, #3
 8002f34:	3508      	adds	r5, #8
 8002f36:	2d0c      	cmp	r5, #12
 8002f38:	bf38      	it	cc
 8002f3a:	250c      	movcc	r5, #12
 8002f3c:	2d00      	cmp	r5, #0
 8002f3e:	4606      	mov	r6, r0
 8002f40:	db01      	blt.n	8002f46 <_malloc_r+0x1a>
 8002f42:	42a9      	cmp	r1, r5
 8002f44:	d903      	bls.n	8002f4e <_malloc_r+0x22>
 8002f46:	230c      	movs	r3, #12
 8002f48:	6033      	str	r3, [r6, #0]
 8002f4a:	2000      	movs	r0, #0
 8002f4c:	bd70      	pop	{r4, r5, r6, pc}
 8002f4e:	f000 fd7f 	bl	8003a50 <__malloc_lock>
 8002f52:	4a23      	ldr	r2, [pc, #140]	; (8002fe0 <_malloc_r+0xb4>)
 8002f54:	6814      	ldr	r4, [r2, #0]
 8002f56:	4621      	mov	r1, r4
 8002f58:	b991      	cbnz	r1, 8002f80 <_malloc_r+0x54>
 8002f5a:	4c22      	ldr	r4, [pc, #136]	; (8002fe4 <_malloc_r+0xb8>)
 8002f5c:	6823      	ldr	r3, [r4, #0]
 8002f5e:	b91b      	cbnz	r3, 8002f68 <_malloc_r+0x3c>
 8002f60:	4630      	mov	r0, r6
 8002f62:	f000 fb17 	bl	8003594 <_sbrk_r>
 8002f66:	6020      	str	r0, [r4, #0]
 8002f68:	4629      	mov	r1, r5
 8002f6a:	4630      	mov	r0, r6
 8002f6c:	f000 fb12 	bl	8003594 <_sbrk_r>
 8002f70:	1c43      	adds	r3, r0, #1
 8002f72:	d126      	bne.n	8002fc2 <_malloc_r+0x96>
 8002f74:	230c      	movs	r3, #12
 8002f76:	6033      	str	r3, [r6, #0]
 8002f78:	4630      	mov	r0, r6
 8002f7a:	f000 fd6a 	bl	8003a52 <__malloc_unlock>
 8002f7e:	e7e4      	b.n	8002f4a <_malloc_r+0x1e>
 8002f80:	680b      	ldr	r3, [r1, #0]
 8002f82:	1b5b      	subs	r3, r3, r5
 8002f84:	d41a      	bmi.n	8002fbc <_malloc_r+0x90>
 8002f86:	2b0b      	cmp	r3, #11
 8002f88:	d90f      	bls.n	8002faa <_malloc_r+0x7e>
 8002f8a:	600b      	str	r3, [r1, #0]
 8002f8c:	50cd      	str	r5, [r1, r3]
 8002f8e:	18cc      	adds	r4, r1, r3
 8002f90:	4630      	mov	r0, r6
 8002f92:	f000 fd5e 	bl	8003a52 <__malloc_unlock>
 8002f96:	f104 000b 	add.w	r0, r4, #11
 8002f9a:	1d23      	adds	r3, r4, #4
 8002f9c:	f020 0007 	bic.w	r0, r0, #7
 8002fa0:	1ac3      	subs	r3, r0, r3
 8002fa2:	d01b      	beq.n	8002fdc <_malloc_r+0xb0>
 8002fa4:	425a      	negs	r2, r3
 8002fa6:	50e2      	str	r2, [r4, r3]
 8002fa8:	bd70      	pop	{r4, r5, r6, pc}
 8002faa:	428c      	cmp	r4, r1
 8002fac:	bf0d      	iteet	eq
 8002fae:	6863      	ldreq	r3, [r4, #4]
 8002fb0:	684b      	ldrne	r3, [r1, #4]
 8002fb2:	6063      	strne	r3, [r4, #4]
 8002fb4:	6013      	streq	r3, [r2, #0]
 8002fb6:	bf18      	it	ne
 8002fb8:	460c      	movne	r4, r1
 8002fba:	e7e9      	b.n	8002f90 <_malloc_r+0x64>
 8002fbc:	460c      	mov	r4, r1
 8002fbe:	6849      	ldr	r1, [r1, #4]
 8002fc0:	e7ca      	b.n	8002f58 <_malloc_r+0x2c>
 8002fc2:	1cc4      	adds	r4, r0, #3
 8002fc4:	f024 0403 	bic.w	r4, r4, #3
 8002fc8:	42a0      	cmp	r0, r4
 8002fca:	d005      	beq.n	8002fd8 <_malloc_r+0xac>
 8002fcc:	1a21      	subs	r1, r4, r0
 8002fce:	4630      	mov	r0, r6
 8002fd0:	f000 fae0 	bl	8003594 <_sbrk_r>
 8002fd4:	3001      	adds	r0, #1
 8002fd6:	d0cd      	beq.n	8002f74 <_malloc_r+0x48>
 8002fd8:	6025      	str	r5, [r4, #0]
 8002fda:	e7d9      	b.n	8002f90 <_malloc_r+0x64>
 8002fdc:	bd70      	pop	{r4, r5, r6, pc}
 8002fde:	bf00      	nop
 8002fe0:	200000ac 	.word	0x200000ac
 8002fe4:	200000b0 	.word	0x200000b0

08002fe8 <__sfputc_r>:
 8002fe8:	6893      	ldr	r3, [r2, #8]
 8002fea:	3b01      	subs	r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	b410      	push	{r4}
 8002ff0:	6093      	str	r3, [r2, #8]
 8002ff2:	da09      	bge.n	8003008 <__sfputc_r+0x20>
 8002ff4:	6994      	ldr	r4, [r2, #24]
 8002ff6:	42a3      	cmp	r3, r4
 8002ff8:	db02      	blt.n	8003000 <__sfputc_r+0x18>
 8002ffa:	b2cb      	uxtb	r3, r1
 8002ffc:	2b0a      	cmp	r3, #10
 8002ffe:	d103      	bne.n	8003008 <__sfputc_r+0x20>
 8003000:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003004:	f000 bb1a 	b.w	800363c <__swbuf_r>
 8003008:	6813      	ldr	r3, [r2, #0]
 800300a:	1c58      	adds	r0, r3, #1
 800300c:	6010      	str	r0, [r2, #0]
 800300e:	7019      	strb	r1, [r3, #0]
 8003010:	b2c8      	uxtb	r0, r1
 8003012:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003016:	4770      	bx	lr

08003018 <__sfputs_r>:
 8003018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800301a:	4606      	mov	r6, r0
 800301c:	460f      	mov	r7, r1
 800301e:	4614      	mov	r4, r2
 8003020:	18d5      	adds	r5, r2, r3
 8003022:	42ac      	cmp	r4, r5
 8003024:	d101      	bne.n	800302a <__sfputs_r+0x12>
 8003026:	2000      	movs	r0, #0
 8003028:	e007      	b.n	800303a <__sfputs_r+0x22>
 800302a:	463a      	mov	r2, r7
 800302c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003030:	4630      	mov	r0, r6
 8003032:	f7ff ffd9 	bl	8002fe8 <__sfputc_r>
 8003036:	1c43      	adds	r3, r0, #1
 8003038:	d1f3      	bne.n	8003022 <__sfputs_r+0xa>
 800303a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800303c <_vfiprintf_r>:
 800303c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003040:	b09d      	sub	sp, #116	; 0x74
 8003042:	460c      	mov	r4, r1
 8003044:	4617      	mov	r7, r2
 8003046:	9303      	str	r3, [sp, #12]
 8003048:	4606      	mov	r6, r0
 800304a:	b118      	cbz	r0, 8003054 <_vfiprintf_r+0x18>
 800304c:	6983      	ldr	r3, [r0, #24]
 800304e:	b90b      	cbnz	r3, 8003054 <_vfiprintf_r+0x18>
 8003050:	f7ff fee2 	bl	8002e18 <__sinit>
 8003054:	4b7c      	ldr	r3, [pc, #496]	; (8003248 <_vfiprintf_r+0x20c>)
 8003056:	429c      	cmp	r4, r3
 8003058:	d157      	bne.n	800310a <_vfiprintf_r+0xce>
 800305a:	6874      	ldr	r4, [r6, #4]
 800305c:	89a3      	ldrh	r3, [r4, #12]
 800305e:	0718      	lsls	r0, r3, #28
 8003060:	d55d      	bpl.n	800311e <_vfiprintf_r+0xe2>
 8003062:	6923      	ldr	r3, [r4, #16]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d05a      	beq.n	800311e <_vfiprintf_r+0xe2>
 8003068:	2300      	movs	r3, #0
 800306a:	9309      	str	r3, [sp, #36]	; 0x24
 800306c:	2320      	movs	r3, #32
 800306e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003072:	2330      	movs	r3, #48	; 0x30
 8003074:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003078:	f04f 0b01 	mov.w	fp, #1
 800307c:	46b8      	mov	r8, r7
 800307e:	4645      	mov	r5, r8
 8003080:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003084:	2b00      	cmp	r3, #0
 8003086:	d155      	bne.n	8003134 <_vfiprintf_r+0xf8>
 8003088:	ebb8 0a07 	subs.w	sl, r8, r7
 800308c:	d00b      	beq.n	80030a6 <_vfiprintf_r+0x6a>
 800308e:	4653      	mov	r3, sl
 8003090:	463a      	mov	r2, r7
 8003092:	4621      	mov	r1, r4
 8003094:	4630      	mov	r0, r6
 8003096:	f7ff ffbf 	bl	8003018 <__sfputs_r>
 800309a:	3001      	adds	r0, #1
 800309c:	f000 80c4 	beq.w	8003228 <_vfiprintf_r+0x1ec>
 80030a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030a2:	4453      	add	r3, sl
 80030a4:	9309      	str	r3, [sp, #36]	; 0x24
 80030a6:	f898 3000 	ldrb.w	r3, [r8]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	f000 80bc 	beq.w	8003228 <_vfiprintf_r+0x1ec>
 80030b0:	2300      	movs	r3, #0
 80030b2:	f04f 32ff 	mov.w	r2, #4294967295
 80030b6:	9304      	str	r3, [sp, #16]
 80030b8:	9307      	str	r3, [sp, #28]
 80030ba:	9205      	str	r2, [sp, #20]
 80030bc:	9306      	str	r3, [sp, #24]
 80030be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80030c2:	931a      	str	r3, [sp, #104]	; 0x68
 80030c4:	2205      	movs	r2, #5
 80030c6:	7829      	ldrb	r1, [r5, #0]
 80030c8:	4860      	ldr	r0, [pc, #384]	; (800324c <_vfiprintf_r+0x210>)
 80030ca:	f7fd f881 	bl	80001d0 <memchr>
 80030ce:	f105 0801 	add.w	r8, r5, #1
 80030d2:	9b04      	ldr	r3, [sp, #16]
 80030d4:	2800      	cmp	r0, #0
 80030d6:	d131      	bne.n	800313c <_vfiprintf_r+0x100>
 80030d8:	06d9      	lsls	r1, r3, #27
 80030da:	bf44      	itt	mi
 80030dc:	2220      	movmi	r2, #32
 80030de:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80030e2:	071a      	lsls	r2, r3, #28
 80030e4:	bf44      	itt	mi
 80030e6:	222b      	movmi	r2, #43	; 0x2b
 80030e8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80030ec:	782a      	ldrb	r2, [r5, #0]
 80030ee:	2a2a      	cmp	r2, #42	; 0x2a
 80030f0:	d02c      	beq.n	800314c <_vfiprintf_r+0x110>
 80030f2:	9a07      	ldr	r2, [sp, #28]
 80030f4:	2100      	movs	r1, #0
 80030f6:	200a      	movs	r0, #10
 80030f8:	46a8      	mov	r8, r5
 80030fa:	3501      	adds	r5, #1
 80030fc:	f898 3000 	ldrb.w	r3, [r8]
 8003100:	3b30      	subs	r3, #48	; 0x30
 8003102:	2b09      	cmp	r3, #9
 8003104:	d96d      	bls.n	80031e2 <_vfiprintf_r+0x1a6>
 8003106:	b371      	cbz	r1, 8003166 <_vfiprintf_r+0x12a>
 8003108:	e026      	b.n	8003158 <_vfiprintf_r+0x11c>
 800310a:	4b51      	ldr	r3, [pc, #324]	; (8003250 <_vfiprintf_r+0x214>)
 800310c:	429c      	cmp	r4, r3
 800310e:	d101      	bne.n	8003114 <_vfiprintf_r+0xd8>
 8003110:	68b4      	ldr	r4, [r6, #8]
 8003112:	e7a3      	b.n	800305c <_vfiprintf_r+0x20>
 8003114:	4b4f      	ldr	r3, [pc, #316]	; (8003254 <_vfiprintf_r+0x218>)
 8003116:	429c      	cmp	r4, r3
 8003118:	bf08      	it	eq
 800311a:	68f4      	ldreq	r4, [r6, #12]
 800311c:	e79e      	b.n	800305c <_vfiprintf_r+0x20>
 800311e:	4621      	mov	r1, r4
 8003120:	4630      	mov	r0, r6
 8003122:	f000 faef 	bl	8003704 <__swsetup_r>
 8003126:	2800      	cmp	r0, #0
 8003128:	d09e      	beq.n	8003068 <_vfiprintf_r+0x2c>
 800312a:	f04f 30ff 	mov.w	r0, #4294967295
 800312e:	b01d      	add	sp, #116	; 0x74
 8003130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003134:	2b25      	cmp	r3, #37	; 0x25
 8003136:	d0a7      	beq.n	8003088 <_vfiprintf_r+0x4c>
 8003138:	46a8      	mov	r8, r5
 800313a:	e7a0      	b.n	800307e <_vfiprintf_r+0x42>
 800313c:	4a43      	ldr	r2, [pc, #268]	; (800324c <_vfiprintf_r+0x210>)
 800313e:	1a80      	subs	r0, r0, r2
 8003140:	fa0b f000 	lsl.w	r0, fp, r0
 8003144:	4318      	orrs	r0, r3
 8003146:	9004      	str	r0, [sp, #16]
 8003148:	4645      	mov	r5, r8
 800314a:	e7bb      	b.n	80030c4 <_vfiprintf_r+0x88>
 800314c:	9a03      	ldr	r2, [sp, #12]
 800314e:	1d11      	adds	r1, r2, #4
 8003150:	6812      	ldr	r2, [r2, #0]
 8003152:	9103      	str	r1, [sp, #12]
 8003154:	2a00      	cmp	r2, #0
 8003156:	db01      	blt.n	800315c <_vfiprintf_r+0x120>
 8003158:	9207      	str	r2, [sp, #28]
 800315a:	e004      	b.n	8003166 <_vfiprintf_r+0x12a>
 800315c:	4252      	negs	r2, r2
 800315e:	f043 0302 	orr.w	r3, r3, #2
 8003162:	9207      	str	r2, [sp, #28]
 8003164:	9304      	str	r3, [sp, #16]
 8003166:	f898 3000 	ldrb.w	r3, [r8]
 800316a:	2b2e      	cmp	r3, #46	; 0x2e
 800316c:	d110      	bne.n	8003190 <_vfiprintf_r+0x154>
 800316e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003172:	2b2a      	cmp	r3, #42	; 0x2a
 8003174:	f108 0101 	add.w	r1, r8, #1
 8003178:	d137      	bne.n	80031ea <_vfiprintf_r+0x1ae>
 800317a:	9b03      	ldr	r3, [sp, #12]
 800317c:	1d1a      	adds	r2, r3, #4
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	9203      	str	r2, [sp, #12]
 8003182:	2b00      	cmp	r3, #0
 8003184:	bfb8      	it	lt
 8003186:	f04f 33ff 	movlt.w	r3, #4294967295
 800318a:	f108 0802 	add.w	r8, r8, #2
 800318e:	9305      	str	r3, [sp, #20]
 8003190:	4d31      	ldr	r5, [pc, #196]	; (8003258 <_vfiprintf_r+0x21c>)
 8003192:	f898 1000 	ldrb.w	r1, [r8]
 8003196:	2203      	movs	r2, #3
 8003198:	4628      	mov	r0, r5
 800319a:	f7fd f819 	bl	80001d0 <memchr>
 800319e:	b140      	cbz	r0, 80031b2 <_vfiprintf_r+0x176>
 80031a0:	2340      	movs	r3, #64	; 0x40
 80031a2:	1b40      	subs	r0, r0, r5
 80031a4:	fa03 f000 	lsl.w	r0, r3, r0
 80031a8:	9b04      	ldr	r3, [sp, #16]
 80031aa:	4303      	orrs	r3, r0
 80031ac:	9304      	str	r3, [sp, #16]
 80031ae:	f108 0801 	add.w	r8, r8, #1
 80031b2:	f898 1000 	ldrb.w	r1, [r8]
 80031b6:	4829      	ldr	r0, [pc, #164]	; (800325c <_vfiprintf_r+0x220>)
 80031b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80031bc:	2206      	movs	r2, #6
 80031be:	f108 0701 	add.w	r7, r8, #1
 80031c2:	f7fd f805 	bl	80001d0 <memchr>
 80031c6:	2800      	cmp	r0, #0
 80031c8:	d034      	beq.n	8003234 <_vfiprintf_r+0x1f8>
 80031ca:	4b25      	ldr	r3, [pc, #148]	; (8003260 <_vfiprintf_r+0x224>)
 80031cc:	bb03      	cbnz	r3, 8003210 <_vfiprintf_r+0x1d4>
 80031ce:	9b03      	ldr	r3, [sp, #12]
 80031d0:	3307      	adds	r3, #7
 80031d2:	f023 0307 	bic.w	r3, r3, #7
 80031d6:	3308      	adds	r3, #8
 80031d8:	9303      	str	r3, [sp, #12]
 80031da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031dc:	444b      	add	r3, r9
 80031de:	9309      	str	r3, [sp, #36]	; 0x24
 80031e0:	e74c      	b.n	800307c <_vfiprintf_r+0x40>
 80031e2:	fb00 3202 	mla	r2, r0, r2, r3
 80031e6:	2101      	movs	r1, #1
 80031e8:	e786      	b.n	80030f8 <_vfiprintf_r+0xbc>
 80031ea:	2300      	movs	r3, #0
 80031ec:	9305      	str	r3, [sp, #20]
 80031ee:	4618      	mov	r0, r3
 80031f0:	250a      	movs	r5, #10
 80031f2:	4688      	mov	r8, r1
 80031f4:	3101      	adds	r1, #1
 80031f6:	f898 2000 	ldrb.w	r2, [r8]
 80031fa:	3a30      	subs	r2, #48	; 0x30
 80031fc:	2a09      	cmp	r2, #9
 80031fe:	d903      	bls.n	8003208 <_vfiprintf_r+0x1cc>
 8003200:	2b00      	cmp	r3, #0
 8003202:	d0c5      	beq.n	8003190 <_vfiprintf_r+0x154>
 8003204:	9005      	str	r0, [sp, #20]
 8003206:	e7c3      	b.n	8003190 <_vfiprintf_r+0x154>
 8003208:	fb05 2000 	mla	r0, r5, r0, r2
 800320c:	2301      	movs	r3, #1
 800320e:	e7f0      	b.n	80031f2 <_vfiprintf_r+0x1b6>
 8003210:	ab03      	add	r3, sp, #12
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	4622      	mov	r2, r4
 8003216:	4b13      	ldr	r3, [pc, #76]	; (8003264 <_vfiprintf_r+0x228>)
 8003218:	a904      	add	r1, sp, #16
 800321a:	4630      	mov	r0, r6
 800321c:	f3af 8000 	nop.w
 8003220:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003224:	4681      	mov	r9, r0
 8003226:	d1d8      	bne.n	80031da <_vfiprintf_r+0x19e>
 8003228:	89a3      	ldrh	r3, [r4, #12]
 800322a:	065b      	lsls	r3, r3, #25
 800322c:	f53f af7d 	bmi.w	800312a <_vfiprintf_r+0xee>
 8003230:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003232:	e77c      	b.n	800312e <_vfiprintf_r+0xf2>
 8003234:	ab03      	add	r3, sp, #12
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	4622      	mov	r2, r4
 800323a:	4b0a      	ldr	r3, [pc, #40]	; (8003264 <_vfiprintf_r+0x228>)
 800323c:	a904      	add	r1, sp, #16
 800323e:	4630      	mov	r0, r6
 8003240:	f000 f888 	bl	8003354 <_printf_i>
 8003244:	e7ec      	b.n	8003220 <_vfiprintf_r+0x1e4>
 8003246:	bf00      	nop
 8003248:	08003c20 	.word	0x08003c20
 800324c:	08003c64 	.word	0x08003c64
 8003250:	08003c40 	.word	0x08003c40
 8003254:	08003c00 	.word	0x08003c00
 8003258:	08003c6a 	.word	0x08003c6a
 800325c:	08003c6e 	.word	0x08003c6e
 8003260:	00000000 	.word	0x00000000
 8003264:	08003019 	.word	0x08003019

08003268 <_printf_common>:
 8003268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800326c:	4691      	mov	r9, r2
 800326e:	461f      	mov	r7, r3
 8003270:	688a      	ldr	r2, [r1, #8]
 8003272:	690b      	ldr	r3, [r1, #16]
 8003274:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003278:	4293      	cmp	r3, r2
 800327a:	bfb8      	it	lt
 800327c:	4613      	movlt	r3, r2
 800327e:	f8c9 3000 	str.w	r3, [r9]
 8003282:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003286:	4606      	mov	r6, r0
 8003288:	460c      	mov	r4, r1
 800328a:	b112      	cbz	r2, 8003292 <_printf_common+0x2a>
 800328c:	3301      	adds	r3, #1
 800328e:	f8c9 3000 	str.w	r3, [r9]
 8003292:	6823      	ldr	r3, [r4, #0]
 8003294:	0699      	lsls	r1, r3, #26
 8003296:	bf42      	ittt	mi
 8003298:	f8d9 3000 	ldrmi.w	r3, [r9]
 800329c:	3302      	addmi	r3, #2
 800329e:	f8c9 3000 	strmi.w	r3, [r9]
 80032a2:	6825      	ldr	r5, [r4, #0]
 80032a4:	f015 0506 	ands.w	r5, r5, #6
 80032a8:	d107      	bne.n	80032ba <_printf_common+0x52>
 80032aa:	f104 0a19 	add.w	sl, r4, #25
 80032ae:	68e3      	ldr	r3, [r4, #12]
 80032b0:	f8d9 2000 	ldr.w	r2, [r9]
 80032b4:	1a9b      	subs	r3, r3, r2
 80032b6:	429d      	cmp	r5, r3
 80032b8:	db29      	blt.n	800330e <_printf_common+0xa6>
 80032ba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80032be:	6822      	ldr	r2, [r4, #0]
 80032c0:	3300      	adds	r3, #0
 80032c2:	bf18      	it	ne
 80032c4:	2301      	movne	r3, #1
 80032c6:	0692      	lsls	r2, r2, #26
 80032c8:	d42e      	bmi.n	8003328 <_printf_common+0xc0>
 80032ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032ce:	4639      	mov	r1, r7
 80032d0:	4630      	mov	r0, r6
 80032d2:	47c0      	blx	r8
 80032d4:	3001      	adds	r0, #1
 80032d6:	d021      	beq.n	800331c <_printf_common+0xb4>
 80032d8:	6823      	ldr	r3, [r4, #0]
 80032da:	68e5      	ldr	r5, [r4, #12]
 80032dc:	f8d9 2000 	ldr.w	r2, [r9]
 80032e0:	f003 0306 	and.w	r3, r3, #6
 80032e4:	2b04      	cmp	r3, #4
 80032e6:	bf08      	it	eq
 80032e8:	1aad      	subeq	r5, r5, r2
 80032ea:	68a3      	ldr	r3, [r4, #8]
 80032ec:	6922      	ldr	r2, [r4, #16]
 80032ee:	bf0c      	ite	eq
 80032f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032f4:	2500      	movne	r5, #0
 80032f6:	4293      	cmp	r3, r2
 80032f8:	bfc4      	itt	gt
 80032fa:	1a9b      	subgt	r3, r3, r2
 80032fc:	18ed      	addgt	r5, r5, r3
 80032fe:	f04f 0900 	mov.w	r9, #0
 8003302:	341a      	adds	r4, #26
 8003304:	454d      	cmp	r5, r9
 8003306:	d11b      	bne.n	8003340 <_printf_common+0xd8>
 8003308:	2000      	movs	r0, #0
 800330a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800330e:	2301      	movs	r3, #1
 8003310:	4652      	mov	r2, sl
 8003312:	4639      	mov	r1, r7
 8003314:	4630      	mov	r0, r6
 8003316:	47c0      	blx	r8
 8003318:	3001      	adds	r0, #1
 800331a:	d103      	bne.n	8003324 <_printf_common+0xbc>
 800331c:	f04f 30ff 	mov.w	r0, #4294967295
 8003320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003324:	3501      	adds	r5, #1
 8003326:	e7c2      	b.n	80032ae <_printf_common+0x46>
 8003328:	18e1      	adds	r1, r4, r3
 800332a:	1c5a      	adds	r2, r3, #1
 800332c:	2030      	movs	r0, #48	; 0x30
 800332e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003332:	4422      	add	r2, r4
 8003334:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003338:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800333c:	3302      	adds	r3, #2
 800333e:	e7c4      	b.n	80032ca <_printf_common+0x62>
 8003340:	2301      	movs	r3, #1
 8003342:	4622      	mov	r2, r4
 8003344:	4639      	mov	r1, r7
 8003346:	4630      	mov	r0, r6
 8003348:	47c0      	blx	r8
 800334a:	3001      	adds	r0, #1
 800334c:	d0e6      	beq.n	800331c <_printf_common+0xb4>
 800334e:	f109 0901 	add.w	r9, r9, #1
 8003352:	e7d7      	b.n	8003304 <_printf_common+0x9c>

08003354 <_printf_i>:
 8003354:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003358:	4617      	mov	r7, r2
 800335a:	7e0a      	ldrb	r2, [r1, #24]
 800335c:	b085      	sub	sp, #20
 800335e:	2a6e      	cmp	r2, #110	; 0x6e
 8003360:	4698      	mov	r8, r3
 8003362:	4606      	mov	r6, r0
 8003364:	460c      	mov	r4, r1
 8003366:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003368:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800336c:	f000 80bc 	beq.w	80034e8 <_printf_i+0x194>
 8003370:	d81a      	bhi.n	80033a8 <_printf_i+0x54>
 8003372:	2a63      	cmp	r2, #99	; 0x63
 8003374:	d02e      	beq.n	80033d4 <_printf_i+0x80>
 8003376:	d80a      	bhi.n	800338e <_printf_i+0x3a>
 8003378:	2a00      	cmp	r2, #0
 800337a:	f000 80c8 	beq.w	800350e <_printf_i+0x1ba>
 800337e:	2a58      	cmp	r2, #88	; 0x58
 8003380:	f000 808a 	beq.w	8003498 <_printf_i+0x144>
 8003384:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003388:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800338c:	e02a      	b.n	80033e4 <_printf_i+0x90>
 800338e:	2a64      	cmp	r2, #100	; 0x64
 8003390:	d001      	beq.n	8003396 <_printf_i+0x42>
 8003392:	2a69      	cmp	r2, #105	; 0x69
 8003394:	d1f6      	bne.n	8003384 <_printf_i+0x30>
 8003396:	6821      	ldr	r1, [r4, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800339e:	d023      	beq.n	80033e8 <_printf_i+0x94>
 80033a0:	1d11      	adds	r1, r2, #4
 80033a2:	6019      	str	r1, [r3, #0]
 80033a4:	6813      	ldr	r3, [r2, #0]
 80033a6:	e027      	b.n	80033f8 <_printf_i+0xa4>
 80033a8:	2a73      	cmp	r2, #115	; 0x73
 80033aa:	f000 80b4 	beq.w	8003516 <_printf_i+0x1c2>
 80033ae:	d808      	bhi.n	80033c2 <_printf_i+0x6e>
 80033b0:	2a6f      	cmp	r2, #111	; 0x6f
 80033b2:	d02a      	beq.n	800340a <_printf_i+0xb6>
 80033b4:	2a70      	cmp	r2, #112	; 0x70
 80033b6:	d1e5      	bne.n	8003384 <_printf_i+0x30>
 80033b8:	680a      	ldr	r2, [r1, #0]
 80033ba:	f042 0220 	orr.w	r2, r2, #32
 80033be:	600a      	str	r2, [r1, #0]
 80033c0:	e003      	b.n	80033ca <_printf_i+0x76>
 80033c2:	2a75      	cmp	r2, #117	; 0x75
 80033c4:	d021      	beq.n	800340a <_printf_i+0xb6>
 80033c6:	2a78      	cmp	r2, #120	; 0x78
 80033c8:	d1dc      	bne.n	8003384 <_printf_i+0x30>
 80033ca:	2278      	movs	r2, #120	; 0x78
 80033cc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80033d0:	496e      	ldr	r1, [pc, #440]	; (800358c <_printf_i+0x238>)
 80033d2:	e064      	b.n	800349e <_printf_i+0x14a>
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80033da:	1d11      	adds	r1, r2, #4
 80033dc:	6019      	str	r1, [r3, #0]
 80033de:	6813      	ldr	r3, [r2, #0]
 80033e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033e4:	2301      	movs	r3, #1
 80033e6:	e0a3      	b.n	8003530 <_printf_i+0x1dc>
 80033e8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80033ec:	f102 0104 	add.w	r1, r2, #4
 80033f0:	6019      	str	r1, [r3, #0]
 80033f2:	d0d7      	beq.n	80033a4 <_printf_i+0x50>
 80033f4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	da03      	bge.n	8003404 <_printf_i+0xb0>
 80033fc:	222d      	movs	r2, #45	; 0x2d
 80033fe:	425b      	negs	r3, r3
 8003400:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003404:	4962      	ldr	r1, [pc, #392]	; (8003590 <_printf_i+0x23c>)
 8003406:	220a      	movs	r2, #10
 8003408:	e017      	b.n	800343a <_printf_i+0xe6>
 800340a:	6820      	ldr	r0, [r4, #0]
 800340c:	6819      	ldr	r1, [r3, #0]
 800340e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003412:	d003      	beq.n	800341c <_printf_i+0xc8>
 8003414:	1d08      	adds	r0, r1, #4
 8003416:	6018      	str	r0, [r3, #0]
 8003418:	680b      	ldr	r3, [r1, #0]
 800341a:	e006      	b.n	800342a <_printf_i+0xd6>
 800341c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003420:	f101 0004 	add.w	r0, r1, #4
 8003424:	6018      	str	r0, [r3, #0]
 8003426:	d0f7      	beq.n	8003418 <_printf_i+0xc4>
 8003428:	880b      	ldrh	r3, [r1, #0]
 800342a:	4959      	ldr	r1, [pc, #356]	; (8003590 <_printf_i+0x23c>)
 800342c:	2a6f      	cmp	r2, #111	; 0x6f
 800342e:	bf14      	ite	ne
 8003430:	220a      	movne	r2, #10
 8003432:	2208      	moveq	r2, #8
 8003434:	2000      	movs	r0, #0
 8003436:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800343a:	6865      	ldr	r5, [r4, #4]
 800343c:	60a5      	str	r5, [r4, #8]
 800343e:	2d00      	cmp	r5, #0
 8003440:	f2c0 809c 	blt.w	800357c <_printf_i+0x228>
 8003444:	6820      	ldr	r0, [r4, #0]
 8003446:	f020 0004 	bic.w	r0, r0, #4
 800344a:	6020      	str	r0, [r4, #0]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d13f      	bne.n	80034d0 <_printf_i+0x17c>
 8003450:	2d00      	cmp	r5, #0
 8003452:	f040 8095 	bne.w	8003580 <_printf_i+0x22c>
 8003456:	4675      	mov	r5, lr
 8003458:	2a08      	cmp	r2, #8
 800345a:	d10b      	bne.n	8003474 <_printf_i+0x120>
 800345c:	6823      	ldr	r3, [r4, #0]
 800345e:	07da      	lsls	r2, r3, #31
 8003460:	d508      	bpl.n	8003474 <_printf_i+0x120>
 8003462:	6923      	ldr	r3, [r4, #16]
 8003464:	6862      	ldr	r2, [r4, #4]
 8003466:	429a      	cmp	r2, r3
 8003468:	bfde      	ittt	le
 800346a:	2330      	movle	r3, #48	; 0x30
 800346c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003470:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003474:	ebae 0305 	sub.w	r3, lr, r5
 8003478:	6123      	str	r3, [r4, #16]
 800347a:	f8cd 8000 	str.w	r8, [sp]
 800347e:	463b      	mov	r3, r7
 8003480:	aa03      	add	r2, sp, #12
 8003482:	4621      	mov	r1, r4
 8003484:	4630      	mov	r0, r6
 8003486:	f7ff feef 	bl	8003268 <_printf_common>
 800348a:	3001      	adds	r0, #1
 800348c:	d155      	bne.n	800353a <_printf_i+0x1e6>
 800348e:	f04f 30ff 	mov.w	r0, #4294967295
 8003492:	b005      	add	sp, #20
 8003494:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003498:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800349c:	493c      	ldr	r1, [pc, #240]	; (8003590 <_printf_i+0x23c>)
 800349e:	6822      	ldr	r2, [r4, #0]
 80034a0:	6818      	ldr	r0, [r3, #0]
 80034a2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80034a6:	f100 0504 	add.w	r5, r0, #4
 80034aa:	601d      	str	r5, [r3, #0]
 80034ac:	d001      	beq.n	80034b2 <_printf_i+0x15e>
 80034ae:	6803      	ldr	r3, [r0, #0]
 80034b0:	e002      	b.n	80034b8 <_printf_i+0x164>
 80034b2:	0655      	lsls	r5, r2, #25
 80034b4:	d5fb      	bpl.n	80034ae <_printf_i+0x15a>
 80034b6:	8803      	ldrh	r3, [r0, #0]
 80034b8:	07d0      	lsls	r0, r2, #31
 80034ba:	bf44      	itt	mi
 80034bc:	f042 0220 	orrmi.w	r2, r2, #32
 80034c0:	6022      	strmi	r2, [r4, #0]
 80034c2:	b91b      	cbnz	r3, 80034cc <_printf_i+0x178>
 80034c4:	6822      	ldr	r2, [r4, #0]
 80034c6:	f022 0220 	bic.w	r2, r2, #32
 80034ca:	6022      	str	r2, [r4, #0]
 80034cc:	2210      	movs	r2, #16
 80034ce:	e7b1      	b.n	8003434 <_printf_i+0xe0>
 80034d0:	4675      	mov	r5, lr
 80034d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80034d6:	fb02 3310 	mls	r3, r2, r0, r3
 80034da:	5ccb      	ldrb	r3, [r1, r3]
 80034dc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80034e0:	4603      	mov	r3, r0
 80034e2:	2800      	cmp	r0, #0
 80034e4:	d1f5      	bne.n	80034d2 <_printf_i+0x17e>
 80034e6:	e7b7      	b.n	8003458 <_printf_i+0x104>
 80034e8:	6808      	ldr	r0, [r1, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	6949      	ldr	r1, [r1, #20]
 80034ee:	f010 0f80 	tst.w	r0, #128	; 0x80
 80034f2:	d004      	beq.n	80034fe <_printf_i+0x1aa>
 80034f4:	1d10      	adds	r0, r2, #4
 80034f6:	6018      	str	r0, [r3, #0]
 80034f8:	6813      	ldr	r3, [r2, #0]
 80034fa:	6019      	str	r1, [r3, #0]
 80034fc:	e007      	b.n	800350e <_printf_i+0x1ba>
 80034fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003502:	f102 0004 	add.w	r0, r2, #4
 8003506:	6018      	str	r0, [r3, #0]
 8003508:	6813      	ldr	r3, [r2, #0]
 800350a:	d0f6      	beq.n	80034fa <_printf_i+0x1a6>
 800350c:	8019      	strh	r1, [r3, #0]
 800350e:	2300      	movs	r3, #0
 8003510:	6123      	str	r3, [r4, #16]
 8003512:	4675      	mov	r5, lr
 8003514:	e7b1      	b.n	800347a <_printf_i+0x126>
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	1d11      	adds	r1, r2, #4
 800351a:	6019      	str	r1, [r3, #0]
 800351c:	6815      	ldr	r5, [r2, #0]
 800351e:	6862      	ldr	r2, [r4, #4]
 8003520:	2100      	movs	r1, #0
 8003522:	4628      	mov	r0, r5
 8003524:	f7fc fe54 	bl	80001d0 <memchr>
 8003528:	b108      	cbz	r0, 800352e <_printf_i+0x1da>
 800352a:	1b40      	subs	r0, r0, r5
 800352c:	6060      	str	r0, [r4, #4]
 800352e:	6863      	ldr	r3, [r4, #4]
 8003530:	6123      	str	r3, [r4, #16]
 8003532:	2300      	movs	r3, #0
 8003534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003538:	e79f      	b.n	800347a <_printf_i+0x126>
 800353a:	6923      	ldr	r3, [r4, #16]
 800353c:	462a      	mov	r2, r5
 800353e:	4639      	mov	r1, r7
 8003540:	4630      	mov	r0, r6
 8003542:	47c0      	blx	r8
 8003544:	3001      	adds	r0, #1
 8003546:	d0a2      	beq.n	800348e <_printf_i+0x13a>
 8003548:	6823      	ldr	r3, [r4, #0]
 800354a:	079b      	lsls	r3, r3, #30
 800354c:	d507      	bpl.n	800355e <_printf_i+0x20a>
 800354e:	2500      	movs	r5, #0
 8003550:	f104 0919 	add.w	r9, r4, #25
 8003554:	68e3      	ldr	r3, [r4, #12]
 8003556:	9a03      	ldr	r2, [sp, #12]
 8003558:	1a9b      	subs	r3, r3, r2
 800355a:	429d      	cmp	r5, r3
 800355c:	db05      	blt.n	800356a <_printf_i+0x216>
 800355e:	68e0      	ldr	r0, [r4, #12]
 8003560:	9b03      	ldr	r3, [sp, #12]
 8003562:	4298      	cmp	r0, r3
 8003564:	bfb8      	it	lt
 8003566:	4618      	movlt	r0, r3
 8003568:	e793      	b.n	8003492 <_printf_i+0x13e>
 800356a:	2301      	movs	r3, #1
 800356c:	464a      	mov	r2, r9
 800356e:	4639      	mov	r1, r7
 8003570:	4630      	mov	r0, r6
 8003572:	47c0      	blx	r8
 8003574:	3001      	adds	r0, #1
 8003576:	d08a      	beq.n	800348e <_printf_i+0x13a>
 8003578:	3501      	adds	r5, #1
 800357a:	e7eb      	b.n	8003554 <_printf_i+0x200>
 800357c:	2b00      	cmp	r3, #0
 800357e:	d1a7      	bne.n	80034d0 <_printf_i+0x17c>
 8003580:	780b      	ldrb	r3, [r1, #0]
 8003582:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003586:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800358a:	e765      	b.n	8003458 <_printf_i+0x104>
 800358c:	08003c86 	.word	0x08003c86
 8003590:	08003c75 	.word	0x08003c75

08003594 <_sbrk_r>:
 8003594:	b538      	push	{r3, r4, r5, lr}
 8003596:	4c06      	ldr	r4, [pc, #24]	; (80035b0 <_sbrk_r+0x1c>)
 8003598:	2300      	movs	r3, #0
 800359a:	4605      	mov	r5, r0
 800359c:	4608      	mov	r0, r1
 800359e:	6023      	str	r3, [r4, #0]
 80035a0:	f000 fb02 	bl	8003ba8 <_sbrk>
 80035a4:	1c43      	adds	r3, r0, #1
 80035a6:	d102      	bne.n	80035ae <_sbrk_r+0x1a>
 80035a8:	6823      	ldr	r3, [r4, #0]
 80035aa:	b103      	cbz	r3, 80035ae <_sbrk_r+0x1a>
 80035ac:	602b      	str	r3, [r5, #0]
 80035ae:	bd38      	pop	{r3, r4, r5, pc}
 80035b0:	200009ec 	.word	0x200009ec

080035b4 <__sread>:
 80035b4:	b510      	push	{r4, lr}
 80035b6:	460c      	mov	r4, r1
 80035b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035bc:	f000 fa98 	bl	8003af0 <_read_r>
 80035c0:	2800      	cmp	r0, #0
 80035c2:	bfab      	itete	ge
 80035c4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80035c6:	89a3      	ldrhlt	r3, [r4, #12]
 80035c8:	181b      	addge	r3, r3, r0
 80035ca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80035ce:	bfac      	ite	ge
 80035d0:	6563      	strge	r3, [r4, #84]	; 0x54
 80035d2:	81a3      	strhlt	r3, [r4, #12]
 80035d4:	bd10      	pop	{r4, pc}

080035d6 <__swrite>:
 80035d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035da:	461f      	mov	r7, r3
 80035dc:	898b      	ldrh	r3, [r1, #12]
 80035de:	05db      	lsls	r3, r3, #23
 80035e0:	4605      	mov	r5, r0
 80035e2:	460c      	mov	r4, r1
 80035e4:	4616      	mov	r6, r2
 80035e6:	d505      	bpl.n	80035f4 <__swrite+0x1e>
 80035e8:	2302      	movs	r3, #2
 80035ea:	2200      	movs	r2, #0
 80035ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035f0:	f000 f9b8 	bl	8003964 <_lseek_r>
 80035f4:	89a3      	ldrh	r3, [r4, #12]
 80035f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035fe:	81a3      	strh	r3, [r4, #12]
 8003600:	4632      	mov	r2, r6
 8003602:	463b      	mov	r3, r7
 8003604:	4628      	mov	r0, r5
 8003606:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800360a:	f000 b869 	b.w	80036e0 <_write_r>

0800360e <__sseek>:
 800360e:	b510      	push	{r4, lr}
 8003610:	460c      	mov	r4, r1
 8003612:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003616:	f000 f9a5 	bl	8003964 <_lseek_r>
 800361a:	1c43      	adds	r3, r0, #1
 800361c:	89a3      	ldrh	r3, [r4, #12]
 800361e:	bf15      	itete	ne
 8003620:	6560      	strne	r0, [r4, #84]	; 0x54
 8003622:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003626:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800362a:	81a3      	strheq	r3, [r4, #12]
 800362c:	bf18      	it	ne
 800362e:	81a3      	strhne	r3, [r4, #12]
 8003630:	bd10      	pop	{r4, pc}

08003632 <__sclose>:
 8003632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003636:	f000 b8d3 	b.w	80037e0 <_close_r>
	...

0800363c <__swbuf_r>:
 800363c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363e:	460e      	mov	r6, r1
 8003640:	4614      	mov	r4, r2
 8003642:	4605      	mov	r5, r0
 8003644:	b118      	cbz	r0, 800364e <__swbuf_r+0x12>
 8003646:	6983      	ldr	r3, [r0, #24]
 8003648:	b90b      	cbnz	r3, 800364e <__swbuf_r+0x12>
 800364a:	f7ff fbe5 	bl	8002e18 <__sinit>
 800364e:	4b21      	ldr	r3, [pc, #132]	; (80036d4 <__swbuf_r+0x98>)
 8003650:	429c      	cmp	r4, r3
 8003652:	d12a      	bne.n	80036aa <__swbuf_r+0x6e>
 8003654:	686c      	ldr	r4, [r5, #4]
 8003656:	69a3      	ldr	r3, [r4, #24]
 8003658:	60a3      	str	r3, [r4, #8]
 800365a:	89a3      	ldrh	r3, [r4, #12]
 800365c:	071a      	lsls	r2, r3, #28
 800365e:	d52e      	bpl.n	80036be <__swbuf_r+0x82>
 8003660:	6923      	ldr	r3, [r4, #16]
 8003662:	b363      	cbz	r3, 80036be <__swbuf_r+0x82>
 8003664:	6923      	ldr	r3, [r4, #16]
 8003666:	6820      	ldr	r0, [r4, #0]
 8003668:	1ac0      	subs	r0, r0, r3
 800366a:	6963      	ldr	r3, [r4, #20]
 800366c:	b2f6      	uxtb	r6, r6
 800366e:	4298      	cmp	r0, r3
 8003670:	4637      	mov	r7, r6
 8003672:	db04      	blt.n	800367e <__swbuf_r+0x42>
 8003674:	4621      	mov	r1, r4
 8003676:	4628      	mov	r0, r5
 8003678:	f000 f94a 	bl	8003910 <_fflush_r>
 800367c:	bb28      	cbnz	r0, 80036ca <__swbuf_r+0x8e>
 800367e:	68a3      	ldr	r3, [r4, #8]
 8003680:	3b01      	subs	r3, #1
 8003682:	60a3      	str	r3, [r4, #8]
 8003684:	6823      	ldr	r3, [r4, #0]
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	6022      	str	r2, [r4, #0]
 800368a:	701e      	strb	r6, [r3, #0]
 800368c:	6963      	ldr	r3, [r4, #20]
 800368e:	3001      	adds	r0, #1
 8003690:	4298      	cmp	r0, r3
 8003692:	d004      	beq.n	800369e <__swbuf_r+0x62>
 8003694:	89a3      	ldrh	r3, [r4, #12]
 8003696:	07db      	lsls	r3, r3, #31
 8003698:	d519      	bpl.n	80036ce <__swbuf_r+0x92>
 800369a:	2e0a      	cmp	r6, #10
 800369c:	d117      	bne.n	80036ce <__swbuf_r+0x92>
 800369e:	4621      	mov	r1, r4
 80036a0:	4628      	mov	r0, r5
 80036a2:	f000 f935 	bl	8003910 <_fflush_r>
 80036a6:	b190      	cbz	r0, 80036ce <__swbuf_r+0x92>
 80036a8:	e00f      	b.n	80036ca <__swbuf_r+0x8e>
 80036aa:	4b0b      	ldr	r3, [pc, #44]	; (80036d8 <__swbuf_r+0x9c>)
 80036ac:	429c      	cmp	r4, r3
 80036ae:	d101      	bne.n	80036b4 <__swbuf_r+0x78>
 80036b0:	68ac      	ldr	r4, [r5, #8]
 80036b2:	e7d0      	b.n	8003656 <__swbuf_r+0x1a>
 80036b4:	4b09      	ldr	r3, [pc, #36]	; (80036dc <__swbuf_r+0xa0>)
 80036b6:	429c      	cmp	r4, r3
 80036b8:	bf08      	it	eq
 80036ba:	68ec      	ldreq	r4, [r5, #12]
 80036bc:	e7cb      	b.n	8003656 <__swbuf_r+0x1a>
 80036be:	4621      	mov	r1, r4
 80036c0:	4628      	mov	r0, r5
 80036c2:	f000 f81f 	bl	8003704 <__swsetup_r>
 80036c6:	2800      	cmp	r0, #0
 80036c8:	d0cc      	beq.n	8003664 <__swbuf_r+0x28>
 80036ca:	f04f 37ff 	mov.w	r7, #4294967295
 80036ce:	4638      	mov	r0, r7
 80036d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036d2:	bf00      	nop
 80036d4:	08003c20 	.word	0x08003c20
 80036d8:	08003c40 	.word	0x08003c40
 80036dc:	08003c00 	.word	0x08003c00

080036e0 <_write_r>:
 80036e0:	b538      	push	{r3, r4, r5, lr}
 80036e2:	4c07      	ldr	r4, [pc, #28]	; (8003700 <_write_r+0x20>)
 80036e4:	4605      	mov	r5, r0
 80036e6:	4608      	mov	r0, r1
 80036e8:	4611      	mov	r1, r2
 80036ea:	2200      	movs	r2, #0
 80036ec:	6022      	str	r2, [r4, #0]
 80036ee:	461a      	mov	r2, r3
 80036f0:	f7fe fd46 	bl	8002180 <_write>
 80036f4:	1c43      	adds	r3, r0, #1
 80036f6:	d102      	bne.n	80036fe <_write_r+0x1e>
 80036f8:	6823      	ldr	r3, [r4, #0]
 80036fa:	b103      	cbz	r3, 80036fe <_write_r+0x1e>
 80036fc:	602b      	str	r3, [r5, #0]
 80036fe:	bd38      	pop	{r3, r4, r5, pc}
 8003700:	200009ec 	.word	0x200009ec

08003704 <__swsetup_r>:
 8003704:	4b32      	ldr	r3, [pc, #200]	; (80037d0 <__swsetup_r+0xcc>)
 8003706:	b570      	push	{r4, r5, r6, lr}
 8003708:	681d      	ldr	r5, [r3, #0]
 800370a:	4606      	mov	r6, r0
 800370c:	460c      	mov	r4, r1
 800370e:	b125      	cbz	r5, 800371a <__swsetup_r+0x16>
 8003710:	69ab      	ldr	r3, [r5, #24]
 8003712:	b913      	cbnz	r3, 800371a <__swsetup_r+0x16>
 8003714:	4628      	mov	r0, r5
 8003716:	f7ff fb7f 	bl	8002e18 <__sinit>
 800371a:	4b2e      	ldr	r3, [pc, #184]	; (80037d4 <__swsetup_r+0xd0>)
 800371c:	429c      	cmp	r4, r3
 800371e:	d10f      	bne.n	8003740 <__swsetup_r+0x3c>
 8003720:	686c      	ldr	r4, [r5, #4]
 8003722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003726:	b29a      	uxth	r2, r3
 8003728:	0715      	lsls	r5, r2, #28
 800372a:	d42c      	bmi.n	8003786 <__swsetup_r+0x82>
 800372c:	06d0      	lsls	r0, r2, #27
 800372e:	d411      	bmi.n	8003754 <__swsetup_r+0x50>
 8003730:	2209      	movs	r2, #9
 8003732:	6032      	str	r2, [r6, #0]
 8003734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003738:	81a3      	strh	r3, [r4, #12]
 800373a:	f04f 30ff 	mov.w	r0, #4294967295
 800373e:	bd70      	pop	{r4, r5, r6, pc}
 8003740:	4b25      	ldr	r3, [pc, #148]	; (80037d8 <__swsetup_r+0xd4>)
 8003742:	429c      	cmp	r4, r3
 8003744:	d101      	bne.n	800374a <__swsetup_r+0x46>
 8003746:	68ac      	ldr	r4, [r5, #8]
 8003748:	e7eb      	b.n	8003722 <__swsetup_r+0x1e>
 800374a:	4b24      	ldr	r3, [pc, #144]	; (80037dc <__swsetup_r+0xd8>)
 800374c:	429c      	cmp	r4, r3
 800374e:	bf08      	it	eq
 8003750:	68ec      	ldreq	r4, [r5, #12]
 8003752:	e7e6      	b.n	8003722 <__swsetup_r+0x1e>
 8003754:	0751      	lsls	r1, r2, #29
 8003756:	d512      	bpl.n	800377e <__swsetup_r+0x7a>
 8003758:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800375a:	b141      	cbz	r1, 800376e <__swsetup_r+0x6a>
 800375c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003760:	4299      	cmp	r1, r3
 8003762:	d002      	beq.n	800376a <__swsetup_r+0x66>
 8003764:	4630      	mov	r0, r6
 8003766:	f000 f975 	bl	8003a54 <_free_r>
 800376a:	2300      	movs	r3, #0
 800376c:	6363      	str	r3, [r4, #52]	; 0x34
 800376e:	89a3      	ldrh	r3, [r4, #12]
 8003770:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003774:	81a3      	strh	r3, [r4, #12]
 8003776:	2300      	movs	r3, #0
 8003778:	6063      	str	r3, [r4, #4]
 800377a:	6923      	ldr	r3, [r4, #16]
 800377c:	6023      	str	r3, [r4, #0]
 800377e:	89a3      	ldrh	r3, [r4, #12]
 8003780:	f043 0308 	orr.w	r3, r3, #8
 8003784:	81a3      	strh	r3, [r4, #12]
 8003786:	6923      	ldr	r3, [r4, #16]
 8003788:	b94b      	cbnz	r3, 800379e <__swsetup_r+0x9a>
 800378a:	89a3      	ldrh	r3, [r4, #12]
 800378c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003790:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003794:	d003      	beq.n	800379e <__swsetup_r+0x9a>
 8003796:	4621      	mov	r1, r4
 8003798:	4630      	mov	r0, r6
 800379a:	f000 f919 	bl	80039d0 <__smakebuf_r>
 800379e:	89a2      	ldrh	r2, [r4, #12]
 80037a0:	f012 0301 	ands.w	r3, r2, #1
 80037a4:	d00c      	beq.n	80037c0 <__swsetup_r+0xbc>
 80037a6:	2300      	movs	r3, #0
 80037a8:	60a3      	str	r3, [r4, #8]
 80037aa:	6963      	ldr	r3, [r4, #20]
 80037ac:	425b      	negs	r3, r3
 80037ae:	61a3      	str	r3, [r4, #24]
 80037b0:	6923      	ldr	r3, [r4, #16]
 80037b2:	b953      	cbnz	r3, 80037ca <__swsetup_r+0xc6>
 80037b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037b8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80037bc:	d1ba      	bne.n	8003734 <__swsetup_r+0x30>
 80037be:	bd70      	pop	{r4, r5, r6, pc}
 80037c0:	0792      	lsls	r2, r2, #30
 80037c2:	bf58      	it	pl
 80037c4:	6963      	ldrpl	r3, [r4, #20]
 80037c6:	60a3      	str	r3, [r4, #8]
 80037c8:	e7f2      	b.n	80037b0 <__swsetup_r+0xac>
 80037ca:	2000      	movs	r0, #0
 80037cc:	e7f7      	b.n	80037be <__swsetup_r+0xba>
 80037ce:	bf00      	nop
 80037d0:	2000002c 	.word	0x2000002c
 80037d4:	08003c20 	.word	0x08003c20
 80037d8:	08003c40 	.word	0x08003c40
 80037dc:	08003c00 	.word	0x08003c00

080037e0 <_close_r>:
 80037e0:	b538      	push	{r3, r4, r5, lr}
 80037e2:	4c06      	ldr	r4, [pc, #24]	; (80037fc <_close_r+0x1c>)
 80037e4:	2300      	movs	r3, #0
 80037e6:	4605      	mov	r5, r0
 80037e8:	4608      	mov	r0, r1
 80037ea:	6023      	str	r3, [r4, #0]
 80037ec:	f000 f9b4 	bl	8003b58 <_close>
 80037f0:	1c43      	adds	r3, r0, #1
 80037f2:	d102      	bne.n	80037fa <_close_r+0x1a>
 80037f4:	6823      	ldr	r3, [r4, #0]
 80037f6:	b103      	cbz	r3, 80037fa <_close_r+0x1a>
 80037f8:	602b      	str	r3, [r5, #0]
 80037fa:	bd38      	pop	{r3, r4, r5, pc}
 80037fc:	200009ec 	.word	0x200009ec

08003800 <__sflush_r>:
 8003800:	898a      	ldrh	r2, [r1, #12]
 8003802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003806:	4605      	mov	r5, r0
 8003808:	0710      	lsls	r0, r2, #28
 800380a:	460c      	mov	r4, r1
 800380c:	d45a      	bmi.n	80038c4 <__sflush_r+0xc4>
 800380e:	684b      	ldr	r3, [r1, #4]
 8003810:	2b00      	cmp	r3, #0
 8003812:	dc05      	bgt.n	8003820 <__sflush_r+0x20>
 8003814:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003816:	2b00      	cmp	r3, #0
 8003818:	dc02      	bgt.n	8003820 <__sflush_r+0x20>
 800381a:	2000      	movs	r0, #0
 800381c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003820:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003822:	2e00      	cmp	r6, #0
 8003824:	d0f9      	beq.n	800381a <__sflush_r+0x1a>
 8003826:	2300      	movs	r3, #0
 8003828:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800382c:	682f      	ldr	r7, [r5, #0]
 800382e:	602b      	str	r3, [r5, #0]
 8003830:	d033      	beq.n	800389a <__sflush_r+0x9a>
 8003832:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003834:	89a3      	ldrh	r3, [r4, #12]
 8003836:	075a      	lsls	r2, r3, #29
 8003838:	d505      	bpl.n	8003846 <__sflush_r+0x46>
 800383a:	6863      	ldr	r3, [r4, #4]
 800383c:	1ac0      	subs	r0, r0, r3
 800383e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003840:	b10b      	cbz	r3, 8003846 <__sflush_r+0x46>
 8003842:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003844:	1ac0      	subs	r0, r0, r3
 8003846:	2300      	movs	r3, #0
 8003848:	4602      	mov	r2, r0
 800384a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800384c:	6a21      	ldr	r1, [r4, #32]
 800384e:	4628      	mov	r0, r5
 8003850:	47b0      	blx	r6
 8003852:	1c43      	adds	r3, r0, #1
 8003854:	89a3      	ldrh	r3, [r4, #12]
 8003856:	d106      	bne.n	8003866 <__sflush_r+0x66>
 8003858:	6829      	ldr	r1, [r5, #0]
 800385a:	291d      	cmp	r1, #29
 800385c:	d84b      	bhi.n	80038f6 <__sflush_r+0xf6>
 800385e:	4a2b      	ldr	r2, [pc, #172]	; (800390c <__sflush_r+0x10c>)
 8003860:	40ca      	lsrs	r2, r1
 8003862:	07d6      	lsls	r6, r2, #31
 8003864:	d547      	bpl.n	80038f6 <__sflush_r+0xf6>
 8003866:	2200      	movs	r2, #0
 8003868:	6062      	str	r2, [r4, #4]
 800386a:	04d9      	lsls	r1, r3, #19
 800386c:	6922      	ldr	r2, [r4, #16]
 800386e:	6022      	str	r2, [r4, #0]
 8003870:	d504      	bpl.n	800387c <__sflush_r+0x7c>
 8003872:	1c42      	adds	r2, r0, #1
 8003874:	d101      	bne.n	800387a <__sflush_r+0x7a>
 8003876:	682b      	ldr	r3, [r5, #0]
 8003878:	b903      	cbnz	r3, 800387c <__sflush_r+0x7c>
 800387a:	6560      	str	r0, [r4, #84]	; 0x54
 800387c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800387e:	602f      	str	r7, [r5, #0]
 8003880:	2900      	cmp	r1, #0
 8003882:	d0ca      	beq.n	800381a <__sflush_r+0x1a>
 8003884:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003888:	4299      	cmp	r1, r3
 800388a:	d002      	beq.n	8003892 <__sflush_r+0x92>
 800388c:	4628      	mov	r0, r5
 800388e:	f000 f8e1 	bl	8003a54 <_free_r>
 8003892:	2000      	movs	r0, #0
 8003894:	6360      	str	r0, [r4, #52]	; 0x34
 8003896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800389a:	6a21      	ldr	r1, [r4, #32]
 800389c:	2301      	movs	r3, #1
 800389e:	4628      	mov	r0, r5
 80038a0:	47b0      	blx	r6
 80038a2:	1c41      	adds	r1, r0, #1
 80038a4:	d1c6      	bne.n	8003834 <__sflush_r+0x34>
 80038a6:	682b      	ldr	r3, [r5, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d0c3      	beq.n	8003834 <__sflush_r+0x34>
 80038ac:	2b1d      	cmp	r3, #29
 80038ae:	d001      	beq.n	80038b4 <__sflush_r+0xb4>
 80038b0:	2b16      	cmp	r3, #22
 80038b2:	d101      	bne.n	80038b8 <__sflush_r+0xb8>
 80038b4:	602f      	str	r7, [r5, #0]
 80038b6:	e7b0      	b.n	800381a <__sflush_r+0x1a>
 80038b8:	89a3      	ldrh	r3, [r4, #12]
 80038ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038be:	81a3      	strh	r3, [r4, #12]
 80038c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038c4:	690f      	ldr	r7, [r1, #16]
 80038c6:	2f00      	cmp	r7, #0
 80038c8:	d0a7      	beq.n	800381a <__sflush_r+0x1a>
 80038ca:	0793      	lsls	r3, r2, #30
 80038cc:	680e      	ldr	r6, [r1, #0]
 80038ce:	bf08      	it	eq
 80038d0:	694b      	ldreq	r3, [r1, #20]
 80038d2:	600f      	str	r7, [r1, #0]
 80038d4:	bf18      	it	ne
 80038d6:	2300      	movne	r3, #0
 80038d8:	eba6 0807 	sub.w	r8, r6, r7
 80038dc:	608b      	str	r3, [r1, #8]
 80038de:	f1b8 0f00 	cmp.w	r8, #0
 80038e2:	dd9a      	ble.n	800381a <__sflush_r+0x1a>
 80038e4:	4643      	mov	r3, r8
 80038e6:	463a      	mov	r2, r7
 80038e8:	6a21      	ldr	r1, [r4, #32]
 80038ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80038ec:	4628      	mov	r0, r5
 80038ee:	47b0      	blx	r6
 80038f0:	2800      	cmp	r0, #0
 80038f2:	dc07      	bgt.n	8003904 <__sflush_r+0x104>
 80038f4:	89a3      	ldrh	r3, [r4, #12]
 80038f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80038fa:	81a3      	strh	r3, [r4, #12]
 80038fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003904:	4407      	add	r7, r0
 8003906:	eba8 0800 	sub.w	r8, r8, r0
 800390a:	e7e8      	b.n	80038de <__sflush_r+0xde>
 800390c:	20400001 	.word	0x20400001

08003910 <_fflush_r>:
 8003910:	b538      	push	{r3, r4, r5, lr}
 8003912:	690b      	ldr	r3, [r1, #16]
 8003914:	4605      	mov	r5, r0
 8003916:	460c      	mov	r4, r1
 8003918:	b1db      	cbz	r3, 8003952 <_fflush_r+0x42>
 800391a:	b118      	cbz	r0, 8003924 <_fflush_r+0x14>
 800391c:	6983      	ldr	r3, [r0, #24]
 800391e:	b90b      	cbnz	r3, 8003924 <_fflush_r+0x14>
 8003920:	f7ff fa7a 	bl	8002e18 <__sinit>
 8003924:	4b0c      	ldr	r3, [pc, #48]	; (8003958 <_fflush_r+0x48>)
 8003926:	429c      	cmp	r4, r3
 8003928:	d109      	bne.n	800393e <_fflush_r+0x2e>
 800392a:	686c      	ldr	r4, [r5, #4]
 800392c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003930:	b17b      	cbz	r3, 8003952 <_fflush_r+0x42>
 8003932:	4621      	mov	r1, r4
 8003934:	4628      	mov	r0, r5
 8003936:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800393a:	f7ff bf61 	b.w	8003800 <__sflush_r>
 800393e:	4b07      	ldr	r3, [pc, #28]	; (800395c <_fflush_r+0x4c>)
 8003940:	429c      	cmp	r4, r3
 8003942:	d101      	bne.n	8003948 <_fflush_r+0x38>
 8003944:	68ac      	ldr	r4, [r5, #8]
 8003946:	e7f1      	b.n	800392c <_fflush_r+0x1c>
 8003948:	4b05      	ldr	r3, [pc, #20]	; (8003960 <_fflush_r+0x50>)
 800394a:	429c      	cmp	r4, r3
 800394c:	bf08      	it	eq
 800394e:	68ec      	ldreq	r4, [r5, #12]
 8003950:	e7ec      	b.n	800392c <_fflush_r+0x1c>
 8003952:	2000      	movs	r0, #0
 8003954:	bd38      	pop	{r3, r4, r5, pc}
 8003956:	bf00      	nop
 8003958:	08003c20 	.word	0x08003c20
 800395c:	08003c40 	.word	0x08003c40
 8003960:	08003c00 	.word	0x08003c00

08003964 <_lseek_r>:
 8003964:	b538      	push	{r3, r4, r5, lr}
 8003966:	4c07      	ldr	r4, [pc, #28]	; (8003984 <_lseek_r+0x20>)
 8003968:	4605      	mov	r5, r0
 800396a:	4608      	mov	r0, r1
 800396c:	4611      	mov	r1, r2
 800396e:	2200      	movs	r2, #0
 8003970:	6022      	str	r2, [r4, #0]
 8003972:	461a      	mov	r2, r3
 8003974:	f000 f908 	bl	8003b88 <_lseek>
 8003978:	1c43      	adds	r3, r0, #1
 800397a:	d102      	bne.n	8003982 <_lseek_r+0x1e>
 800397c:	6823      	ldr	r3, [r4, #0]
 800397e:	b103      	cbz	r3, 8003982 <_lseek_r+0x1e>
 8003980:	602b      	str	r3, [r5, #0]
 8003982:	bd38      	pop	{r3, r4, r5, pc}
 8003984:	200009ec 	.word	0x200009ec

08003988 <__swhatbuf_r>:
 8003988:	b570      	push	{r4, r5, r6, lr}
 800398a:	460e      	mov	r6, r1
 800398c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003990:	2900      	cmp	r1, #0
 8003992:	b090      	sub	sp, #64	; 0x40
 8003994:	4614      	mov	r4, r2
 8003996:	461d      	mov	r5, r3
 8003998:	da07      	bge.n	80039aa <__swhatbuf_r+0x22>
 800399a:	2300      	movs	r3, #0
 800399c:	602b      	str	r3, [r5, #0]
 800399e:	89b3      	ldrh	r3, [r6, #12]
 80039a0:	061a      	lsls	r2, r3, #24
 80039a2:	d410      	bmi.n	80039c6 <__swhatbuf_r+0x3e>
 80039a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039a8:	e00e      	b.n	80039c8 <__swhatbuf_r+0x40>
 80039aa:	aa01      	add	r2, sp, #4
 80039ac:	f000 f8b2 	bl	8003b14 <_fstat_r>
 80039b0:	2800      	cmp	r0, #0
 80039b2:	dbf2      	blt.n	800399a <__swhatbuf_r+0x12>
 80039b4:	9a02      	ldr	r2, [sp, #8]
 80039b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80039ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80039be:	425a      	negs	r2, r3
 80039c0:	415a      	adcs	r2, r3
 80039c2:	602a      	str	r2, [r5, #0]
 80039c4:	e7ee      	b.n	80039a4 <__swhatbuf_r+0x1c>
 80039c6:	2340      	movs	r3, #64	; 0x40
 80039c8:	2000      	movs	r0, #0
 80039ca:	6023      	str	r3, [r4, #0]
 80039cc:	b010      	add	sp, #64	; 0x40
 80039ce:	bd70      	pop	{r4, r5, r6, pc}

080039d0 <__smakebuf_r>:
 80039d0:	898b      	ldrh	r3, [r1, #12]
 80039d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80039d4:	079d      	lsls	r5, r3, #30
 80039d6:	4606      	mov	r6, r0
 80039d8:	460c      	mov	r4, r1
 80039da:	d507      	bpl.n	80039ec <__smakebuf_r+0x1c>
 80039dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80039e0:	6023      	str	r3, [r4, #0]
 80039e2:	6123      	str	r3, [r4, #16]
 80039e4:	2301      	movs	r3, #1
 80039e6:	6163      	str	r3, [r4, #20]
 80039e8:	b002      	add	sp, #8
 80039ea:	bd70      	pop	{r4, r5, r6, pc}
 80039ec:	ab01      	add	r3, sp, #4
 80039ee:	466a      	mov	r2, sp
 80039f0:	f7ff ffca 	bl	8003988 <__swhatbuf_r>
 80039f4:	9900      	ldr	r1, [sp, #0]
 80039f6:	4605      	mov	r5, r0
 80039f8:	4630      	mov	r0, r6
 80039fa:	f7ff fa97 	bl	8002f2c <_malloc_r>
 80039fe:	b948      	cbnz	r0, 8003a14 <__smakebuf_r+0x44>
 8003a00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a04:	059a      	lsls	r2, r3, #22
 8003a06:	d4ef      	bmi.n	80039e8 <__smakebuf_r+0x18>
 8003a08:	f023 0303 	bic.w	r3, r3, #3
 8003a0c:	f043 0302 	orr.w	r3, r3, #2
 8003a10:	81a3      	strh	r3, [r4, #12]
 8003a12:	e7e3      	b.n	80039dc <__smakebuf_r+0xc>
 8003a14:	4b0d      	ldr	r3, [pc, #52]	; (8003a4c <__smakebuf_r+0x7c>)
 8003a16:	62b3      	str	r3, [r6, #40]	; 0x28
 8003a18:	89a3      	ldrh	r3, [r4, #12]
 8003a1a:	6020      	str	r0, [r4, #0]
 8003a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a20:	81a3      	strh	r3, [r4, #12]
 8003a22:	9b00      	ldr	r3, [sp, #0]
 8003a24:	6163      	str	r3, [r4, #20]
 8003a26:	9b01      	ldr	r3, [sp, #4]
 8003a28:	6120      	str	r0, [r4, #16]
 8003a2a:	b15b      	cbz	r3, 8003a44 <__smakebuf_r+0x74>
 8003a2c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a30:	4630      	mov	r0, r6
 8003a32:	f000 f881 	bl	8003b38 <_isatty_r>
 8003a36:	b128      	cbz	r0, 8003a44 <__smakebuf_r+0x74>
 8003a38:	89a3      	ldrh	r3, [r4, #12]
 8003a3a:	f023 0303 	bic.w	r3, r3, #3
 8003a3e:	f043 0301 	orr.w	r3, r3, #1
 8003a42:	81a3      	strh	r3, [r4, #12]
 8003a44:	89a3      	ldrh	r3, [r4, #12]
 8003a46:	431d      	orrs	r5, r3
 8003a48:	81a5      	strh	r5, [r4, #12]
 8003a4a:	e7cd      	b.n	80039e8 <__smakebuf_r+0x18>
 8003a4c:	08002d99 	.word	0x08002d99

08003a50 <__malloc_lock>:
 8003a50:	4770      	bx	lr

08003a52 <__malloc_unlock>:
 8003a52:	4770      	bx	lr

08003a54 <_free_r>:
 8003a54:	b538      	push	{r3, r4, r5, lr}
 8003a56:	4605      	mov	r5, r0
 8003a58:	2900      	cmp	r1, #0
 8003a5a:	d045      	beq.n	8003ae8 <_free_r+0x94>
 8003a5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a60:	1f0c      	subs	r4, r1, #4
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	bfb8      	it	lt
 8003a66:	18e4      	addlt	r4, r4, r3
 8003a68:	f7ff fff2 	bl	8003a50 <__malloc_lock>
 8003a6c:	4a1f      	ldr	r2, [pc, #124]	; (8003aec <_free_r+0x98>)
 8003a6e:	6813      	ldr	r3, [r2, #0]
 8003a70:	4610      	mov	r0, r2
 8003a72:	b933      	cbnz	r3, 8003a82 <_free_r+0x2e>
 8003a74:	6063      	str	r3, [r4, #4]
 8003a76:	6014      	str	r4, [r2, #0]
 8003a78:	4628      	mov	r0, r5
 8003a7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a7e:	f7ff bfe8 	b.w	8003a52 <__malloc_unlock>
 8003a82:	42a3      	cmp	r3, r4
 8003a84:	d90c      	bls.n	8003aa0 <_free_r+0x4c>
 8003a86:	6821      	ldr	r1, [r4, #0]
 8003a88:	1862      	adds	r2, r4, r1
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	bf04      	itt	eq
 8003a8e:	681a      	ldreq	r2, [r3, #0]
 8003a90:	685b      	ldreq	r3, [r3, #4]
 8003a92:	6063      	str	r3, [r4, #4]
 8003a94:	bf04      	itt	eq
 8003a96:	1852      	addeq	r2, r2, r1
 8003a98:	6022      	streq	r2, [r4, #0]
 8003a9a:	6004      	str	r4, [r0, #0]
 8003a9c:	e7ec      	b.n	8003a78 <_free_r+0x24>
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	685a      	ldr	r2, [r3, #4]
 8003aa2:	b10a      	cbz	r2, 8003aa8 <_free_r+0x54>
 8003aa4:	42a2      	cmp	r2, r4
 8003aa6:	d9fa      	bls.n	8003a9e <_free_r+0x4a>
 8003aa8:	6819      	ldr	r1, [r3, #0]
 8003aaa:	1858      	adds	r0, r3, r1
 8003aac:	42a0      	cmp	r0, r4
 8003aae:	d10b      	bne.n	8003ac8 <_free_r+0x74>
 8003ab0:	6820      	ldr	r0, [r4, #0]
 8003ab2:	4401      	add	r1, r0
 8003ab4:	1858      	adds	r0, r3, r1
 8003ab6:	4282      	cmp	r2, r0
 8003ab8:	6019      	str	r1, [r3, #0]
 8003aba:	d1dd      	bne.n	8003a78 <_free_r+0x24>
 8003abc:	6810      	ldr	r0, [r2, #0]
 8003abe:	6852      	ldr	r2, [r2, #4]
 8003ac0:	605a      	str	r2, [r3, #4]
 8003ac2:	4401      	add	r1, r0
 8003ac4:	6019      	str	r1, [r3, #0]
 8003ac6:	e7d7      	b.n	8003a78 <_free_r+0x24>
 8003ac8:	d902      	bls.n	8003ad0 <_free_r+0x7c>
 8003aca:	230c      	movs	r3, #12
 8003acc:	602b      	str	r3, [r5, #0]
 8003ace:	e7d3      	b.n	8003a78 <_free_r+0x24>
 8003ad0:	6820      	ldr	r0, [r4, #0]
 8003ad2:	1821      	adds	r1, r4, r0
 8003ad4:	428a      	cmp	r2, r1
 8003ad6:	bf04      	itt	eq
 8003ad8:	6811      	ldreq	r1, [r2, #0]
 8003ada:	6852      	ldreq	r2, [r2, #4]
 8003adc:	6062      	str	r2, [r4, #4]
 8003ade:	bf04      	itt	eq
 8003ae0:	1809      	addeq	r1, r1, r0
 8003ae2:	6021      	streq	r1, [r4, #0]
 8003ae4:	605c      	str	r4, [r3, #4]
 8003ae6:	e7c7      	b.n	8003a78 <_free_r+0x24>
 8003ae8:	bd38      	pop	{r3, r4, r5, pc}
 8003aea:	bf00      	nop
 8003aec:	200000ac 	.word	0x200000ac

08003af0 <_read_r>:
 8003af0:	b538      	push	{r3, r4, r5, lr}
 8003af2:	4c07      	ldr	r4, [pc, #28]	; (8003b10 <_read_r+0x20>)
 8003af4:	4605      	mov	r5, r0
 8003af6:	4608      	mov	r0, r1
 8003af8:	4611      	mov	r1, r2
 8003afa:	2200      	movs	r2, #0
 8003afc:	6022      	str	r2, [r4, #0]
 8003afe:	461a      	mov	r2, r3
 8003b00:	f000 f84a 	bl	8003b98 <_read>
 8003b04:	1c43      	adds	r3, r0, #1
 8003b06:	d102      	bne.n	8003b0e <_read_r+0x1e>
 8003b08:	6823      	ldr	r3, [r4, #0]
 8003b0a:	b103      	cbz	r3, 8003b0e <_read_r+0x1e>
 8003b0c:	602b      	str	r3, [r5, #0]
 8003b0e:	bd38      	pop	{r3, r4, r5, pc}
 8003b10:	200009ec 	.word	0x200009ec

08003b14 <_fstat_r>:
 8003b14:	b538      	push	{r3, r4, r5, lr}
 8003b16:	4c07      	ldr	r4, [pc, #28]	; (8003b34 <_fstat_r+0x20>)
 8003b18:	2300      	movs	r3, #0
 8003b1a:	4605      	mov	r5, r0
 8003b1c:	4608      	mov	r0, r1
 8003b1e:	4611      	mov	r1, r2
 8003b20:	6023      	str	r3, [r4, #0]
 8003b22:	f000 f821 	bl	8003b68 <_fstat>
 8003b26:	1c43      	adds	r3, r0, #1
 8003b28:	d102      	bne.n	8003b30 <_fstat_r+0x1c>
 8003b2a:	6823      	ldr	r3, [r4, #0]
 8003b2c:	b103      	cbz	r3, 8003b30 <_fstat_r+0x1c>
 8003b2e:	602b      	str	r3, [r5, #0]
 8003b30:	bd38      	pop	{r3, r4, r5, pc}
 8003b32:	bf00      	nop
 8003b34:	200009ec 	.word	0x200009ec

08003b38 <_isatty_r>:
 8003b38:	b538      	push	{r3, r4, r5, lr}
 8003b3a:	4c06      	ldr	r4, [pc, #24]	; (8003b54 <_isatty_r+0x1c>)
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	4605      	mov	r5, r0
 8003b40:	4608      	mov	r0, r1
 8003b42:	6023      	str	r3, [r4, #0]
 8003b44:	f000 f818 	bl	8003b78 <_isatty>
 8003b48:	1c43      	adds	r3, r0, #1
 8003b4a:	d102      	bne.n	8003b52 <_isatty_r+0x1a>
 8003b4c:	6823      	ldr	r3, [r4, #0]
 8003b4e:	b103      	cbz	r3, 8003b52 <_isatty_r+0x1a>
 8003b50:	602b      	str	r3, [r5, #0]
 8003b52:	bd38      	pop	{r3, r4, r5, pc}
 8003b54:	200009ec 	.word	0x200009ec

08003b58 <_close>:
 8003b58:	4b02      	ldr	r3, [pc, #8]	; (8003b64 <_close+0xc>)
 8003b5a:	2258      	movs	r2, #88	; 0x58
 8003b5c:	601a      	str	r2, [r3, #0]
 8003b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b62:	4770      	bx	lr
 8003b64:	200009ec 	.word	0x200009ec

08003b68 <_fstat>:
 8003b68:	4b02      	ldr	r3, [pc, #8]	; (8003b74 <_fstat+0xc>)
 8003b6a:	2258      	movs	r2, #88	; 0x58
 8003b6c:	601a      	str	r2, [r3, #0]
 8003b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b72:	4770      	bx	lr
 8003b74:	200009ec 	.word	0x200009ec

08003b78 <_isatty>:
 8003b78:	4b02      	ldr	r3, [pc, #8]	; (8003b84 <_isatty+0xc>)
 8003b7a:	2258      	movs	r2, #88	; 0x58
 8003b7c:	601a      	str	r2, [r3, #0]
 8003b7e:	2000      	movs	r0, #0
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	200009ec 	.word	0x200009ec

08003b88 <_lseek>:
 8003b88:	4b02      	ldr	r3, [pc, #8]	; (8003b94 <_lseek+0xc>)
 8003b8a:	2258      	movs	r2, #88	; 0x58
 8003b8c:	601a      	str	r2, [r3, #0]
 8003b8e:	f04f 30ff 	mov.w	r0, #4294967295
 8003b92:	4770      	bx	lr
 8003b94:	200009ec 	.word	0x200009ec

08003b98 <_read>:
 8003b98:	4b02      	ldr	r3, [pc, #8]	; (8003ba4 <_read+0xc>)
 8003b9a:	2258      	movs	r2, #88	; 0x58
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	f04f 30ff 	mov.w	r0, #4294967295
 8003ba2:	4770      	bx	lr
 8003ba4:	200009ec 	.word	0x200009ec

08003ba8 <_sbrk>:
 8003ba8:	4b04      	ldr	r3, [pc, #16]	; (8003bbc <_sbrk+0x14>)
 8003baa:	6819      	ldr	r1, [r3, #0]
 8003bac:	4602      	mov	r2, r0
 8003bae:	b909      	cbnz	r1, 8003bb4 <_sbrk+0xc>
 8003bb0:	4903      	ldr	r1, [pc, #12]	; (8003bc0 <_sbrk+0x18>)
 8003bb2:	6019      	str	r1, [r3, #0]
 8003bb4:	6818      	ldr	r0, [r3, #0]
 8003bb6:	4402      	add	r2, r0
 8003bb8:	601a      	str	r2, [r3, #0]
 8003bba:	4770      	bx	lr
 8003bbc:	200000b4 	.word	0x200000b4
 8003bc0:	200009f0 	.word	0x200009f0

08003bc4 <_init>:
 8003bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bc6:	bf00      	nop
 8003bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bca:	bc08      	pop	{r3}
 8003bcc:	469e      	mov	lr, r3
 8003bce:	4770      	bx	lr

08003bd0 <_fini>:
 8003bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bd2:	bf00      	nop
 8003bd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bd6:	bc08      	pop	{r3}
 8003bd8:	469e      	mov	lr, r3
 8003bda:	4770      	bx	lr
