<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p941" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_941{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_941{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_941{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_941{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_941{left:360px;bottom:461px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_941{left:70px;bottom:299px;letter-spacing:0.11px;}
#t7_941{left:70px;bottom:274px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_941{left:70px;bottom:258px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_941{left:70px;bottom:241px;letter-spacing:-0.13px;}
#ta_941{left:102px;bottom:247px;}
#tb_941{left:117px;bottom:241px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#tc_941{left:70px;bottom:224px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_941{left:70px;bottom:201px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_941{left:70px;bottom:184px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_941{left:70px;bottom:167px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_941{left:70px;bottom:151px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_941{left:70px;bottom:128px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#ti_941{left:70px;bottom:111px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tj_941{left:75px;bottom:1030px;letter-spacing:-0.12px;}
#tk_941{left:75px;bottom:1013px;letter-spacing:-0.13px;}
#tl_941{left:75px;bottom:996px;letter-spacing:-0.17px;}
#tm_941{left:320px;bottom:1030px;}
#tn_941{left:366px;bottom:1030px;letter-spacing:-0.12px;}
#to_941{left:438px;bottom:1030px;letter-spacing:-0.17px;}
#tp_941{left:438px;bottom:1013px;letter-spacing:-0.18px;}
#tq_941{left:528px;bottom:1030px;letter-spacing:-0.12px;}
#tr_941{left:528px;bottom:1013px;letter-spacing:-0.13px;}
#ts_941{left:75px;bottom:973px;letter-spacing:-0.13px;}
#tt_941{left:75px;bottom:956px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tu_941{left:75px;bottom:940px;letter-spacing:-0.17px;}
#tv_941{left:320px;bottom:973px;}
#tw_941{left:366px;bottom:973px;letter-spacing:-0.12px;}
#tx_941{left:438px;bottom:973px;letter-spacing:-0.17px;}
#ty_941{left:438px;bottom:956px;letter-spacing:-0.18px;}
#tz_941{left:528px;bottom:973px;letter-spacing:-0.12px;}
#t10_941{left:528px;bottom:956px;letter-spacing:-0.13px;}
#t11_941{left:75px;bottom:917px;letter-spacing:-0.12px;}
#t12_941{left:75px;bottom:900px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_941{left:75px;bottom:883px;letter-spacing:-0.15px;}
#t14_941{left:320px;bottom:917px;}
#t15_941{left:366px;bottom:917px;letter-spacing:-0.12px;}
#t16_941{left:438px;bottom:917px;letter-spacing:-0.17px;}
#t17_941{left:438px;bottom:900px;letter-spacing:-0.16px;}
#t18_941{left:528px;bottom:917px;letter-spacing:-0.12px;}
#t19_941{left:528px;bottom:900px;letter-spacing:-0.13px;}
#t1a_941{left:528px;bottom:883px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1b_941{left:75px;bottom:860px;letter-spacing:-0.13px;}
#t1c_941{left:75px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_941{left:75px;bottom:826px;letter-spacing:-0.15px;}
#t1e_941{left:320px;bottom:860px;}
#t1f_941{left:366px;bottom:860px;letter-spacing:-0.12px;}
#t1g_941{left:438px;bottom:860px;letter-spacing:-0.17px;}
#t1h_941{left:438px;bottom:843px;letter-spacing:-0.16px;}
#t1i_941{left:528px;bottom:860px;letter-spacing:-0.12px;}
#t1j_941{left:528px;bottom:843px;letter-spacing:-0.13px;}
#t1k_941{left:528px;bottom:826px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1l_941{left:75px;bottom:804px;letter-spacing:-0.12px;}
#t1m_941{left:75px;bottom:787px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_941{left:75px;bottom:770px;letter-spacing:-0.17px;}
#t1o_941{left:320px;bottom:804px;}
#t1p_941{left:366px;bottom:804px;letter-spacing:-0.14px;}
#t1q_941{left:438px;bottom:804px;letter-spacing:-0.17px;}
#t1r_941{left:528px;bottom:804px;letter-spacing:-0.12px;word-spacing:-0.84px;}
#t1s_941{left:528px;bottom:787px;letter-spacing:-0.12px;}
#t1t_941{left:75px;bottom:747px;letter-spacing:-0.13px;}
#t1u_941{left:75px;bottom:730px;letter-spacing:-0.13px;}
#t1v_941{left:75px;bottom:713px;letter-spacing:-0.17px;}
#t1w_941{left:320px;bottom:747px;}
#t1x_941{left:366px;bottom:747px;letter-spacing:-0.14px;}
#t1y_941{left:438px;bottom:747px;letter-spacing:-0.17px;}
#t1z_941{left:528px;bottom:747px;letter-spacing:-0.12px;}
#t20_941{left:528px;bottom:730px;letter-spacing:-0.13px;}
#t21_941{left:75px;bottom:690px;letter-spacing:-0.12px;}
#t22_941{left:75px;bottom:674px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_941{left:75px;bottom:657px;letter-spacing:-0.15px;}
#t24_941{left:320px;bottom:690px;}
#t25_941{left:366px;bottom:690px;letter-spacing:-0.11px;}
#t26_941{left:438px;bottom:690px;letter-spacing:-0.16px;}
#t27_941{left:528px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_941{left:528px;bottom:674px;letter-spacing:-0.13px;}
#t29_941{left:528px;bottom:657px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2a_941{left:75px;bottom:634px;letter-spacing:-0.13px;}
#t2b_941{left:75px;bottom:617px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2c_941{left:75px;bottom:600px;letter-spacing:-0.15px;}
#t2d_941{left:320px;bottom:634px;}
#t2e_941{left:366px;bottom:634px;letter-spacing:-0.11px;}
#t2f_941{left:438px;bottom:634px;letter-spacing:-0.15px;}
#t2g_941{left:528px;bottom:634px;letter-spacing:-0.12px;}
#t2h_941{left:528px;bottom:617px;letter-spacing:-0.13px;}
#t2i_941{left:528px;bottom:600px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2j_941{left:71px;bottom:571px;letter-spacing:-0.14px;}
#t2k_941{left:70px;bottom:552px;letter-spacing:-0.1px;word-spacing:-0.14px;}
#t2l_941{left:649px;bottom:559px;}
#t2m_941{left:664px;bottom:552px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t2n_941{left:85px;bottom:536px;letter-spacing:-0.12px;word-spacing:-0.42px;}
#t2o_941{left:85px;bottom:519px;letter-spacing:-0.09px;}
#t2p_941{left:191px;bottom:526px;}
#t2q_941{left:205px;bottom:519px;letter-spacing:-0.12px;}
#t2r_941{left:93px;bottom:439px;letter-spacing:-0.13px;}
#t2s_941{left:174px;bottom:439px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2t_941{left:302px;bottom:439px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2u_941{left:447px;bottom:439px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2v_941{left:594px;bottom:439px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2w_941{left:741px;bottom:439px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2x_941{left:107px;bottom:415px;}
#t2y_941{left:197px;bottom:415px;letter-spacing:-0.11px;}
#t2z_941{left:286px;bottom:415px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t30_941{left:438px;bottom:415px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t31_941{left:615px;bottom:415px;letter-spacing:-0.11px;}
#t32_941{left:762px;bottom:415px;letter-spacing:-0.12px;}
#t33_941{left:107px;bottom:390px;}
#t34_941{left:197px;bottom:390px;letter-spacing:-0.12px;}
#t35_941{left:291px;bottom:390px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t36_941{left:443px;bottom:390px;letter-spacing:-0.12px;}
#t37_941{left:585px;bottom:390px;letter-spacing:-0.12px;}
#t38_941{left:762px;bottom:390px;letter-spacing:-0.12px;}
#t39_941{left:108px;bottom:366px;}
#t3a_941{left:182px;bottom:366px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3b_941{left:291px;bottom:366px;letter-spacing:-0.13px;}
#t3c_941{left:439px;bottom:366px;letter-spacing:-0.12px;}
#t3d_941{left:585px;bottom:366px;letter-spacing:-0.12px;}
#t3e_941{left:762px;bottom:366px;letter-spacing:-0.12px;}
#t3f_941{left:107px;bottom:342px;}
#t3g_941{left:198px;bottom:342px;letter-spacing:-0.13px;}
#t3h_941{left:291px;bottom:342px;letter-spacing:-0.13px;}
#t3i_941{left:439px;bottom:342px;letter-spacing:-0.12px;}
#t3j_941{left:585px;bottom:342px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t3k_941{left:762px;bottom:342px;letter-spacing:-0.12px;}
#t3l_941{left:75px;bottom:1083px;letter-spacing:-0.14px;}
#t3m_941{left:75px;bottom:1068px;letter-spacing:-0.12px;}
#t3n_941{left:320px;bottom:1083px;letter-spacing:-0.06px;word-spacing:-0.08px;}
#t3o_941{left:320px;bottom:1068px;letter-spacing:-0.09px;}
#t3p_941{left:366px;bottom:1083px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t3q_941{left:366px;bottom:1068px;letter-spacing:-0.13px;}
#t3r_941{left:366px;bottom:1053px;letter-spacing:-0.15px;}
#t3s_941{left:438px;bottom:1083px;letter-spacing:-0.12px;}
#t3t_941{left:438px;bottom:1068px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t3u_941{left:528px;bottom:1083px;letter-spacing:-0.12px;}

.s1_941{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_941{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_941{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_941{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_941{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s6_941{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_941{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s8_941{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts941" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg941Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg941" style="-webkit-user-select: none;"><object width="935" height="1210" data="941/941.svg" type="image/svg+xml" id="pdf941" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_941" class="t s1_941">PADDB/PADDW/PADDD/PADDQ—Add Packed Integers </span>
<span id="t2_941" class="t s2_941">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_941" class="t s1_941">Vol. 2B </span><span id="t4_941" class="t s1_941">4-207 </span>
<span id="t5_941" class="t s3_941">Instruction Operand Encoding </span>
<span id="t6_941" class="t s3_941">Description </span>
<span id="t7_941" class="t s4_941">Performs a SIMD add of the packed integers from the source operand (second operand) and the destination </span>
<span id="t8_941" class="t s4_941">operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the </span>
<span id="t9_941" class="t s4_941">Intel </span>
<span id="ta_941" class="t s5_941">® </span>
<span id="tb_941" class="t s4_941">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD operation. </span>
<span id="tc_941" class="t s4_941">Overflow is handled with wraparound, as described in the following paragraphs. </span>
<span id="td_941" class="t s4_941">The PADDB and VPADDB instructions add packed byte integers from the first source operand and second source </span>
<span id="te_941" class="t s4_941">operand and store the packed integer results in the destination operand. When an individual result is too large to </span>
<span id="tf_941" class="t s4_941">be represented in 8 bits (overflow), the result is wrapped around and the low 8 bits are written to the destination </span>
<span id="tg_941" class="t s4_941">operand (that is, the carry is ignored). </span>
<span id="th_941" class="t s4_941">The PADDW and VPADDW instructions add packed word integers from the first source operand and second source </span>
<span id="ti_941" class="t s4_941">operand and store the packed integer results in the destination operand. When an individual result is too large to </span>
<span id="tj_941" class="t s6_941">EVEX.256.66.0F.WIG FC /r </span>
<span id="tk_941" class="t s6_941">VPADDB ymm1 {k1}{z}, ymm2, </span>
<span id="tl_941" class="t s6_941">ymm3/m256 </span>
<span id="tm_941" class="t s6_941">C </span><span id="tn_941" class="t s6_941">V/V </span><span id="to_941" class="t s6_941">AVX512VL </span>
<span id="tp_941" class="t s6_941">AVX512BW </span>
<span id="tq_941" class="t s6_941">Add packed byte integers from ymm2, and </span>
<span id="tr_941" class="t s6_941">ymm3/m256 and store in ymm1 using writemask k1. </span>
<span id="ts_941" class="t s6_941">EVEX.256.66.0F.WIG FD /r </span>
<span id="tt_941" class="t s6_941">VPADDW ymm1 {k1}{z}, ymm2, </span>
<span id="tu_941" class="t s6_941">ymm3/m256 </span>
<span id="tv_941" class="t s6_941">C </span><span id="tw_941" class="t s6_941">V/V </span><span id="tx_941" class="t s6_941">AVX512VL </span>
<span id="ty_941" class="t s6_941">AVX512BW </span>
<span id="tz_941" class="t s6_941">Add packed word integers from ymm2, and </span>
<span id="t10_941" class="t s6_941">ymm3/m256 and store in ymm1 using writemask k1. </span>
<span id="t11_941" class="t s6_941">EVEX.256.66.0F.W0 FE /r </span>
<span id="t12_941" class="t s6_941">VPADDD ymm1 {k1}{z}, ymm2, </span>
<span id="t13_941" class="t s6_941">ymm3/m256/m32bcst </span>
<span id="t14_941" class="t s6_941">D </span><span id="t15_941" class="t s6_941">V/V </span><span id="t16_941" class="t s6_941">AVX512VL </span>
<span id="t17_941" class="t s6_941">AVX512F </span>
<span id="t18_941" class="t s6_941">Add packed doubleword integers from ymm2, </span>
<span id="t19_941" class="t s6_941">ymm3/m256/m32bcst and store in ymm1 using </span>
<span id="t1a_941" class="t s6_941">writemask k1. </span>
<span id="t1b_941" class="t s6_941">EVEX.256.66.0F.W1 D4 /r </span>
<span id="t1c_941" class="t s6_941">VPADDQ ymm1 {k1}{z}, ymm2, </span>
<span id="t1d_941" class="t s6_941">ymm3/m256/m64bcst </span>
<span id="t1e_941" class="t s6_941">D </span><span id="t1f_941" class="t s6_941">V/V </span><span id="t1g_941" class="t s6_941">AVX512VL </span>
<span id="t1h_941" class="t s6_941">AVX512F </span>
<span id="t1i_941" class="t s6_941">Add packed quadword integers from ymm2, </span>
<span id="t1j_941" class="t s6_941">ymm3/m256/m64bcst and store in ymm1 using </span>
<span id="t1k_941" class="t s6_941">writemask k1. </span>
<span id="t1l_941" class="t s6_941">EVEX.512.66.0F.WIG FC /r </span>
<span id="t1m_941" class="t s6_941">VPADDB zmm1 {k1}{z}, zmm2, </span>
<span id="t1n_941" class="t s6_941">zmm3/m512 </span>
<span id="t1o_941" class="t s6_941">C </span><span id="t1p_941" class="t s6_941">V/V </span><span id="t1q_941" class="t s6_941">AVX512BW </span><span id="t1r_941" class="t s6_941">Add packed byte integers from zmm2, and zmm3/m512 </span>
<span id="t1s_941" class="t s6_941">and store in zmm1 using writemask k1. </span>
<span id="t1t_941" class="t s6_941">EVEX.512.66.0F.WIG FD /r </span>
<span id="t1u_941" class="t s6_941">VPADDW zmm1 {k1}{z}, zmm2, </span>
<span id="t1v_941" class="t s6_941">zmm3/m512 </span>
<span id="t1w_941" class="t s6_941">C </span><span id="t1x_941" class="t s6_941">V/V </span><span id="t1y_941" class="t s6_941">AVX512BW </span><span id="t1z_941" class="t s6_941">Add packed word integers from zmm2, and </span>
<span id="t20_941" class="t s6_941">zmm3/m512 and store in zmm1 using writemask k1. </span>
<span id="t21_941" class="t s6_941">EVEX.512.66.0F.W0 FE /r </span>
<span id="t22_941" class="t s6_941">VPADDD zmm1 {k1}{z}, zmm2, </span>
<span id="t23_941" class="t s6_941">zmm3/m512/m32bcst </span>
<span id="t24_941" class="t s6_941">D </span><span id="t25_941" class="t s6_941">V/V </span><span id="t26_941" class="t s6_941">AVX512F </span><span id="t27_941" class="t s6_941">Add packed doubleword integers from zmm2, </span>
<span id="t28_941" class="t s6_941">zmm3/m512/m32bcst and store in zmm1 using </span>
<span id="t29_941" class="t s6_941">writemask k1. </span>
<span id="t2a_941" class="t s6_941">EVEX.512.66.0F.W1 D4 /r </span>
<span id="t2b_941" class="t s6_941">VPADDQ zmm1 {k1}{z}, zmm2, </span>
<span id="t2c_941" class="t s6_941">zmm3/m512/m64bcst </span>
<span id="t2d_941" class="t s6_941">D </span><span id="t2e_941" class="t s6_941">V/V </span><span id="t2f_941" class="t s6_941">AVX512F </span><span id="t2g_941" class="t s6_941">Add packed quadword integers from zmm2, </span>
<span id="t2h_941" class="t s6_941">zmm3/m512/m64bcst and store in zmm1 using </span>
<span id="t2i_941" class="t s6_941">writemask k1. </span>
<span id="t2j_941" class="t s7_941">NOTES: </span>
<span id="t2k_941" class="t s6_941">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t2l_941" class="t s5_941">® </span>
<span id="t2m_941" class="t s6_941">64 and IA-32 Architectures Soft- </span>
<span id="t2n_941" class="t s6_941">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg- </span>
<span id="t2o_941" class="t s6_941">isters,” in the Intel </span>
<span id="t2p_941" class="t s5_941">® </span>
<span id="t2q_941" class="t s6_941">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t2r_941" class="t s8_941">Op/En </span><span id="t2s_941" class="t s8_941">Tuple Type </span><span id="t2t_941" class="t s8_941">Operand 1 </span><span id="t2u_941" class="t s8_941">Operand 2 </span><span id="t2v_941" class="t s8_941">Operand 3 </span><span id="t2w_941" class="t s8_941">Operand 4 </span>
<span id="t2x_941" class="t s6_941">A </span><span id="t2y_941" class="t s6_941">N/A </span><span id="t2z_941" class="t s6_941">ModRM:reg (r, w) </span><span id="t30_941" class="t s6_941">ModRM:r/m (r) </span><span id="t31_941" class="t s6_941">N/A </span><span id="t32_941" class="t s6_941">N/A </span>
<span id="t33_941" class="t s6_941">B </span><span id="t34_941" class="t s6_941">N/A </span><span id="t35_941" class="t s6_941">ModRM:reg (w) </span><span id="t36_941" class="t s6_941">VEX.vvvv (r) </span><span id="t37_941" class="t s6_941">ModRM:r/m (r) </span><span id="t38_941" class="t s6_941">N/A </span>
<span id="t39_941" class="t s6_941">C </span><span id="t3a_941" class="t s6_941">Full Mem </span><span id="t3b_941" class="t s6_941">ModRM:reg (w) </span><span id="t3c_941" class="t s6_941">EVEX.vvvv (r) </span><span id="t3d_941" class="t s6_941">ModRM:r/m (r) </span><span id="t3e_941" class="t s6_941">N/A </span>
<span id="t3f_941" class="t s6_941">D </span><span id="t3g_941" class="t s6_941">Full </span><span id="t3h_941" class="t s6_941">ModRM:reg (w) </span><span id="t3i_941" class="t s6_941">EVEX.vvvv (r) </span><span id="t3j_941" class="t s6_941">ModRM:r/m (r) </span><span id="t3k_941" class="t s6_941">N/A </span>
<span id="t3l_941" class="t s8_941">Opcode/ </span>
<span id="t3m_941" class="t s8_941">Instruction </span>
<span id="t3n_941" class="t s8_941">Op / </span>
<span id="t3o_941" class="t s8_941">En </span>
<span id="t3p_941" class="t s8_941">64/32 bit </span>
<span id="t3q_941" class="t s8_941">Mode </span>
<span id="t3r_941" class="t s8_941">Support </span>
<span id="t3s_941" class="t s8_941">CPUID </span>
<span id="t3t_941" class="t s8_941">Feature Flag </span>
<span id="t3u_941" class="t s8_941">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
