Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f6eca895eda84e38ac41b6f3bb6c4f7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CSA8_tb_behav xil_defaultlib.CSA8_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'sa' [C:/Users/shamm/Desktop/Viviado/Lab2.2/Lab2.2.srcs/sim_1/new/csa8_tb.v:7]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/shamm/Desktop/Viviado/Lab2.2/Lab2.2.srcs/sources_1/new/csa8.v:8]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/shamm/Desktop/Viviado/Lab2.2/Lab2.2.srcs/sources_1/new/csa8.v:9]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/shamm/Desktop/Viviado/Lab2.2/Lab2.2.srcs/sources_1/new/csa8.v:12]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/shamm/Desktop/Viviado/Lab2.2/Lab2.2.srcs/sources_1/new/csa8.v:13]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
