#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Wed Jan 21 21:54:10 2026
# Process ID         : 8615
# Current directory  : /home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_dlmb_bram_if_cntlr_1_synth_1
# Command line       : vivado -log hdmi_tx_bd_dlmb_bram_if_cntlr_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_tx_bd_dlmb_bram_if_cntlr_1.tcl
# Log file           : /home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_dlmb_bram_if_cntlr_1_synth_1/hdmi_tx_bd_dlmb_bram_if_cntlr_1.vds
# Journal file       : /home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_dlmb_bram_if_cntlr_1_synth_1/vivado.jou
# Running On         : dan-alencar
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.2
# Processor Detail   : Intel(R) Core(TM) 5 210H
# CPU Frequency      : 2796.466 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 24783 MB
# Swap memory        : 2147 MB
# Total Virtual      : 26931 MB
# Available Virtual  : 20497 MB
#-----------------------------------------------------------
source hdmi_tx_bd_dlmb_bram_if_cntlr_1.tcl -notrace
Command: synth_design -top hdmi_tx_bd_dlmb_bram_if_cntlr_1 -part xcau15p-ffvb676-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-ffvb676-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8808
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2441.020 ; gain = 451.688 ; free physical = 8760 ; free virtual = 13663
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hdmi_tx_bd_dlmb_bram_if_cntlr_1' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_dlmb_bram_if_cntlr_1/synth/hdmi_tx_bd_dlmb_bram_if_cntlr_1.vhd:84]
	Parameter C_FAMILY bound to: kintexuplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_PROT_CFG bound to: 8'b11111111 
	Parameter C_PROT_CFG1 bound to: 8'b11111111 
	Parameter C_PROT_CFG2 bound to: 8'b11111111 
	Parameter C_PROT_CFG3 bound to: 8'b11111111 
	Parameter C_PROT_CFG4 bound to: 8'b11111111 
	Parameter C_PROT_CFG5 bound to: 8'b11111111 
	Parameter C_PROT_CFG6 bound to: 8'b11111111 
	Parameter C_PROT_CFG7 bound to: 8'b11111111 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_LMB_HAS_PROT bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/7cd0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5107' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_dlmb_bram_if_cntlr_1/synth/hdmi_tx_bd_dlmb_bram_if_cntlr_1.vhd:298]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/7cd0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5306]
	Parameter C_TARGET bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_PROT_CFG bound to: 8'b11111111 
	Parameter C_PROT_CFG1 bound to: 8'b11111111 
	Parameter C_PROT_CFG2 bound to: 8'b11111111 
	Parameter C_PROT_CFG3 bound to: 8'b11111111 
	Parameter C_PROT_CFG4 bound to: 8'b11111111 
	Parameter C_PROT_CFG5 bound to: 8'b11111111 
	Parameter C_PROT_CFG6 bound to: 8'b11111111 
	Parameter C_PROT_CFG7 bound to: 8'b11111111 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_LMB_HAS_PROT bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/7cd0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4145' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/7cd0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5657]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/7cd0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4309]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/7cd0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/7cd0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4435]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/7cd0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/7cd0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/7cd0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4309]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ipshared/7cd0/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5306]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tx_bd_dlmb_bram_if_cntlr_1' (0#1) [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_dlmb_bram_if_cntlr_1/synth/hdmi_tx_bd_dlmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-7129] Port A[0] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[2] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[3] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[4] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[5] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[6] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[7] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[8] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[9] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[10] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[11] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[12] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[13] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[14] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[15] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[16] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[17] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[18] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[19] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[20] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[21] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[22] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[23] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[24] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[25] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[26] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[27] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[28] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[29] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[30] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port A[31] in module pselect_mask is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB_Clk in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB_Rst in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[0] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[1] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[2] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[3] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[4] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[5] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[6] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[7] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[8] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[9] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[10] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[11] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[12] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[13] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[14] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[15] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[16] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[17] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[18] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[19] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[20] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[21] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[22] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[23] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[24] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[25] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[26] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[27] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[28] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[29] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[30] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_ABus[31] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_Prot[0] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_Prot[1] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[0] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[1] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[2] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[3] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[4] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[5] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[6] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[7] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[8] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[9] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[10] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[11] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[12] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[13] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[14] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[15] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[16] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[17] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[18] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[19] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[20] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[21] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[22] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[23] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[24] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[25] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[26] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[27] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[28] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[29] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[30] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_WriteDBus[31] in module lmb_mux is either unconnected or has no load
INFO: [Synth 8-7129] Port LMB1_AddrStrobe in module lmb_mux is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2542.988 ; gain = 553.656 ; free physical = 8290 ; free virtual = 13196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2554.863 ; gain = 565.531 ; free physical = 8276 ; free virtual = 13183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2554.863 ; gain = 565.531 ; free physical = 8276 ; free virtual = 13183
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2554.863 ; gain = 0.000 ; free physical = 8265 ; free virtual = 13172
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_dlmb_bram_if_cntlr_1/hdmi_tx_bd_dlmb_bram_if_cntlr_1_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2638.805 ; gain = 3.203 ; free physical = 7733 ; free virtual = 12650
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.gen/sources_1/bd/hdmi_tx_bd/ip/hdmi_tx_bd_dlmb_bram_if_cntlr_1/hdmi_tx_bd_dlmb_bram_if_cntlr_1_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_dlmb_bram_if_cntlr_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_dlmb_bram_if_cntlr_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.805 ; gain = 0.000 ; free physical = 7733 ; free virtual = 12650
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2638.840 ; gain = 0.000 ; free physical = 7733 ; free virtual = 12650
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2638.840 ; gain = 649.508 ; free physical = 7625 ; free virtual = 12543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2646.809 ; gain = 657.477 ; free physical = 7625 ; free virtual = 12543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2646.809 ; gain = 657.477 ; free physical = 7625 ; free virtual = 12543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2646.809 ; gain = 657.477 ; free physical = 7867 ; free virtual = 12786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2646.809 ; gain = 657.477 ; free physical = 7869 ; free virtual = 12790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2914.359 ; gain = 925.027 ; free physical = 7552 ; free virtual = 12509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2914.359 ; gain = 925.027 ; free physical = 7552 ; free virtual = 12509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2923.375 ; gain = 934.043 ; free physical = 7544 ; free virtual = 12501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3111.188 ; gain = 1121.855 ; free physical = 7165 ; free virtual = 12115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3111.188 ; gain = 1121.855 ; free physical = 7157 ; free virtual = 12107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3111.188 ; gain = 1121.855 ; free physical = 7157 ; free virtual = 12107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3111.188 ; gain = 1121.855 ; free physical = 7157 ; free virtual = 12107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3111.188 ; gain = 1121.855 ; free physical = 7157 ; free virtual = 12107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3111.188 ; gain = 1121.855 ; free physical = 7157 ; free virtual = 12107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     4|
|4     |FDRE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3111.188 ; gain = 1121.855 ; free physical = 7157 ; free virtual = 12107
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3111.188 ; gain = 1037.879 ; free physical = 7160 ; free virtual = 12111
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3111.188 ; gain = 1121.855 ; free physical = 7160 ; free virtual = 12111
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.188 ; gain = 0.000 ; free physical = 7152 ; free virtual = 12104
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.188 ; gain = 0.000 ; free physical = 7305 ; free virtual = 12258
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4a28f5ca
INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3111.188 ; gain = 1504.754 ; free physical = 7299 ; free virtual = 12252
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2124.546; main = 1945.188; forked = 205.965
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4052.617; main = 3075.668; forked = 995.238
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.188 ; gain = 0.000 ; free physical = 7299 ; free virtual = 12252
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_dlmb_bram_if_cntlr_1_synth_1/hdmi_tx_bd_dlmb_bram_if_cntlr_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP hdmi_tx_bd_dlmb_bram_if_cntlr_1, cache-ID = 2127d06090eb7ade
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.188 ; gain = 0.000 ; free physical = 7372 ; free virtual = 12325
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/FPGA_PDS/FPGA_PDS/FPGA_PDS.runs/hdmi_tx_bd_dlmb_bram_if_cntlr_1_synth_1/hdmi_tx_bd_dlmb_bram_if_cntlr_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file hdmi_tx_bd_dlmb_bram_if_cntlr_1_utilization_synth.rpt -pb hdmi_tx_bd_dlmb_bram_if_cntlr_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 21 21:54:40 2026...
