// Seed: 3185035118
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  logic id_5 = id_5;
  assign id_5 = 1;
  logic id_6;
  assign id_6 = id_1;
endmodule
