---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 262144
-l3-usize 33554432
-l1-dsize 32768
-l2-ubsize 64
-l3-ubsize 64
-l1-dbsize 64
-l2-usbsize 64
-l3-usbsize 64
-l1-dsbsize 64
-l2-uassoc 8
-l3-uassoc 1
-l1-dassoc 8
-l2-urepl l
-l3-urepl l
-l1-drepl l
-l2-ufetch d
-l3-ufetch d
-l1-dfetch d
-l2-uwalloc a
-l3-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l3-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat D
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		       47680	           0	       47680	       32079	       15601	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.6728	      0.3272	      0.0000

 Demand Misses		        1787	           0	        1787	        1257	         530	           0
  Demand miss rate	      0.0375	      0.0000	      0.0375	      0.0392	      0.0340	      0.0000

 Multi-block refs               254
 Bytes From Memory	      113728
 ( / Demand Fetches)	      2.3852
 Bytes To Memory	       38336
 ( / Demand Writes)	      2.4573
 Total Bytes r/w Mem	      152064
 ( / Demand Fetches)	      3.1893

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		        2376	           0	        2376	        1777	         599	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.7479	      0.2521	      0.0000

 Demand Misses		        1589	           0	        1589	        1589	           0	           0
  Demand miss rate	      0.6688	      0.0000	      0.6688	      0.8942	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      101696
 ( / Demand Fetches)	     42.8013
 Bytes To Memory	       35008
 ( / Demand Writes)	     58.4441
 Total Bytes r/w Mem	      136704
 ( / Demand Fetches)	     57.5354

l3-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		        2136	           0	        2136	        1589	         547	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.7439	      0.2561	      0.0000

 Demand Misses		        1589	           0	        1589	        1589	           0	           0
  Demand miss rate	      0.7439	      0.0000	      0.7439	      1.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	      101696
 ( / Demand Fetches)	     47.6105
 Bytes To Memory	       35008
 ( / Demand Writes)	     64.0000
 Total Bytes r/w Mem	      136704
 ( / Demand Fetches)	     64.0000

---Execution complete.
