[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2920298 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2920298 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2920298 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 13176656 heartbeat IPC: 0.975 cumulative IPC: 0.975 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 22358778 heartbeat IPC: 1.089 cumulative IPC: 1.029 (Simulation time: 00 hr 03 min 06 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 30298277 heartbeat IPC: 1.26 cumulative IPC: 1.096 (Simulation time: 00 hr 04 min 12 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 36503867 cumulative IPC: 1.096 (Simulation time: 00 hr 05 min 23 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 36503867 cumulative IPC: 1.096 (Simulation time: 00 hr 05 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.096 instructions: 40000000 cycles: 36503867
CPU 0 Branch Prediction Accuracy: 93.94% MPKI: 13.46 Average ROB Occupancy at Mispredict: 37.04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.67
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331542 HIT:     329995 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331542 HIT:     329995 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 330.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875199 HIT:     831141 MISS:      44058 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711667 HIT:     678920 MISS:      32747 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43517 HIT:      35308 MISS:       8209 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116799 HIT:     116718 MISS:         81 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3216 HIT:        195 MISS:       3021 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 65.05 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4424803 HIT:    4012475 MISS:     412328 MSHR_MERGE:     105675
cpu0->cpu0_L1I LOAD         ACCESS:    4424803 HIT:    4012475 MISS:     412328 MSHR_MERGE:     105675
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.122 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14382328 HIT:   13772250 MISS:     610078 MSHR_MERGE:     158327
cpu0->cpu0_L1D LOAD         ACCESS:    8044413 HIT:    7553005 MISS:     491408 MSHR_MERGE:      86391
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6334451 HIT:    6219005 MISS:     115446 MSHR_MERGE:      71928
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3464 HIT:        240 MISS:       3224 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.81 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3877192 HIT:    3777773 MISS:      99419 MSHR_MERGE:      62328
cpu0->cpu0_ITLB LOAD         ACCESS:    3877192 HIT:    3777773 MISS:      99419 MSHR_MERGE:      62328
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.833 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13653178 HIT:   13276567 MISS:     376611 MSHR_MERGE:      82160
cpu0->cpu0_DTLB LOAD         ACCESS:   13653178 HIT:   13276567 MISS:     376611 MSHR_MERGE:      82160
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.64 cycles
cpu0->LLC TOTAL        ACCESS:      58310 HIT:      42363 MISS:      15947 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32747 HIT:      23768 MISS:       8979 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8209 HIT:       5450 MISS:       2759 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14333 HIT:      11545 MISS:       2788 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3021 HIT:       1600 MISS:       1421 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        700
  ROW_BUFFER_MISS:      12459
  AVG DBUS CONGESTED CYCLE: 16.48
Channel 0 WQ ROW_BUFFER_HIT:        397
  ROW_BUFFER_MISS:       2254
  FULL:          0
Channel 0 REFRESHES ISSUED:       3042
