{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668277174693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668277174694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 18:19:34 2022 " "Processing started: Sat Nov 12 18:19:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668277174694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668277174694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallel_decoder -c parallel_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_decoder -c parallel_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668277174694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668277174899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668277174900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_bit_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_bit_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m_bit_decoder " "Found entity 1: m_bit_decoder" {  } { { "m_bit_decoder.bdf" "" { Schematic "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/m_bit_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668277182317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_decoder.vhd 1 1 " "Found 1 design units, including 1 entities, in source file parallel_decoder.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_decoder " "Found entity 1: parallel_decoder" {  } { { "parallel_decoder.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/parallel_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668277182700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_parallel_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_parallel_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_parallel_decoder " "Found entity 1: full_parallel_decoder" {  } { { "full_parallel_decoder.bdf" "" { Schematic "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/full_parallel_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668277182700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partial_encoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file partial_encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 partial_encoder " "Found entity 1: partial_encoder" {  } { { "partial_encoder.bdf" "" { Schematic "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/partial_encoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668277182700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.vhd 10 5 " "Found 10 design units, including 5 entities, in source file arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder_1bit-structure " "Found design unit 1: halfAdder_1bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182701 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fullAdder_1bit-structure " "Found design unit 2: fullAdder_1bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182701 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fullAdderCLA_1bit-structure " "Found design unit 3: fullAdderCLA_1bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182701 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fullAdderWoCI_2bit-structure " "Found design unit 4: fullAdderWoCI_2bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182701 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fullAdderWoCI_3bit-structure " "Found design unit 5: fullAdderWoCI_3bit-structure" {  } { { "arithmetic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182701 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder_1bit " "Found entity 1: halfAdder_1bit" {  } { { "arithmetic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182701 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_1bit " "Found entity 2: fullAdder_1bit" {  } { { "arithmetic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182701 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdderCLA_1bit " "Found entity 3: fullAdderCLA_1bit" {  } { { "arithmetic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182701 ""} { "Info" "ISGN_ENTITY_NAME" "4 fullAdderWoCI_2bit " "Found entity 4: fullAdderWoCI_2bit" {  } { { "arithmetic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182701 ""} { "Info" "ISGN_ENTITY_NAME" "5 fullAdderWoCI_3bit " "Found entity 5: fullAdderWoCI_3bit" {  } { { "arithmetic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668277182701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleLogic.vhd 6 3 " "Found 6 design units, including 3 entities, in source file simpleLogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182702 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateOr2-logicFunction " "Found design unit 2: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182702 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateXOr2-logicFunction " "Found design unit 3: gateXOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182702 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182702 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateOr2 " "Found entity 2: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182702 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateXOr2 " "Found entity 3: gateXOr2" {  } { { "simpleLogic.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668277182702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "popCounter_8bitParallelOpt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file popCounter_8bitParallelOpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 popCounter_8bitParallelOpt-structure " "Found design unit 1: popCounter_8bitParallelOpt-structure" {  } { { "popCounter_8bitParallelOpt.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/popCounter_8bitParallelOpt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182703 ""} { "Info" "ISGN_ENTITY_NAME" "1 popCounter_8bitParallelOpt " "Found entity 1: popCounter_8bitParallelOpt" {  } { { "popCounter_8bitParallelOpt.vhd" "" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/popCounter_8bitParallelOpt.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668277182703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668277182703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "popCounter_8bitParallelOpt " "Elaborating entity \"popCounter_8bitParallelOpt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668277182750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder_1bit halfAdder_1bit:hA00 " "Elaborating entity \"halfAdder_1bit\" for hierarchy \"halfAdder_1bit:hA00\"" {  } { { "popCounter_8bitParallelOpt.vhd" "hA00" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/popCounter_8bitParallelOpt.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668277182779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOr2 halfAdder_1bit:hA00\|gateXOr2:xor20 " "Elaborating entity \"gateXOr2\" for hierarchy \"halfAdder_1bit:hA00\|gateXOr2:xor20\"" {  } { { "arithmetic.vhd" "xor20" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668277182781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 halfAdder_1bit:hA00\|gateAnd2:and20 " "Elaborating entity \"gateAnd2\" for hierarchy \"halfAdder_1bit:hA00\|gateAnd2:and20\"" {  } { { "arithmetic.vhd" "and20" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668277182785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderWoCI_2bit fullAdderWoCI_2bit:fA10 " "Elaborating entity \"fullAdderWoCI_2bit\" for hierarchy \"fullAdderWoCI_2bit:fA10\"" {  } { { "popCounter_8bitParallelOpt.vhd" "fA10" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/popCounter_8bitParallelOpt.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668277182791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderCLA_1bit fullAdderWoCI_2bit:fA10\|fullAdderCLA_1bit:fA0 " "Elaborating entity \"fullAdderCLA_1bit\" for hierarchy \"fullAdderWoCI_2bit:fA10\|fullAdderCLA_1bit:fA0\"" {  } { { "arithmetic.vhd" "fA0" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668277182794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderWoCI_3bit fullAdderWoCI_3bit:fA20 " "Elaborating entity \"fullAdderWoCI_3bit\" for hierarchy \"fullAdderWoCI_3bit:fA20\"" {  } { { "popCounter_8bitParallelOpt.vhd" "fA20" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/popCounter_8bitParallelOpt.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668277182798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_1bit fullAdderWoCI_3bit:fA20\|fullAdder_1bit:fA10 " "Elaborating entity \"fullAdder_1bit\" for hierarchy \"fullAdderWoCI_3bit:fA20\|fullAdder_1bit:fA10\"" {  } { { "arithmetic.vhd" "fA10" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668277182801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateOr2 fullAdderWoCI_3bit:fA20\|fullAdder_1bit:fA10\|gateOr2:or20 " "Elaborating entity \"gateOr2\" for hierarchy \"fullAdderWoCI_3bit:fA20\|fullAdder_1bit:fA10\|gateOr2:or20\"" {  } { { "arithmetic.vhd" "or20" { Text "/home/victms/Desktop/uni/AAD/proj1/projetoAAD/HAD_T1G2/DEC/arithmetic.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668277182803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668277183408 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668277183829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668277183829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668277183855 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668277183855 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668277183855 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668277183855 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668277183861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 18:19:43 2022 " "Processing ended: Sat Nov 12 18:19:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668277183861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668277183861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668277183861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668277183861 ""}
