verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module MIPSpipeline /Users/jhsu2022/my_designs/32-Bit-CPU/runs/RUN_2025-09-15_22-32-39/01-verilator-lint/_deps.vlt /Users/jhsu2022/my_designs/32-Bit-CPU/runs/RUN_2025-09-15_22-32-39/tmp/babd4ca11d7a4eb4824dfaa504bb08e7.bb.v /Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v /Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v /Users/jhsu2022/my_designs/32-Bit-CPU/32 bit adder.v /Users/jhsu2022/my_designs/32-Bit-CPU/3x32 mux.v /Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v /Users/jhsu2022/my_designs/32-Bit-CPU/Bus mux.v /Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v /Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v /Users/jhsu2022/my_designs/32-Bit-CPU/Flush control unit.v /Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v /Users/jhsu2022/my_designs/32-Bit-CPU/Instruction Memory.v /Users/jhsu2022/my_designs/32-Bit-CPU/JR control unit.v /Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v /Users/jhsu2022/my_designs/32-Bit-CPU/Sign extension and shift left.v /Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v /Users/jhsu2022/my_designs/32-Bit-CPU/Write address mux.v /Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v /Users/jhsu2022/my_designs/32-Bit-CPU/Zero extension.v --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__openlane__ +define+__pnr__ +define+USE_POWER_PINS
