
*** Running vivado
    with args -log lab6_me_match_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab6_me_match_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab6_me_match_0_0.tcl -notrace
Command: synth_design -top lab6_me_match_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 289.109 ; gain = 78.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab6_me_match_0_0' [c:/Users/shlab_61/Downloads/0619_lab/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_me_match_0_0/synth/lab6_me_match_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'me_match_v1_0' [c:/Users/shlab_61/Downloads/0619_lab/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/c06e/hdl/me_match_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'me_match_v1_0_S00_AXI' [c:/Users/shlab_61/Downloads/0619_lab/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/c06e/hdl/me_match_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_SHIFT_ABS bound to: 3'b001 
	Parameter S_LOAD bound to: 3'b010 
	Parameter S_SAD bound to: 3'b011 
	Parameter S_MIN_SAD bound to: 3'b100 
	Parameter S_CHECK_END bound to: 3'b101 
INFO: [Synth 8-256] done synthesizing module 'me_match_v1_0_S00_AXI' (1#1) [c:/Users/shlab_61/Downloads/0619_lab/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/c06e/hdl/me_match_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'me_match_v1_0' (2#1) [c:/Users/shlab_61/Downloads/0619_lab/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/c06e/hdl/me_match_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'lab6_me_match_0_0' (3#1) [c:/Users/shlab_61/Downloads/0619_lab/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ip/lab6_me_match_0_0/synth/lab6_me_match_0_0.v:57]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design me_match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 669.145 ; gain = 458.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 669.145 ; gain = 458.707
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.172 ; gain = 48.227
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1104.172 ; gain = 893.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-5544] ROM "reg_partial_sum_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Q_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Q_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Q_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mvx" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mvx" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sad" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "finish" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ttm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ttm" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cb_bank_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 1104.172 ; gain = 893.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |me_match_v1_0_S00_AXI__GB0  |           1|     43944|
|2     |me_match_v1_0_S00_AXI__GB1  |           1|     16185|
|3     |me_match_v1_0_S00_AXI__GB2  |           1|     19422|
|4     |me_match_v1_0_S00_AXI__GB3  |           1|     23395|
|5     |me_match_v1_0_S00_AXI__GB4  |           1|     29517|
|6     |case__581__GD               |           1|     32640|
|7     |me_match_v1_0_S00_AXI__GB6  |           1|     35909|
|8     |case__333__GD               |           1|     32640|
|9     |me_match_v1_0_S00_AXI__GB8  |           1|     35877|
|10    |me_match_v1_0_S00_AXI__GB9  |           1|     15801|
|11    |me_match_v1_0_S00_AXI__GB10 |           1|      7114|
|12    |case__708__GD               |           1|     32640|
|13    |me_match_v1_0_S00_AXI__GB12 |           1|      4147|
|14    |me_match_v1_0_S00_AXI__GB13 |           1|     13899|
|15    |me_match_v1_0_S00_AXI__GB14 |           1|     35928|
|16    |me_match_v1_0_S00_AXI__GB15 |           1|     33280|
|17    |case__334__GD               |           1|     32640|
|18    |case__332__GD               |           1|     32640|
|19    |me_match_v1_0_S00_AXI__GB18 |           1|      2372|
|20    |me_match_v1_0_S00_AXI__GB19 |           1|     32896|
|21    |case__672__GD               |           1|     32640|
|22    |case__619__GD               |           1|     32640|
|23    |me_match_v1_0_S00_AXI__GB22 |           1|      8844|
|24    |case__367__GD               |           1|     32640|
|25    |me_match_v1_0_S00_AXI__GB24 |           1|      3698|
|26    |case__368__GD               |           1|     32640|
|27    |me_match_v1_0_S00_AXI__GB26 |           1|     33152|
|28    |case__420__GD               |           1|     32640|
|29    |me_match_v1_0_S00_AXI__GB28 |           1|        30|
|30    |me_match_v1_0_S00_AXI__GB29 |           1|     32896|
|31    |case__583__GD               |           1|     32640|
|32    |case__582__GD               |           1|     32640|
|33    |case__418__GD               |           1|     32640|
|34    |case__580__GD               |           1|     32640|
|35    |me_match_v1_0_S00_AXI__GB34 |           1|      6368|
|36    |me_match_v1_0_S00_AXI__GB35 |           1|      1462|
|37    |case__456__GD               |           1|     32640|
|38    |case__584__GD               |           1|     32640|
|39    |case__585__GD               |           1|     32640|
|40    |me_match_v1_0_S00_AXI__GB39 |           1|     12190|
|41    |me_match_v1_0_S00_AXI__GB40 |           1|       524|
|42    |reg__166                    |           1|        13|
|43    |case__417__GD               |           1|     32640|
|44    |case__416__GD               |           1|     32640|
|45    |case__455__GD               |           1|     32640|
|46    |case__941__GD               |           1|     32640|
|47    |me_match_v1_0_S00_AXI__GB46 |           1|      6916|
|48    |me_match_v1_0_S00_AXI__GB47 |           1|     35909|
|49    |case__670__GD               |           1|     32640|
|50    |me_match_v1_0_S00_AXI__GB49 |           1|     35893|
|51    |me_match_v1_0_S00_AXI__GB50 |           1|     32896|
|52    |case__49__GD                |           1|         8|
|53    |case__48__GD                |           1|         8|
|54    |me_match_v1_0_S00_AXI__GB53 |           1|     33283|
|55    |case__707__GD               |           1|     32640|
|56    |me_match_v1_0_S00_AXI__GB55 |           1|     24601|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   8 Input     16 Bit       Adders := 1     
	   8 Input     13 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 64    
	   3 Input      8 Bit       Adders := 256   
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              384 Bit    Registers := 48    
	              128 Bit    Registers := 32    
	               32 Bit    Registers := 26    
	               13 Bit    Registers := 8     
	               10 Bit    Registers := 64    
	                8 Bit    Registers := 256   
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  18 Input    384 Bit        Muxes := 48    
	   2 Input    384 Bit        Muxes := 96    
	   5 Input    128 Bit        Muxes := 16    
	   2 Input    128 Bit        Muxes := 49    
	   7 Input    128 Bit        Muxes := 16    
	   7 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 20    
	  18 Input     32 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 774   
	   3 Input      8 Bit        Muxes := 16    
	  18 Input      3 Bit        Muxes := 16    
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module me_match_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   8 Input     16 Bit       Adders := 1     
	   8 Input     13 Bit       Adders := 8     
	   4 Input     10 Bit       Adders := 64    
	   3 Input      8 Bit       Adders := 256   
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              384 Bit    Registers := 48    
	              128 Bit    Registers := 32    
	               32 Bit    Registers := 26    
	               13 Bit    Registers := 8     
	               10 Bit    Registers := 64    
	                8 Bit    Registers := 256   
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  18 Input    384 Bit        Muxes := 48    
	   2 Input    384 Bit        Muxes := 96    
	   5 Input    128 Bit        Muxes := 16    
	   2 Input    128 Bit        Muxes := 49    
	   7 Input    128 Bit        Muxes := 16    
	   7 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 20    
	  18 Input     32 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 774   
	   3 Input      8 Bit        Muxes := 16    
	  18 Input      3 Bit        Muxes := 16    
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design lab6_me_match_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'me_match_v1_0_S00_AXI_insti_23/axi_bresp_reg[0]' (FDRE) to 'me_match_v1_0_S00_AXI_insti_23/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (me_match_v1_0_S00_AXI_insti_23/\axi_bresp_reg[1] )
INFO: [Synth 8-5545] ROM "sa_bank_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sa_bank_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_rresp_reg[0]' (FDRE) to 'axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Synth 8-4471] merging register 'mvx_reg[31:0]' into 'mvx_reg[31:0]' [c:/Users/shlab_61/Downloads/0619_lab/0316303_0619/0316303_0619.srcs/sources_1/bd/lab6/ipshared/c06e/hdl/me_match_v1_0_S00_AXI.v:690]
WARNING: [Synth 8-3917] design me_match_v1_0_S00_AXI__GB55 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design me_match_v1_0_S00_AXI__GB55 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design me_match_v1_0_S00_AXI__GB55 has port P[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'min_sad_reg[16]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[17]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[18]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[19]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[20]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[21]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[22]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[23]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[24]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[25]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[26]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[27]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[28]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[29]' (FDE) to 'min_sad_reg[31]'
INFO: [Synth 8-3886] merging instance 'min_sad_reg[30]' (FDE) to 'min_sad_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:03:33 . Memory (MB): peak = 1105.375 ; gain = 894.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |me_match_v1_0_S00_AXI__GB0  |           1|     39315|
|2     |me_match_v1_0_S00_AXI__GB1  |           1|     13299|
|3     |me_match_v1_0_S00_AXI__GB2  |           1|     15955|
|4     |me_match_v1_0_S00_AXI__GB3  |           1|     10215|
|5     |me_match_v1_0_S00_AXI__GB4  |           1|     12551|
|6     |case__581__GD               |           1|      1271|
|7     |me_match_v1_0_S00_AXI__GB6  |           1|      2479|
|8     |case__333__GD               |           1|      1271|
|9     |me_match_v1_0_S00_AXI__GB8  |           1|      2447|
|10    |me_match_v1_0_S00_AXI__GB9  |           1|     12531|
|11    |me_match_v1_0_S00_AXI__GB10 |           1|      3430|
|12    |case__708__GD               |           1|      1271|
|13    |me_match_v1_0_S00_AXI__GB12 |           1|      1559|
|14    |me_match_v1_0_S00_AXI__GB13 |           1|       279|
|15    |me_match_v1_0_S00_AXI__GB14 |           1|      2493|
|16    |me_match_v1_0_S00_AXI__GB15 |           1|      2423|
|17    |case__334__GD               |           1|      1271|
|18    |case__332__GD               |           1|      1271|
|19    |me_match_v1_0_S00_AXI__GB18 |           1|      2500|
|20    |me_match_v1_0_S00_AXI__GB19 |           1|      1783|
|21    |case__672__GD               |           1|      1271|
|22    |case__619__GD               |           1|      1271|
|23    |me_match_v1_0_S00_AXI__GB22 |           1|      8297|
|24    |case__367__GD               |           1|      1271|
|25    |me_match_v1_0_S00_AXI__GB24 |           1|      3423|
|26    |case__368__GD               |           1|      1271|
|27    |me_match_v1_0_S00_AXI__GB26 |           1|      2295|
|28    |case__420__GD               |           1|      1271|
|29    |me_match_v1_0_S00_AXI__GB28 |           1|        30|
|30    |me_match_v1_0_S00_AXI__GB29 |           1|      1783|
|31    |case__583__GD               |           1|      1271|
|32    |case__582__GD               |           1|      1271|
|33    |case__418__GD               |           1|      1271|
|34    |case__580__GD               |           1|      1271|
|35    |me_match_v1_0_S00_AXI__GB34 |           1|      2633|
|36    |me_match_v1_0_S00_AXI__GB35 |           1|      1555|
|37    |case__456__GD               |           1|      1271|
|38    |case__584__GD               |           1|      1271|
|39    |case__585__GD               |           1|      1271|
|40    |me_match_v1_0_S00_AXI__GB39 |           1|     11818|
|41    |me_match_v1_0_S00_AXI__GB40 |           1|       570|
|42    |reg__166                    |           1|        13|
|43    |case__417__GD               |           1|      1271|
|44    |case__416__GD               |           1|      1271|
|45    |case__455__GD               |           1|      1271|
|46    |case__941__GD               |           1|      1271|
|47    |me_match_v1_0_S00_AXI__GB46 |           1|      6370|
|48    |me_match_v1_0_S00_AXI__GB47 |           1|      2479|
|49    |case__670__GD               |           1|      1271|
|50    |me_match_v1_0_S00_AXI__GB49 |           1|      2463|
|51    |me_match_v1_0_S00_AXI__GB50 |           1|      1783|
|52    |case__49__GD                |           1|        16|
|53    |case__48__GD                |           1|        16|
|54    |me_match_v1_0_S00_AXI__GB53 |           1|      2170|
|55    |case__707__GD               |           1|      1271|
|56    |me_match_v1_0_S00_AXI__GB55 |           1|     15807|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:39 ; elapsed = 00:03:47 . Memory (MB): peak = 1121.176 ; gain = 910.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:44 ; elapsed = 00:03:51 . Memory (MB): peak = 1121.711 ; gain = 911.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |me_match_v1_0_S00_AXI__GB0  |           1|     26158|
|2     |me_match_v1_0_S00_AXI__GB1  |           1|      5098|
|3     |me_match_v1_0_S00_AXI__GB2  |           1|      6043|
|4     |me_match_v1_0_S00_AXI__GB3  |           1|      6024|
|5     |me_match_v1_0_S00_AXI__GB4  |           1|      7661|
|6     |case__581__GD               |           1|       848|
|7     |me_match_v1_0_S00_AXI__GB6  |           1|      1692|
|8     |case__333__GD               |           1|       848|
|9     |me_match_v1_0_S00_AXI__GB8  |           1|      1688|
|10    |me_match_v1_0_S00_AXI__GB9  |           1|      4271|
|11    |me_match_v1_0_S00_AXI__GB10 |           1|      2478|
|12    |case__708__GD               |           1|       848|
|13    |me_match_v1_0_S00_AXI__GB12 |           1|      1111|
|14    |me_match_v1_0_S00_AXI__GB13 |           1|       223|
|15    |me_match_v1_0_S00_AXI__GB14 |           1|      1734|
|16    |me_match_v1_0_S00_AXI__GB15 |           1|      2000|
|17    |case__334__GD               |           1|       848|
|18    |case__332__GD               |           1|       848|
|19    |me_match_v1_0_S00_AXI__GB18 |           1|      2500|
|20    |me_match_v1_0_S00_AXI__GB19 |           1|      1360|
|21    |case__672__GD               |           1|       848|
|22    |case__619__GD               |           1|       848|
|23    |me_match_v1_0_S00_AXI__GB22 |           1|      8185|
|24    |case__367__GD               |           1|       848|
|25    |me_match_v1_0_S00_AXI__GB24 |           1|      3423|
|26    |case__368__GD               |           1|       848|
|27    |me_match_v1_0_S00_AXI__GB26 |           1|      1872|
|28    |case__420__GD               |           1|       848|
|29    |me_match_v1_0_S00_AXI__GB28 |           1|        30|
|30    |me_match_v1_0_S00_AXI__GB29 |           1|      1360|
|31    |case__583__GD               |           1|       848|
|32    |case__582__GD               |           1|       848|
|33    |case__418__GD               |           1|       848|
|34    |case__580__GD               |           1|       848|
|35    |me_match_v1_0_S00_AXI__GB34 |           1|      2633|
|36    |me_match_v1_0_S00_AXI__GB35 |           1|      1555|
|37    |case__456__GD               |           1|       848|
|38    |case__584__GD               |           1|       848|
|39    |case__585__GD               |           1|       848|
|40    |me_match_v1_0_S00_AXI__GB39 |           1|     11482|
|41    |me_match_v1_0_S00_AXI__GB40 |           1|       570|
|42    |reg__166                    |           1|        13|
|43    |case__417__GD               |           1|       848|
|44    |case__416__GD               |           1|       848|
|45    |case__455__GD               |           1|       848|
|46    |case__941__GD               |           1|       848|
|47    |me_match_v1_0_S00_AXI__GB46 |           1|      6146|
|48    |me_match_v1_0_S00_AXI__GB47 |           1|      1692|
|49    |case__670__GD               |           1|       848|
|50    |me_match_v1_0_S00_AXI__GB49 |           1|      1690|
|51    |me_match_v1_0_S00_AXI__GB50 |           1|      1360|
|52    |case__49__GD                |           1|         2|
|53    |case__48__GD                |           1|         2|
|54    |me_match_v1_0_S00_AXI__GB53 |           1|      1747|
|55    |case__707__GD               |           1|       848|
|56    |me_match_v1_0_S00_AXI__GB55 |           1|     15807|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:01 ; elapsed = 00:04:14 . Memory (MB): peak = 1126.777 ; gain = 916.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |me_match_v1_0_S00_AXI__GB0  |           1|     11940|
|2     |me_match_v1_0_S00_AXI__GB39 |           1|      3747|
|3     |me_match_v1_0_S00_AXI__GB55 |           1|      6069|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:12 ; elapsed = 00:04:25 . Memory (MB): peak = 1126.777 ; gain = 916.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:13 ; elapsed = 00:04:26 . Memory (MB): peak = 1126.777 ; gain = 916.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:16 ; elapsed = 00:04:29 . Memory (MB): peak = 1126.777 ; gain = 916.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:16 ; elapsed = 00:04:29 . Memory (MB): peak = 1126.777 ; gain = 916.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:34 ; elapsed = 00:04:47 . Memory (MB): peak = 1126.777 ; gain = 916.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:34 ; elapsed = 00:04:47 . Memory (MB): peak = 1126.777 ; gain = 916.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  1111|
|2     |LUT1   |   166|
|3     |LUT2   |  2880|
|4     |LUT3   |  6693|
|5     |LUT4   |  4458|
|6     |LUT5   |  4475|
|7     |LUT6   | 14615|
|8     |MUXF7  |  2368|
|9     |MUXF8  |  1184|
|10    |FDRE   | 26357|
|11    |FDSE   |    19|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      | 64326|
|2     |  inst                         |me_match_v1_0         | 64325|
|3     |    me_match_v1_0_S00_AXI_inst |me_match_v1_0_S00_AXI | 64325|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:34 ; elapsed = 00:04:47 . Memory (MB): peak = 1126.777 ; gain = 916.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:39 ; elapsed = 00:04:15 . Memory (MB): peak = 1126.777 ; gain = 479.219
Synthesis Optimization Complete : Time (s): cpu = 00:04:34 ; elapsed = 00:04:48 . Memory (MB): peak = 1126.777 ; gain = 916.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1111 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab6_me_match_0_0' is not ideal for floorplanning, since the cellview 'me_match_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
251 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:43 ; elapsed = 00:04:55 . Memory (MB): peak = 1126.777 ; gain = 914.246
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_61/Downloads/0619_lab/0316303_0619/0316303_0619.runs/lab6_me_match_0_0_synth_1/lab6_me_match_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1126.777 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.777 ; gain = 0.000
