

================================================================
== Vivado HLS Report for 'nonseq_prefetch'
================================================================
* Date:           Tue Jul 07 18:47:01 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        nonseq_prefetch
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  509|  509|  510|  510|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  507|  507|         9|          1|          1|   500|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	11  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: a_read (3)  [1/1] 1.00ns
:0  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: tmp_2 (4)  [1/1] 0.00ns
:1  %tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_read, i32 2, i32 31)

ST_1: tmp_2_cast (5)  [1/1] 0.00ns
:2  %tmp_2_cast = zext i30 %tmp_2 to i31

ST_1: StgValue_15 (6)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A_BUS), !map !22

ST_1: StgValue_16 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @nonseq_prefetch_str) nounwind

ST_1: StgValue_17 (8)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:8
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000000, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 32, i32 16, i32 2, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_18 (9)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:8
:6  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000000, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 32, i32 16, i32 2, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_19 (10)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:9
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_20 (11)  [1/1] 1.57ns  loc: nonseq_prefetch.cpp:13
:8  br label %1


 <State 2>: 3.40ns
ST_2: k (13)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:13
:0  %k = phi i9 [ 1, %0 ], [ %phitmp, %2 ]

ST_2: i (14)  [1/1] 0.00ns
:1  %i = phi i21 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond (15)  [1/1] 2.03ns  loc: nonseq_prefetch.cpp:13
:2  %exitcond = icmp eq i9 %k, -11

ST_2: StgValue_24 (16)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:13
:3  br i1 %exitcond, label %3, label %2

ST_2: i_cast_cast (18)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:13
:0  %i_cast_cast = zext i21 %i to i31

ST_2: a2_sum (22)  [1/1] 2.44ns  loc: nonseq_prefetch.cpp:15
:4  %a2_sum = add i31 %i_cast_cast, %tmp_2_cast

ST_2: tmp (28)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:13
:10  %tmp = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %k, i3 0)

ST_2: tmp_cast (29)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:13
:11  %tmp_cast = zext i12 %tmp to i21

ST_2: i_1 (30)  [1/1] 2.20ns  loc: nonseq_prefetch.cpp:13
:12  %i_1 = add i21 %tmp_cast, %i

ST_2: phitmp (31)  [1/1] 1.84ns  loc: nonseq_prefetch.cpp:13
:13  %phitmp = add i9 %k, 1


 <State 3>: 8.75ns
ST_3: a2_sum_cast (23)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:15
:5  %a2_sum_cast = zext i31 %a2_sum to i32

ST_3: A_BUS_addr (24)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:15
:6  %A_BUS_addr = getelementptr inbounds i32* %A_BUS, i32 %a2_sum_cast

ST_3: p_req (25)  [7/7] 8.75ns  loc: nonseq_prefetch.cpp:15
:7  %p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 4>: 8.75ns
ST_4: p_req (25)  [6/7] 8.75ns  loc: nonseq_prefetch.cpp:15
:7  %p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 5>: 8.75ns
ST_5: p_req (25)  [5/7] 8.75ns  loc: nonseq_prefetch.cpp:15
:7  %p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 6>: 8.75ns
ST_6: p_req (25)  [4/7] 8.75ns  loc: nonseq_prefetch.cpp:15
:7  %p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 7>: 8.75ns
ST_7: p_req (25)  [3/7] 8.75ns  loc: nonseq_prefetch.cpp:15
:7  %p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 8>: 8.75ns
ST_8: p_req (25)  [2/7] 8.75ns  loc: nonseq_prefetch.cpp:15
:7  %p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 9>: 8.75ns
ST_9: p_req (25)  [1/7] 8.75ns  loc: nonseq_prefetch.cpp:15
:7  %p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %A_BUS_addr, i32 1)


 <State 10>: 8.75ns
ST_10: empty (19)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500, i64 500, i64 500) nounwind

ST_10: tmp_1 (20)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:13
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

ST_10: StgValue_42 (21)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:14
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: empty_4 (26)  [1/1] 8.75ns  loc: nonseq_prefetch.cpp:15
:8  %empty_4 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %A_BUS_addr)

ST_10: empty_5 (27)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:18
:9  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1) nounwind

ST_10: StgValue_45 (32)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:13
:14  br label %1


 <State 11>: 0.00ns
ST_11: StgValue_46 (34)  [1/1] 0.00ns  loc: nonseq_prefetch.cpp:19
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', nonseq_prefetch.cpp:13) with incoming values : ('phitmp', nonseq_prefetch.cpp:13) [13]  (1.57 ns)

 <State 2>: 3.4ns
The critical path consists of the following:
	'icmp' operation ('exitcond', nonseq_prefetch.cpp:13) [15]  (2.03 ns)
	blocking operation 1.37 ns on control path)

 <State 3>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('A_BUS_addr', nonseq_prefetch.cpp:15) [24]  (0 ns)
	bus request on port 'A_BUS' (nonseq_prefetch.cpp:15) [25]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (nonseq_prefetch.cpp:15) [25]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (nonseq_prefetch.cpp:15) [25]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (nonseq_prefetch.cpp:15) [25]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (nonseq_prefetch.cpp:15) [25]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (nonseq_prefetch.cpp:15) [25]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'A_BUS' (nonseq_prefetch.cpp:15) [25]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'A_BUS' (nonseq_prefetch.cpp:15) [26]  (8.75 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
