INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/Lab4_Ash/Lab4_Ash.srcs/sources_1/new/reg_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/Lab4_Ash/Lab4_Ash.srcs/sources_1/new/reg_XAB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_XAB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/Lab4_Ash/Lab4_Ash.srcs/sources_1/new/multiplier_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/Lab4_Ash/Lab4_Ash.srcs/sources_1/new/add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/Lab4_Ash/Lab4_Ash.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/Lab4_Ash/Lab4_Ash.srcs/sources_1/new/adder_la.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module la
INFO: [VRFC 10-311] analyzing module lookahead_adder_4
INFO: [VRFC 10-311] analyzing module lookahead_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/Lab4_Ash/Lab4_Ash.srcs/sources_1/new/HexDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/Lab4_Ash/Lab4_Ash.srcs/sources_1/new/Synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [C:/Users/Orion/Documents/Lab4_Ash/Lab4_Ash.srcs/sources_1/new/Synchronizers.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/Lab4_Ash/Lab4_Ash.srcs/sources_1/new/reg_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Orion/Documents/Lab4_Ash/Lab4_Ash.srcs/sim_1/new/mod_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_test
