Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 10 02:09:46 2025
| Host         : DESKTOP-2GF0LO4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: taskP/clk6p25m_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: taskQ/scr/screen_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: taskR/clk_6p25MHz_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: taskR/disp/frame_counter_reg[9]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: taskS/clk6p25m_inst/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.488     -144.426                     17                  643        0.197        0.000                      0                  643        4.500        0.000                       0                   324  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.488     -144.426                     17                  643        0.197        0.000                      0                  643        4.500        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           17  Failing Endpoints,  Worst Slack       -9.488ns,  Total Violation     -144.426ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.488ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.258ns  (logic 7.615ns (39.542%)  route 11.643ns (60.458%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.566     5.087    taskS/task_s_inst/clk
    SLICE_X41Y44         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.716     6.223    taskS/task_s_inst/dir[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.297     6.520 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.520    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.918 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.918    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.252 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=39, routed)          0.910     8.162    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.303     8.465 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_11/O
                         net (fo=8, routed)           0.533     8.998    taskS/task_s_inst/check_collision_inst/i___0_carry_i_11_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  taskS/task_s_inst/check_collision_inst/i___0_carry_i_7/O
                         net (fo=9, routed)           0.336     9.457    taskS/task_s_inst/check_collision_inst/i___0_carry_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_9/O
                         net (fo=18, routed)          0.873    10.455    taskS/task_s_inst/check_collision_inst/i___0_carry_i_9_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.579 r  taskS/task_s_inst/check_collision_inst/i___24_carry_i_6/O
                         net (fo=1, routed)           0.000    10.579    taskS/task_s_inst/check_collision_inst/i___24_carry_i_6_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.129 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry/CO[3]
                         net (fo=1, routed)           0.000    11.129    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.351 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0/O[0]
                         net (fo=3, routed)           0.598    11.949    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0_n_7
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.299    12.248 r  taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3/O
                         net (fo=1, routed)           0.657    12.904    taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.424 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.643 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__1/O[0]
                         net (fo=1, routed)           0.560    14.204    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return00_in[11]
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.499 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.499    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.049 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.049    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.271 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__2/O[0]
                         net (fo=6, routed)           0.860    16.131    taskS/task_s_inst/check_collision_inst/c[14]
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.299    16.430 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.430    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.831 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.190    18.021    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.124    18.145 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_12/O
                         net (fo=3, routed)           0.445    18.590    taskS/task_s_inst/check_collision_inst/i__carry__0_i_12_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    18.714 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.324    19.038    taskS/task_s_inst/check_collision_inst/i__carry__0_i_4_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.588 r  taskS/task_s_inst/check_collision_inst/_inferred__2/i__carry__0/CO[3]
                         net (fo=11, routed)          1.075    20.662    taskS/task_s_inst/check_collision_inst/p_1_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    20.786 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.616    21.402    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.526 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.526    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.906 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.906    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.819    22.842    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    22.966 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.159    23.125    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.124    23.249 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.293    23.542    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.666 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.679    24.345    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X42Y43         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.447    14.788    taskS/task_s_inst/clk
    SLICE_X42Y43         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[4]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y43         FDPE (Setup_fdpe_C_CE)      -0.169    14.858    taskS/task_s_inst/circle_centre_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -24.345    
  -------------------------------------------------------------------
                         slack                                 -9.488    

Slack (VIOLATED) :        -9.488ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.258ns  (logic 7.615ns (39.542%)  route 11.643ns (60.458%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.566     5.087    taskS/task_s_inst/clk
    SLICE_X41Y44         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.716     6.223    taskS/task_s_inst/dir[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.297     6.520 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.520    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.918 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.918    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.252 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=39, routed)          0.910     8.162    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.303     8.465 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_11/O
                         net (fo=8, routed)           0.533     8.998    taskS/task_s_inst/check_collision_inst/i___0_carry_i_11_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  taskS/task_s_inst/check_collision_inst/i___0_carry_i_7/O
                         net (fo=9, routed)           0.336     9.457    taskS/task_s_inst/check_collision_inst/i___0_carry_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_9/O
                         net (fo=18, routed)          0.873    10.455    taskS/task_s_inst/check_collision_inst/i___0_carry_i_9_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.579 r  taskS/task_s_inst/check_collision_inst/i___24_carry_i_6/O
                         net (fo=1, routed)           0.000    10.579    taskS/task_s_inst/check_collision_inst/i___24_carry_i_6_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.129 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry/CO[3]
                         net (fo=1, routed)           0.000    11.129    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.351 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0/O[0]
                         net (fo=3, routed)           0.598    11.949    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0_n_7
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.299    12.248 r  taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3/O
                         net (fo=1, routed)           0.657    12.904    taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.424 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.643 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__1/O[0]
                         net (fo=1, routed)           0.560    14.204    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return00_in[11]
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.499 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.499    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.049 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.049    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.271 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__2/O[0]
                         net (fo=6, routed)           0.860    16.131    taskS/task_s_inst/check_collision_inst/c[14]
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.299    16.430 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.430    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.831 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.190    18.021    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.124    18.145 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_12/O
                         net (fo=3, routed)           0.445    18.590    taskS/task_s_inst/check_collision_inst/i__carry__0_i_12_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    18.714 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.324    19.038    taskS/task_s_inst/check_collision_inst/i__carry__0_i_4_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.588 r  taskS/task_s_inst/check_collision_inst/_inferred__2/i__carry__0/CO[3]
                         net (fo=11, routed)          1.075    20.662    taskS/task_s_inst/check_collision_inst/p_1_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    20.786 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.616    21.402    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.526 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.526    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.906 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.906    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.819    22.842    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    22.966 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.159    23.125    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.124    23.249 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.293    23.542    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.666 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.679    24.345    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X42Y43         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.447    14.788    taskS/task_s_inst/clk
    SLICE_X42Y43         FDPE                                         r  taskS/task_s_inst/circle_centre_x_reg[5]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y43         FDPE (Setup_fdpe_C_CE)      -0.169    14.858    taskS/task_s_inst/circle_centre_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -24.345    
  -------------------------------------------------------------------
                         slack                                 -9.488    

Slack (VIOLATED) :        -9.488ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.258ns  (logic 7.615ns (39.542%)  route 11.643ns (60.458%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.566     5.087    taskS/task_s_inst/clk
    SLICE_X41Y44         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.716     6.223    taskS/task_s_inst/dir[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.297     6.520 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.520    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.918 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.918    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.252 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=39, routed)          0.910     8.162    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.303     8.465 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_11/O
                         net (fo=8, routed)           0.533     8.998    taskS/task_s_inst/check_collision_inst/i___0_carry_i_11_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  taskS/task_s_inst/check_collision_inst/i___0_carry_i_7/O
                         net (fo=9, routed)           0.336     9.457    taskS/task_s_inst/check_collision_inst/i___0_carry_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_9/O
                         net (fo=18, routed)          0.873    10.455    taskS/task_s_inst/check_collision_inst/i___0_carry_i_9_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.579 r  taskS/task_s_inst/check_collision_inst/i___24_carry_i_6/O
                         net (fo=1, routed)           0.000    10.579    taskS/task_s_inst/check_collision_inst/i___24_carry_i_6_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.129 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry/CO[3]
                         net (fo=1, routed)           0.000    11.129    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.351 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0/O[0]
                         net (fo=3, routed)           0.598    11.949    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0_n_7
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.299    12.248 r  taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3/O
                         net (fo=1, routed)           0.657    12.904    taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.424 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.643 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__1/O[0]
                         net (fo=1, routed)           0.560    14.204    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return00_in[11]
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.499 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.499    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.049 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.049    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.271 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__2/O[0]
                         net (fo=6, routed)           0.860    16.131    taskS/task_s_inst/check_collision_inst/c[14]
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.299    16.430 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.430    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.831 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.190    18.021    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.124    18.145 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_12/O
                         net (fo=3, routed)           0.445    18.590    taskS/task_s_inst/check_collision_inst/i__carry__0_i_12_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    18.714 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.324    19.038    taskS/task_s_inst/check_collision_inst/i__carry__0_i_4_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.588 r  taskS/task_s_inst/check_collision_inst/_inferred__2/i__carry__0/CO[3]
                         net (fo=11, routed)          1.075    20.662    taskS/task_s_inst/check_collision_inst/p_1_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    20.786 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.616    21.402    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.526 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.526    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.906 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.906    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.819    22.842    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    22.966 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.159    23.125    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.124    23.249 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.293    23.542    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.666 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.679    24.345    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X42Y43         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.447    14.788    taskS/task_s_inst/clk
    SLICE_X42Y43         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[6]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y43         FDCE (Setup_fdce_C_CE)      -0.169    14.858    taskS/task_s_inst/circle_centre_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -24.345    
  -------------------------------------------------------------------
                         slack                                 -9.488    

Slack (VIOLATED) :        -9.478ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.247ns  (logic 7.615ns (39.564%)  route 11.632ns (60.436%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.566     5.087    taskS/task_s_inst/clk
    SLICE_X41Y44         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.716     6.223    taskS/task_s_inst/dir[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.297     6.520 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.520    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.918 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.918    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.252 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=39, routed)          0.910     8.162    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.303     8.465 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_11/O
                         net (fo=8, routed)           0.533     8.998    taskS/task_s_inst/check_collision_inst/i___0_carry_i_11_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  taskS/task_s_inst/check_collision_inst/i___0_carry_i_7/O
                         net (fo=9, routed)           0.336     9.457    taskS/task_s_inst/check_collision_inst/i___0_carry_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_9/O
                         net (fo=18, routed)          0.873    10.455    taskS/task_s_inst/check_collision_inst/i___0_carry_i_9_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.579 r  taskS/task_s_inst/check_collision_inst/i___24_carry_i_6/O
                         net (fo=1, routed)           0.000    10.579    taskS/task_s_inst/check_collision_inst/i___24_carry_i_6_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.129 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry/CO[3]
                         net (fo=1, routed)           0.000    11.129    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.351 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0/O[0]
                         net (fo=3, routed)           0.598    11.949    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0_n_7
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.299    12.248 r  taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3/O
                         net (fo=1, routed)           0.657    12.904    taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.424 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.643 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__1/O[0]
                         net (fo=1, routed)           0.560    14.204    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return00_in[11]
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.499 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.499    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.049 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.049    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.271 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__2/O[0]
                         net (fo=6, routed)           0.860    16.131    taskS/task_s_inst/check_collision_inst/c[14]
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.299    16.430 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.430    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.831 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.190    18.021    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.124    18.145 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_12/O
                         net (fo=3, routed)           0.445    18.590    taskS/task_s_inst/check_collision_inst/i__carry__0_i_12_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    18.714 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.324    19.038    taskS/task_s_inst/check_collision_inst/i__carry__0_i_4_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.588 r  taskS/task_s_inst/check_collision_inst/_inferred__2/i__carry__0/CO[3]
                         net (fo=11, routed)          1.075    20.662    taskS/task_s_inst/check_collision_inst/p_1_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    20.786 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.616    21.402    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.526 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.526    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.906 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.906    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.819    22.842    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    22.966 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.159    23.125    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.124    23.249 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.293    23.542    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.666 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.668    24.335    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X42Y42         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.446    14.787    taskS/task_s_inst/clk
    SLICE_X42Y42         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[1]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X42Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.857    taskS/task_s_inst/circle_centre_x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -24.335    
  -------------------------------------------------------------------
                         slack                                 -9.478    

Slack (VIOLATED) :        -9.478ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.247ns  (logic 7.615ns (39.564%)  route 11.632ns (60.436%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.566     5.087    taskS/task_s_inst/clk
    SLICE_X41Y44         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.716     6.223    taskS/task_s_inst/dir[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.297     6.520 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.520    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.918 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.918    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.252 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=39, routed)          0.910     8.162    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.303     8.465 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_11/O
                         net (fo=8, routed)           0.533     8.998    taskS/task_s_inst/check_collision_inst/i___0_carry_i_11_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  taskS/task_s_inst/check_collision_inst/i___0_carry_i_7/O
                         net (fo=9, routed)           0.336     9.457    taskS/task_s_inst/check_collision_inst/i___0_carry_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_9/O
                         net (fo=18, routed)          0.873    10.455    taskS/task_s_inst/check_collision_inst/i___0_carry_i_9_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.579 r  taskS/task_s_inst/check_collision_inst/i___24_carry_i_6/O
                         net (fo=1, routed)           0.000    10.579    taskS/task_s_inst/check_collision_inst/i___24_carry_i_6_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.129 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry/CO[3]
                         net (fo=1, routed)           0.000    11.129    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.351 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0/O[0]
                         net (fo=3, routed)           0.598    11.949    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0_n_7
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.299    12.248 r  taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3/O
                         net (fo=1, routed)           0.657    12.904    taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.424 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.643 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__1/O[0]
                         net (fo=1, routed)           0.560    14.204    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return00_in[11]
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.499 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.499    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.049 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.049    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.271 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__2/O[0]
                         net (fo=6, routed)           0.860    16.131    taskS/task_s_inst/check_collision_inst/c[14]
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.299    16.430 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.430    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.831 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.190    18.021    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.124    18.145 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_12/O
                         net (fo=3, routed)           0.445    18.590    taskS/task_s_inst/check_collision_inst/i__carry__0_i_12_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    18.714 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.324    19.038    taskS/task_s_inst/check_collision_inst/i__carry__0_i_4_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.588 r  taskS/task_s_inst/check_collision_inst/_inferred__2/i__carry__0/CO[3]
                         net (fo=11, routed)          1.075    20.662    taskS/task_s_inst/check_collision_inst/p_1_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    20.786 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.616    21.402    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.526 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.526    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.906 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.906    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.819    22.842    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    22.966 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.159    23.125    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.124    23.249 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.293    23.542    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.666 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.668    24.335    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X42Y42         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.446    14.787    taskS/task_s_inst/clk
    SLICE_X42Y42         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[2]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X42Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.857    taskS/task_s_inst/circle_centre_x_reg[2]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -24.335    
  -------------------------------------------------------------------
                         slack                                 -9.478    

Slack (VIOLATED) :        -9.478ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_x_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.247ns  (logic 7.615ns (39.564%)  route 11.632ns (60.436%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.566     5.087    taskS/task_s_inst/clk
    SLICE_X41Y44         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.716     6.223    taskS/task_s_inst/dir[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.297     6.520 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.520    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.918 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.918    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.252 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=39, routed)          0.910     8.162    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.303     8.465 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_11/O
                         net (fo=8, routed)           0.533     8.998    taskS/task_s_inst/check_collision_inst/i___0_carry_i_11_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  taskS/task_s_inst/check_collision_inst/i___0_carry_i_7/O
                         net (fo=9, routed)           0.336     9.457    taskS/task_s_inst/check_collision_inst/i___0_carry_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_9/O
                         net (fo=18, routed)          0.873    10.455    taskS/task_s_inst/check_collision_inst/i___0_carry_i_9_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.579 r  taskS/task_s_inst/check_collision_inst/i___24_carry_i_6/O
                         net (fo=1, routed)           0.000    10.579    taskS/task_s_inst/check_collision_inst/i___24_carry_i_6_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.129 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry/CO[3]
                         net (fo=1, routed)           0.000    11.129    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.351 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0/O[0]
                         net (fo=3, routed)           0.598    11.949    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0_n_7
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.299    12.248 r  taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3/O
                         net (fo=1, routed)           0.657    12.904    taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.424 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.643 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__1/O[0]
                         net (fo=1, routed)           0.560    14.204    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return00_in[11]
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.499 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.499    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.049 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.049    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.271 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__2/O[0]
                         net (fo=6, routed)           0.860    16.131    taskS/task_s_inst/check_collision_inst/c[14]
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.299    16.430 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.430    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.831 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.190    18.021    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.124    18.145 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_12/O
                         net (fo=3, routed)           0.445    18.590    taskS/task_s_inst/check_collision_inst/i__carry__0_i_12_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    18.714 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.324    19.038    taskS/task_s_inst/check_collision_inst/i__carry__0_i_4_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.588 r  taskS/task_s_inst/check_collision_inst/_inferred__2/i__carry__0/CO[3]
                         net (fo=11, routed)          1.075    20.662    taskS/task_s_inst/check_collision_inst/p_1_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    20.786 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.616    21.402    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.526 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.526    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.906 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.906    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.819    22.842    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    22.966 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.159    23.125    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.124    23.249 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.293    23.542    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.666 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.668    24.335    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X42Y42         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.446    14.787    taskS/task_s_inst/clk
    SLICE_X42Y42         FDCE                                         r  taskS/task_s_inst/circle_centre_x_reg[3]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X42Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.857    taskS/task_s_inst/circle_centre_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -24.335    
  -------------------------------------------------------------------
                         slack                                 -9.478    

Slack (VIOLATED) :        -9.388ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.159ns  (logic 7.615ns (39.747%)  route 11.544ns (60.253%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.566     5.087    taskS/task_s_inst/clk
    SLICE_X41Y44         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.716     6.223    taskS/task_s_inst/dir[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.297     6.520 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.520    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.918 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.918    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.252 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=39, routed)          0.910     8.162    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.303     8.465 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_11/O
                         net (fo=8, routed)           0.533     8.998    taskS/task_s_inst/check_collision_inst/i___0_carry_i_11_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  taskS/task_s_inst/check_collision_inst/i___0_carry_i_7/O
                         net (fo=9, routed)           0.336     9.457    taskS/task_s_inst/check_collision_inst/i___0_carry_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_9/O
                         net (fo=18, routed)          0.873    10.455    taskS/task_s_inst/check_collision_inst/i___0_carry_i_9_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.579 r  taskS/task_s_inst/check_collision_inst/i___24_carry_i_6/O
                         net (fo=1, routed)           0.000    10.579    taskS/task_s_inst/check_collision_inst/i___24_carry_i_6_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.129 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry/CO[3]
                         net (fo=1, routed)           0.000    11.129    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.351 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0/O[0]
                         net (fo=3, routed)           0.598    11.949    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0_n_7
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.299    12.248 r  taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3/O
                         net (fo=1, routed)           0.657    12.904    taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.424 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.643 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__1/O[0]
                         net (fo=1, routed)           0.560    14.204    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return00_in[11]
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.499 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.499    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.049 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.049    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.271 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__2/O[0]
                         net (fo=6, routed)           0.860    16.131    taskS/task_s_inst/check_collision_inst/c[14]
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.299    16.430 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.430    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.831 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.190    18.021    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.124    18.145 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_12/O
                         net (fo=3, routed)           0.445    18.590    taskS/task_s_inst/check_collision_inst/i__carry__0_i_12_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    18.714 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.324    19.038    taskS/task_s_inst/check_collision_inst/i__carry__0_i_4_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.588 r  taskS/task_s_inst/check_collision_inst/_inferred__2/i__carry__0/CO[3]
                         net (fo=11, routed)          1.075    20.662    taskS/task_s_inst/check_collision_inst/p_1_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    20.786 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.616    21.402    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.526 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.526    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.906 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.906    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.819    22.842    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    22.966 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.159    23.125    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.124    23.249 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.293    23.542    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.666 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.580    24.246    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X42Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.447    14.788    taskS/task_s_inst/clk
    SLICE_X42Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[4]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y45         FDCE (Setup_fdce_C_CE)      -0.169    14.858    taskS/task_s_inst/circle_centre_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -24.246    
  -------------------------------------------------------------------
                         slack                                 -9.388    

Slack (VIOLATED) :        -9.388ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.159ns  (logic 7.615ns (39.747%)  route 11.544ns (60.253%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.566     5.087    taskS/task_s_inst/clk
    SLICE_X41Y44         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.716     6.223    taskS/task_s_inst/dir[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.297     6.520 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.520    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.918 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.918    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.252 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=39, routed)          0.910     8.162    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.303     8.465 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_11/O
                         net (fo=8, routed)           0.533     8.998    taskS/task_s_inst/check_collision_inst/i___0_carry_i_11_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  taskS/task_s_inst/check_collision_inst/i___0_carry_i_7/O
                         net (fo=9, routed)           0.336     9.457    taskS/task_s_inst/check_collision_inst/i___0_carry_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_9/O
                         net (fo=18, routed)          0.873    10.455    taskS/task_s_inst/check_collision_inst/i___0_carry_i_9_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.579 r  taskS/task_s_inst/check_collision_inst/i___24_carry_i_6/O
                         net (fo=1, routed)           0.000    10.579    taskS/task_s_inst/check_collision_inst/i___24_carry_i_6_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.129 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry/CO[3]
                         net (fo=1, routed)           0.000    11.129    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.351 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0/O[0]
                         net (fo=3, routed)           0.598    11.949    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0_n_7
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.299    12.248 r  taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3/O
                         net (fo=1, routed)           0.657    12.904    taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.424 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.643 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__1/O[0]
                         net (fo=1, routed)           0.560    14.204    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return00_in[11]
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.499 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.499    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.049 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.049    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.271 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__2/O[0]
                         net (fo=6, routed)           0.860    16.131    taskS/task_s_inst/check_collision_inst/c[14]
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.299    16.430 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.430    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.831 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.190    18.021    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.124    18.145 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_12/O
                         net (fo=3, routed)           0.445    18.590    taskS/task_s_inst/check_collision_inst/i__carry__0_i_12_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    18.714 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.324    19.038    taskS/task_s_inst/check_collision_inst/i__carry__0_i_4_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.588 r  taskS/task_s_inst/check_collision_inst/_inferred__2/i__carry__0/CO[3]
                         net (fo=11, routed)          1.075    20.662    taskS/task_s_inst/check_collision_inst/p_1_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    20.786 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.616    21.402    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.526 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.526    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.906 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.906    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.819    22.842    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    22.966 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.159    23.125    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.124    23.249 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.293    23.542    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.666 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.580    24.246    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X42Y45         FDPE                                         r  taskS/task_s_inst/circle_centre_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.447    14.788    taskS/task_s_inst/clk
    SLICE_X42Y45         FDPE                                         r  taskS/task_s_inst/circle_centre_y_reg[5]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y45         FDPE (Setup_fdpe_C_CE)      -0.169    14.858    taskS/task_s_inst/circle_centre_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -24.246    
  -------------------------------------------------------------------
                         slack                                 -9.388    

Slack (VIOLATED) :        -9.388ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.159ns  (logic 7.615ns (39.747%)  route 11.544ns (60.253%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.566     5.087    taskS/task_s_inst/clk
    SLICE_X41Y44         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.716     6.223    taskS/task_s_inst/dir[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.297     6.520 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.520    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.918 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.918    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.252 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=39, routed)          0.910     8.162    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.303     8.465 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_11/O
                         net (fo=8, routed)           0.533     8.998    taskS/task_s_inst/check_collision_inst/i___0_carry_i_11_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  taskS/task_s_inst/check_collision_inst/i___0_carry_i_7/O
                         net (fo=9, routed)           0.336     9.457    taskS/task_s_inst/check_collision_inst/i___0_carry_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_9/O
                         net (fo=18, routed)          0.873    10.455    taskS/task_s_inst/check_collision_inst/i___0_carry_i_9_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.579 r  taskS/task_s_inst/check_collision_inst/i___24_carry_i_6/O
                         net (fo=1, routed)           0.000    10.579    taskS/task_s_inst/check_collision_inst/i___24_carry_i_6_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.129 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry/CO[3]
                         net (fo=1, routed)           0.000    11.129    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.351 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0/O[0]
                         net (fo=3, routed)           0.598    11.949    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0_n_7
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.299    12.248 r  taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3/O
                         net (fo=1, routed)           0.657    12.904    taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.424 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.643 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__1/O[0]
                         net (fo=1, routed)           0.560    14.204    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return00_in[11]
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.499 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.499    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.049 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.049    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.271 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__2/O[0]
                         net (fo=6, routed)           0.860    16.131    taskS/task_s_inst/check_collision_inst/c[14]
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.299    16.430 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.430    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.831 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.190    18.021    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.124    18.145 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_12/O
                         net (fo=3, routed)           0.445    18.590    taskS/task_s_inst/check_collision_inst/i__carry__0_i_12_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    18.714 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.324    19.038    taskS/task_s_inst/check_collision_inst/i__carry__0_i_4_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.588 r  taskS/task_s_inst/check_collision_inst/_inferred__2/i__carry__0/CO[3]
                         net (fo=11, routed)          1.075    20.662    taskS/task_s_inst/check_collision_inst/p_1_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    20.786 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.616    21.402    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.526 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.526    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.906 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.906    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.819    22.842    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    22.966 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.159    23.125    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.124    23.249 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.293    23.542    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.666 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.580    24.246    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X42Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.447    14.788    taskS/task_s_inst/clk
    SLICE_X42Y45         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[6]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X42Y45         FDCE (Setup_fdce_C_CE)      -0.169    14.858    taskS/task_s_inst/circle_centre_y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -24.246    
  -------------------------------------------------------------------
                         slack                                 -9.388    

Slack (VIOLATED) :        -9.365ns  (required time - arrival time)
  Source:                 taskS/task_s_inst/dir_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/circle_centre_y_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.119ns  (logic 7.615ns (39.829%)  route 11.504ns (60.171%))
  Logic Levels:           27  (CARRY4=12 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.566     5.087    taskS/task_s_inst/clk
    SLICE_X41Y44         FDCE                                         r  taskS/task_s_inst/dir_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.419     5.506 r  taskS/task_s_inst/dir_reg[0]/Q
                         net (fo=15, routed)          0.716     6.223    taskS/task_s_inst/dir[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.297     6.520 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18/O
                         net (fo=1, routed)           0.000     6.520    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_18_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.918 r  taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.918    taskS/task_s_inst/dist2_to_rect2_return0__0_carry_i_7_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.252 r  taskS/task_s_inst/circle_centre_x_reg[6]_i_4/O[1]
                         net (fo=39, routed)          0.910     8.162    taskS/task_s_inst/check_collision_inst/circle_centre_y_reg[4][4]
    SLICE_X37Y44         LUT4 (Prop_lut4_I3_O)        0.303     8.465 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_11/O
                         net (fo=8, routed)           0.533     8.998    taskS/task_s_inst/check_collision_inst/i___0_carry_i_11_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124     9.122 f  taskS/task_s_inst/check_collision_inst/i___0_carry_i_7/O
                         net (fo=9, routed)           0.336     9.457    taskS/task_s_inst/check_collision_inst/i___0_carry_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124     9.581 r  taskS/task_s_inst/check_collision_inst/i___0_carry_i_9/O
                         net (fo=18, routed)          0.873    10.455    taskS/task_s_inst/check_collision_inst/i___0_carry_i_9_n_0
    SLICE_X37Y37         LUT4 (Prop_lut4_I0_O)        0.124    10.579 r  taskS/task_s_inst/check_collision_inst/i___24_carry_i_6/O
                         net (fo=1, routed)           0.000    10.579    taskS/task_s_inst/check_collision_inst/i___24_carry_i_6_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.129 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry/CO[3]
                         net (fo=1, routed)           0.000    11.129    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.351 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0/O[0]
                         net (fo=3, routed)           0.598    11.949    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___24_carry__0_n_7
    SLICE_X39Y37         LUT3 (Prop_lut3_I2_O)        0.299    12.248 r  taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3/O
                         net (fo=1, routed)           0.657    12.904    taskS/task_s_inst/check_collision_inst/i___59_carry__0_i_3_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.424 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.424    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__0_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.643 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return0_inferred__0/i___59_carry__1/O[0]
                         net (fo=1, routed)           0.560    14.204    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return00_in[11]
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.295    14.499 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3/O
                         net (fo=1, routed)           0.000    14.499    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_i_3_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.049 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.049    taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__1_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.271 r  taskS/task_s_inst/check_collision_inst/dist2_to_rect1_return__2_carry__2/O[0]
                         net (fo=6, routed)           0.860    16.131    taskS/task_s_inst/check_collision_inst/c[14]
    SLICE_X40Y40         LUT4 (Prop_lut4_I2_O)        0.299    16.430 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.430    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_i_5_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.831 r  taskS/task_s_inst/check_collision_inst/min4_return4_carry__0/CO[3]
                         net (fo=54, routed)          1.190    18.021    taskS/task_s_inst/check_collision_inst/min4_return4_carry__0_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I1_O)        0.124    18.145 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_12/O
                         net (fo=3, routed)           0.445    18.590    taskS/task_s_inst/check_collision_inst/i__carry__0_i_12_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    18.714 r  taskS/task_s_inst/check_collision_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.324    19.038    taskS/task_s_inst/check_collision_inst/i__carry__0_i_4_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.588 r  taskS/task_s_inst/check_collision_inst/_inferred__2/i__carry__0/CO[3]
                         net (fo=11, routed)          1.075    20.662    taskS/task_s_inst/check_collision_inst/p_1_in
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.124    20.786 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8/O
                         net (fo=2, routed)           0.616    21.402    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_8_n_0
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124    21.526 r  taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4/O
                         net (fo=1, routed)           0.000    21.526    taskS/task_s_inst/check_collision_inst/hits_next_carry_i_4_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.906 r  taskS/task_s_inst/check_collision_inst/hits_next_carry/CO[3]
                         net (fo=1, routed)           0.000    21.906    taskS/task_s_inst/check_collision_inst/hits_next_carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.023 f  taskS/task_s_inst/check_collision_inst/hits_next_carry__0/CO[3]
                         net (fo=1, routed)           0.819    22.842    taskS/task_s_inst/check_collision_inst/hits_next
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.124    22.966 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11/O
                         net (fo=1, routed)           0.159    23.125    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_11_n_0
    SLICE_X44Y48         LUT6 (Prop_lut6_I1_O)        0.124    23.249 f  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5/O
                         net (fo=1, routed)           0.293    23.542    taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_5_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.124    23.666 r  taskS/task_s_inst/check_collision_inst/circle_centre_x[6]_i_1/O
                         net (fo=14, routed)          0.540    24.207    taskS/task_s_inst/check_collision_inst_n_12
    SLICE_X38Y46         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.445    14.786    taskS/task_s_inst/clk
    SLICE_X38Y46         FDCE                                         r  taskS/task_s_inst/circle_centre_y_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X38Y46         FDCE (Setup_fdce_C_CE)      -0.169    14.842    taskS/task_s_inst/circle_centre_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -24.207    
  -------------------------------------------------------------------
                         slack                                 -9.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.585     1.468    ss/CLK
    SLICE_X64Y22         FDRE                                         r  ss/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ss/refresh_counter_reg[0]/Q
                         net (fo=11, routed)          0.105     1.737    ss/refresh_counter[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.048     1.785 r  ss/seg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.785    ss/seg[6]_i_2_n_0
    SLICE_X65Y22         FDRE                                         r  ss/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.853     1.980    ss/CLK
    SLICE_X65Y22         FDRE                                         r  ss/seg_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.107     1.588    ss/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 taskS/task_s_inst/frame_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskS/task_s_inst/frame_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.696%)  route 0.142ns (43.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.562     1.445    taskS/task_s_inst/clk
    SLICE_X39Y52         FDCE                                         r  taskS/task_s_inst/frame_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  taskS/task_s_inst/frame_count_reg[0]/Q
                         net (fo=7, routed)           0.142     1.728    taskS/task_s_inst/frame_count_reg_n_0_[0]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.773 r  taskS/task_s_inst/frame_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.773    taskS/task_s_inst/frame_count[5]
    SLICE_X40Y52         FDCE                                         r  taskS/task_s_inst/frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.832     1.959    taskS/task_s_inst/clk
    SLICE_X40Y52         FDCE                                         r  taskS/task_s_inst/frame_count_reg[5]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X40Y52         FDCE (Hold_fdce_C_D)         0.092     1.573    taskS/task_s_inst/frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 taskR/offset_zero_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/offset_zero_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.559     1.442    taskR/clk
    SLICE_X28Y14         FDRE                                         r  taskR/offset_zero_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  taskR/offset_zero_reg[0]/Q
                         net (fo=8, routed)           0.131     1.714    taskR/offset_zero_reg__0[0]
    SLICE_X29Y14         LUT5 (Prop_lut5_I4_O)        0.048     1.762 r  taskR/offset_zero[4]_i_1/O
                         net (fo=1, routed)           0.000     1.762    taskR/p_0_in__0[4]
    SLICE_X29Y14         FDRE                                         r  taskR/offset_zero_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.828     1.955    taskR/clk
    SLICE_X29Y14         FDRE                                         r  taskR/offset_zero_reg[4]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.107     1.562    taskR/offset_zero_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 taskR/offset_zero_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/offset_zero_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.971%)  route 0.132ns (41.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.559     1.442    taskR/clk
    SLICE_X28Y14         FDRE                                         r  taskR/offset_zero_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  taskR/offset_zero_reg[0]/Q
                         net (fo=8, routed)           0.132     1.715    taskR/offset_zero_reg__0[0]
    SLICE_X29Y14         LUT5 (Prop_lut5_I3_O)        0.049     1.764 r  taskR/offset_zero[3]_i_1/O
                         net (fo=1, routed)           0.000     1.764    taskR/p_0_in__0[3]
    SLICE_X29Y14         FDRE                                         r  taskR/offset_zero_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.828     1.955    taskR/clk
    SLICE_X29Y14         FDRE                                         r  taskR/offset_zero_reg[3]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.107     1.562    taskR/offset_zero_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.213ns (66.700%)  route 0.106ns (33.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.585     1.468    ss/CLK
    SLICE_X64Y22         FDRE                                         r  ss/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  ss/refresh_counter_reg[0]/Q
                         net (fo=11, routed)          0.106     1.738    ss/refresh_counter[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.049     1.787 r  ss/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    ss/seg[2]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  ss/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.853     1.980    ss/CLK
    SLICE_X65Y22         FDRE                                         r  ss/seg_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.104     1.585    ss/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 taskP/btnL_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskP/left_toggle_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.556     1.439    taskP/clk
    SLICE_X15Y28         FDCE                                         r  taskP/btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  taskP/btnL_prev_reg/Q
                         net (fo=2, routed)           0.069     1.636    taskP/btnL_prev
    SLICE_X15Y28         LUT4 (Prop_lut4_I2_O)        0.099     1.735 r  taskP/left_toggle_i_1/O
                         net (fo=1, routed)           0.000     1.735    taskP/left_toggle_i_1_n_0
    SLICE_X15Y28         FDPE                                         r  taskP/left_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.824     1.951    taskP/clk
    SLICE_X15Y28         FDPE                                         r  taskP/left_toggle_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X15Y28         FDPE (Hold_fdpe_C_D)         0.091     1.530    taskP/left_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ss/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss/an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.585     1.468    ss/CLK
    SLICE_X64Y22         FDRE                                         r  ss/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  ss/refresh_counter_reg[0]/Q
                         net (fo=11, routed)          0.105     1.737    ss/refresh_counter[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  ss/an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.782    ss/an[1]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  ss/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.853     1.980    ss/CLK
    SLICE_X65Y22         FDRE                                         r  ss/an_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.091     1.572    ss/an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 taskR/offset_zero_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/offset_zero_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.559     1.442    taskR/clk
    SLICE_X28Y14         FDRE                                         r  taskR/offset_zero_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  taskR/offset_zero_reg[0]/Q
                         net (fo=8, routed)           0.131     1.714    taskR/offset_zero_reg__0[0]
    SLICE_X29Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.759 r  taskR/offset_zero[1]_i_1/O
                         net (fo=1, routed)           0.000     1.759    taskR/p_0_in__0[1]
    SLICE_X29Y14         FDRE                                         r  taskR/offset_zero_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.828     1.955    taskR/clk
    SLICE_X29Y14         FDRE                                         r  taskR/offset_zero_reg[1]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.091     1.546    taskR/offset_zero_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 taskR/offset_zero_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskR/offset_zero_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.559     1.442    taskR/clk
    SLICE_X28Y14         FDRE                                         r  taskR/offset_zero_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  taskR/offset_zero_reg[0]/Q
                         net (fo=8, routed)           0.132     1.715    taskR/offset_zero_reg__0[0]
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.045     1.760 r  taskR/offset_zero[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    taskR/p_0_in__0[2]
    SLICE_X29Y14         FDRE                                         r  taskR/offset_zero_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.828     1.955    taskR/clk
    SLICE_X29Y14         FDRE                                         r  taskR/offset_zero_reg[2]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X29Y14         FDRE (Hold_fdre_C_D)         0.092     1.547    taskR/offset_zero_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 taskQ/ctr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            taskQ/ctr_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.559     1.442    taskQ/clk
    SLICE_X34Y37         FDCE                                         r  taskQ/ctr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.148     1.590 f  taskQ/ctr_state_reg[2]/Q
                         net (fo=7, routed)           0.103     1.693    taskQ/bC/ctr_state[2]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.098     1.791 r  taskQ/bC/ctr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.791    taskQ/bC_n_2
    SLICE_X34Y37         FDPE                                         r  taskQ/ctr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.827     1.954    taskQ/clk
    SLICE_X34Y37         FDPE                                         r  taskQ/ctr_state_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X34Y37         FDPE (Hold_fdpe_C_D)         0.121     1.563    taskQ/ctr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y29   taskP/clk6p25m_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y29   taskP/clk_div_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y29   taskP/clk_div_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y29   taskP/clk_div_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y29   taskP/clk_div_counter_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X15Y28   taskP/left_toggle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   ss/an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   ss/an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   ss/an_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   taskP/btnR_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   taskP/btnR_counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   taskP/btnR_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   taskP/btnR_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y36   taskP/btnR_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   taskQ/bR/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   taskQ/bR/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   taskQ/bR/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   taskQ/bR/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y25   taskQ/bR/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ss/an_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   ss/an_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   ss/an_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   ss/counter_381hz_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   ss/counter_381hz_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   ss/counter_381hz_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   ss/counter_381hz_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   ss/counter_381hz_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   ss/counter_381hz_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   ss/refresh_counter_reg[0]/C



