Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 24 16:00:05 2021
| Host         : DESKTOP-NDG2QTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_1_RCA_timing_summary_routed.rpt -rpx TOP_1_RCA_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_1_RCA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 145 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.664        0.000                      0                  162        0.151        0.000                      0                  162        4.500        0.000                       0                   307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.664        0.000                      0                  162        0.151        0.000                      0                  162        4.500        0.000                       0                   307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 D2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.311ns  (logic 2.428ns (26.077%)  route 6.883ns (73.923%))
  Logic Levels:           14  (LUT5=1 LUT6=13)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.861     5.105    clk_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  D2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456     5.561 r  D2_reg[3]/Q
                         net (fo=4, routed)           1.021     6.581    D2[3]
    SLICE_X110Y62        LUT5 (Prop_lut5_I0_O)        0.152     6.733 r  Z[6]_i_9/O
                         net (fo=1, routed)           0.991     7.725    Z[6]_i_9_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.332     8.057 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.443     8.500    Z[6]_i_4_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.624 f  Z[6]_i_2/O
                         net (fo=4, routed)           0.185     8.809    Z[6]_i_2_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.933 r  Z[11]_i_4/O
                         net (fo=2, routed)           0.603     9.536    Z[11]_i_4_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I1_O)        0.124     9.660 f  Z[11]_i_2/O
                         net (fo=4, routed)           0.481    10.141    Z[11]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I5_O)        0.124    10.265 r  Z[16]_i_4/O
                         net (fo=2, routed)           0.581    10.846    Z[16]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124    10.970 f  Z[16]_i_2/O
                         net (fo=4, routed)           0.331    11.301    Z[16]_i_2_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124    11.425 r  Z[21]_i_4/O
                         net (fo=2, routed)           0.319    11.744    Z[21]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.124    11.868 f  Z[21]_i_2/O
                         net (fo=4, routed)           0.361    12.229    Z[21]_i_2_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  Z[26]_i_4/O
                         net (fo=2, routed)           0.458    12.811    Z[26]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I1_O)        0.124    12.935 f  Z[26]_i_2/O
                         net (fo=4, routed)           0.373    13.308    Z[26]_i_2_n_0
    SLICE_X111Y58        LUT6 (Prop_lut6_I5_O)        0.124    13.432 r  Z[32]_i_6/O
                         net (fo=2, routed)           0.431    13.862    Z[32]_i_6_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I3_O)        0.124    13.986 r  Z[32]_i_2/O
                         net (fo=2, routed)           0.305    14.292    Z[32]_i_2_n_0
    SLICE_X113Y58        LUT6 (Prop_lut6_I5_O)        0.124    14.416 r  Z[32]_i_1/O
                         net (fo=1, routed)           0.000    14.416    G1[32]
    SLICE_X113Y58        FDRE                                         r  Z_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.685    14.586    clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  Z_reg[32]/C
                         clock pessimism              0.497    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X113Y58        FDRE (Setup_fdre_C_D)        0.032    15.079    Z_reg[32]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 D2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 2.428ns (26.091%)  route 6.878ns (73.909%))
  Logic Levels:           14  (LUT5=1 LUT6=13)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.861     5.105    clk_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  D2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456     5.561 r  D2_reg[3]/Q
                         net (fo=4, routed)           1.021     6.581    D2[3]
    SLICE_X110Y62        LUT5 (Prop_lut5_I0_O)        0.152     6.733 r  Z[6]_i_9/O
                         net (fo=1, routed)           0.991     7.725    Z[6]_i_9_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.332     8.057 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.443     8.500    Z[6]_i_4_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.624 f  Z[6]_i_2/O
                         net (fo=4, routed)           0.185     8.809    Z[6]_i_2_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.933 r  Z[11]_i_4/O
                         net (fo=2, routed)           0.603     9.536    Z[11]_i_4_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I1_O)        0.124     9.660 f  Z[11]_i_2/O
                         net (fo=4, routed)           0.481    10.141    Z[11]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I5_O)        0.124    10.265 r  Z[16]_i_4/O
                         net (fo=2, routed)           0.581    10.846    Z[16]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124    10.970 f  Z[16]_i_2/O
                         net (fo=4, routed)           0.331    11.301    Z[16]_i_2_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124    11.425 r  Z[21]_i_4/O
                         net (fo=2, routed)           0.319    11.744    Z[21]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.124    11.868 f  Z[21]_i_2/O
                         net (fo=4, routed)           0.361    12.229    Z[21]_i_2_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  Z[26]_i_4/O
                         net (fo=2, routed)           0.458    12.811    Z[26]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I1_O)        0.124    12.935 f  Z[26]_i_2/O
                         net (fo=4, routed)           0.373    13.308    Z[26]_i_2_n_0
    SLICE_X111Y58        LUT6 (Prop_lut6_I5_O)        0.124    13.432 r  Z[32]_i_6/O
                         net (fo=2, routed)           0.431    13.862    Z[32]_i_6_n_0
    SLICE_X112Y58        LUT6 (Prop_lut6_I3_O)        0.124    13.986 r  Z[32]_i_2/O
                         net (fo=2, routed)           0.300    14.287    Z[32]_i_2_n_0
    SLICE_X113Y58        LUT6 (Prop_lut6_I0_O)        0.124    14.411 r  Z[31]_i_1/O
                         net (fo=1, routed)           0.000    14.411    G1[31]
    SLICE_X113Y58        FDRE                                         r  Z_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.685    14.586    clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  Z_reg[31]/C
                         clock pessimism              0.497    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X113Y58        FDRE (Setup_fdre_C_D)        0.031    15.078    Z_reg[31]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -14.411    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 D2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 2.428ns (26.403%)  route 6.768ns (73.597%))
  Logic Levels:           14  (LUT5=1 LUT6=13)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 14.585 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.861     5.105    clk_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  D2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456     5.561 r  D2_reg[3]/Q
                         net (fo=4, routed)           1.021     6.581    D2[3]
    SLICE_X110Y62        LUT5 (Prop_lut5_I0_O)        0.152     6.733 r  Z[6]_i_9/O
                         net (fo=1, routed)           0.991     7.725    Z[6]_i_9_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.332     8.057 r  Z[6]_i_4/O
                         net (fo=2, routed)           0.443     8.500    Z[6]_i_4_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.624 f  Z[6]_i_2/O
                         net (fo=4, routed)           0.185     8.809    Z[6]_i_2_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.933 r  Z[11]_i_4/O
                         net (fo=2, routed)           0.603     9.536    Z[11]_i_4_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I1_O)        0.124     9.660 f  Z[11]_i_2/O
                         net (fo=4, routed)           0.481    10.141    Z[11]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I5_O)        0.124    10.265 r  Z[16]_i_4/O
                         net (fo=2, routed)           0.581    10.846    Z[16]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124    10.970 f  Z[16]_i_2/O
                         net (fo=4, routed)           0.331    11.301    Z[16]_i_2_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124    11.425 r  Z[21]_i_4/O
                         net (fo=2, routed)           0.319    11.744    Z[21]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.124    11.868 f  Z[21]_i_2/O
                         net (fo=4, routed)           0.361    12.229    Z[21]_i_2_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.353 r  Z[26]_i_4/O
                         net (fo=2, routed)           0.458    12.811    Z[26]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I1_O)        0.124    12.935 f  Z[26]_i_2/O
                         net (fo=4, routed)           0.373    13.308    Z[26]_i_2_n_0
    SLICE_X111Y58        LUT6 (Prop_lut6_I5_O)        0.124    13.432 r  Z[32]_i_6/O
                         net (fo=2, routed)           0.333    13.765    Z[32]_i_6_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I1_O)        0.124    13.889 r  Z[30]_i_2/O
                         net (fo=1, routed)           0.288    14.177    Z[30]_i_2_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I0_O)        0.124    14.301 r  Z[30]_i_1/O
                         net (fo=1, routed)           0.000    14.301    G1[30]
    SLICE_X111Y59        FDRE                                         r  Z_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.684    14.585    clk_IBUF_BUFG
    SLICE_X111Y59        FDRE                                         r  Z_reg[30]/C
                         clock pessimism              0.497    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X111Y59        FDRE (Setup_fdre_C_D)        0.029    15.075    Z_reg[30]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 D2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 2.428ns (26.415%)  route 6.764ns (73.585%))
  Logic Levels:           14  (LUT5=2 LUT6=12)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.585ns = ( 14.585 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.861     5.105    clk_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  D2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456     5.561 r  D2_reg[3]/Q
                         net (fo=4, routed)           1.021     6.581    D2[3]
    SLICE_X110Y62        LUT5 (Prop_lut5_I0_O)        0.152     6.733 f  Z[6]_i_9/O
                         net (fo=1, routed)           0.991     7.725    Z[6]_i_9_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.332     8.057 f  Z[6]_i_4/O
                         net (fo=2, routed)           0.443     8.500    Z[6]_i_4_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.624 r  Z[6]_i_2/O
                         net (fo=4, routed)           0.185     8.809    Z[6]_i_2_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.933 f  Z[11]_i_4/O
                         net (fo=2, routed)           0.603     9.536    Z[11]_i_4_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.481    10.141    Z[11]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I5_O)        0.124    10.265 f  Z[16]_i_4/O
                         net (fo=2, routed)           0.581    10.846    Z[16]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124    10.970 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.331    11.301    Z[16]_i_2_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124    11.425 f  Z[21]_i_4/O
                         net (fo=2, routed)           0.319    11.744    Z[21]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.124    11.868 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.361    12.229    Z[21]_i_2_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.353 f  Z[26]_i_4/O
                         net (fo=2, routed)           0.458    12.811    Z[26]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I1_O)        0.124    12.935 r  Z[26]_i_2/O
                         net (fo=4, routed)           0.378    13.313    Z[26]_i_2_n_0
    SLICE_X111Y58        LUT5 (Prop_lut5_I0_O)        0.124    13.437 r  Z[28]_i_2/O
                         net (fo=2, routed)           0.447    13.883    Z[28]_i_2_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I0_O)        0.124    14.007 r  Z[29]_i_2/O
                         net (fo=1, routed)           0.165    14.172    Z[29]_i_2_n_0
    SLICE_X112Y59        LUT6 (Prop_lut6_I0_O)        0.124    14.296 r  Z[29]_i_1/O
                         net (fo=1, routed)           0.000    14.296    G1[29]
    SLICE_X112Y59        FDRE                                         r  Z_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.684    14.585    clk_IBUF_BUFG
    SLICE_X112Y59        FDRE                                         r  Z_reg[29]/C
                         clock pessimism              0.497    15.082    
                         clock uncertainty           -0.035    15.046    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.077    15.123    Z_reg[29]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 D2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 2.304ns (25.694%)  route 6.663ns (74.306%))
  Logic Levels:           13  (LUT5=1 LUT6=12)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.861     5.105    clk_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  D2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456     5.561 r  D2_reg[3]/Q
                         net (fo=4, routed)           1.021     6.581    D2[3]
    SLICE_X110Y62        LUT5 (Prop_lut5_I0_O)        0.152     6.733 f  Z[6]_i_9/O
                         net (fo=1, routed)           0.991     7.725    Z[6]_i_9_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.332     8.057 f  Z[6]_i_4/O
                         net (fo=2, routed)           0.443     8.500    Z[6]_i_4_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.624 r  Z[6]_i_2/O
                         net (fo=4, routed)           0.185     8.809    Z[6]_i_2_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.933 f  Z[11]_i_4/O
                         net (fo=2, routed)           0.603     9.536    Z[11]_i_4_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.481    10.141    Z[11]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I5_O)        0.124    10.265 f  Z[16]_i_4/O
                         net (fo=2, routed)           0.581    10.846    Z[16]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124    10.970 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.331    11.301    Z[16]_i_2_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124    11.425 f  Z[21]_i_4/O
                         net (fo=2, routed)           0.319    11.744    Z[21]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.124    11.868 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.361    12.229    Z[21]_i_2_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.353 f  Z[26]_i_4/O
                         net (fo=2, routed)           0.458    12.811    Z[26]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I1_O)        0.124    12.935 r  Z[26]_i_2/O
                         net (fo=4, routed)           0.456    13.391    Z[26]_i_2_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.515 r  Z[27]_i_2/O
                         net (fo=1, routed)           0.433    13.948    Z[27]_i_2_n_0
    SLICE_X111Y57        LUT6 (Prop_lut6_I0_O)        0.124    14.072 r  Z[27]_i_1/O
                         net (fo=1, routed)           0.000    14.072    G1[27]
    SLICE_X111Y57        FDRE                                         r  Z_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.685    14.586    clk_IBUF_BUFG
    SLICE_X111Y57        FDRE                                         r  Z_reg[27]/C
                         clock pessimism              0.497    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X111Y57        FDRE (Setup_fdre_C_D)        0.031    15.078    Z_reg[27]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -14.072    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 D2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 2.304ns (26.317%)  route 6.451ns (73.683%))
  Logic Levels:           13  (LUT5=2 LUT6=11)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.861     5.105    clk_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  D2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456     5.561 r  D2_reg[3]/Q
                         net (fo=4, routed)           1.021     6.581    D2[3]
    SLICE_X110Y62        LUT5 (Prop_lut5_I0_O)        0.152     6.733 f  Z[6]_i_9/O
                         net (fo=1, routed)           0.991     7.725    Z[6]_i_9_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.332     8.057 f  Z[6]_i_4/O
                         net (fo=2, routed)           0.443     8.500    Z[6]_i_4_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.624 r  Z[6]_i_2/O
                         net (fo=4, routed)           0.185     8.809    Z[6]_i_2_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.933 f  Z[11]_i_4/O
                         net (fo=2, routed)           0.603     9.536    Z[11]_i_4_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.481    10.141    Z[11]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I5_O)        0.124    10.265 f  Z[16]_i_4/O
                         net (fo=2, routed)           0.581    10.846    Z[16]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124    10.970 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.331    11.301    Z[16]_i_2_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124    11.425 f  Z[21]_i_4/O
                         net (fo=2, routed)           0.319    11.744    Z[21]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.124    11.868 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.361    12.229    Z[21]_i_2_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.353 f  Z[26]_i_4/O
                         net (fo=2, routed)           0.458    12.811    Z[26]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I1_O)        0.124    12.935 r  Z[26]_i_2/O
                         net (fo=4, routed)           0.378    13.313    Z[26]_i_2_n_0
    SLICE_X111Y58        LUT5 (Prop_lut5_I0_O)        0.124    13.437 r  Z[28]_i_2/O
                         net (fo=2, routed)           0.299    13.736    Z[28]_i_2_n_0
    SLICE_X113Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.860 r  Z[28]_i_1/O
                         net (fo=1, routed)           0.000    13.860    G1[28]
    SLICE_X113Y58        FDRE                                         r  Z_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.685    14.586    clk_IBUF_BUFG
    SLICE_X113Y58        FDRE                                         r  Z_reg[28]/C
                         clock pessimism              0.497    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X113Y58        FDRE (Setup_fdre_C_D)        0.029    15.076    Z_reg[28]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.391ns  (required time - arrival time)
  Source:                 D2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 2.180ns (25.529%)  route 6.359ns (74.471%))
  Logic Levels:           12  (LUT5=2 LUT6=10)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 14.583 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.861     5.105    clk_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  D2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456     5.561 r  D2_reg[3]/Q
                         net (fo=4, routed)           1.021     6.581    D2[3]
    SLICE_X110Y62        LUT5 (Prop_lut5_I0_O)        0.152     6.733 f  Z[6]_i_9/O
                         net (fo=1, routed)           0.991     7.725    Z[6]_i_9_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.332     8.057 f  Z[6]_i_4/O
                         net (fo=2, routed)           0.443     8.500    Z[6]_i_4_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.624 r  Z[6]_i_2/O
                         net (fo=4, routed)           0.185     8.809    Z[6]_i_2_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.933 f  Z[11]_i_4/O
                         net (fo=2, routed)           0.603     9.536    Z[11]_i_4_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.481    10.141    Z[11]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I5_O)        0.124    10.265 f  Z[16]_i_4/O
                         net (fo=2, routed)           0.581    10.846    Z[16]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124    10.970 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.331    11.301    Z[16]_i_2_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124    11.425 f  Z[21]_i_4/O
                         net (fo=2, routed)           0.319    11.744    Z[21]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.124    11.868 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.488    12.357    Z[21]_i_2_n_0
    SLICE_X108Y59        LUT5 (Prop_lut5_I0_O)        0.124    12.481 r  Z[23]_i_2/O
                         net (fo=2, routed)           0.435    12.916    Z[23]_i_2_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.040 r  Z[24]_i_2/O
                         net (fo=1, routed)           0.480    13.520    Z[24]_i_2_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.644 r  Z[24]_i_1/O
                         net (fo=1, routed)           0.000    13.644    G1[24]
    SLICE_X109Y58        FDRE                                         r  Z_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.682    14.583    clk_IBUF_BUFG
    SLICE_X109Y58        FDRE                                         r  Z_reg[24]/C
                         clock pessimism              0.457    15.040    
                         clock uncertainty           -0.035    15.004    
    SLICE_X109Y58        FDRE (Setup_fdre_C_D)        0.031    15.035    Z_reg[24]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  1.391    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 D2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.418ns  (logic 2.180ns (25.898%)  route 6.238ns (74.102%))
  Logic Levels:           12  (LUT5=1 LUT6=11)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 14.583 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.861     5.105    clk_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  D2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456     5.561 r  D2_reg[3]/Q
                         net (fo=4, routed)           1.021     6.581    D2[3]
    SLICE_X110Y62        LUT5 (Prop_lut5_I0_O)        0.152     6.733 f  Z[6]_i_9/O
                         net (fo=1, routed)           0.991     7.725    Z[6]_i_9_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.332     8.057 f  Z[6]_i_4/O
                         net (fo=2, routed)           0.443     8.500    Z[6]_i_4_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.624 r  Z[6]_i_2/O
                         net (fo=4, routed)           0.185     8.809    Z[6]_i_2_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.933 f  Z[11]_i_4/O
                         net (fo=2, routed)           0.603     9.536    Z[11]_i_4_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.481    10.141    Z[11]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I5_O)        0.124    10.265 f  Z[16]_i_4/O
                         net (fo=2, routed)           0.581    10.846    Z[16]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124    10.970 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.331    11.301    Z[16]_i_2_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124    11.425 f  Z[21]_i_4/O
                         net (fo=2, routed)           0.319    11.744    Z[21]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.124    11.868 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.361    12.229    Z[21]_i_2_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.353 f  Z[26]_i_4/O
                         net (fo=2, routed)           0.459    12.812    Z[26]_i_4_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I1_O)        0.124    12.936 r  Z[25]_i_2/O
                         net (fo=1, routed)           0.462    13.398    Z[25]_i_2_n_0
    SLICE_X109Y57        LUT6 (Prop_lut6_I0_O)        0.124    13.522 r  Z[25]_i_1/O
                         net (fo=1, routed)           0.000    13.522    G1[25]
    SLICE_X109Y57        FDRE                                         r  Z_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.682    14.583    clk_IBUF_BUFG
    SLICE_X109Y57        FDRE                                         r  Z_reg[25]/C
                         clock pessimism              0.457    15.040    
                         clock uncertainty           -0.035    15.004    
    SLICE_X109Y57        FDRE (Setup_fdre_C_D)        0.031    15.035    Z_reg[25]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -13.522    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 D2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 2.180ns (26.787%)  route 5.958ns (73.213%))
  Logic Levels:           12  (LUT5=1 LUT6=11)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 14.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.861     5.105    clk_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  D2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456     5.561 r  D2_reg[3]/Q
                         net (fo=4, routed)           1.021     6.581    D2[3]
    SLICE_X110Y62        LUT5 (Prop_lut5_I0_O)        0.152     6.733 f  Z[6]_i_9/O
                         net (fo=1, routed)           0.991     7.725    Z[6]_i_9_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.332     8.057 f  Z[6]_i_4/O
                         net (fo=2, routed)           0.443     8.500    Z[6]_i_4_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.624 r  Z[6]_i_2/O
                         net (fo=4, routed)           0.185     8.809    Z[6]_i_2_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.933 f  Z[11]_i_4/O
                         net (fo=2, routed)           0.603     9.536    Z[11]_i_4_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.481    10.141    Z[11]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I5_O)        0.124    10.265 f  Z[16]_i_4/O
                         net (fo=2, routed)           0.581    10.846    Z[16]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124    10.970 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.331    11.301    Z[16]_i_2_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124    11.425 f  Z[21]_i_4/O
                         net (fo=2, routed)           0.319    11.744    Z[21]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.124    11.868 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.361    12.229    Z[21]_i_2_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.353 f  Z[26]_i_4/O
                         net (fo=2, routed)           0.458    12.811    Z[26]_i_4_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I1_O)        0.124    12.935 r  Z[26]_i_2/O
                         net (fo=4, routed)           0.184    13.119    Z[26]_i_2_n_0
    SLICE_X110Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.243 r  Z[26]_i_1/O
                         net (fo=1, routed)           0.000    13.243    G1[26]
    SLICE_X110Y58        FDRE                                         r  Z_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.685    14.586    clk_IBUF_BUFG
    SLICE_X110Y58        FDRE                                         r  Z_reg[26]/C
                         clock pessimism              0.497    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X110Y58        FDRE (Setup_fdre_C_D)        0.029    15.076    Z_reg[26]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 D2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        7.928ns  (logic 2.056ns (25.932%)  route 5.872ns (74.068%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 14.583 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.861     5.105    clk_IBUF_BUFG
    SLICE_X110Y62        FDRE                                         r  D2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.456     5.561 r  D2_reg[3]/Q
                         net (fo=4, routed)           1.021     6.581    D2[3]
    SLICE_X110Y62        LUT5 (Prop_lut5_I0_O)        0.152     6.733 f  Z[6]_i_9/O
                         net (fo=1, routed)           0.991     7.725    Z[6]_i_9_n_0
    SLICE_X110Y62        LUT6 (Prop_lut6_I0_O)        0.332     8.057 f  Z[6]_i_4/O
                         net (fo=2, routed)           0.443     8.500    Z[6]_i_4_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I1_O)        0.124     8.624 r  Z[6]_i_2/O
                         net (fo=4, routed)           0.185     8.809    Z[6]_i_2_n_0
    SLICE_X108Y62        LUT6 (Prop_lut6_I5_O)        0.124     8.933 f  Z[11]_i_4/O
                         net (fo=2, routed)           0.603     9.536    Z[11]_i_4_n_0
    SLICE_X109Y62        LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  Z[11]_i_2/O
                         net (fo=4, routed)           0.481    10.141    Z[11]_i_2_n_0
    SLICE_X110Y60        LUT6 (Prop_lut6_I5_O)        0.124    10.265 f  Z[16]_i_4/O
                         net (fo=2, routed)           0.581    10.846    Z[16]_i_4_n_0
    SLICE_X110Y57        LUT6 (Prop_lut6_I1_O)        0.124    10.970 r  Z[16]_i_2/O
                         net (fo=4, routed)           0.331    11.301    Z[16]_i_2_n_0
    SLICE_X111Y59        LUT6 (Prop_lut6_I5_O)        0.124    11.425 f  Z[21]_i_4/O
                         net (fo=2, routed)           0.319    11.744    Z[21]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.124    11.868 r  Z[21]_i_2/O
                         net (fo=4, routed)           0.488    12.357    Z[21]_i_2_n_0
    SLICE_X108Y59        LUT5 (Prop_lut5_I0_O)        0.124    12.481 r  Z[23]_i_2/O
                         net (fo=2, routed)           0.428    12.909    Z[23]_i_2_n_0
    SLICE_X108Y58        LUT6 (Prop_lut6_I0_O)        0.124    13.033 r  Z[23]_i_1/O
                         net (fo=1, routed)           0.000    13.033    G1[23]
    SLICE_X108Y58        FDRE                                         r  Z_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.682    14.583    clk_IBUF_BUFG
    SLICE_X108Y58        FDRE                                         r  Z_reg[23]/C
                         clock pessimism              0.457    15.040    
                         clock uncertainty           -0.035    15.004    
    SLICE_X108Y58        FDRE (Setup_fdre_C_D)        0.077    15.081    Z_reg[23]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -13.033    
  -------------------------------------------------------------------
                         slack                                  2.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 A1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.634     1.501    clk_IBUF_BUFG
    SLICE_X111Y60        FDRE                                         r  A1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  A1_reg[5]/Q
                         net (fo=1, routed)           0.115     1.757    A1[5]
    SLICE_X109Y60        FDRE                                         r  A2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.903     2.018    clk_IBUF_BUFG
    SLICE_X109Y60        FDRE                                         r  A2_reg[5]/C
                         clock pessimism             -0.483     1.536    
    SLICE_X109Y60        FDRE (Hold_fdre_C_D)         0.070     1.606    A2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 A2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.633     1.500    clk_IBUF_BUFG
    SLICE_X113Y62        FDRE                                         r  A2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  A2_reg[1]/Q
                         net (fo=3, routed)           0.099     1.740    A2_reg_n_0_[1]
    SLICE_X112Y62        LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  Z[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    G1[1]
    SLICE_X112Y62        FDRE                                         r  Z_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.904     2.019    clk_IBUF_BUFG
    SLICE_X112Y62        FDRE                                         r  Z_reg[1]/C
                         clock pessimism             -0.507     1.513    
    SLICE_X112Y62        FDRE (Hold_fdre_C_D)         0.120     1.633    Z_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.636     1.503    clk_IBUF_BUFG
    SLICE_X110Y55        FDRE                                         r  D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y55        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  D1_reg[15]/Q
                         net (fo=1, routed)           0.112     1.755    D1[15]
    SLICE_X111Y56        FDRE                                         r  D2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.908     2.023    clk_IBUF_BUFG
    SLICE_X111Y56        FDRE                                         r  D2_reg[15]/C
                         clock pessimism             -0.505     1.519    
    SLICE_X111Y56        FDRE (Hold_fdre_C_D)         0.075     1.594    D2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 A1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.634     1.501    clk_IBUF_BUFG
    SLICE_X113Y61        FDRE                                         r  A1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  A1_reg[10]/Q
                         net (fo=1, routed)           0.107     1.748    A1[10]
    SLICE_X110Y61        FDRE                                         r  A2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.906     2.021    clk_IBUF_BUFG
    SLICE_X110Y61        FDRE                                         r  A2_reg[10]/C
                         clock pessimism             -0.505     1.517    
    SLICE_X110Y61        FDRE (Hold_fdre_C_D)         0.070     1.587    A2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 D1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.636     1.503    clk_IBUF_BUFG
    SLICE_X111Y53        FDRE                                         r  D1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  D1_reg[17]/Q
                         net (fo=1, routed)           0.112     1.756    D1[17]
    SLICE_X111Y54        FDRE                                         r  D2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.908     2.023    clk_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  D2_reg[17]/C
                         clock pessimism             -0.505     1.519    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.072     1.591    D2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 C1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.631     1.498    clk_IBUF_BUFG
    SLICE_X107Y63        FDRE                                         r  C1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_fdre_C_Q)         0.141     1.639 r  C1_reg[20]/Q
                         net (fo=1, routed)           0.112     1.751    C1[20]
    SLICE_X107Y62        FDRE                                         r  C2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.901     2.016    clk_IBUF_BUFG
    SLICE_X107Y62        FDRE                                         r  C2_reg[20]/C
                         clock pessimism             -0.503     1.514    
    SLICE_X107Y62        FDRE (Hold_fdre_C_D)         0.071     1.585    C2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 A1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.634     1.501    clk_IBUF_BUFG
    SLICE_X106Y59        FDRE                                         r  A1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  A1_reg[6]/Q
                         net (fo=1, routed)           0.116     1.757    A1[6]
    SLICE_X107Y60        FDRE                                         r  A2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.903     2.018    clk_IBUF_BUFG
    SLICE_X107Y60        FDRE                                         r  A2_reg[6]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X107Y60        FDRE (Hold_fdre_C_D)         0.075     1.591    A2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 D1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.636     1.503    clk_IBUF_BUFG
    SLICE_X111Y53        FDRE                                         r  D1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y53        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  D1_reg[16]/Q
                         net (fo=1, routed)           0.112     1.756    D1[16]
    SLICE_X111Y54        FDRE                                         r  D2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.908     2.023    clk_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  D2_reg[16]/C
                         clock pessimism             -0.505     1.519    
    SLICE_X111Y54        FDRE (Hold_fdre_C_D)         0.070     1.589    D2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 B1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.636     1.503    clk_IBUF_BUFG
    SLICE_X109Y51        FDRE                                         r  B1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  B1_reg[26]/Q
                         net (fo=1, routed)           0.110     1.754    B1[26]
    SLICE_X109Y52        FDRE                                         r  B2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.906     2.021    clk_IBUF_BUFG
    SLICE_X109Y52        FDRE                                         r  B2_reg[26]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X109Y52        FDRE (Hold_fdre_C_D)         0.066     1.585    B2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.636     1.503    clk_IBUF_BUFG
    SLICE_X111Y54        FDRE                                         r  D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDRE (Prop_fdre_C_Q)         0.141     1.644 r  D1_reg[25]/Q
                         net (fo=1, routed)           0.112     1.756    D1[25]
    SLICE_X111Y55        FDRE                                         r  D2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.908     2.023    clk_IBUF_BUFG
    SLICE_X111Y55        FDRE                                         r  D2_reg[25]/C
                         clock pessimism             -0.505     1.519    
    SLICE_X111Y55        FDRE (Hold_fdre_C_D)         0.066     1.585    D2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y60   A1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y61   A1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y61   A1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y63   A1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y51   A1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X108Y56   A1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y51   A1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y52   A1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y51   A1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60   A1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y60   A1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60   A2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y61   B1_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y61   B1_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y61   B1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X104Y61   B1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y61   B1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y62   B1_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X105Y61   B2_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y67   C1_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X106Y67   C1_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y67   C2_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X108Y67   C2_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y65   Z_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y60   A1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y61   A1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y61   A1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y63   A1_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y51   A1_reg[13]/C



