{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678284444374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678284444374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 09:07:24 2023 " "Processing started: Wed Mar 08 09:07:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678284444374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678284444374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678284444375 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678284444768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg32 " "Found entity 1: Reg32" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444834 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Register32.v " "Can't analyze file -- file Register32.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg64.v 1 1 " "Found 1 design units, including 1 entities, in source file reg64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg64 " "Found entity 1: Reg64" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/altera/13.0sp1/ELEC 374/CPUProject/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mybusmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mybusmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mybusmux " "Found entity 1: mybusmux" {  } { { "mybusmux.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mybusmux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444845 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "bus_encoder.v(35) " "Verilog HDL warning at bus_encoder.v(35): extended using \"x\" or \"z\"" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_encoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678284444847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_encoder " "Found entity 1: bus_encoder" {  } { { "bus_encoder.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.v 1 1 " "Found 1 design units, including 1 entities, in source file mdmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDMux " "Found entity 1: MDMux" {  } { { "MDMux.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/MDMux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_or.v 1 1 " "Found 1 design units, including 1 entities, in source file and_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_or " "Found entity 1: and_or" {  } { { "and_or.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half.v 1 1 " "Found 1 design units, including 1 entities, in source file add_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_half " "Found entity 1: Add_half" {  } { { "Add_half.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_half.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_full.v 1 1 " "Found 1 design units, including 1 entities, in source file add_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_full " "Found entity 1: Add_full" {  } { { "Add_full.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_4.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_4 " "Found entity 1: Add_rca_4" {  } { { "Add_rca_4.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_16.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_16 " "Found entity 1: Add_rca_16" {  } { { "Add_rca_16.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file add_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_rca_32 " "Found entity 1: Add_rca_32" {  } { { "Add_rca_32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate.v 1 1 " "Found 1 design units, including 1 entities, in source file negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate " "Found entity 1: negate" {  } { { "negate.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/negate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_rca_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_rca_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub_rca_32 " "Found entity 1: Sub_rca_32" {  } { { "Sub_rca_32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Sub_rca_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_right.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_right " "Found entity 1: shift_right" {  } { { "shift_right.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shift_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "shift_left.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shift_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror.v 1 1 " "Found 1 design units, including 1 entities, in source file ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "ror.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol.v 1 1 " "Found 1 design units, including 1 entities, in source file rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "rol.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 1 1 " "Found 1 design units, including 1 entities, in source file shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "shra.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmuxvhdl.v 1 1 " "Found 1 design units, including 1 entities, in source file mdmuxvhdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MdMultiplexer " "Found entity 1: MdMultiplexer" {  } { { "MdMuxVHDL.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/MdMuxVHDL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_muxvhdl.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_muxvhdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_multiplexer " "Found entity 1: bus_multiplexer" {  } { { "bus_muxVHDL.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/bus_muxVHDL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_datapath_tb.v(46) " "Verilog HDL information at and_datapath_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "and_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_datapath_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_datapath_tb " "Found entity 1: and_datapath_tb" {  } { { "and_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/and_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444898 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "or_datapath_tb.v " "Can't analyze file -- file or_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444902 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "add_datapath_tb.v " "Can't analyze file -- file add_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444907 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sub_datapath_tb.v " "Can't analyze file -- file sub_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444911 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mul_datapath_tb.v " "Can't analyze file -- file mul_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444917 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "div_datapath_tb.v " "Can't analyze file -- file div_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444922 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shiftR_datapath_tb.v " "Can't analyze file -- file shiftR_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444926 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shra_datapath_tb.v " "Can't analyze file -- file shra_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444931 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shiftL_datapath_tb.v " "Can't analyze file -- file shiftL_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444935 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ror_datapath_tb.v " "Can't analyze file -- file ror_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444939 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rol_datapath_tb.v " "Can't analyze file -- file rol_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444943 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "neg_datapath_tb.v " "Can't analyze file -- file neg_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444948 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "not_datapath_tb.v " "Can't analyze file -- file not_datapath_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1678284444953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444955 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram_datapath_tb.v(48) " "Verilog HDL information at ram_datapath_tb.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "ram_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ram_datapath_tb.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_datapath_tb " "Found entity 1: ram_datapath_tb" {  } { { "ram_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ram_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath2.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath2 " "Found entity 1: Datapath2" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectencodelogic.v 1 1 " "Found 1 design units, including 1 entities, in source file selectencodelogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 SelectEncodeLogic " "Found entity 1: SelectEncodeLogic" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 1 1 " "Found 1 design units, including 1 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONFF " "Found entity 1: CONFF" {  } { { "CONFF.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/CONFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ld_datapath_tb.v(94) " "Verilog HDL warning at ld_datapath_tb.v(94): extended using \"x\" or \"z\"" {  } { { "ld_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ld_datapath_tb.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678284444966 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ld_datapath_tb.v(49) " "Verilog HDL information at ld_datapath_tb.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "ld_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ld_datapath_tb.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_datapath_tb " "Found entity 1: ld_datapath_tb" {  } { { "ld_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ld_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444967 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ld1_datapath_tb.v(91) " "Verilog HDL warning at ld1_datapath_tb.v(91): extended using \"x\" or \"z\"" {  } { { "ld1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ld1_datapath_tb.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678284444970 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ld1_datapath_tb.v(49) " "Verilog HDL information at ld1_datapath_tb.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "ld1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ld1_datapath_tb.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld1_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld1_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld1_datapath_tb " "Found entity 1: ld1_datapath_tb" {  } { { "ld1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ld1_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444970 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ldi1_datapath_tb.v(91) " "Verilog HDL warning at ldi1_datapath_tb.v(91): extended using \"x\" or \"z\"" {  } { { "ldi1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ldi1_datapath_tb.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678284444973 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ldi1_datapath_tb.v(49) " "Verilog HDL information at ldi1_datapath_tb.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "ldi1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ldi1_datapath_tb.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi1_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi1_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi1_datapath_tb " "Found entity 1: ldi1_datapath_tb" {  } { { "ldi1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ldi1_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444973 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ldi2_datapath_tb.v(94) " "Verilog HDL warning at ldi2_datapath_tb.v(94): extended using \"x\" or \"z\"" {  } { { "ldi2_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ldi2_datapath_tb.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678284444975 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ldi2_datapath_tb.v(49) " "Verilog HDL information at ldi2_datapath_tb.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "ldi2_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ldi2_datapath_tb.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi2_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ldi2_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldi2_datapath_tb " "Found entity 1: ldi2_datapath_tb" {  } { { "ldi2_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ldi2_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444976 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "st1_datapath_tb.v(94) " "Verilog HDL warning at st1_datapath_tb.v(94): extended using \"x\" or \"z\"" {  } { { "st1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/st1_datapath_tb.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678284444979 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "st1_datapath_tb.v(49) " "Verilog HDL information at st1_datapath_tb.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "st1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/st1_datapath_tb.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st1_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file st1_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 st1_datapath_tb " "Found entity 1: st1_datapath_tb" {  } { { "st1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/st1_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444980 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "jr1_datapath_tb.v(85) " "Verilog HDL warning at jr1_datapath_tb.v(85): extended using \"x\" or \"z\"" {  } { { "jr1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/jr1_datapath_tb.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678284444983 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jr1_datapath_tb.v(46) " "Verilog HDL information at jr1_datapath_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "jr1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/jr1_datapath_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jr1_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jr1_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jr1_datapath_tb " "Found entity 1: jr1_datapath_tb" {  } { { "jr1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/jr1_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444984 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "jal1_datapath_tb.v(85) " "Verilog HDL warning at jal1_datapath_tb.v(85): extended using \"x\" or \"z\"" {  } { { "jal1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/jal1_datapath_tb.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678284444986 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jal1_datapath_tb.v(46) " "Verilog HDL information at jal1_datapath_tb.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "jal1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/jal1_datapath_tb.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jal1_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jal1_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jal1_datapath_tb " "Found entity 1: jal1_datapath_tb" {  } { { "jal1_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/jal1_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "st2_datapath_tb.v(94) " "Verilog HDL warning at st2_datapath_tb.v(94): extended using \"x\" or \"z\"" {  } { { "st2_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/st2_datapath_tb.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678284444988 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "st2_datapath_tb.v(49) " "Verilog HDL information at st2_datapath_tb.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "st2_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/st2_datapath_tb.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "st2_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file st2_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 st2_datapath_tb " "Found entity 1: st2_datapath_tb" {  } { { "st2_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/st2_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444988 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "brzr_datapath_tb.v(95) " "Verilog HDL warning at brzr_datapath_tb.v(95): extended using \"x\" or \"z\"" {  } { { "brzr_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678284444990 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "brzr_datapath_tb.v(50) " "Verilog HDL information at brzr_datapath_tb.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "brzr_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brzr_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file brzr_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 brzr_datapath_tb " "Found entity 1: brzr_datapath_tb" {  } { { "brzr_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444991 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "brnz_datapath_tb.v(95) " "Verilog HDL warning at brnz_datapath_tb.v(95): extended using \"x\" or \"z\"" {  } { { "brnz_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/brnz_datapath_tb.v" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1678284444992 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "brnz_datapath_tb.v(50) " "Verilog HDL information at brnz_datapath_tb.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "brnz_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/brnz_datapath_tb.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678284444992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brnz_datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file brnz_datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 brnz_datapath_tb " "Found entity 1: brnz_datapath_tb" {  } { { "brnz_datapath_tb.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/brnz_datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678284444993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678284444993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRotp Datapath.v(52) " "Verilog HDL Implicit Net warning at Datapath.v(52): created implicit net for \"IRotp\"" {  } { { "Datapath.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284444993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StrobeEnable Datapath2.v(106) " "Verilog HDL Implicit Net warning at Datapath2.v(106): created implicit net for \"StrobeEnable\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284444993 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Output Datapath2.v(107) " "Verilog HDL Implicit Net warning at Datapath2.v(107): created implicit net for \"Output\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284444993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath2 " "Elaborating entity \"Datapath2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678284445045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectEncodeLogic SelectEncodeLogic:SEL " "Elaborating entity \"SelectEncodeLogic\" for hierarchy \"SelectEncodeLogic:SEL\"" {  } { { "Datapath2.v" "SEL" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445087 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gra SelectEncodeLogic.v(9) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(9): variable \"Gra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678284445088 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Grb SelectEncodeLogic.v(11) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(11): variable \"Grb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678284445088 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Grc SelectEncodeLogic.v(13) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(13): variable \"Grc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1678284445088 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rselect SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"Rselect\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445090 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R15in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R15in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R14in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R14in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R13in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R13in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R12in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R12in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R11in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R11in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R10in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R10in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R9in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R9in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R8in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R8in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R7in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R7in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R6in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R6in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R5in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R5in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R4in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R4in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R3in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R2in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R1in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445091 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0in SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R0in\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R15out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R15out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R14out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R14out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R13out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R13out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R12out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R12out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R11out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R11out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R10out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R10out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R9out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R9out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R8out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R8out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R7out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R7out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R6out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R6out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R5out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R5out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R4out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R4out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R3out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R3out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R2out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R2out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R1out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445092 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0out SelectEncodeLogic.v(8) " "Verilog HDL Always Construct warning at SelectEncodeLogic.v(8): inferring latch(es) for variable \"R0out\", which holds its previous value in one or more paths through the always construct" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445093 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0out SelectEncodeLogic.v(8) " "Inferred latch for \"R0out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445094 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1out SelectEncodeLogic.v(8) " "Inferred latch for \"R1out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445094 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2out SelectEncodeLogic.v(8) " "Inferred latch for \"R2out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445094 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3out SelectEncodeLogic.v(8) " "Inferred latch for \"R3out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445094 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4out SelectEncodeLogic.v(8) " "Inferred latch for \"R4out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445094 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5out SelectEncodeLogic.v(8) " "Inferred latch for \"R5out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445094 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6out SelectEncodeLogic.v(8) " "Inferred latch for \"R6out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445094 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7out SelectEncodeLogic.v(8) " "Inferred latch for \"R7out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445094 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8out SelectEncodeLogic.v(8) " "Inferred latch for \"R8out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9out SelectEncodeLogic.v(8) " "Inferred latch for \"R9out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10out SelectEncodeLogic.v(8) " "Inferred latch for \"R10out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11out SelectEncodeLogic.v(8) " "Inferred latch for \"R11out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12out SelectEncodeLogic.v(8) " "Inferred latch for \"R12out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13out SelectEncodeLogic.v(8) " "Inferred latch for \"R13out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14out SelectEncodeLogic.v(8) " "Inferred latch for \"R14out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15out SelectEncodeLogic.v(8) " "Inferred latch for \"R15out\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0in SelectEncodeLogic.v(8) " "Inferred latch for \"R0in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1in SelectEncodeLogic.v(8) " "Inferred latch for \"R1in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2in SelectEncodeLogic.v(8) " "Inferred latch for \"R2in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3in SelectEncodeLogic.v(8) " "Inferred latch for \"R3in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4in SelectEncodeLogic.v(8) " "Inferred latch for \"R4in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445095 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5in SelectEncodeLogic.v(8) " "Inferred latch for \"R5in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6in SelectEncodeLogic.v(8) " "Inferred latch for \"R6in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7in SelectEncodeLogic.v(8) " "Inferred latch for \"R7in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R8in SelectEncodeLogic.v(8) " "Inferred latch for \"R8in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R9in SelectEncodeLogic.v(8) " "Inferred latch for \"R9in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R10in SelectEncodeLogic.v(8) " "Inferred latch for \"R10in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R11in SelectEncodeLogic.v(8) " "Inferred latch for \"R11in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R12in SelectEncodeLogic.v(8) " "Inferred latch for \"R12in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R13in SelectEncodeLogic.v(8) " "Inferred latch for \"R13in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R14in SelectEncodeLogic.v(8) " "Inferred latch for \"R14in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R15in SelectEncodeLogic.v(8) " "Inferred latch for \"R15in\" at SelectEncodeLogic.v(8)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselect\[0\] SelectEncodeLogic.v(13) " "Inferred latch for \"Rselect\[0\]\" at SelectEncodeLogic.v(13)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselect\[1\] SelectEncodeLogic.v(13) " "Inferred latch for \"Rselect\[1\]\" at SelectEncodeLogic.v(13)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445096 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselect\[2\] SelectEncodeLogic.v(13) " "Inferred latch for \"Rselect\[2\]\" at SelectEncodeLogic.v(13)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445097 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselect\[3\] SelectEncodeLogic.v(13) " "Inferred latch for \"Rselect\[3\]\" at SelectEncodeLogic.v(13)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445097 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rselect\[4\] SelectEncodeLogic.v(13) " "Inferred latch for \"Rselect\[4\]\" at SelectEncodeLogic.v(13)" {  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445097 "|Datapath2|SelectEncodeLogic:SEL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32 Reg32:R0 " "Elaborating entity \"Reg32\" for hierarchy \"Reg32:R0\"" {  } { { "Datapath2.v" "R0" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445107 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Reg32.v(9) " "Verilog HDL Always Construct warning at Reg32.v(9): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Reg32.v(9) " "Inferred latch for \"Q\[0\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Reg32.v(9) " "Inferred latch for \"Q\[1\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Reg32.v(9) " "Inferred latch for \"Q\[2\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Reg32.v(9) " "Inferred latch for \"Q\[3\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Reg32.v(9) " "Inferred latch for \"Q\[4\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Reg32.v(9) " "Inferred latch for \"Q\[5\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Reg32.v(9) " "Inferred latch for \"Q\[6\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] Reg32.v(9) " "Inferred latch for \"Q\[7\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] Reg32.v(9) " "Inferred latch for \"Q\[8\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] Reg32.v(9) " "Inferred latch for \"Q\[9\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] Reg32.v(9) " "Inferred latch for \"Q\[10\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] Reg32.v(9) " "Inferred latch for \"Q\[11\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445108 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] Reg32.v(9) " "Inferred latch for \"Q\[12\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] Reg32.v(9) " "Inferred latch for \"Q\[13\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] Reg32.v(9) " "Inferred latch for \"Q\[14\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] Reg32.v(9) " "Inferred latch for \"Q\[15\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] Reg32.v(9) " "Inferred latch for \"Q\[16\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] Reg32.v(9) " "Inferred latch for \"Q\[17\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] Reg32.v(9) " "Inferred latch for \"Q\[18\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] Reg32.v(9) " "Inferred latch for \"Q\[19\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] Reg32.v(9) " "Inferred latch for \"Q\[20\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] Reg32.v(9) " "Inferred latch for \"Q\[21\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] Reg32.v(9) " "Inferred latch for \"Q\[22\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] Reg32.v(9) " "Inferred latch for \"Q\[23\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] Reg32.v(9) " "Inferred latch for \"Q\[24\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] Reg32.v(9) " "Inferred latch for \"Q\[25\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] Reg32.v(9) " "Inferred latch for \"Q\[26\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] Reg32.v(9) " "Inferred latch for \"Q\[27\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] Reg32.v(9) " "Inferred latch for \"Q\[28\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] Reg32.v(9) " "Inferred latch for \"Q\[29\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] Reg32.v(9) " "Inferred latch for \"Q\[30\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] Reg32.v(9) " "Inferred latch for \"Q\[31\]\" at Reg32.v(9)" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445109 "|Datapath|Reg32:R0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MdMultiplexer MdMultiplexer:MMUX " "Elaborating entity \"MdMultiplexer\" for hierarchy \"MdMultiplexer:MMUX\"" {  } { { "Datapath2.v" "MMUX" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg64 Reg64:Z " "Elaborating entity \"Reg64\" for hierarchy \"Reg64:Z\"" {  } { { "Datapath2.v" "Z" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445137 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Reg64.v(9) " "Verilog HDL Always Construct warning at Reg64.v(9): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Reg64.v(9) " "Inferred latch for \"Q\[0\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Reg64.v(9) " "Inferred latch for \"Q\[1\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Reg64.v(9) " "Inferred latch for \"Q\[2\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Reg64.v(9) " "Inferred latch for \"Q\[3\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] Reg64.v(9) " "Inferred latch for \"Q\[4\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] Reg64.v(9) " "Inferred latch for \"Q\[5\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] Reg64.v(9) " "Inferred latch for \"Q\[6\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] Reg64.v(9) " "Inferred latch for \"Q\[7\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] Reg64.v(9) " "Inferred latch for \"Q\[8\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] Reg64.v(9) " "Inferred latch for \"Q\[9\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] Reg64.v(9) " "Inferred latch for \"Q\[10\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] Reg64.v(9) " "Inferred latch for \"Q\[11\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] Reg64.v(9) " "Inferred latch for \"Q\[12\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] Reg64.v(9) " "Inferred latch for \"Q\[13\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] Reg64.v(9) " "Inferred latch for \"Q\[14\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] Reg64.v(9) " "Inferred latch for \"Q\[15\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[16\] Reg64.v(9) " "Inferred latch for \"Q\[16\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[17\] Reg64.v(9) " "Inferred latch for \"Q\[17\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[18\] Reg64.v(9) " "Inferred latch for \"Q\[18\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[19\] Reg64.v(9) " "Inferred latch for \"Q\[19\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[20\] Reg64.v(9) " "Inferred latch for \"Q\[20\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[21\] Reg64.v(9) " "Inferred latch for \"Q\[21\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[22\] Reg64.v(9) " "Inferred latch for \"Q\[22\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[23\] Reg64.v(9) " "Inferred latch for \"Q\[23\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[24\] Reg64.v(9) " "Inferred latch for \"Q\[24\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[25\] Reg64.v(9) " "Inferred latch for \"Q\[25\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[26\] Reg64.v(9) " "Inferred latch for \"Q\[26\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445138 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[27\] Reg64.v(9) " "Inferred latch for \"Q\[27\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[28\] Reg64.v(9) " "Inferred latch for \"Q\[28\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[29\] Reg64.v(9) " "Inferred latch for \"Q\[29\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[30\] Reg64.v(9) " "Inferred latch for \"Q\[30\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[31\] Reg64.v(9) " "Inferred latch for \"Q\[31\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[32\] Reg64.v(9) " "Inferred latch for \"Q\[32\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[33\] Reg64.v(9) " "Inferred latch for \"Q\[33\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[34\] Reg64.v(9) " "Inferred latch for \"Q\[34\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[35\] Reg64.v(9) " "Inferred latch for \"Q\[35\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[36\] Reg64.v(9) " "Inferred latch for \"Q\[36\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[37\] Reg64.v(9) " "Inferred latch for \"Q\[37\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[38\] Reg64.v(9) " "Inferred latch for \"Q\[38\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[39\] Reg64.v(9) " "Inferred latch for \"Q\[39\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[40\] Reg64.v(9) " "Inferred latch for \"Q\[40\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[41\] Reg64.v(9) " "Inferred latch for \"Q\[41\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[42\] Reg64.v(9) " "Inferred latch for \"Q\[42\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[43\] Reg64.v(9) " "Inferred latch for \"Q\[43\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[44\] Reg64.v(9) " "Inferred latch for \"Q\[44\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[45\] Reg64.v(9) " "Inferred latch for \"Q\[45\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[46\] Reg64.v(9) " "Inferred latch for \"Q\[46\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[47\] Reg64.v(9) " "Inferred latch for \"Q\[47\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[48\] Reg64.v(9) " "Inferred latch for \"Q\[48\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[49\] Reg64.v(9) " "Inferred latch for \"Q\[49\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[50\] Reg64.v(9) " "Inferred latch for \"Q\[50\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[51\] Reg64.v(9) " "Inferred latch for \"Q\[51\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[52\] Reg64.v(9) " "Inferred latch for \"Q\[52\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[53\] Reg64.v(9) " "Inferred latch for \"Q\[53\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[54\] Reg64.v(9) " "Inferred latch for \"Q\[54\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[55\] Reg64.v(9) " "Inferred latch for \"Q\[55\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[56\] Reg64.v(9) " "Inferred latch for \"Q\[56\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[57\] Reg64.v(9) " "Inferred latch for \"Q\[57\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[58\] Reg64.v(9) " "Inferred latch for \"Q\[58\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445139 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[59\] Reg64.v(9) " "Inferred latch for \"Q\[59\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445140 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[60\] Reg64.v(9) " "Inferred latch for \"Q\[60\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445140 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[61\] Reg64.v(9) " "Inferred latch for \"Q\[61\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445140 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[62\] Reg64.v(9) " "Inferred latch for \"Q\[62\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445140 "|Datapath|Reg64:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[63\] Reg64.v(9) " "Inferred latch for \"Q\[63\]\" at Reg64.v(9)" {  } { { "Reg64.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445140 "|Datapath|Reg64:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "Datapath2.v" "ALU" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_or ALU:ALU\|and_or:and_instance " "Elaborating entity \"and_or\" for hierarchy \"ALU:ALU\|and_or:and_instance\"" {  } { { "ALU.v" "and_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_32 ALU:ALU\|Add_rca_32:add_instance " "Elaborating entity \"Add_rca_32\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\"" {  } { { "ALU.v" "add_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_16 ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1 " "Elaborating entity \"Add_rca_16\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\"" {  } { { "Add_rca_32.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_32.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_rca_4 ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1 " "Elaborating entity \"Add_rca_4\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\"" {  } { { "Add_rca_16.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_16.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_full ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1 " "Elaborating entity \"Add_full\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\"" {  } { { "Add_rca_4.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_4.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_half ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1 " "Elaborating entity \"Add_half\" for hierarchy \"ALU:ALU\|Add_rca_32:add_instance\|Add_rca_16:M1\|Add_rca_4:M1\|Add_full:M1\|Add_half:M1\"" {  } { { "Add_full.v" "M1" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Add_full.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub_rca_32 ALU:ALU\|Sub_rca_32:sub_instance " "Elaborating entity \"Sub_rca_32\" for hierarchy \"ALU:ALU\|Sub_rca_32:sub_instance\"" {  } { { "ALU.v" "sub_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate ALU:ALU\|negate:negate_instance " "Elaborating entity \"negate\" for hierarchy \"ALU:ALU\|negate:negate_instance\"" {  } { { "ALU.v" "negate_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:ALU\|shift_right:shift_right_instance " "Elaborating entity \"shift_right\" for hierarchy \"ALU:ALU\|shift_right:shift_right_instance\"" {  } { { "ALU.v" "shift_right_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:ALU\|shift_left:shift_left_instance " "Elaborating entity \"shift_left\" for hierarchy \"ALU:ALU\|shift_left:shift_left_instance\"" {  } { { "ALU.v" "shift_left_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror ALU:ALU\|ror:ror_instance " "Elaborating entity \"ror\" for hierarchy \"ALU:ALU\|ror:ror_instance\"" {  } { { "ALU.v" "ror_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445592 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ror.v(5) " "Verilog HDL Always Construct warning at ror.v(5): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ror.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ror.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445594 "|Datapath|ALU:ALU|ror:ror_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol ALU:ALU\|rol:rol_instance " "Elaborating entity \"rol\" for hierarchy \"ALU:ALU\|rol:rol_instance\"" {  } { { "ALU.v" "rol_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445595 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp rol.v(5) " "Verilog HDL Always Construct warning at rol.v(5): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "rol.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/rol.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445598 "|Datapath|ALU:ALU|rol:rol_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra ALU:ALU\|shra:shra_instance " "Elaborating entity \"shra\" for hierarchy \"ALU:ALU\|shra:shra_instance\"" {  } { { "ALU.v" "shra_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult ALU:ALU\|mult:mult_instance " "Elaborating entity \"mult\" for hierarchy \"ALU:ALU\|mult:mult_instance\"" {  } { { "ALU.v" "mult_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445602 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(27) " "Verilog HDL Case Statement warning at mult.v(27): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 27 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678284445605 "|ALU|mult:mult_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(29) " "Verilog HDL Case Statement warning at mult.v(29): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678284445605 "|ALU|mult:mult_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mult.v(31) " "Verilog HDL Case Statement warning at mult.v(31): case item expression never matches the case expression" {  } { { "mult.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1678284445605 "|ALU|mult:mult_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div ALU:ALU\|div:div_instance " "Elaborating entity \"div\" for hierarchy \"ALU:ALU\|div:div_instance\"" {  } { { "ALU.v" "div_instance" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_encoder bus_encoder:Bus_Encoder " "Elaborating entity \"bus_encoder\" for hierarchy \"bus_encoder:Bus_Encoder\"" {  } { { "Datapath2.v" "Bus_Encoder" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_multiplexer bus_multiplexer:Bus_Multiplexer " "Elaborating entity \"bus_multiplexer\" for hierarchy \"bus_multiplexer:Bus_Multiplexer\"" {  } { { "Datapath2.v" "Bus_Multiplexer" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "Datapath2.v" "RAM" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445617 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_data RAM.v(6) " "Verilog HDL Always Construct warning at RAM.v(6): inferring latch(es) for variable \"temp_data\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[0\] RAM.v(6) " "Inferred latch for \"temp_data\[0\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[1\] RAM.v(6) " "Inferred latch for \"temp_data\[1\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[2\] RAM.v(6) " "Inferred latch for \"temp_data\[2\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[3\] RAM.v(6) " "Inferred latch for \"temp_data\[3\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[4\] RAM.v(6) " "Inferred latch for \"temp_data\[4\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[5\] RAM.v(6) " "Inferred latch for \"temp_data\[5\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[6\] RAM.v(6) " "Inferred latch for \"temp_data\[6\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[7\] RAM.v(6) " "Inferred latch for \"temp_data\[7\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[8\] RAM.v(6) " "Inferred latch for \"temp_data\[8\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[9\] RAM.v(6) " "Inferred latch for \"temp_data\[9\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[10\] RAM.v(6) " "Inferred latch for \"temp_data\[10\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445618 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[11\] RAM.v(6) " "Inferred latch for \"temp_data\[11\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[12\] RAM.v(6) " "Inferred latch for \"temp_data\[12\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[13\] RAM.v(6) " "Inferred latch for \"temp_data\[13\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[14\] RAM.v(6) " "Inferred latch for \"temp_data\[14\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[15\] RAM.v(6) " "Inferred latch for \"temp_data\[15\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[16\] RAM.v(6) " "Inferred latch for \"temp_data\[16\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[17\] RAM.v(6) " "Inferred latch for \"temp_data\[17\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[18\] RAM.v(6) " "Inferred latch for \"temp_data\[18\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[19\] RAM.v(6) " "Inferred latch for \"temp_data\[19\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[20\] RAM.v(6) " "Inferred latch for \"temp_data\[20\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[21\] RAM.v(6) " "Inferred latch for \"temp_data\[21\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[22\] RAM.v(6) " "Inferred latch for \"temp_data\[22\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[23\] RAM.v(6) " "Inferred latch for \"temp_data\[23\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[24\] RAM.v(6) " "Inferred latch for \"temp_data\[24\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[25\] RAM.v(6) " "Inferred latch for \"temp_data\[25\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[26\] RAM.v(6) " "Inferred latch for \"temp_data\[26\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[27\] RAM.v(6) " "Inferred latch for \"temp_data\[27\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[28\] RAM.v(6) " "Inferred latch for \"temp_data\[28\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[29\] RAM.v(6) " "Inferred latch for \"temp_data\[29\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[30\] RAM.v(6) " "Inferred latch for \"temp_data\[30\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_data\[31\] RAM.v(6) " "Inferred latch for \"temp_data\[31\]\" at RAM.v(6)" {  } { { "RAM.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678284445619 "|Datapath2|RAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONFF CONFF:CONFF " "Elaborating entity \"CONFF\" for hierarchy \"CONFF:CONFF\"" {  } { { "Datapath2.v" "CONFF" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678284445621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[0\] " "LATCH primitive \"Reg32:InPort\|Q\[0\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[1\] " "LATCH primitive \"Reg32:InPort\|Q\[1\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[2\] " "LATCH primitive \"Reg32:InPort\|Q\[2\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[3\] " "LATCH primitive \"Reg32:InPort\|Q\[3\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[4\] " "LATCH primitive \"Reg32:InPort\|Q\[4\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[5\] " "LATCH primitive \"Reg32:InPort\|Q\[5\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[6\] " "LATCH primitive \"Reg32:InPort\|Q\[6\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[7\] " "LATCH primitive \"Reg32:InPort\|Q\[7\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[8\] " "LATCH primitive \"Reg32:InPort\|Q\[8\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[9\] " "LATCH primitive \"Reg32:InPort\|Q\[9\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[10\] " "LATCH primitive \"Reg32:InPort\|Q\[10\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[11\] " "LATCH primitive \"Reg32:InPort\|Q\[11\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[12\] " "LATCH primitive \"Reg32:InPort\|Q\[12\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[13\] " "LATCH primitive \"Reg32:InPort\|Q\[13\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[14\] " "LATCH primitive \"Reg32:InPort\|Q\[14\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[15\] " "LATCH primitive \"Reg32:InPort\|Q\[15\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[16\] " "LATCH primitive \"Reg32:InPort\|Q\[16\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[17\] " "LATCH primitive \"Reg32:InPort\|Q\[17\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[18\] " "LATCH primitive \"Reg32:InPort\|Q\[18\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[19\] " "LATCH primitive \"Reg32:InPort\|Q\[19\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[20\] " "LATCH primitive \"Reg32:InPort\|Q\[20\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[21\] " "LATCH primitive \"Reg32:InPort\|Q\[21\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445925 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[22\] " "LATCH primitive \"Reg32:InPort\|Q\[22\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[23\] " "LATCH primitive \"Reg32:InPort\|Q\[23\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[24\] " "LATCH primitive \"Reg32:InPort\|Q\[24\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[25\] " "LATCH primitive \"Reg32:InPort\|Q\[25\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[26\] " "LATCH primitive \"Reg32:InPort\|Q\[26\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[27\] " "LATCH primitive \"Reg32:InPort\|Q\[27\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[28\] " "LATCH primitive \"Reg32:InPort\|Q\[28\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[29\] " "LATCH primitive \"Reg32:InPort\|Q\[29\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[30\] " "LATCH primitive \"Reg32:InPort\|Q\[30\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445926 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Reg32:InPort\|Q\[31\] " "LATCH primitive \"Reg32:InPort\|Q\[31\]\" is permanently disabled" {  } { { "Reg32.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v" 9 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1678284445926 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1678284457828 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[15\] bus_multiplexer:Bus_Multiplexer\|Mux16 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[15\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux16\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[16\] bus_multiplexer:Bus_Multiplexer\|Mux15 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[16\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux15\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[3\] bus_multiplexer:Bus_Multiplexer\|Mux28 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[3\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux28\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[12\] bus_multiplexer:Bus_Multiplexer\|Mux19 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[12\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux19\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[13\] bus_multiplexer:Bus_Multiplexer\|Mux18 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[13\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux18\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[1\] bus_multiplexer:Bus_Multiplexer\|Mux30 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[1\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux30\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[2\] bus_multiplexer:Bus_Multiplexer\|Mux29 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[2\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux29\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[14\] bus_multiplexer:Bus_Multiplexer\|Mux17 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[14\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux17\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[4\] bus_multiplexer:Bus_Multiplexer\|Mux27 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[4\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux27\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[5\] bus_multiplexer:Bus_Multiplexer\|Mux26 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[5\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux26\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[6\] bus_multiplexer:Bus_Multiplexer\|Mux25 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[6\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux25\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[7\] bus_multiplexer:Bus_Multiplexer\|Mux24 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[7\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux24\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[8\] bus_multiplexer:Bus_Multiplexer\|Mux23 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[8\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux23\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[9\] bus_multiplexer:Bus_Multiplexer\|Mux22 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[9\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux22\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[10\] bus_multiplexer:Bus_Multiplexer\|Mux21 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[10\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux21\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[11\] bus_multiplexer:Bus_Multiplexer\|Mux20 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[11\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux20\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[31\] bus_multiplexer:Bus_Multiplexer\|Mux0 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[31\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux0\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[24\] bus_multiplexer:Bus_Multiplexer\|Mux7 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[24\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux7\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[25\] bus_multiplexer:Bus_Multiplexer\|Mux6 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[25\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux6\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[26\] bus_multiplexer:Bus_Multiplexer\|Mux5 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[26\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux5\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[27\] bus_multiplexer:Bus_Multiplexer\|Mux4 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[27\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux4\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[28\] bus_multiplexer:Bus_Multiplexer\|Mux3 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[28\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux3\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[29\] bus_multiplexer:Bus_Multiplexer\|Mux2 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[29\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux2\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[18\] bus_multiplexer:Bus_Multiplexer\|Mux13 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[18\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux13\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[30\] bus_multiplexer:Bus_Multiplexer\|Mux1 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[30\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux1\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[20\] bus_multiplexer:Bus_Multiplexer\|Mux11 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[20\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux11\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[21\] bus_multiplexer:Bus_Multiplexer\|Mux10 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[21\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux10\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[22\] bus_multiplexer:Bus_Multiplexer\|Mux9 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[22\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux9\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[23\] bus_multiplexer:Bus_Multiplexer\|Mux8 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[23\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux8\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[17\] bus_multiplexer:Bus_Multiplexer\|Mux14 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[17\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux14\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[19\] bus_multiplexer:Bus_Multiplexer\|Mux12 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[19\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux12\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BusMuxIn_MDR\[0\] bus_multiplexer:Bus_Multiplexer\|Mux31 " "Converted the fan-out from the tri-state buffer \"BusMuxIn_MDR\[0\]\" to the node \"bus_multiplexer:Bus_Multiplexer\|Mux31\" into an OR gate" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1678284458542 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1678284458542 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SelectEncodeLogic:SEL\|Rselect\[0\] " "Latch SelectEncodeLogic:SEL\|Rselect\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grc " "Ports D and ENA on the latch are fed by the same signal Grc" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678284459464 ""}  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678284459464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SelectEncodeLogic:SEL\|Rselect\[1\] " "Latch SelectEncodeLogic:SEL\|Rselect\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grc " "Ports D and ENA on the latch are fed by the same signal Grc" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678284459464 ""}  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678284459464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SelectEncodeLogic:SEL\|Rselect\[2\] " "Latch SelectEncodeLogic:SEL\|Rselect\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grc " "Ports D and ENA on the latch are fed by the same signal Grc" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678284459464 ""}  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678284459464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SelectEncodeLogic:SEL\|Rselect\[3\] " "Latch SelectEncodeLogic:SEL\|Rselect\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Grc " "Ports D and ENA on the latch are fed by the same signal Grc" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678284459465 ""}  } { { "SelectEncodeLogic.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678284459465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678284476762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/ELEC 374/CPUProject/output_files/CPU.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/ELEC 374/CPUProject/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1678284521895 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678284523231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284523231 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutPortIn " "No output dependent on input pin \"OutPortIn\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|OutPortIn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[0\] " "No output dependent on input pin \"Input\[0\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[1\] " "No output dependent on input pin \"Input\[1\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[2\] " "No output dependent on input pin \"Input\[2\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[3\] " "No output dependent on input pin \"Input\[3\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[4\] " "No output dependent on input pin \"Input\[4\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[5\] " "No output dependent on input pin \"Input\[5\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[6\] " "No output dependent on input pin \"Input\[6\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[7\] " "No output dependent on input pin \"Input\[7\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[8\] " "No output dependent on input pin \"Input\[8\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[9\] " "No output dependent on input pin \"Input\[9\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[10\] " "No output dependent on input pin \"Input\[10\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[11\] " "No output dependent on input pin \"Input\[11\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[12\] " "No output dependent on input pin \"Input\[12\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[13\] " "No output dependent on input pin \"Input\[13\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[14\] " "No output dependent on input pin \"Input\[14\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[15\] " "No output dependent on input pin \"Input\[15\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[16\] " "No output dependent on input pin \"Input\[16\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[17\] " "No output dependent on input pin \"Input\[17\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[18\] " "No output dependent on input pin \"Input\[18\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[19\] " "No output dependent on input pin \"Input\[19\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[20\] " "No output dependent on input pin \"Input\[20\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[21\] " "No output dependent on input pin \"Input\[21\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[22\] " "No output dependent on input pin \"Input\[22\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[23\] " "No output dependent on input pin \"Input\[23\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[24\] " "No output dependent on input pin \"Input\[24\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[25\] " "No output dependent on input pin \"Input\[25\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[26\] " "No output dependent on input pin \"Input\[26\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[27\] " "No output dependent on input pin \"Input\[27\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[28\] " "No output dependent on input pin \"Input\[28\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[29\] " "No output dependent on input pin \"Input\[29\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[30\] " "No output dependent on input pin \"Input\[30\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[31\] " "No output dependent on input pin \"Input\[31\]\"" {  } { { "Datapath2.v" "" { Text "C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678284524671 "|Datapath2|Input[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1678284524671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38919 " "Implemented 38919 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Implemented 98 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678284524674 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678284524674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38820 " "Implemented 38820 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678284524674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678284524674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678284524739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 09:08:44 2023 " "Processing ended: Wed Mar 08 09:08:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678284524739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678284524739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678284524739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678284524739 ""}
