#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Nov  8 15:57:18 2022
# Process ID: 129399
# Current directory: /home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.runs/impl_1
# Command line: vivado -log int_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source int_design_wrapper.tcl -notrace
# Log file: /home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.runs/impl_1/int_design_wrapper.vdi
# Journal file: /home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.runs/impl_1/vivado.jou
# Running On: oppy, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 10, Host memory: 33457 MB
#-----------------------------------------------------------
source int_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top int_design_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.gen/sources_1/bd/int_design/ip/int_design_zynq_ultra_ps_e_0_0/int_design_zynq_ultra_ps_e_0_0.dcp' for cell 'int_design_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2836.074 ; gain = 0.000 ; free physical = 9910 ; free virtual = 22101
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.gen/sources_1/bd/int_design/ip/int_design_zynq_ultra_ps_e_0_0/int_design_zynq_ultra_ps_e_0_0.xdc] for cell 'int_design_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.gen/sources_1/bd/int_design/ip/int_design_zynq_ultra_ps_e_0_0/int_design_zynq_ultra_ps_e_0_0.xdc] for cell 'int_design_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2980.047 ; gain = 0.000 ; free physical = 9798 ; free virtual = 21979
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2980.047 ; gain = 370.070 ; free physical = 9798 ; free virtual = 21979
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2980.047 ; gain = 0.000 ; free physical = 9781 ; free virtual = 21960

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 138a82288

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.996 ; gain = 178.949 ; free physical = 9592 ; free virtual = 21773

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 138a82288

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 138a82288

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d92f50e4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1d92f50e4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d92f50e4

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d92f50e4

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              15  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492
Ending Logic Optimization Task | Checksum: 1a1de5295

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a1de5295

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a1de5295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492
Ending Netlist Obfuscation Task | Checksum: 1a1de5295

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.980 ; gain = 0.000 ; free physical = 9285 ; free virtual = 21492
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3453.000 ; gain = 0.000 ; free physical = 9278 ; free virtual = 21489
INFO: [Common 17-1381] The checkpoint '/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.runs/impl_1/int_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file int_design_wrapper_drc_opted.rpt -pb int_design_wrapper_drc_opted.pb -rpx int_design_wrapper_drc_opted.rpx
Command: report_drc -file int_design_wrapper_drc_opted.rpt -pb int_design_wrapper_drc_opted.pb -rpx int_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.runs/impl_1/int_design_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 4753.504 ; gain = 1300.504 ; free physical = 8331 ; free virtual = 20596
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4753.504 ; gain = 0.000 ; free physical = 8327 ; free virtual = 20592
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1192c5b49

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4753.504 ; gain = 0.000 ; free physical = 8327 ; free virtual = 20592
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4753.504 ; gain = 0.000 ; free physical = 8327 ; free virtual = 20592

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dd3dd798

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 4753.504 ; gain = 0.000 ; free physical = 8296 ; free virtual = 20590

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25e17734d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4753.504 ; gain = 0.000 ; free physical = 8225 ; free virtual = 20534

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25e17734d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4753.504 ; gain = 0.000 ; free physical = 8225 ; free virtual = 20532
Phase 1 Placer Initialization | Checksum: 25e17734d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4753.504 ; gain = 0.000 ; free physical = 8225 ; free virtual = 20532

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 24659610f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4753.504 ; gain = 0.000 ; free physical = 8201 ; free virtual = 20506

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 24659610f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4753.504 ; gain = 0.000 ; free physical = 8205 ; free virtual = 20511

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 24659610f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4753.504 ; gain = 0.000 ; free physical = 8144 ; free virtual = 20451

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2bd21be56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4773.855 ; gain = 20.352 ; free physical = 8143 ; free virtual = 20450

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2bd21be56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4773.855 ; gain = 20.352 ; free physical = 8143 ; free virtual = 20450
Phase 2.1.1 Partition Driven Placement | Checksum: 2bd21be56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4773.855 ; gain = 20.352 ; free physical = 8143 ; free virtual = 20450
Phase 2.1 Floorplanning | Checksum: 2bd21be56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4773.855 ; gain = 20.352 ; free physical = 8143 ; free virtual = 20450

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2bd21be56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4773.855 ; gain = 20.352 ; free physical = 8143 ; free virtual = 20450

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2bd21be56

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4773.855 ; gain = 20.352 ; free physical = 8143 ; free virtual = 20450

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8101 ; free virtual = 20415

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1e16b680f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8101 ; free virtual = 20415
Phase 2.4 Global Placement Core | Checksum: 2ad5da109

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8141 ; free virtual = 20451
Phase 2 Global Placement | Checksum: 2ad5da109

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8141 ; free virtual = 20451

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 207c31dfc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8141 ; free virtual = 20449

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 236fced8e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8134 ; free virtual = 20442

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2c1dff16d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8123 ; free virtual = 20431

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 243d4d6b8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8121 ; free virtual = 20425

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 2035376a0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8102 ; free virtual = 20406
Phase 3.3 Small Shape DP | Checksum: 25551fd90

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8123 ; free virtual = 20427

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 174c96b84

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8123 ; free virtual = 20427

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1e2bb9160

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8123 ; free virtual = 20427
Phase 3 Detail Placement | Checksum: 1e2bb9160

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8123 ; free virtual = 20427

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1469e0f93

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.368 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bd3668b9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8144 ; free virtual = 20443
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1472a85dc

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8144 ; free virtual = 20444
Phase 4.1.1.1 BUFG Insertion | Checksum: 1469e0f93

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8145 ; free virtual = 20444

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.368. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15e2a7611

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8145 ; free virtual = 20444

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8145 ; free virtual = 20444
Phase 4.1 Post Commit Optimization | Checksum: 15e2a7611

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8145 ; free virtual = 20444
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8052 ; free virtual = 20405

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15f4e1fcf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8063 ; free virtual = 20416

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15f4e1fcf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8063 ; free virtual = 20416
Phase 4.3 Placer Reporting | Checksum: 15f4e1fcf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8063 ; free virtual = 20416

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8063 ; free virtual = 20416

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8063 ; free virtual = 20416
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18b760533

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8063 ; free virtual = 20416
Ending Placer Task | Checksum: ebc41db2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8063 ; free virtual = 20416
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 4804.895 ; gain = 51.391 ; free physical = 8208 ; free virtual = 20562
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8203 ; free virtual = 20561
INFO: [Common 17-1381] The checkpoint '/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.runs/impl_1/int_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file int_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8181 ; free virtual = 20534
INFO: [runtcl-4] Executing : report_utilization -file int_design_wrapper_utilization_placed.rpt -pb int_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file int_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.41 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8203 ; free virtual = 20562
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8188 ; free virtual = 20552
INFO: [Common 17-1381] The checkpoint '/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.runs/impl_1/int_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 12199e26 ConstDB: 0 ShapeSum: d886d5ce RouteDB: 123a9be
Nodegraph reading from file.  Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 7917 ; free virtual = 20352
Post Restoration Checksum: NetGraph: e8f02340 NumContArr: f16b17 Constraints: 4cc3e31a Timing: 0
Phase 1 Build RT Design | Checksum: 136a57171

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8199 ; free virtual = 20560

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 136a57171

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8145 ; free virtual = 20499

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 136a57171

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4804.895 ; gain = 0.000 ; free physical = 8145 ; free virtual = 20499

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: d0d4fbcb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4862.051 ; gain = 57.156 ; free physical = 8481 ; free virtual = 20828

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1af356775

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4862.051 ; gain = 57.156 ; free physical = 8475 ; free virtual = 20822
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.408  | TNS=0.000  | WHS=0.013  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 451
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 441
  Number of Partially Routed Nets     = 10
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: e62bcfd6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4862.051 ; gain = 57.156 ; free physical = 8486 ; free virtual = 20834

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e62bcfd6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4862.051 ; gain = 57.156 ; free physical = 8486 ; free virtual = 20834
Phase 3 Initial Routing | Checksum: 1a51f6b5a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4874.707 ; gain = 69.812 ; free physical = 8461 ; free virtual = 20808

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.152  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1bf510c0f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8494 ; free virtual = 20807

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 196833112

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8494 ; free virtual = 20807
Phase 4 Rip-up And Reroute | Checksum: 196833112

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8494 ; free virtual = 20807

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 196833112

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8498 ; free virtual = 20811

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 196833112

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8498 ; free virtual = 20811
Phase 5 Delay and Skew Optimization | Checksum: 196833112

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8498 ; free virtual = 20811

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23548629a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8499 ; free virtual = 20811
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.152  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23548629a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8499 ; free virtual = 20811
Phase 6 Post Hold Fix | Checksum: 23548629a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8499 ; free virtual = 20811

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0871604 %
  Global Horizontal Routing Utilization  = 0.0456388 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 172237ffc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8498 ; free virtual = 20811

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 172237ffc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8499 ; free virtual = 20812

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 172237ffc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8496 ; free virtual = 20809

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 172237ffc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8499 ; free virtual = 20812

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.152  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 172237ffc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8498 ; free virtual = 20811
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8589 ; free virtual = 20902

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4938.738 ; gain = 133.844 ; free physical = 8589 ; free virtual = 20902
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4938.738 ; gain = 0.000 ; free physical = 8578 ; free virtual = 20895
INFO: [Common 17-1381] The checkpoint '/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.runs/impl_1/int_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file int_design_wrapper_drc_routed.rpt -pb int_design_wrapper_drc_routed.pb -rpx int_design_wrapper_drc_routed.rpx
Command: report_drc -file int_design_wrapper_drc_routed.rpt -pb int_design_wrapper_drc_routed.pb -rpx int_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.runs/impl_1/int_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file int_design_wrapper_methodology_drc_routed.rpt -pb int_design_wrapper_methodology_drc_routed.pb -rpx int_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file int_design_wrapper_methodology_drc_routed.rpt -pb int_design_wrapper_methodology_drc_routed.pb -rpx int_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_test_platform_v4.runs/impl_1/int_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file int_design_wrapper_power_routed.rpt -pb int_design_wrapper_power_summary_routed.pb -rpx int_design_wrapper_power_routed.rpx
Command: report_power -file int_design_wrapper_power_routed.rpt -pb int_design_wrapper_power_summary_routed.pb -rpx int_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file int_design_wrapper_route_status.rpt -pb int_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file int_design_wrapper_timing_summary_routed.rpt -pb int_design_wrapper_timing_summary_routed.pb -rpx int_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file int_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file int_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file int_design_wrapper_bus_skew_routed.rpt -pb int_design_wrapper_bus_skew_routed.pb -rpx int_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov  8 15:58:36 2022...
