D:/VerilogCode/ip_2port_ram/sim/tb/tb_ip_2port_ram.v {1 {vlog -work work -vopt -stats=none D:/VerilogCode/ip_2port_ram/sim/tb/tb_ip_2port_ram.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module tb_ip_2port_ram

Top level modules:
	tb_ip_2port_ram

} {} {}} D:/VerilogCode/ip_2port_ram/rtl/ram_wr.v {1 {vlog -work work -vopt -stats=none D:/VerilogCode/ip_2port_ram/rtl/ram_wr.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module ram_wr

Top level modules:
	ram_wr

} {} {}}
