INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/Microphone_Driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Microphone_Driver'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/new/Microphone_Controller_Timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Microphone_Controller_Timer'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/sim/bd_8632.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_8632'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_0/sim/bd_8632_ila_lib_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_8632_ila_lib_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_Microphone_Driver_0_0/sim/Zynq_Design_Microphone_Driver_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Zynq_Design_Microphone_Driver_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/ip/Zynq_Design_Microphone_Controlle_0_0/sim/Zynq_Design_Microphone_Controlle_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Zynq_Design_Microphone_Controlle_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.ip_user_files/bd/Zynq_Design/sim/Zynq_Design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_imp_1HIOZQI'
INFO: [VRFC 10-3107] analyzing entity 'MEMS_Microphone_imp_5MCUJ0'
INFO: [VRFC 10-3107] analyzing entity 'PS_imp_1JHYKHF'
INFO: [VRFC 10-3107] analyzing entity 'SSD_Controller_imp_7PZX22'
INFO: [VRFC 10-3107] analyzing entity 'UART_imp_2MWFNC'
INFO: [VRFC 10-3107] analyzing entity 'debugger_imp_1QXV2S6'
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_1GHGV4D'
INFO: [VRFC 10-3107] analyzing entity 'm01_couplers_imp_9P48IB'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_MIOAL9'
INFO: [VRFC 10-3107] analyzing entity 'PL_imp_1ENBX6M'
INFO: [VRFC 10-3107] analyzing entity 'Zynq_Design_ps7_0_axi_periph_0'
INFO: [VRFC 10-3107] analyzing entity 'TOP_imp_OPTK1T'
INFO: [VRFC 10-3107] analyzing entity 'Zynq_Design'
INFO: [VRFC 10-163] Analyzing VHDL file "G:/Xilinx/Projects/Desktop/AXI_4_Lite_Slave/AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/hdl/Zynq_Design_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Zynq_Design_wrapper'
