module flop(input clk, input d, output reg q);

    // This module represents a basic flip-flop with synchronous input and output
    
    reg d; // register for storing input
    reg q; // register for storing output
    
    always @(posedge clk) // on positive edge of clock
    begin
        q <= d; // output becomes same as input
    end
    
endmodule // end of module