# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project switching_activity
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# Compile of iir_filter.v was successful.
# 5 compiles, 0 failed with no errors. 
ls
# dump.vcd
# open_modelsim.sh
# results.txt
# run_postplace.do
# samples.txt
# switching_activity.cr.mti
# switching_activity.mpf
# transcript
# vsim.wlf
# wave.do
# work
source run_postplace.do
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_new.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_iir.v was successful.
# Compile of iir_filter.v was successful.
# 5 compiles, 0 failed with no errors. 
# vsim -L /software/dk/nangate45/verilog/msim6.2g work.tb_iir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_iir(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/innovus/iir_filter.v(3638): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_55_2_U1_8
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/innovus/iir_filter.v(3683): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_55_2_U1_8
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/innovus/iir_filter.v(4993): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_50_2_U1_8
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/innovus/iir_filter.v(5038): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_50_2_U1_8
# Loading work.data_sink(beh)
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir/UUT=../innovus/iir_filter.sdf work.tb_iir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_iir(fast)
# Loading work.iir_filter(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading instances from ../innovus/iir_filter.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/innovus/iir_filter.v(3638): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_55_2_U1_8
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/innovus/iir_filter.v(3683): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_55_2_U1_8
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/innovus/iir_filter.v(4993): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_50_2_U1_8
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/innovus/iir_filter.v(5038): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_50_2_U1_8
# Loading work.data_sink(beh)
# Loading timing data from ../innovus/iir_filter.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Region: /tb_iir  File: /home/isa18_2021_2022/github/isa/lab1/hdl/tb/tb_iir.v
run 2 us
