{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770675490444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770675490445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  9 16:18:10 2026 " "Processing started: Mon Feb  9 16:18:10 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770675490445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675490445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minilab1b -c Minilab1b " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab1b -c Minilab1b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675490445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770675491109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770675491109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MatVectMult.sv(64) " "Verilog HDL information at MatVectMult.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "MatVectMult.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/MatVectMult.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1770675502282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matvectmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file matvectmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MatVecMult " "Found entity 1: MatVecMult" {  } { { "MatVectMult.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/MatVectMult.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "Mult.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Mult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHIFT shift Minilab1b.sv(63) " "Verilog HDL Declaration information at Minilab1b.sv(63): object \"SHIFT\" differs only in case from object \"shift\" in the same scope" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1770675502292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done Minilab1b.sv(63) " "Verilog HDL Declaration information at Minilab1b.sv(63): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1770675502293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minilab1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file minilab1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Minilab1b " "Found entity 1: Minilab1b" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minilab1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file minilab1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Minilab1b_tb " "Found entity 1: Minilab1b_tb" {  } { { "Minilab1_tb.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1_tb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wrapper " "Found entity 1: mem_wrapper" {  } { { "memory.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "mac.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/mac.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/fifo.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ip " "Found entity 1: FIFO_ip" {  } { { "FIFO_ip.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/FIFO_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Adder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full MatVectMult.sv(91) " "Verilog HDL Implicit Net warning at MatVectMult.sv(91): created implicit net for \"full\"" {  } { { "MatVectMult.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/MatVectMult.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "empty MatVectMult.sv(92) " "Verilog HDL Implicit Net warning at MatVectMult.sv(92): created implicit net for \"empty\"" {  } { { "MatVectMult.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/MatVectMult.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Minilab1b " "Elaborating entity \"Minilab1b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770675502403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done Minilab1b.sv(66) " "Verilog HDL or VHDL warning at Minilab1b.sv(66): object \"done\" assigned a value but never read" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1770675502409 "|Minilab1b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatVecMult MatVecMult:matrix_vect_mult " "Elaborating entity \"MatVecMult\" for hierarchy \"MatVecMult:matrix_vect_mult\"" {  } { { "Minilab1b.sv" "matrix_vect_mult" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO MatVecMult:matrix_vect_mult\|FIFO:FIFO_A\[0\] " "Elaborating entity \"FIFO\" for hierarchy \"MatVecMult:matrix_vect_mult\|FIFO:FIFO_A\[0\]\"" {  } { { "MatVectMult.sv" "FIFO_A\[0\]" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/MatVectMult.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.sv(49) " "Verilog HDL assignment warning at fifo.sv(49): truncated value with size 32 to match size of target (4)" {  } { { "fifo.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/fifo.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770675502464 "|Minilab1b|MatVecMult:matrix_vect_mult|FIFO:FIFO_A[0]"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fifo.sv(57) " "Verilog HDL assignment warning at fifo.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "fifo.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/fifo.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770675502465 "|Minilab1b|MatVecMult:matrix_vect_mult|FIFO:FIFO_A[0]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC MatVecMult:matrix_vect_mult\|MAC:mac\[0\] " "Elaborating entity \"MAC\" for hierarchy \"MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\"" {  } { { "MatVectMult.sv" "mac\[0\]" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/MatVectMult.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Mult:mult " "Elaborating entity \"Mult\" for hierarchy \"MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Mult:mult\"" {  } { { "mac.sv" "mult" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/mac.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Mult:mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Mult:mult\|lpm_mult:lpm_mult_component\"" {  } { { "Mult.v" "lpm_mult_component" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Mult.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Mult:mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Mult:mult\|lpm_mult:lpm_mult_component\"" {  } { { "Mult.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Mult.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Mult:mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Mult:mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502536 ""}  } { { "Mult.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Mult.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1770675502536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8hp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8hp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8hp " "Found entity 1: mult_8hp" {  } { { "db/mult_8hp.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/db/mult_8hp.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_8hp MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Mult:mult\|lpm_mult:lpm_mult_component\|mult_8hp:auto_generated " "Elaborating entity \"mult_8hp\" for hierarchy \"MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Mult:mult\|lpm_mult:lpm_mult_component\|mult_8hp:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Adder:add " "Elaborating entity \"Adder\" for hierarchy \"MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Adder:add\"" {  } { { "mac.sv" "add" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/mac.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Adder:add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Adder:add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Adder.v" "LPM_ADD_SUB_component" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Adder.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Adder:add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Adder:add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "Adder.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Adder.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Adder:add\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Adder:add\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502649 ""}  } { { "Adder.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Adder.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1770675502649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uih.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uih.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uih " "Found entity 1: add_sub_uih" {  } { { "db/add_sub_uih.tdf" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/db/add_sub_uih.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675502694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675502694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uih MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Adder:add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uih:auto_generated " "Elaborating entity \"add_sub_uih\" for hierarchy \"MatVecMult:matrix_vect_mult\|MAC:mac\[0\]\|Adder:add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_uih:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wrapper mem_wrapper:mem " "Elaborating entity \"mem_wrapper\" for hierarchy \"mem_wrapper:mem\"" {  } { { "Minilab1b.sv" "mem" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502900 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 memory.v(44) " "Verilog HDL assignment warning at memory.v(44): truncated value with size 32 to match size of target (5)" {  } { { "memory.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/memory.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770675502902 "|Minilab1b|mem_wrapper:mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 memory.v(52) " "Verilog HDL assignment warning at memory.v(52): truncated value with size 32 to match size of target (4)" {  } { { "memory.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/memory.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770675502902 "|Minilab1b|mem_wrapper:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom mem_wrapper:mem\|rom:memory " "Elaborating entity \"rom\" for hierarchy \"mem_wrapper:mem\|rom:memory\"" {  } { { "memory.v" "memory" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/memory.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_wrapper:mem\|rom:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_wrapper:mem\|rom:memory\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_wrapper:mem\|rom:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_wrapper:mem\|rom:memory\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675502953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_wrapper:mem\|rom:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_wrapper:mem\|rom:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file input_mem.mif " "Parameter \"init_file\" = \"input_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 9 " "Parameter \"numwords_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1770675502953 ""}  } { { "rom.v" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1770675502953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdg1 " "Found entity 1: altsyncram_tdg1" {  } { { "db/altsyncram_tdg1.tdf" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/db/altsyncram_tdg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770675503018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675503018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tdg1 mem_wrapper:mem\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated " "Elaborating entity \"altsyncram_tdg1\" for hierarchy \"mem_wrapper:mem\|rom:memory\|altsyncram:altsyncram_component\|altsyncram_tdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675503019 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "dataa add 16 24 " "Port \"dataa\" on the entity instantiation of \"add\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "mac.sv" "add" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/mac.sv" 35 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1770675503114 "|Minilab1b|MatVecMult:matrix_vect_mult|MAC:mac[0]|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "dataa add 16 24 " "Port \"dataa\" on the entity instantiation of \"add\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "mac.sv" "add" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/mac.sv" 35 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1770675503116 "|Minilab1b|MatVecMult:matrix_vect_mult|MAC:mac[0]|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "dataa add 16 24 " "Port \"dataa\" on the entity instantiation of \"add\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "mac.sv" "add" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/mac.sv" 35 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1770675503117 "|Minilab1b|MatVecMult:matrix_vect_mult|MAC:mac[0]|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "dataa add 16 24 " "Port \"dataa\" on the entity instantiation of \"add\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "mac.sv" "add" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/mac.sv" 35 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1770675503118 "|Minilab1b|MatVecMult:matrix_vect_mult|MAC:mac[0]|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "dataa add 16 24 " "Port \"dataa\" on the entity instantiation of \"add\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "mac.sv" "add" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/mac.sv" 35 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1770675503120 "|Minilab1b|MatVecMult:matrix_vect_mult|MAC:mac[0]|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "dataa add 16 24 " "Port \"dataa\" on the entity instantiation of \"add\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "mac.sv" "add" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/mac.sv" 35 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1770675503122 "|Minilab1b|MatVecMult:matrix_vect_mult|MAC:mac[0]|Adder:add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "dataa add 16 24 " "Port \"dataa\" on the entity instantiation of \"add\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "mac.sv" "add" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/mac.sv" 35 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1770675503123 "|Minilab1b|MatVecMult:matrix_vect_mult|MAC:mac[0]|Adder:add"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1770675504602 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770675505269 "|Minilab1b|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770675505269 "|Minilab1b|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770675505269 "|Minilab1b|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770675505269 "|Minilab1b|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770675505269 "|Minilab1b|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770675505269 "|Minilab1b|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1770675505269 "|Minilab1b|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1770675505269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770675505503 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1770675506064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.map.smsg " "Generated suppressed messages file C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675506248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770675506455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770675506455 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770675506670 "|Minilab1b|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770675506670 "|Minilab1b|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770675506670 "|Minilab1b|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770675506670 "|Minilab1b|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770675506670 "|Minilab1b|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770675506670 "|Minilab1b|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770675506670 "|Minilab1b|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770675506670 "|Minilab1b|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770675506670 "|Minilab1b|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Minilab1b.sv" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1770675506670 "|Minilab1b|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1770675506670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1927 " "Implemented 1927 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770675506675 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770675506675 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1785 " "Implemented 1785 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770675506675 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1770675506675 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1770675506675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770675506675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770675506693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  9 16:18:26 2026 " "Processing ended: Mon Feb  9 16:18:26 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770675506693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770675506693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770675506693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770675506693 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1770675508260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770675508260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  9 16:18:27 2026 " "Processing started: Mon Feb  9 16:18:27 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770675508260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770675508260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Minilab1b -c Minilab1b " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Minilab1b -c Minilab1b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770675508260 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770675508347 ""}
{ "Info" "0" "" "Project  = Minilab1b" {  } {  } 0 0 "Project  = Minilab1b" 0 0 "Fitter" 0 0 1770675508347 ""}
{ "Info" "0" "" "Revision = Minilab1b" {  } {  } 0 0 "Revision = Minilab1b" 0 0 "Fitter" 0 0 1770675508347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1770675508542 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1770675508542 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Minilab1b 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Minilab1b\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770675508569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770675508625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770675508625 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1770675509251 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1770675509269 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770675509421 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1770675509476 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1770675520280 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1351 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 1351 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1770675520502 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[0\]~inputCLKENA0 435 global CLKCTRL_G7 " "KEY\[0\]~inputCLKENA0 with 435 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1770675520502 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1770675520502 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1770675520502 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[0\]~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[0\]~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[0\] PIN_AA14 " "Refclk input I/O pad KEY\[0\] is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1770675520503 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1770675520503 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1770675520503 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770675520503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1770675520552 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770675520555 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770675520570 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1770675520577 ""}
{ "Info" "ISTA_SDC_FOUND" "Minilab1b.SDC " "Reading SDC File: 'Minilab1b.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1770675521745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1b.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Minilab1b.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1770675521752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Minilab1b.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at Minilab1b.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1770675521752 ""}  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1770675521752 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1b.sdc 16 altera_reserved_tdi port " "Ignored filter at Minilab1b.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1770675521752 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1b.sdc 16 altera_reserved_tck clock " "Ignored filter at Minilab1b.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1770675521753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1b.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Minilab1b.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1770675521753 ""}  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1770675521753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1b.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at Minilab1b.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1770675521753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1b.sdc 17 altera_reserved_tms port " "Ignored filter at Minilab1b.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1770675521753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1b.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Minilab1b.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1770675521753 ""}  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1770675521753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1b.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at Minilab1b.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1770675521753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1b.sdc 18 altera_reserved_tdo port " "Ignored filter at Minilab1b.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1770675521753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Minilab1b.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Minilab1b.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1770675521753 ""}  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1770675521753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Minilab1b.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at Minilab1b.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1770675521753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1770675521754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1770675521798 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1770675521799 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1770675521799 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1770675521799 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000    CLOCK2_50 " "   5.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1770675521799 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000    CLOCK3_50 " "   5.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1770675521799 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000    CLOCK4_50 " "   5.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1770675521799 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000     CLOCK_50 " "   5.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1770675521799 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1770675521799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1770675521884 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1770675521888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1770675522248 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Block RAM " "Packed 64 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1770675522251 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "200 DSP block " "Packed 200 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1770675522251 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1770675522251 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1770675522251 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770675522496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1770675529831 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1770675530565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:07:07 " "Fitter placement preparation operations ending: elapsed time is 00:07:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770675957256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1770676315595 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1770676326700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770676326700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1770676330823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1770676336309 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1770676336309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1770676339567 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1770676339567 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1770676339567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770676339584 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.70 " "Total time spent on timing analysis during the Fitter is 5.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1770676347629 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770676347782 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770676349038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770676349039 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770676350183 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770676355278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.fit.smsg " "Generated suppressed messages file C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1770676355876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7482 " "Peak virtual memory: 7482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770676356949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  9 16:32:36 2026 " "Processing ended: Mon Feb  9 16:32:36 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770676356949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:09 " "Elapsed time: 00:14:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770676356949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:51:46 " "Total CPU time (on all processors): 00:51:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770676356949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770676356949 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770676359018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770676359019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  9 16:32:38 2026 " "Processing started: Mon Feb  9 16:32:38 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770676359019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1770676359019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Minilab1b -c Minilab1b " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Minilab1b -c Minilab1b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1770676359019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1770676360450 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1770676366796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5251 " "Peak virtual memory: 5251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770676367311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  9 16:32:47 2026 " "Processing ended: Mon Feb  9 16:32:47 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770676367311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770676367311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770676367311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1770676367311 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1770676368228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1770676369209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770676369210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb  9 16:32:48 2026 " "Processing started: Mon Feb  9 16:32:48 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770676369210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1770676369210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Minilab1b -c Minilab1b " "Command: quartus_sta Minilab1b -c Minilab1b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1770676369210 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1770676369346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1770676370086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1770676370086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676370150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676370150 ""}
{ "Info" "ISTA_SDC_FOUND" "Minilab1b.SDC " "Reading SDC File: 'Minilab1b.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1770676370967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1b.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Minilab1b.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Minilab1b.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at Minilab1b.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1770676370974 ""}  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370974 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1b.sdc 16 altera_reserved_tdi port " "Ignored filter at Minilab1b.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370974 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1b.sdc 16 altera_reserved_tck clock " "Ignored filter at Minilab1b.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1b.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Minilab1b.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1770676370975 ""}  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1b.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at Minilab1b.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370975 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1b.sdc 17 altera_reserved_tms port " "Ignored filter at Minilab1b.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1b.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Minilab1b.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1770676370975 ""}  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Minilab1b.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at Minilab1b.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370975 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Minilab1b.sdc 18 altera_reserved_tdo port " "Ignored filter at Minilab1b.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Minilab1b.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Minilab1b.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1770676370976 ""}  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Minilab1b.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at Minilab1b.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" "" { Text "C:/Users/owner/ECE554/DE1_SoC/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab1b/Minilab1b.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1770676370976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1770676370976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770676370996 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1770676370999 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770676371017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.150 " "Worst-case setup slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676371076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676371076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CLOCK_50  " "    0.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676371076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676371076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676371083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676371083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 CLOCK_50  " "    0.207               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676371083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676371083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770676371087 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770676371089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.416 " "Worst-case minimum pulse width slack is 1.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676371092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676371092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416               0.000 CLOCK_50  " "    1.416               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676371092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676371092 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770676371124 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1770676371195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1770676373348 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770676373561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.217 " "Worst-case setup slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676373603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676373603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 CLOCK_50  " "    0.217               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676373603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676373603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676373614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676373614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 CLOCK_50  " "    0.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676373614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676373614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770676373619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770676373623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.452 " "Worst-case minimum pulse width slack is 1.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676373627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676373627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.452               0.000 CLOCK_50  " "    1.452               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676373627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676373627 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770676373650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1770676373867 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1770676375452 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770676375617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.173 " "Worst-case setup slack is 2.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375625 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.173               0.000 CLOCK_50  " "    2.173               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375625 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676375625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 CLOCK_50  " "    0.127               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676375632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770676375635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770676375638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.006 " "Worst-case minimum pulse width slack is 1.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.006               0.000 CLOCK_50  " "    1.006               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676375640 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770676375660 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770676375920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.442 " "Worst-case setup slack is 2.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.442               0.000 CLOCK_50  " "    2.442               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676375929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.094 " "Worst-case hold slack is 0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 CLOCK_50  " "    0.094               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676375936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770676375939 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770676375941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.959 " "Worst-case minimum pulse width slack is 0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.959               0.000 CLOCK_50  " "    0.959               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770676375944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770676375944 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770676377892 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770676377902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5461 " "Peak virtual memory: 5461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770676377974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb  9 16:32:57 2026 " "Processing ended: Mon Feb  9 16:32:57 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770676377974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770676377974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770676377974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770676377974 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770676378821 ""}
