#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fc045c97c0 .scope module, "tb_axi4_read_fsm" "tb_axi4_read_fsm" 2 3;
 .timescale -9 -12;
v000001fc045d3fb0_0 .var "arid", 3 0;
v000001fc045d36f0_0 .net "arready", 0 0, v000001fc045c7bd0_0;  1 drivers
v000001fc045d3790_0 .var "arvalid", 0 0;
v000001fc045d3830_0 .var "clk", 0 0;
v000001fc045d38d0_0 .net "rdata", 31 0, v000001fc0458cdb0_0;  1 drivers
v000001fc045d3d30_0 .var "rready", 0 0;
v000001fc045d3330_0 .var "rst_n", 0 0;
v000001fc045d3dd0_0 .net "rvalid", 0 0, v000001fc045d31a0_0;  1 drivers
E_000001fc045c75f0 .event posedge, v000001fc04583240_0;
E_000001fc045c6f30 .event anyedge, v000001fc045d31a0_0, v000001fc0458ce50_0;
E_000001fc045c7270 .event anyedge, v000001fc045c9680_0, v000001fc045c7bd0_0;
S_000001fc045ca750 .scope module, "dut" "axi4_read_fsm" 2 17, 3 1 0, S_000001fc045c97c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "arvalid";
    .port_info 3 /OUTPUT 1 "arready";
    .port_info 4 /INPUT 4 "arid";
    .port_info 5 /OUTPUT 1 "rvalid";
    .port_info 6 /INPUT 1 "rready";
    .port_info 7 /OUTPUT 32 "rdata";
P_000001fc0458dfa0 .param/l "IDLE" 1 3 16, C4<00>;
P_000001fc0458dfd8 .param/l "R_S1" 1 3 17, C4<01>;
P_000001fc0458e010 .param/l "R_S2" 1 3 18, C4<10>;
v000001fc045ca8e0_0 .net "arid", 3 0, v000001fc045d3fb0_0;  1 drivers
v000001fc045c6a80_0 .var "arid_latched", 3 0;
v000001fc045c7bd0_0 .var "arready", 0 0;
v000001fc045c9680_0 .net "arvalid", 0 0, v000001fc045d3790_0;  1 drivers
v000001fc04583240_0 .net "clk", 0 0, v000001fc045d3830_0;  1 drivers
v000001fc045dd4d0 .array "mem", 3 0, 31 0;
v000001fc04582f90_0 .var "next_state", 1 0;
v000001fc0458cdb0_0 .var "rdata", 31 0;
v000001fc0458ce50_0 .net "rready", 0 0, v000001fc045d3d30_0;  1 drivers
v000001fc045d3100_0 .net "rst_n", 0 0, v000001fc045d3330_0;  1 drivers
v000001fc045d31a0_0 .var "rvalid", 0 0;
v000001fc045d3b50_0 .var "state", 1 0;
E_000001fc045c6ff0/0 .event negedge, v000001fc045d3100_0;
E_000001fc045c6ff0/1 .event posedge, v000001fc04583240_0;
E_000001fc045c6ff0 .event/or E_000001fc045c6ff0/0, E_000001fc045c6ff0/1;
E_000001fc045c70b0 .event anyedge, v000001fc045d3b50_0, v000001fc045c9680_0, v000001fc0458ce50_0;
    .scope S_000001fc045ca750;
T_0 ;
    %pushi/vec4 2863272209, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc045dd4d0, 4, 0;
    %pushi/vec4 3149603362, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc045dd4d0, 4, 0;
    %pushi/vec4 3435934515, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc045dd4d0, 4, 0;
    %pushi/vec4 3722265668, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001fc045dd4d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001fc045ca750;
T_1 ;
    %wait E_000001fc045c6ff0;
    %load/vec4 v000001fc045d3100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fc045d3b50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fc04582f90_0;
    %assign/vec4 v000001fc045d3b50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fc045ca750;
T_2 ;
    %wait E_000001fc045c70b0;
    %load/vec4 v000001fc045d3b50_0;
    %store/vec4 v000001fc04582f90_0, 0, 2;
    %load/vec4 v000001fc045d3b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000001fc045c9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fc04582f90_0, 0, 2;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000001fc0458ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001fc04582f90_0, 0, 2;
T_2.6 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fc04582f90_0, 0, 2;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001fc045ca750;
T_3 ;
    %wait E_000001fc045c6ff0;
    %load/vec4 v000001fc045d3100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc045c7bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc045d31a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fc0458cdb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc045c6a80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc045c7bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc045d31a0_0, 0;
    %load/vec4 v000001fc045d3b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc045c7bd0_0, 0;
    %load/vec4 v000001fc045c9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000001fc045ca8e0_0;
    %assign/vec4 v000001fc045c6a80_0, 0;
T_3.6 ;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc045d31a0_0, 0;
    %load/vec4 v000001fc0458ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %ix/getv 4, v000001fc045c6a80_0;
    %load/vec4a v000001fc045dd4d0, 4;
    %assign/vec4 v000001fc0458cdb0_0, 0;
T_3.8 ;
    %jmp T_3.5;
T_3.4 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fc045c97c0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001fc045d3830_0;
    %inv;
    %store/vec4 v000001fc045d3830_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fc045c97c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc045d3830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc045d3330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc045d3790_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fc045d3fb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc045d3d30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc045d3330_0, 0, 1;
    %wait E_000001fc045c75f0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fc045d3fb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc045d3790_0, 0, 1;
T_5.0 ;
    %load/vec4 v000001fc045d3790_0;
    %load/vec4 v000001fc045d36f0_0;
    %and;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_000001fc045c7270;
    %jmp T_5.0;
T_5.1 ;
    %wait E_000001fc045c75f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc045d3790_0, 0, 1;
    %vpi_call 2 59 "$display", "[%0t] Address handshake complete", $time {0 0 0};
    %pushi/vec4 3, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fc045c75f0;
    %load/vec4 v000001fc045d3dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %vpi_call 2 67 "$display", "[%0t] rvalid=1, rready=0 \342\206\222 NO DATA TRANSFER (correct)", $time {0 0 0};
T_5.4 ;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %wait E_000001fc045c75f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc045d3d30_0, 0, 1;
T_5.6 ;
    %load/vec4 v000001fc045d3dd0_0;
    %load/vec4 v000001fc045d3d30_0;
    %and;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.7, 6;
    %wait E_000001fc045c6f30;
    %jmp T_5.6;
T_5.7 ;
    %wait E_000001fc045c75f0;
    %vpi_call 2 80 "$display", "[%0t] READ HANDSHAKE OCCURRED", $time {0 0 0};
    %vpi_call 2 81 "$display", "[%0t] READ DATA = %h", $time, v000001fc045d38d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc045d3d30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001fc045c75f0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v000001fc045d36f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %vpi_call 2 91 "$display", "[%0t] Returned to IDLE (FSM correct)", $time {0 0 0};
T_5.10 ;
    %delay 20000, 0;
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001fc045c97c0;
T_6 ;
    %vpi_call 2 99 "$dumpfile", "axi4_read_fsm.vcd" {0 0 0};
    %vpi_call 2 100 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fc045c97c0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_axi4_read.v";
    "axi4_read.v";
