%TF.GenerationSoftware,KiCad,Pcbnew,7.0.8*%
%TF.CreationDate,2024-04-02T14:21:28+02:00*%
%TF.ProjectId,Expansion_Card_Retrofit,45787061-6e73-4696-9f6e-5f436172645f,X1*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L4,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.8) date 2024-04-02 14:21:28*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,SMDPad,CuDef*%
%ADD10R,0.380000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD11R,0.700000X1.150000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14R,1.500000X1.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.050000X-0.050000X0.387500X-0.050000X-0.387500X0.050000X-0.387500X0.050000X0.387500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16RoundRect,0.050000X-0.387500X0.050000X-0.387500X-0.050000X0.387500X-0.050000X0.387500X0.050000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,3.200000X3.200000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.125000X-0.125000X0.250000X-0.125000X-0.250000X0.125000X-0.250000X0.125000X0.250000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19R,4.300000X3.400000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,P1,B1,GND*%
%TO.N,GND*%
X142750000Y-129040000D03*
%TO.P,P1,B2*%
%TO.N,N/C*%
X142250000Y-129040000D03*
%TO.P,P1,B3*%
X141750000Y-129040000D03*
%TO.P,P1,B4,VBUS*%
%TO.N,VBUS*%
X141250000Y-129040000D03*
%TO.P,P1,B5,VCONN*%
%TO.N,unconnected-(P1-VCONN-PadB5)*%
X140750000Y-129040000D03*
%TO.P,P1,B8*%
%TO.N,N/C*%
X139250000Y-129040000D03*
%TO.P,P1,B9,VBUS*%
%TO.N,VBUS*%
X138750000Y-129040000D03*
%TO.P,P1,B10*%
%TO.N,N/C*%
X138250000Y-129040000D03*
%TO.P,P1,B11*%
X137750000Y-129040000D03*
%TO.P,P1,B12,GND*%
%TO.N,GND*%
X137250000Y-129040000D03*
D11*
%TO.P,P1,S1,SHIELD*%
X143420000Y-129880000D03*
%TD*%
D12*
%TO.P,J1,1,Pin_1*%
%TO.N,GPIO2*%
X107150000Y-87375000D03*
D13*
%TO.P,J1,2,Pin_2*%
%TO.N,GPIO3*%
X107150000Y-89915000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,GPIO4*%
X109690000Y-87375000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,GPIO5*%
X109690000Y-89915000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,GND*%
X112230000Y-87375000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,GPIO_ADC0*%
X112230000Y-89915000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,GPIO_ADC1*%
X114770000Y-87375000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,GND*%
X114770000Y-89915000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,+3V3*%
X117310000Y-87375000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,VBUS*%
X117310000Y-89915000D03*
%TD*%
D10*
%TO.P,P1,B1*%
%TO.N,GND*%
X143050000Y-87090000D03*
%TO.P,P1,B2*%
%TO.N,N/C*%
X142550000Y-87090000D03*
%TO.P,P1,B3*%
X142050000Y-87090000D03*
%TO.P,P1,B4*%
%TO.N,VBUS*%
X141550000Y-87090000D03*
%TO.P,P1,B5*%
%TO.N,N/C*%
X141050000Y-87090000D03*
%TO.P,P1,B8*%
X139550000Y-87090000D03*
%TO.P,P1,B9*%
%TO.N,VBUS*%
X139050000Y-87090000D03*
%TO.P,P1,B10*%
%TO.N,N/C*%
X138550000Y-87090000D03*
%TO.P,P1,B11*%
X138050000Y-87090000D03*
%TO.P,P1,B12*%
%TO.N,GND*%
X137550000Y-87090000D03*
D11*
%TO.P,P1,S1*%
X143720000Y-87930000D03*
%TD*%
D14*
%TO.P,TP2,1,1*%
%TO.N,GND*%
X134450000Y-128300000D03*
%TD*%
%TO.P,TP4,1,1*%
%TO.N,GND*%
X145550000Y-128300000D03*
%TD*%
D15*
%TO.P,U2,1,IOVDD*%
%TO.N,/Development Board Section/3V3_DEV*%
X113712500Y-74712500D03*
%TO.P,U2,2,GPIO0*%
%TO.N,UART1_RX*%
X114112500Y-74712500D03*
%TO.P,U2,3,GPIO1*%
%TO.N,UART1_TX*%
X114512500Y-74712500D03*
%TO.P,U2,4,GPIO2*%
%TO.N,GPIO2*%
X114912500Y-74712500D03*
%TO.P,U2,5,GPIO3*%
%TO.N,GPIO3*%
X115312500Y-74712500D03*
%TO.P,U2,6,GPIO4*%
%TO.N,GPIO4*%
X115712500Y-74712500D03*
%TO.P,U2,7,GPIO5*%
%TO.N,GPIO5*%
X116112500Y-74712500D03*
%TO.P,U2,8,GPIO6*%
%TO.N,unconnected-(U2-GPIO6-Pad8)*%
X116512500Y-74712500D03*
%TO.P,U2,9,GPIO7*%
%TO.N,unconnected-(U2-GPIO7-Pad9)*%
X116912500Y-74712500D03*
%TO.P,U2,10,IOVDD*%
%TO.N,/Development Board Section/3V3_DEV*%
X117312500Y-74712500D03*
%TO.P,U2,11,GPIO8*%
%TO.N,unconnected-(U2-GPIO8-Pad11)*%
X117712500Y-74712500D03*
%TO.P,U2,12,GPIO9*%
%TO.N,unconnected-(U2-GPIO9-Pad12)*%
X118112500Y-74712500D03*
%TO.P,U2,13,GPIO10*%
%TO.N,unconnected-(U2-GPIO10-Pad13)*%
X118512500Y-74712500D03*
%TO.P,U2,14,GPIO11*%
%TO.N,unconnected-(U2-GPIO11-Pad14)*%
X118912500Y-74712500D03*
D16*
%TO.P,U2,15,GPIO12*%
%TO.N,unconnected-(U2-GPIO12-Pad15)*%
X119750000Y-75550000D03*
%TO.P,U2,16,GPIO13*%
%TO.N,unconnected-(U2-GPIO13-Pad16)*%
X119750000Y-75950000D03*
%TO.P,U2,17,GPIO14*%
%TO.N,unconnected-(U2-GPIO14-Pad17)*%
X119750000Y-76350000D03*
%TO.P,U2,18,GPIO15*%
%TO.N,unconnected-(U2-GPIO15-Pad18)*%
X119750000Y-76750000D03*
%TO.P,U2,19,TESTEN*%
%TO.N,GND*%
X119750000Y-77150000D03*
%TO.P,U2,20,XIN*%
%TO.N,XIN*%
X119750000Y-77550000D03*
%TO.P,U2,21,XOUT*%
%TO.N,XOUT*%
X119750000Y-77950000D03*
%TO.P,U2,22,IOVDD*%
%TO.N,/Development Board Section/3V3_DEV*%
X119750000Y-78350000D03*
%TO.P,U2,23,DVDD*%
%TO.N,+1V1*%
X119750000Y-78750000D03*
%TO.P,U2,24,SWCLK*%
%TO.N,SWCLK*%
X119750000Y-79150000D03*
%TO.P,U2,25,SWD*%
%TO.N,SWDIO*%
X119750000Y-79550000D03*
%TO.P,U2,26,RUN*%
%TO.N,unconnected-(U2-RUN-Pad26)*%
X119750000Y-79950000D03*
%TO.P,U2,27,GPIO16*%
%TO.N,unconnected-(U2-GPIO16-Pad27)*%
X119750000Y-80350000D03*
%TO.P,U2,28,GPIO17*%
%TO.N,unconnected-(U2-GPIO17-Pad28)*%
X119750000Y-80750000D03*
D15*
%TO.P,U2,29,GPIO18*%
%TO.N,unconnected-(U2-GPIO18-Pad29)*%
X118912500Y-81587500D03*
%TO.P,U2,30,GPIO19*%
%TO.N,unconnected-(U2-GPIO19-Pad30)*%
X118512500Y-81587500D03*
%TO.P,U2,31,GPIO20*%
%TO.N,unconnected-(U2-GPIO20-Pad31)*%
X118112500Y-81587500D03*
%TO.P,U2,32,GPIO21*%
%TO.N,unconnected-(U2-GPIO21-Pad32)*%
X117712500Y-81587500D03*
%TO.P,U2,33,IOVDD*%
%TO.N,/Development Board Section/3V3_DEV*%
X117312500Y-81587500D03*
%TO.P,U2,34,GPIO22*%
%TO.N,unconnected-(U2-GPIO22-Pad34)*%
X116912500Y-81587500D03*
%TO.P,U2,35,GPIO23*%
%TO.N,unconnected-(U2-GPIO23-Pad35)*%
X116512500Y-81587500D03*
%TO.P,U2,36,GPIO24*%
%TO.N,unconnected-(U2-GPIO24-Pad36)*%
X116112500Y-81587500D03*
%TO.P,U2,37,GPIO25*%
%TO.N,LED_EN*%
X115712500Y-81587500D03*
%TO.P,U2,38,GPIO26_ADC0*%
%TO.N,GPIO_ADC0*%
X115312500Y-81587500D03*
%TO.P,U2,39,GPIO27_ADC1*%
%TO.N,GPIO_ADC1*%
X114912500Y-81587500D03*
%TO.P,U2,40,GPIO28_ADC2*%
%TO.N,unconnected-(U2-GPIO28_ADC2-Pad40)*%
X114512500Y-81587500D03*
%TO.P,U2,41,GPIO29_ADC3*%
%TO.N,/Development Board Section/GPIO_ADC3*%
X114112500Y-81587500D03*
%TO.P,U2,42,IOVDD*%
%TO.N,/Development Board Section/3V3_DEV*%
X113712500Y-81587500D03*
D16*
%TO.P,U2,43,ADC_AVDD*%
%TO.N,/Development Board Section/ADC_VREF*%
X112875000Y-80750000D03*
%TO.P,U2,44,VREG_IN*%
%TO.N,/Development Board Section/3V3_DEV*%
X112875000Y-80350000D03*
%TO.P,U2,45,VREG_VOUT*%
%TO.N,+1V1*%
X112875000Y-79950000D03*
%TO.P,U2,46,USB_DM*%
%TO.N,Net-(U2-USB_DM)*%
X112875000Y-79550000D03*
%TO.P,U2,47,USB_DP*%
%TO.N,Net-(U2-USB_DP)*%
X112875000Y-79150000D03*
%TO.P,U2,48,USB_VDD*%
%TO.N,/Development Board Section/3V3_DEV*%
X112875000Y-78750000D03*
%TO.P,U2,49,IOVDD*%
X112875000Y-78350000D03*
%TO.P,U2,50,DVDD*%
%TO.N,+1V1*%
X112875000Y-77950000D03*
%TO.P,U2,51,QSPI_SD3*%
%TO.N,/Development Board Section/QSPI_SD3*%
X112875000Y-77550000D03*
%TO.P,U2,52,QSPI_SCLK*%
%TO.N,/Development Board Section/QSPI_SCLK*%
X112875000Y-77150000D03*
%TO.P,U2,53,QSPI_SD0*%
%TO.N,/Development Board Section/QSPI_SD0*%
X112875000Y-76750000D03*
%TO.P,U2,54,QSPI_SD2*%
%TO.N,/Development Board Section/QSPI_SD2*%
X112875000Y-76350000D03*
%TO.P,U2,55,QSPI_SD1*%
%TO.N,/Development Board Section/QSPI_SD1*%
X112875000Y-75950000D03*
%TO.P,U2,56,QSPI_SS*%
%TO.N,/Development Board Section/QSPI_SS*%
X112875000Y-75550000D03*
D17*
%TO.P,U2,57,GND*%
%TO.N,GND*%
X116312500Y-78150000D03*
%TD*%
D14*
%TO.P,TP4,1*%
%TO.N,GND*%
X146000000Y-86050000D03*
%TD*%
%TO.P,TP2,1*%
%TO.N,GND*%
X134600000Y-86050000D03*
%TD*%
D18*
%TO.P,U3,1,~{CS}*%
%TO.N,/Development Board Section/QSPI_SS*%
X163595000Y-80550000D03*
%TO.P,U3,2,DO(IO1)*%
%TO.N,/Development Board Section/QSPI_SD1*%
X164865000Y-80550000D03*
%TO.P,U3,3,IO2*%
%TO.N,/Development Board Section/QSPI_SD2*%
X166135000Y-80550000D03*
%TO.P,U3,4,GND*%
%TO.N,GND*%
X167405000Y-80550000D03*
%TO.P,U3,5,DI(IO0)*%
%TO.N,/Development Board Section/QSPI_SD0*%
X167405000Y-85950000D03*
%TO.P,U3,6,CLK*%
%TO.N,/Development Board Section/QSPI_SCLK*%
X166135000Y-85950000D03*
%TO.P,U3,7,IO3*%
%TO.N,/Development Board Section/QSPI_SD3*%
X164865000Y-85950000D03*
%TO.P,U3,8,VCC*%
%TO.N,+3V3*%
X163595000Y-85950000D03*
D19*
%TO.P,U3,9,EP*%
%TO.N,unconnected-(U3-EP-Pad9)*%
X165500000Y-83250000D03*
%TD*%
M02*
