//1752149 å´å­ï¿?? è®¡ä¸€
`timescale 1ns / 1ns

module register(
    input clk, 
    input rst, 
    input ena, 
    input [31:0] data_in, 
    output [31:0] data_out 
    );

    reg [31:0] data;

    always @ (negedge clk or posedge rst)
    begin
        if(rst == 1) begin
            data <= 0;
        end

        else begin
            if(ena == 1) begin
                data <= data_in;
            end
        end
    end
    
    assign data_out = data;

endmodule