{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 17 11:57:38 2012 " "Info: Processing started: Wed Oct 17 11:57:38 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off M2FS-Data-Formatter -c M2FS-Data-Formatter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off M2FS-Data-Formatter -c M2FS-Data-Formatter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "M2FS-Data-Formatter EP3C40F324C8 " "Info (119006): Selected device EP3C40F324C8 for design \"M2FS-Data-Formatter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll " "Info (15575): None of the inputs fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_1 " "Info (15574): Input \"LVDS_CHANNEL_1\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1200 1440 1616 1216 "LVDS_CHANNEL_1" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_2 " "Info (15574): Input \"LVDS_CHANNEL_2\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1144 1440 1616 1160 "LVDS_CHANNEL_2" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_3 " "Info (15574): Input \"LVDS_CHANNEL_3\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1088 1440 1616 1104 "LVDS_CHANNEL_3" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_4 " "Info (15574): Input \"LVDS_CHANNEL_4\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1032 1440 1616 1048 "LVDS_CHANNEL_4" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_5 " "Info (15574): Input \"LVDS_CHANNEL_5\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 976 1440 1616 992 "LVDS_CHANNEL_5" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_6 " "Info (15574): Input \"LVDS_CHANNEL_6\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 920 1440 1616 936 "LVDS_CHANNEL_6" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_7 " "Info (15574): Input \"LVDS_CHANNEL_7\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 864 1440 1616 880 "LVDS_CHANNEL_7" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_8 " "Info (15574): Input \"LVDS_CHANNEL_8\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 808 1440 1616 824 "LVDS_CHANNEL_8" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_3 " "Info (15574): Input \"LVDS_CHANNEL_3\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1088 1440 1616 1104 "LVDS_CHANNEL_3" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_4 " "Info (15574): Input \"LVDS_CHANNEL_4\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1032 1440 1616 1048 "LVDS_CHANNEL_4" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_5 " "Info (15574): Input \"LVDS_CHANNEL_5\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 976 1440 1616 992 "LVDS_CHANNEL_5" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_6 " "Info (15574): Input \"LVDS_CHANNEL_6\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 920 1440 1616 936 "LVDS_CHANNEL_6" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_7 " "Info (15574): Input \"LVDS_CHANNEL_7\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 864 1440 1616 880 "LVDS_CHANNEL_7" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_8 " "Info (15574): Input \"LVDS_CHANNEL_8\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 808 1440 1616 824 "LVDS_CHANNEL_8" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_1 " "Info (15574): Input \"LVDS_CHANNEL_1\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1200 1440 1616 1216 "LVDS_CHANNEL_1" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll LVDS_CHANNEL_2 " "Info (15574): Input \"LVDS_CHANNEL_2\" that is fed by the compensated output clock of PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1144 1440 1616 1160 "LVDS_CHANNEL_2" "" } } } } { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "" 0 -1}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } } { "altlvds_rx.tdf" "" { Text "c:/programdata/altera/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "altlvds_rx0.vhd" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/altlvds_rx0.vhd" 122 0 0 } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 960 1928 2136 1056 "inst1" "" } } } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll Cyclone III PLL " "Info (15535): Implemented PLL \"altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock 1 2 -90 -6250 " "Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of -90 degrees (-6250 ps) for altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 178 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 8 -23 -6250 " "Info (15099): Implementing clock multiplication of 1, clock division of 8, and phase shift of -23 degrees (-6250 ps) for altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 172 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 331 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Info (15535): Implemented PLL \"altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altpll0_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altpll0_altpll.v" 77 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324C8 " "Info (176445): Device EP3C25F324C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 167 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 170 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 169 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 168 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCEO~" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 171 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "16 " "Warning (176674): Following 16 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "START_A START_A(n) " "Warning (176118): Pin \"START_A\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"START_A(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { START_A } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_A" } { 0 "START_A(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1720 1608 1784 1736 "START_A" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 103 6069 6992 0} { 0 { 0 ""} 0 163 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { START_A(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_A(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "START_B START_B(n) " "Warning (176118): Pin \"START_B\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"START_B(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { START_B } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_B" } { 0 "START_B(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1768 1608 1784 1784 "START_B" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 104 6069 6992 0} { 0 { 0 ""} 0 164 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { START_B(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_B(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "SYS_CLK2 SYS_CLK2(n) " "Warning (176118): Pin \"SYS_CLK2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"SYS_CLK2(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { SYS_CLK2 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK2" } { 0 "SYS_CLK2(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1904 2552 2728 1920 "SYS_CLK2" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 107 6069 6992 0} { 0 { 0 ""} 0 166 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { SYS_CLK2(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "SYS_CLK1 SYS_CLK1(n) " "Warning (176118): Pin \"SYS_CLK1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"SYS_CLK1(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { SYS_CLK1 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYS_CLK1" } { 0 "SYS_CLK1(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1824 2552 2728 1840 "SYS_CLK1" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 108 6069 6992 0} { 0 { 0 ""} 0 165 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { SYS_CLK1(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYS_CLK1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "FRAME_CLK_OUT_B FRAME_CLK_OUT_B(n) " "Warning (176118): Pin \"FRAME_CLK_OUT_B\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"FRAME_CLK_OUT_B(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { FRAME_CLK_OUT_B } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FRAME_CLK_OUT_B" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 2248 1600 1800 2264 "FRAME_CLK_OUT_B" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRAME_CLK_OUT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 92 6069 6992 0} { 0 { 0 ""} 0 427 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { FRAME_CLK_OUT_B(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRAME_CLK_OUT_B(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "FRAME_CLK_OUT_A FRAME_CLK_OUT_A(n) " "Warning (176118): Pin \"FRAME_CLK_OUT_A\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"FRAME_CLK_OUT_A(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { FRAME_CLK_OUT_A } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FRAME_CLK_OUT_A" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 2184 1592 1800 2200 "FRAME_CLK_OUT_A" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRAME_CLK_OUT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 94 6069 6992 0} { 0 { 0 ""} 0 428 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { FRAME_CLK_OUT_A(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRAME_CLK_OUT_A(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DATA_CLK_OUT_A DATA_CLK_OUT_A(n) " "Warning (176118): Pin \"DATA_CLK_OUT_A\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DATA_CLK_OUT_A(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_A } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_CLK_OUT_A" } { 0 "DATA_CLK_OUT_A(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 2072 1608 1800 2088 "DATA_CLK_OUT_A" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 96 6069 6992 0} { 0 { 0 ""} 0 153 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_A(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_A(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "DATA_CLK_OUT_B DATA_CLK_OUT_B(n) " "Warning (176118): Pin \"DATA_CLK_OUT_B\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"DATA_CLK_OUT_B(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_B } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_CLK_OUT_B" } { 0 "DATA_CLK_OUT_B(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 2120 1608 1800 2136 "DATA_CLK_OUT_B" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 98 6069 6992 0} { 0 { 0 ""} 0 154 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { DATA_CLK_OUT_B(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_CLK_OUT_B(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_8 LVDS_CHANNEL_8(n) " "Warning (176118): Pin \"LVDS_CHANNEL_8\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_8(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_8 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_8" } { 0 "LVDS_CHANNEL_8(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 808 1440 1616 824 "LVDS_CHANNEL_8" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 145 6069 6992 0} { 0 { 0 ""} 0 162 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_8(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_8(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_7 LVDS_CHANNEL_7(n) " "Warning (176118): Pin \"LVDS_CHANNEL_7\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_7(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_7 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_7" } { 0 "LVDS_CHANNEL_7(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 864 1440 1616 880 "LVDS_CHANNEL_7" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 146 6069 6992 0} { 0 { 0 ""} 0 161 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_7(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_7(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_6 LVDS_CHANNEL_6(n) " "Warning (176118): Pin \"LVDS_CHANNEL_6\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_6(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_6 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_6" } { 0 "LVDS_CHANNEL_6(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 920 1440 1616 936 "LVDS_CHANNEL_6" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 147 6069 6992 0} { 0 { 0 ""} 0 160 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_6(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_6(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_5 LVDS_CHANNEL_5(n) " "Warning (176118): Pin \"LVDS_CHANNEL_5\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_5(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_5 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_5" } { 0 "LVDS_CHANNEL_5(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 976 1440 1616 992 "LVDS_CHANNEL_5" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 148 6069 6992 0} { 0 { 0 ""} 0 159 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_5(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_5(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_4 LVDS_CHANNEL_4(n) " "Warning (176118): Pin \"LVDS_CHANNEL_4\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_4(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_4 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_4" } { 0 "LVDS_CHANNEL_4(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1032 1440 1616 1048 "LVDS_CHANNEL_4" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 149 6069 6992 0} { 0 { 0 ""} 0 158 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_4(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_4(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_3 LVDS_CHANNEL_3(n) " "Warning (176118): Pin \"LVDS_CHANNEL_3\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_3(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_3 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_3" } { 0 "LVDS_CHANNEL_3(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1088 1440 1616 1104 "LVDS_CHANNEL_3" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 150 6069 6992 0} { 0 { 0 ""} 0 157 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_3(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_3(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_1 LVDS_CHANNEL_1(n) " "Warning (176118): Pin \"LVDS_CHANNEL_1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_1(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_1 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_1" } { 0 "LVDS_CHANNEL_1(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1200 1440 1616 1216 "LVDS_CHANNEL_1" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 151 6069 6992 0} { 0 { 0 ""} 0 155 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_1(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "LVDS_CHANNEL_2 LVDS_CHANNEL_2(n) " "Warning (176118): Pin \"LVDS_CHANNEL_2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"LVDS_CHANNEL_2(n)\"" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_2 } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "LVDS_CHANNEL_2" } { 0 "LVDS_CHANNEL_2(n)" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 1144 1440 1616 1160 "LVDS_CHANNEL_2" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 152 6069 6992 0} { 0 { 0 ""} 0 156 6069 6992 0}  }  } } { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { LVDS_CHANNEL_2(n) } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { LVDS_CHANNEL_2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 82 " "Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 82 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FRAME_CLK_OUT_B " "Info (169086): Pin FRAME_CLK_OUT_B not assigned to an exact location on the device" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { FRAME_CLK_OUT_B } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FRAME_CLK_OUT_B" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 2248 1600 1800 2264 "FRAME_CLK_OUT_B" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRAME_CLK_OUT_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 92 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FRAME_CLK_OUT_A " "Info (169086): Pin FRAME_CLK_OUT_A not assigned to an exact location on the device" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { FRAME_CLK_OUT_A } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FRAME_CLK_OUT_A" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 2184 1592 1800 2200 "FRAME_CLK_OUT_A" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FRAME_CLK_OUT_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 94 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst115\|2\|combout " "Warning (335094): Node \"inst115\|2\|combout\" is a latch" {  } { { "74137.bdf" "" { Schematic "c:/programdata/altera/quartus/libraries/others/maxplus2/74137.bdf" { { 152 264 328 232 "2" "" } } } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "M2FS-Data-Formatter.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'M2FS-Data-Formatter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info (332144): No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -rise_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_FLD\}\] -fall_to \[get_clocks \{Vsync\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -rise_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CAM_CLKA\}\] -fall_to \[get_clocks \{CAM_FLD\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250 " "Warning (332056): Clock: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 12.500 found on PLL node: inst99\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 6.250" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 331 -1 0 } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 217 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_1) " "Info (176353): Automatically promoted node altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altlvds_rx0_lvds_rx.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altlvds_rx0_lvds_rx.v" 331 -1 0 } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "altlvds_rx0:inst1\|altlvds_rx:ALTLVDS_RX_component\|altlvds_rx0_lvds_rx:auto_generated\|fast_clock" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|fast_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 217 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info (176353): Automatically promoted node altpll0:inst99\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/db/altpll0_altpll.v" 77 -1 0 } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst99|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 245 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y33 X10_Y43 " "Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CMOS_OE a permanently enabled " "Info (169065): Pin CMOS_OE has a permanently enabled output enable" {  } { { "c:/programdata/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/quartus/bin/pin_planner.ppl" { CMOS_OE } } } { "c:/programdata/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CMOS_OE" } } } } { "M2FS-Data-Formatter.bdf" "" { Schematic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/M2FS-Data-Formatter.bdf" { { 904 736 912 920 "CMOS_OE" "" } } } } { "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMOS_OE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/alanb/Documents/GitHub/M2FS-Data-Formatter/" { { 0 { 0 ""} 0 144 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Info: Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 17 11:57:48 2012 " "Info: Processing ended: Wed Oct 17 11:57:48 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
