*******************************************************************

  Operator    [gopDDRCPHY]
  
  Author      [yqtan]

  Abstract    []

  Revision History:

 ********************************************************************************/
gate
operator gopDDRCPHY
{
    parameter
    (
        bit TEST_PATTERN2[31:0] = 32'h00000000,
        bit TEST_PATTERN3[31:0] = 32'h00000000,
        bit T200US[16:0] = 17'h0,
        bit MR0_DDR3[15:0] = 16'h1108,
        bit MR1_DDR3[15:0] = 16'h0001,
        bit MR2_DDR3[15:0] = 16'h0000,
        bit MR3_DDR3[15:0] = 16'h0000,
        bit MR_DDR2[15:0] = 16'h0100,
        bit EMR1_DDR2[15:0] = 16'h0401,
        bit EMR2_DDR2[15:0] = 16'h0000,
        bit EMR3_DDR2[15:0] = 16'h0000,
        bit MR_LPDDR[15:0] = 16'h0003,
        bit EMR_LPDDR[15:0] = 16'h0000,

        bit TMRD[1:0] = 2'h0,
        bit TMOD[2:0] = 3'h0,
        bit TZQINIT[9:0] = 10'h0,
        bit TXPR[3:0] = 4'h0,
        bit TRP[2:0] = 3'h0,
        bit TRFC[7:0] = 8'h0,
        string WL_EN = "FALSE",
        string DDR_TYPE = "DDR3",
        string DATA_WIDTH = "16BIT",
        bit DQS_GATE_MODE[1:0] = 2'b00,
        string WRDATA_PATH_ADJ = "FALSE",
        string CTRL_PATH_ADJ = "FALSE",
        bit WL_MAX_STEP[7:0] = 8'b00000000,
        bit WL_MAX_CHECK[4:0] = 5'b00000,
        string MAN_WRLVL_DQS_L = "FALSE",
        string MAN_WRLVL_DQS_H = "FALSE",
        bit WL_CTRL_L[2:0] = 3'b000,
        bit WL_CTRL_H[2:0] = 3'b000,
        bit INIT_READ_CLK_CTRL[1:0] = 2'b00,
        bit INIT_READ_CLK_CTRL_H[1:0] = 2'b00,
        bit INIT_SLIP_STEP[3:0] = 4'b0000,
        bit INIT_SLIP_STEP_H[3:0] = 4'b0000,
        string FORCE_READ_CLK_CTRL_L = "FALSE",
        string FORCE_READ_CLK_CTRL_H = "FALSE",
        string STOP_WITH_ERROR = "TRUE",
        bit DQGT_DEBUG = 1'b0,
        bit WRITE_DEBUG = 1'b0,
        bit RDEL_ADJ_MAX_RANG[4:0] = 5'b00000,
        bit MIN_DQSI_WIN[3:0] = 4'b0000,
        bit INIT_SAMP_POSITION[7:0] = 8'b00000000,
        bit INIT_SAMP_POSITION_H[7:0] = 8'b00000000,
        string FORCE_SAMP_POSITION_L = "FALSE",
        string FORCE_SAMP_POSITION_H = "FALSE",
        bit RDEL_RD_CNT[18:0] = 19'b0000000000000000000,
        bit T400NS[6:0] = 7'h0,
        bit T_LPDDR[8:0] = 9'b000000000,
        bit REF_CNT[7:0] = 8'b00000000,
        string APB_VLD = "FALSE",
        bit TEST_PATTERN1[127:0] = 128'h0000ffff0000ffff0000ffff0000ffff,
        string TRAIN_RST_TYPE = "FALSE",
        bit TXS[7:0] = 8'b00000000,
        bit WL_SETTING = 1'b0,
        bit WCLK_DEL_SEL = 1'b1,
        bit INIT_WRLVL_STEP_L[7:0] = 8'h0,
        bit INIT_WRLVL_STEP_H[7:0] = 8'h0
    );

    port
    (
        input SRB_CORE_CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input CORE_DDRC_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input ARESET_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input ACLK_0 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input AWID_0[7:0],
        input AWADDR_0[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="9=GCLK|RCLK;28=GCLK|RCLK;8=RST;27=RST;3=CE;22=CE"*/,
        input AWLEN_0[7:0],
        input AWSIZE_0[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="1=CE"*/,
        input AWBURST_0[1:0],
        input AWLOCK_0,
        input AWVALID_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        output AWREADY_0,
        input AWURGENT_0,
        input AWPOISON_0,
        input WDATA_0[127:0] /*pragma PAP_ARC_GOP_CTRL_PIN="13=GCLK|RCLK;32=GCLK|RCLK;51=GCLK|RCLK;70=GCLK|RCLK;106=GCLK|RCLK;125=GCLK|RCLK;12=RST;31=RST;50=RST;69=RST;105=RST;124=RST;7=CE;26=CE;45=CE;64=CE;83=CE;100=CE;119=CE"*/,
        input WSTRB_0[15:0],
        input WLAST_0 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input WVALID_0,
        output WREADY_0,
        output BID_0[7:0],
        output BRESP_0[1:0],
        output BVALID_0,
        input BREADY_0,
        input ARID_0[7:0],
        input ARADDR_0[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="8=GCLK|RCLK;27=GCLK|RCLK;7=RST;26=RST;2=CE;21=CE"*/,
        input ARLEN_0[7:0],
        input ARSIZE_0[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=CE"*/,
        input ARBURST_0[1:0],
        input ARLOCK_0 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input ARVALID_0 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        output ARREADY_0,
        input ARPOISON_0,
        output RID_0[7:0],
        output RDATA_0[127:0],
        output RRESP_0[1:0],
        output RLAST_0,
        output RVALID_0,
        input RREADY_0,
        input ARURGENT_0,
        output RAQ_PUSH_0,
        output RAQ_SPLIT_0,
        output WAQ_PUSH_0,
        output WAQ_SPLIT_0,
        input ARESET_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input ACLK_1 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input AWID_1[7:0],
        input AWADDR_1[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="9=GCLK|RCLK;28=GCLK|RCLK;8=RST;27=RST;3=CE;22=CE"*/,
        input AWLEN_1[7:0],
        input AWSIZE_1[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="1=CE"*/,
        input AWBURST_1[1:0],
        input AWLOCK_1,
        input AWVALID_1 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        output AWREADY_1,
        input AWURGENT_1,
        input AWPOISON_1,
        input WDATA_1[63:0] /*pragma PAP_ARC_GOP_CTRL_PIN="13=GCLK|RCLK;49=GCLK|RCLK;12=RST;48=RST;7=CE;26=CE;43=CE;62=CE"*/,
        input WSTRB_1[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=GCLK|RCLK;3=RST"*/,
        input WLAST_1,
        input WVALID_1,
        output WREADY_1,
        output BID_1[7:0],
        output BRESP_1[1:0],
        output BVALID_1,
        input BREADY_1,
        input ARID_1[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="6=CE"*/,
        input ARADDR_1[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=GCLK|RCLK;23=GCLK|RCLK;3=RST;22=RST;17=CE"*/,
        input ARLEN_1[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=CE"*/,
        input ARSIZE_1[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="2=GCLK|RCLK;1=RST;3=CE;22=CE"*/,
        input ARBURST_1[1:0],
        input ARLOCK_1,
        input ARVALID_1,
        output ARREADY_1,
        input ARPOISON_1,
        output RID_1[7:0],
        output RDATA_1[63:0],
        output RRESP_1[1:0],
        output RLAST_1,
        output RVALID_1,
        input RREADY_1,
        input ARURGENT_1,
        output RAQ_PUSH_1,
        output RAQ_SPLIT_1,
        output WAQ_PUSH_1,
        output WAQ_SPLIT_1,
        input ARESET_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input ACLK_2 /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input AWID_2[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="1=GCLK|RCLK;0=RST"*/,
        input AWADDR_2[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="28=RST;6=CE;23=CE"*/,
        input AWLEN_2[7:0],
        input AWSIZE_2[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="1=CE"*/,
        input AWBURST_2[1:0],
        input AWLOCK_2,
        input AWVALID_2 /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        output AWREADY_2,
        input AWURGENT_2,
        input AWPOISON_2,
        input WDATA_2[63:0] /*pragma PAP_ARC_GOP_CTRL_PIN="13=GCLK|RCLK;32=GCLK|RCLK;12=RST;31=RST;7=CE;26=CE;45=CE;62=CE"*/,
        input WSTRB_2[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=GCLK|RCLK;3=RST;10=CE"*/,
        input WLAST_2,
        input WVALID_2,
        output WREADY_2,
        output BID_2[7:0],
        output BRESP_2[1:0],
        output BVALID_2,
        input BREADY_2,
        input ARID_2[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="6=CE"*/,
        input ARADDR_2[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=GCLK|RCLK;23=GCLK|RCLK;3=RST;22=RST;17=CE"*/,
        input ARLEN_2[7:0] /*pragma PAP_ARC_GOP_CTRL_PIN="4=CE"*/,
        input ARSIZE_2[2:0] /*pragma PAP_ARC_GOP_CTRL_PIN="2=GCLK|RCLK;1=RST;6=CE;23=CE"*/,
        input ARBURST_2[1:0],
        input ARLOCK_2,
        input ARVALID_2,
        output ARREADY_2,
        input ARPOISON_2,
        output RID_2[7:0],
        output RDATA_2[63:0],
        output RRESP_2[1:0],
        output RLAST_2,
        output RVALID_2,
        input RREADY_2,
        input ARURGENT_2,
        output RAQ_PUSH_2,
        output RAQ_SPLIT_2,
        output WAQ_PUSH_2,
        output WAQ_SPLIT_2,
        input AWQOS_0[3:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=GCLK|RCLK"*/,
        input ARQOS_0[3:0],
        input AWQOS_1[3:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=GCLK|RCLK"*/,
        input ARQOS_1[3:0],
        input AWQOS_2[3:0] /*pragma PAP_ARC_GOP_CTRL_PIN="0=GCLK|RCLK"*/,
        input ARQOS_2[3:0],
        input CSYSREQ_0,
        output CSYSACK_0,
        output CACTIVE_0,
        input CSYSREQ_1,
        output CSYSACK_1,
        output CACTIVE_1,
        input CSYSREQ_2,
        output CSYSACK_2,
        output CACTIVE_2,
        input CSYSREQ_DDRC,
        output CSYSACK_DDRC,
        output CACTIVE_DDRC,
        input PA_RMASK[2:0],
        input PA_WMASK[2:0],
        //input PCLK,
        //input PRESET,
        input PADDR[11:0],
        //input PWDATA[31:0],
        //input PWRITE,
        input PSEL_C,
        //input PENABLE,
        output PREADY_C,
        output PRDATA_C[31:0],
        output PSLVERR,
        output AWPOISON_INTR_2,
        output ARPOISON_INTR_2,
        output AWPOISON_INTR_1,
        output ARPOISON_INTR_1,
        output AWPOISON_INTR_0,
        output ARPOISON_INTR_0,
        output RAQ_WCOUNT_0[2:0],
        output RAQ_POP_0,
        output WAQ_WCOUNT_0[2:0],
        output WAQ_POP_0,
        output RAQ_WCOUNT_1[2:0],
        output RAQ_POP_1,
        output WAQ_WCOUNT_1[2:0],
        output WAQ_POP_1,
        output RAQ_WCOUNT_2[2:0],
        output RAQ_POP_2,
        output WAQ_WCOUNT_2[2:0],
        output WAQ_POP_2,
        output STAT_DDRC_REG_SELFREF_TYPE[1:0],
        output PERF_HIF_RD_OR_WR,
        output PERF_HIF_WR,
        output PERF_HIF_RD,
        output PERF_HIF_RMW,
        output PERF_HIF_HI_PRI_RD,
        output PERF_DFI_WR_DATA_CYCLES,
        output PERF_DFI_RD_DATA_CYCLES,
        output PERF_HPR_XACT_WHEN_CRITICAL,
        output PERF_LPR_XACT_WHEN_CRITICAL,
        output PERF_WR_XACT_WHEN_CRITICAL,
        output PERF_OP_IS_ACTIVATE,
        output PERF_OP_IS_RD_OR_WR,
        output PERF_OP_IS_RD_ACTIVATE,
        output PERF_OP_IS_RD,
        output PERF_OP_IS_WR,
        output PERF_OP_IS_PRECHARGE,
        output PERF_PRECHARGE_FOR_RDWR,
        output PERF_PRECHARGE_FOR_OTHER,
        output PERF_RDWR_TRANSITIONS,
        output PERF_WRITE_COMBINE,
        output PERF_WAR_HAZARD,
        output PERF_RAW_HAZARD,
        output PERF_WAW_HAZARD,
        output PERF_OP_IS_ENTER_SELFREF,
        output PERF_OP_IS_ENTER_POWERDOWN,
        output PERF_OP_IS_ENTER_DEEPPOWERDOWN,
        output PERF_SELFREF_MODE,
        output PERF_OP_IS_REFRESH,
        output PERF_OP_IS_LOAD_MODE,
        output PERF_OP_IS_ZQCL,
        output PERF_OP_IS_ZQCS,
        output PERF_BANK[2:0],
        output PERF_HPR_REQ_WITH_NOCREDIT,
        output PERF_LPR_REQ_WITH_NOCREDIT,
        output LPR_CREDIT_CNT[6:0],
        output HPR_CREDIT_CNT[6:0],
        output WR_CREDIT_CNT[6:0],
        input SCANMODE_N,
        input SCAN_RESET /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input SCAN_EN /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        output RESTART_H,
        output TST_DONE,
        input DIAG_CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        output FAIL_H,
        input HOLD_L,
        input DEBUGZ,
        output DIAG_SCAN_OUT,
        input TEST_H,
        input BIST_CLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input RST_L /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        
        // ddrphy
        input DDRPHY_UPDATE_TYPE[1:0],
        input DDRPHY_UPDATE_COMP_VAL_L[1:0],
        input DDRPHY_UPDATE_COMP_DIR_L,
        input DDRPHY_UPDATE_COMP_VAL_H[1:0],
        input DDRPHY_UPDATE_COMP_DIR_H,
        input DDRPHY_CLKIN,
        input DDRPHY_RST,
        output DDRPHY_RST_REQ,
        input DDRPHY_RST_ACK,
        input DDRPHY_UPDATE,
        output DDRPHY_UPDATE_DONE,
        input PCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK"*/,
        input PRESET /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        //input PADDR[11:0],
        input PWDATA[31:0] /*pragma PAP_ARC_GOP_CTRL_PIN="23=GCLK|RCLK;22=RST;0=CE;17=CE"*/,
        input PWRITE,
        input PSEL,
        input PENABLE,
        output PREADY,
        output PRDATA[31:0],
        output DDRPHY_GATEI_H,
        output DDRPHY_GATEI_L,
        input DDRPHY_DQ_L[7:0],
        input DDRPHY_DQ_H[7:0],
        input DLL_UPDATE_ACK,
        output DLL_UPDATE_REQ,
        output DDRPHY_WL_STEP_L[7:0],
        output DDRPHY_WL_CTRL_L[2:0],
        output DDRPHY_RDQS_STEP_L[2:0],
        output DDRPHY_DQS_GATE_CTRL_L[1:0],
        output DDRPHY_READ_CLK_CTRL_L[2:0],
        input DDRPHY_WL_OV_L,
        input DDRPHY_DGTS_L,
        input DDRPHY_READ_VALID_L,
        input DDRPHY_DLL_STEP[7:0],
        input DDRPHY_RDEL_OV_L,
        input DDRPHY_RDATA_L[31:0],
        output DDRPHY_WEN_L[15:0],
        output DDRPHY_WDATA_L[31:0],
        output DDRPHY_WDQS_L[3:0],
        output DDRPHY_WDQS_EN_L[1:0],
        output DDRPHY_DM_L[3:0],
        output DDRPHY_WL_STEP_H[7:0],
        output DDRPHY_WL_CTRL_H[2:0],
        output DDRPHY_RDQS_STEP_H[2:0],
        output DDRPHY_DQS_GATE_CTRL_H[1:0],
        output DDRPHY_READ_CLK_CTRL_H[2:0],
        input DDRPHY_WL_OV_H,
        input DDRPHY_DGTS_H,
        input DDRPHY_READ_VALID_H,
        input DDRPHY_RDEL_OV_H,
        output DDRPHY_WEN_H[15:0],
        input DDRPHY_RDATA_H[31:0],
        output DDRPHY_WDATA_H[31:0],
        output DDRPHY_WDQS_H[3:0],
        output DDRPHY_DM_H[3:0],
        output DDRPHY_WDQS_EN_H[1:0],
        output IOL_CE[59:0],
        output IOL_CLK_SYS[59:0],
        output IOL_LRS[59:0],
        output RST_DLL,
        output UPDATE_N,
        output DLL_CLK_INPUT,
        output DLL_FREEZE,
        output DQS_RST[4:0],
        output DQS_RST_TRAINING_N[4:0],
        output DQS_CLK_REGIONAL[4:0],
        output DQS_GATEI[2:0],
        output DQS_WL_STEP[23:0],
        output DQS_WL_CTRL[8:0],
        output DQS_DQS_GATE_CTRL[11:0],
        output DQS_DQS_GATE_CTRL_TF2[3:0],
        output DQS_READ_CLK_CTRL[8:0],
        output DQS_RDEL_CTRL[8:0],
        output IOL_TX_DATA_TF8[103:0],
        output IOL_TX_DATA_TF4[183:0],
        output IOL_TX_DATA_TF7[6:0],
        output IOL_IODLY_CTRL[179:0],
        output IOL_MIPI_SW_DYN_I[59:0],
        output IOL_TS_CTRL_TF4[51:0],
        output IOL_TS_CTRL_TF2[91:0],
        output IOL_TS_CTRL_TF3[2:0],
        output MEM_RST_EN,
        input SRB_RST_DLL /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input DLL_UPDATE_N,
        input SRB_DLL_FREEZE,
        input SRB_IOL_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input SRB_DQS_RST /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input SRB_DQS_RST_TRAINING,
        output DDRPHY_CA_EN[55:0],
        output DDRPHY_ADDR[63:0],
        output DDRPHY_BA[11:0],
        output DDRPHY_CK[3:0],
        output DDRPHY_CKE[3:0],
        output DDRPHY_CS_N[3:0],
        output DDRPHY_RAS_N[3:0],
        output DDRPHY_CAS_N[3:0],
        output DDRPHY_WE_N[3:0],
        output DDRPHY_ODT[3:0],
        output DDRPHY_MEM_RST,
        output DFI_ERROR,
        output DFI_ERROR_INFO[2:0],
        input MODE_SEL_DBG,
        output DDRPHY_DBG[143:0],
        output DFI_RDDATA[63:0],
        output DFI_RDDATA_VALID[3:0],
        output DFI_CTRLUPD_ACK,
        output DFI_PHYUPD_REQ,
        output DFI_PHYUPD_TYPE[1:0],
        output DFI_LP_ACK
    );
};

/**Implementation Body*******************************************************************

  Author    []

  Abstract  []

  Revision History:

 *****************************************************************************************/
implementation impl of gopDDRCPHY
{
    device HMEMC ddrcphy
        parameter map
        (
             CP_DDRC_EN                 =>  "ENABLE"                    ,
             CP_MR0_DDR3                =>  MR0_DDR3                    ,
             CP_MR1_DDR3                =>  MR1_DDR3                    ,
             CP_MR2_DDR3                =>  MR2_DDR3                    ,
             CP_MR3_DDR3                =>  MR3_DDR3                    ,
             CP_MR_DDR2                 =>  MR_DDR2                     ,
             CP_EMR1_DDR2               =>  EMR1_DDR2                   ,
             CP_EMR2_DDR2               =>  EMR2_DDR2                   ,
             CP_EMR3_DDR2               =>  EMR3_DDR2                   ,
             CP_MR_LPDDR                =>  MR_LPDDR                    ,
             CP_EMR_LPDDR               =>  EMR_LPDDR                   ,
             CP_TMRD                    =>  TMRD                        ,
             CP_TMOD                    =>  TMOD                        ,
             CP_TZQINIT                 =>  TZQINIT                     ,
             CP_TRP                     =>  TRP                         ,
             CP_TXPR                    =>  TXPR                        ,
             CP_TRFC                    =>  TRFC                        ,
             CP_WL_EN                   =>  WL_EN                       ,
             CP_DDR_TYPE                =>  DDR_TYPE                    ,
             CP_DATA_WIDTH              =>  DATA_WIDTH                  ,
             CP_DQS_GATE_MODE           =>  DQS_GATE_MODE               ,
             CP_WRDATA_PATH_ADJ         =>  WRDATA_PATH_ADJ             ,
             CP_CTRL_PATH_ADJ           =>  CTRL_PATH_ADJ               ,
             CP_WL_MAX_STEP             =>  WL_MAX_STEP                 ,
             CP_WL_MAX_CHECK            =>  WL_MAX_CHECK                ,
             CP_MAN_WRLVL_DQS_L         =>  MAN_WRLVL_DQS_L             ,
             CP_MAN_WRLVL_DQS_H         =>   MAN_WRLVL_DQS_H            ,
             CP_WL_CTRL_L               =>  WL_CTRL_L                   ,
             CP_WL_CTRL_H               =>  WL_CTRL_H                   ,
             CP_INIT_READ_CLK_CTRL      =>  INIT_READ_CLK_CTRL          ,
             CP_INIT_READ_CLK_CTRL_H    =>  INIT_READ_CLK_CTRL_H        ,
             CP_INIT_SLIP_STEP          =>  INIT_SLIP_STEP              ,
             CP_INIT_SLIP_STEP_H        =>  INIT_SLIP_STEP_H            ,
             CP_FORCE_READ_CLK_CTRL_L   =>  FORCE_READ_CLK_CTRL_L       ,
             CP_FORCE_READ_CLK_CTRL_H   =>  FORCE_READ_CLK_CTRL_H       ,
             CP_STOP_WITH_ERROR         =>  STOP_WITH_ERROR             ,
             CP_DQGT_DEBUG              =>  DQGT_DEBUG                  ,
             CP_WRITE_DEBUG             =>  WRITE_DEBUG                 ,
             CP_RDEL_ADJ_MAX_RANG       =>  RDEL_ADJ_MAX_RANG           ,
             CP_MIN_DQSI_WIN            =>  MIN_DQSI_WIN                ,
             CP_INIT_SAMP_POSITION      =>  INIT_SAMP_POSITION          ,
             CP_INIT_SAMP_POSITION_H    =>  INIT_SAMP_POSITION_H        ,
             CP_FORCE_SAMP_POSITION_L   =>  FORCE_SAMP_POSITION_L       ,
             CP_FORCE_SAMP_POSITION_H   =>  FORCE_SAMP_POSITION_H       ,
             CP_T200US                  =>  T200US                      ,
             CP_T400NS                  =>  T400NS                      ,
             CP_T_LPDDR                 =>  T_LPDDR                     ,
             CP_RDEL_RD_CNT             =>  RDEL_RD_CNT                 ,
             CP_REF_CNT                 =>  REF_CNT                     ,
             CP_APB_VLD                 =>  APB_VLD                     ,
             CP_TEST_PATTERN1           =>  TEST_PATTERN1               ,
             CP_TEST_PATTERN2           =>  TEST_PATTERN2               ,
             CP_TEST_PATTERN3           =>  TEST_PATTERN3               , 
             CP_TXS                     =>  TXS                         ,
             CP_TRAIN_RST_TYPE          =>  TRAIN_RST_TYPE              ,
             CP_WL_SETTING              =>  WL_SETTING                  ,
             CP_WCLK_DEL_SEL            =>  WCLK_DEL_SEL                ,
             CP_INIT_WRLVL_STEP_L       =>  INIT_WRLVL_STEP_L           ,
             CP_INIT_WRLVL_STEP_H       =>  INIT_WRLVL_STEP_H
        )
        port map
        (
             SRB_IOL33_CLK_SYS              => SRB_CORE_CLK                      ,
             SRB_IOL59_TX_DATA[7]           => AWID_0[0]                         ,
             SRB_IOL59_TX_DATA[6]           => AWID_0[1]                         ,
             SRB_IOL59_TX_DATA[4]           => AWID_0[2]                         ,
             SRB_IOL59_TX_DATA[5]           => AWID_0[3]                         ,
             SRB_IOL59_TX_DATA[2]           => AWID_0[4]                         ,
             SRB_IOL59_TX_DATA[3]           => AWID_0[5]                         ,
             SRB_IOL59_TX_DATA[1]           => AWID_0[6]                         ,
             SRB_IOL59_TX_DATA[0]           => AWID_0[7]                         ,
             SRB_IOL59_MIPI_SW_DYN_I        => AWADDR_0[0]                       ,
             SRB_IOL59_IODLY_CTRL[1]        => AWADDR_0[1]                       ,
             SRB_IOL59_TS_CTRL[0]           => AWADDR_0[2]                       ,
             SRB_IOL59_CE                   => AWADDR_0[3]                       ,
             SRB_IOL59_TS_CTRL[1]           => AWADDR_0[4]                       ,
             SRB_IOL59_TS_CTRL[2]           => AWADDR_0[5]                       ,
             SRB_IOL59_IODLY_CTRL[0]        => AWADDR_0[6]                       ,
             SRB_IOL59_TS_CTRL[3]           => AWADDR_0[7]                       ,
             SRB_IOL59_LRS                  => AWADDR_0[8]                       ,
             SRB_IOL59_CLK_SYS              => AWADDR_0[9]                       ,
             SRB_IOL59_IODLY_CTRL[2]        => AWADDR_0[10]                      ,
             SRB_IOL58_TX_DATA[7]           => AWADDR_0[11]                      ,
             SRB_IOL58_TX_DATA[6]           => AWADDR_0[12]                      ,
             SRB_IOL58_TX_DATA[4]           => AWADDR_0[13]                      ,
             SRB_IOL58_TX_DATA[5]           => AWADDR_0[14]                      ,
             SRB_IOL58_TX_DATA[2]           => AWADDR_0[15]                      ,
             SRB_IOL58_TX_DATA[3]           => AWADDR_0[16]                      ,
             SRB_IOL58_TX_DATA[1]           => AWADDR_0[17]                      ,
             SRB_IOL58_TX_DATA[0]           => AWADDR_0[18]                      ,
             SRB_IOL58_MIPI_SW_DYN_I        => AWADDR_0[19]                      ,
             SRB_IOL58_IODLY_CTRL[1]        => AWADDR_0[20]                      ,
             SRB_IOL58_TS_CTRL[0]           => AWADDR_0[21]                      ,
             SRB_IOL58_CE                   => AWADDR_0[22]                      ,
             SRB_IOL58_TS_CTRL[1]           => AWADDR_0[23]                      ,
             SRB_IOL58_TS_CTRL[2]           => AWADDR_0[24]                      ,
             SRB_IOL58_IODLY_CTRL[0]        => AWADDR_0[25]                      ,
             SRB_IOL58_TS_CTRL[3]           => AWADDR_0[26]                      ,
             SRB_IOL58_LRS                  => AWADDR_0[27]                      ,
             SRB_IOL58_CLK_SYS              => AWADDR_0[28]                      ,
             SRB_IOL58_IODLY_CTRL[2]        => AWADDR_0[29]                      ,
             SRB_IOL57_TX_DATA[7]           => AWADDR_0[30]                      ,
             SRB_IOL57_TX_DATA[6]           => AWADDR_0[31]                      ,
             SRB_IOL57_TX_DATA[4]           => AWLEN_0[0]                        ,
             SRB_IOL57_TX_DATA[5]           => AWLEN_0[1]                        ,
             SRB_IOL57_TX_DATA[2]           => AWLEN_0[2]                        ,
             SRB_IOL57_TX_DATA[3]           => AWLEN_0[3]                        ,
             SRB_IOL57_TX_DATA[1]           => AWLEN_0[4]                        ,
             SRB_IOL57_TX_DATA[0]           => AWLEN_0[5]                        ,
             SRB_IOL57_MIPI_SW_DYN_I        => AWLEN_0[6]                        ,
             SRB_IOL57_IODLY_CTRL[1]        => AWLEN_0[7]                        ,
             SRB_IOL57_TS_CTRL[0]           => AWSIZE_0[0]                       ,
             SRB_IOL57_CE                   => AWSIZE_0[1]                       ,
             SRB_IOL57_TS_CTRL[1]           => AWSIZE_0[2]                       ,
             SRB_IOL57_TS_CTRL[2]           => AWBURST_0[0]                      ,
             SRB_IOL57_IODLY_CTRL[0]        => AWBURST_0[1]                      ,
             SRB_IOL57_TS_CTRL[3]           => AWLOCK_0                          ,
             SRB_IOL57_LRS                  => AWVALID_0                         ,
             SRB_IOL57_CLK_SYS              => AWQOS_0[0]                        ,
             SRB_IOL57_IODLY_CTRL[2]        => AWQOS_0[1]                        ,
             SRB_IOL56_TX_DATA[7]           => AWQOS_0[2]                        ,
             SRB_IOL56_TX_DATA[6]           => AWQOS_0[3]                        ,
             SRB_IOL56_TX_DATA[4]           => AWURGENT_0                        ,
             SRB_IOL56_TX_DATA[5]           => AWPOISON_0                        ,
             SRB_IOL56_TX_DATA[2]           => WDATA_0[0]                        ,
             SRB_IOL56_TX_DATA[3]           => WDATA_0[1]                        ,
             SRB_IOL56_TX_DATA[1]           => WDATA_0[2]                        ,
             SRB_IOL56_TX_DATA[0]           => WDATA_0[3]                        ,
             SRB_IOL56_MIPI_SW_DYN_I        => WDATA_0[4]                        ,
             SRB_IOL56_IODLY_CTRL[1]        => WDATA_0[5]                        ,
             SRB_IOL56_TS_CTRL[0]           => WDATA_0[6]                        ,
             SRB_IOL56_CE                   => WDATA_0[7]                        ,
             SRB_IOL56_TS_CTRL[1]           => WDATA_0[8]                        ,
             SRB_IOL56_TS_CTRL[2]           => WDATA_0[9]                        ,
             SRB_IOL56_IODLY_CTRL[0]        => WDATA_0[10]                       ,
             SRB_IOL56_TS_CTRL[3]           => WDATA_0[11]                       ,
             SRB_IOL56_LRS                  => WDATA_0[12]                       ,
             SRB_IOL56_CLK_SYS              => WDATA_0[13]                       ,
             SRB_IOL56_IODLY_CTRL[2]        => WDATA_0[14]                       ,
             SRB_IOL55_TX_DATA[7]           => WDATA_0[15]                       ,
             SRB_IOL55_TX_DATA[6]           => WDATA_0[16]                       ,
             SRB_IOL55_TX_DATA[4]           => WDATA_0[17]                       ,
             SRB_IOL55_TX_DATA[5]           => WDATA_0[18]                       ,
             SRB_IOL55_TX_DATA[2]           => WDATA_0[19]                       ,
             SRB_IOL55_TX_DATA[3]           => WDATA_0[20]                       ,
             SRB_IOL55_TX_DATA[1]           => WDATA_0[21]                       ,
             SRB_IOL55_TX_DATA[0]           => WDATA_0[22]                       ,
             SRB_IOL55_MIPI_SW_DYN_I        => WDATA_0[23]                       ,
             SRB_IOL55_IODLY_CTRL[1]        => WDATA_0[24]                       ,
             SRB_IOL55_TS_CTRL[0]           => WDATA_0[25]                       ,
             SRB_IOL55_CE                   => WDATA_0[26]                       ,
             SRB_IOL55_TS_CTRL[1]           => WDATA_0[27]                       ,
             SRB_IOL55_TS_CTRL[2]           => WDATA_0[28]                       ,
             SRB_IOL55_IODLY_CTRL[0]        => WDATA_0[29]                       ,
             SRB_IOL55_TS_CTRL[3]           => WDATA_0[30]                       ,
             SRB_IOL55_LRS                  => WDATA_0[31]                       ,
             SRB_IOL55_CLK_SYS              => WDATA_0[32]                       ,
             SRB_IOL55_IODLY_CTRL[2]        => WDATA_0[33]                       ,
             SRB_IOL54_TX_DATA[7]           => WDATA_0[34]                       ,
             SRB_IOL54_TX_DATA[6]           => WDATA_0[35]                       ,
             SRB_IOL54_TX_DATA[4]           => WDATA_0[36]                       ,
             SRB_IOL54_TX_DATA[5]           => WDATA_0[37]                       ,
             SRB_IOL54_TX_DATA[2]           => WDATA_0[38]                       ,
             SRB_IOL54_TX_DATA[3]           => WDATA_0[39]                       ,
             SRB_IOL54_TX_DATA[1]           => WDATA_0[40]                       ,
             SRB_IOL54_TX_DATA[0]           => WDATA_0[41]                       ,
             SRB_IOL54_MIPI_SW_DYN_I        => WDATA_0[42]                       ,
             SRB_IOL54_IODLY_CTRL[1]        => WDATA_0[43]                       ,
             SRB_IOL54_TS_CTRL[0]           => WDATA_0[44]                       ,
             SRB_IOL54_CE                   => WDATA_0[45]                       ,
             SRB_IOL54_TS_CTRL[1]           => WDATA_0[46]                       ,
             SRB_IOL54_TS_CTRL[2]           => WDATA_0[47]                       ,
             SRB_IOL54_IODLY_CTRL[0]        => WDATA_0[48]                       ,
             SRB_IOL54_TS_CTRL[3]           => WDATA_0[49]                       ,
             SRB_IOL54_LRS                  => WDATA_0[50]                       ,
             SRB_IOL54_CLK_SYS              => WDATA_0[51]                       ,
             SRB_IOL54_IODLY_CTRL[2]        => WDATA_0[52]                       ,
             SRB_IOL53_TX_DATA[7]           => WDATA_0[53]                       ,
             SRB_IOL53_TX_DATA[6]           => WDATA_0[54]                       ,
             SRB_IOL53_TX_DATA[4]           => WDATA_0[55]                       ,
             SRB_IOL53_TX_DATA[5]           => WDATA_0[56]                       ,
             SRB_IOL53_TX_DATA[2]           => WDATA_0[57]                       ,
             SRB_IOL53_TX_DATA[3]           => WDATA_0[58]                       ,
             SRB_IOL53_TX_DATA[1]           => WDATA_0[59]                       ,
             SRB_IOL53_TX_DATA[0]           => WDATA_0[60]                       ,
             SRB_IOL53_MIPI_SW_DYN_I        => WDATA_0[61]                       ,
             SRB_IOL53_IODLY_CTRL[1]        => WDATA_0[62]                       ,
             SRB_IOL53_TS_CTRL[0]           => WDATA_0[63]                       ,
             SRB_IOL53_CE                   => WDATA_0[64]                       ,
             SRB_IOL53_TS_CTRL[1]           => WDATA_0[65]                       ,
             SRB_IOL53_TS_CTRL[2]           => WDATA_0[66]                       ,
             SRB_IOL53_IODLY_CTRL[0]        => WDATA_0[67]                       ,
             SRB_IOL53_TS_CTRL[3]           => WDATA_0[68]                       ,
             SRB_IOL53_LRS                  => WDATA_0[69]                       ,
             SRB_IOL53_CLK_SYS              => WDATA_0[70]                       ,
             SRB_IOL53_IODLY_CTRL[2]        => WDATA_0[71]                       ,
             SRB_IOL52_TX_DATA[7]           => WDATA_0[72]                       ,
             SRB_IOL52_TX_DATA[6]           => WDATA_0[73]                       ,
             SRB_IOL52_TX_DATA[4]           => WDATA_0[74]                       ,
             SRB_IOL52_TX_DATA[5]           => WDATA_0[75]                       ,
             SRB_IOL52_TX_DATA[2]           => WDATA_0[76]                       ,
             SRB_IOL52_TX_DATA[3]           => WDATA_0[77]                       ,
             SRB_IOL52_TX_DATA[1]           => WDATA_0[78]                       ,
             SRB_IOL52_TX_DATA[0]           => WDATA_0[79]                       ,
             SRB_IOL52_MIPI_SW_DYN_I        => WDATA_0[80]                       ,
             SRB_IOL52_IODLY_CTRL[1]        => WDATA_0[81]                       ,
             SRB_IOL52_TS_CTRL[0]           => WDATA_0[82]                       ,
             SRB_IOL52_CE                   => WDATA_0[83]                       ,
             SRB_IOL52_TS_CTRL[1]           => WDATA_0[84]                       ,
             SRB_IOL52_TS_CTRL[2]           => WDATA_0[85]                       ,
             SRB_IOL52_IODLY_CTRL[0]        => WDATA_0[86]                       ,
             SRB_IOL52_TS_CTRL[3]           => WDATA_0[87]                       ,
             SRB_IOL52_LRS                  => ARESET_0                          ,
             SRB_IOL52_CLK_SYS              => ACLK_0                            ,
             SRB_IOL52_IODLY_CTRL[2]        => WDATA_0[88]                       ,
             SRB_IOL51_TX_DATA[7]           => WDATA_0[89]                       ,
             SRB_IOL51_TX_DATA[6]           => WDATA_0[90]                       ,
             SRB_IOL51_TX_DATA[4]           => WDATA_0[91]                       ,
             SRB_IOL51_TX_DATA[5]           => WDATA_0[92]                       ,
             SRB_IOL51_TX_DATA[2]           => WDATA_0[93]                       ,
             SRB_IOL51_TX_DATA[3]           => WDATA_0[94]                       ,
             SRB_IOL51_TX_DATA[1]           => WDATA_0[95]                       ,
             SRB_IOL51_TX_DATA[0]           => WDATA_0[96]                       ,
             SRB_IOL51_MIPI_SW_DYN_I        => WDATA_0[97]                       ,
             SRB_IOL51_IODLY_CTRL[1]        => WDATA_0[98]                       ,
             SRB_IOL51_TS_CTRL[0]           => WDATA_0[99]                       ,
             SRB_IOL51_CE                   => WDATA_0[100]                      ,
             SRB_IOL51_TS_CTRL[1]           => WDATA_0[101]                      ,
             SRB_IOL51_TS_CTRL[2]           => WDATA_0[102]                      ,
             SRB_IOL51_IODLY_CTRL[0]        => WDATA_0[103]                      ,
             SRB_IOL51_TS_CTRL[3]           => WDATA_0[104]                      ,
             SRB_IOL51_LRS                  => WDATA_0[105]                      ,
             SRB_IOL51_CLK_SYS              => WDATA_0[106]                      ,
             SRB_IOL51_IODLY_CTRL[2]        => WDATA_0[107]                      ,
             SRB_IOL50_TX_DATA[7]           => WDATA_0[108]                      ,
             SRB_IOL50_TX_DATA[6]           => WDATA_0[109]                      ,
             SRB_IOL50_TX_DATA[4]           => WDATA_0[110]                      ,
             SRB_IOL50_TX_DATA[5]           => WDATA_0[111]                      ,
             SRB_IOL50_TX_DATA[2]           => WDATA_0[112]                      ,
             SRB_IOL50_TX_DATA[3]           => WDATA_0[113]                      ,
             SRB_IOL50_TX_DATA[1]           => WDATA_0[114]                      ,
             SRB_IOL50_TX_DATA[0]           => WDATA_0[115]                      ,
             SRB_IOL50_MIPI_SW_DYN_I        => WDATA_0[116]                      ,
             SRB_IOL50_IODLY_CTRL[1]        => WDATA_0[117]                      ,
             SRB_IOL50_TS_CTRL[0]           => WDATA_0[118]                      ,
             SRB_IOL50_CE                   => WDATA_0[119]                      ,
             SRB_IOL50_TS_CTRL[1]           => WDATA_0[120]                      ,
             SRB_IOL50_TS_CTRL[2]           => WDATA_0[121]                      ,
             SRB_IOL50_IODLY_CTRL[0]        => WDATA_0[122]                      ,
             SRB_IOL50_TS_CTRL[3]           => WDATA_0[123]                      ,
             SRB_IOL50_LRS                  => WDATA_0[124]                      ,
             SRB_IOL50_CLK_SYS              => WDATA_0[125]                      ,
             SRB_IOL50_IODLY_CTRL[2]        => WDATA_0[126]                      ,
             SRB_IOL49_TX_DATA[7]           => WDATA_0[127]                      ,
             SRB_IOL49_TX_DATA[6]           => WSTRB_0[0]                        ,
             SRB_IOL49_TX_DATA[4]           => WSTRB_0[1]                        ,
             SRB_IOL49_TX_DATA[5]           => WSTRB_0[2]                        ,
             SRB_IOL49_TX_DATA[2]           => WSTRB_0[3]                        ,
             SRB_IOL49_TX_DATA[3]           => WSTRB_0[4]                        ,
             SRB_IOL49_TX_DATA[1]           => WSTRB_0[5]                        ,
             SRB_IOL49_TX_DATA[0]           => WSTRB_0[6]                        ,
             SRB_IOL49_MIPI_SW_DYN_I        => WSTRB_0[7]                        ,
             SRB_IOL49_IODLY_CTRL[1]        => WSTRB_0[8]                        ,
             SRB_IOL49_TS_CTRL[0]           => WSTRB_0[9]                        ,
             SRB_IOL49_CE                   => WSTRB_0[10]                       ,
             SRB_IOL49_TS_CTRL[1]           => WSTRB_0[11]                       ,
             SRB_IOL49_TS_CTRL[2]           => WSTRB_0[12]                       ,
             SRB_IOL49_IODLY_CTRL[0]        => WSTRB_0[13]                       ,
             SRB_IOL49_TS_CTRL[3]           => WSTRB_0[14]                       ,
             SRB_IOL49_LRS                  => WSTRB_0[15]                       ,
             SRB_IOL49_CLK_SYS              => WLAST_0                           ,
             SRB_IOL49_IODLY_CTRL[2]        => WVALID_0                          ,
             SRB_IOL48_TX_DATA[7]           => BREADY_0                          ,
             SRB_IOL48_TX_DATA[6]           => ARID_0[0]                         ,
             SRB_IOL48_TX_DATA[4]           => ARID_0[1]                         ,
             SRB_IOL48_TX_DATA[5]           => ARID_0[2]                         ,
             SRB_IOL48_TX_DATA[2]           => ARID_0[3]                         ,
             SRB_IOL48_TX_DATA[3]           => ARID_0[4]                         ,
             SRB_IOL48_TX_DATA[1]           => ARID_0[5]                         ,
             SRB_IOL48_TX_DATA[0]           => ARID_0[6]                         ,
             SRB_IOL48_MIPI_SW_DYN_I        => ARID_0[7]                         ,
             SRB_IOL48_IODLY_CTRL[1]        => ARADDR_0[0]                       ,
             SRB_IOL48_TS_CTRL[0]           => ARADDR_0[1]                       ,
             SRB_IOL48_CE                   => ARADDR_0[2]                       ,
             SRB_IOL48_TS_CTRL[1]           => ARADDR_0[3]                       ,
             SRB_IOL48_TS_CTRL[2]           => ARADDR_0[4]                       ,
             SRB_IOL48_IODLY_CTRL[0]        => ARADDR_0[5]                       ,
             SRB_IOL48_TS_CTRL[3]           => ARADDR_0[6]                       ,
             SRB_IOL48_LRS                  => ARADDR_0[7]                       ,
             SRB_IOL48_CLK_SYS              => ARADDR_0[8]                       ,
             SRB_IOL48_IODLY_CTRL[2]        => ARADDR_0[9]                       ,
             SRB_IOL47_TX_DATA[7]           => ARADDR_0[10]                      ,
             SRB_IOL47_TX_DATA[6]           => ARADDR_0[11]                      ,
             SRB_IOL47_TX_DATA[4]           => ARADDR_0[12]                      ,
             SRB_IOL47_TX_DATA[5]           => ARADDR_0[13]                      ,
             SRB_IOL47_TX_DATA[2]           => ARADDR_0[14]                      ,
             SRB_IOL47_TX_DATA[3]           => ARADDR_0[15]                      ,
             SRB_IOL47_TX_DATA[1]           => ARADDR_0[16]                      ,
             SRB_IOL47_TX_DATA[0]           => ARADDR_0[17]                      ,
             SRB_IOL47_MIPI_SW_DYN_I        => ARADDR_0[18]                      ,
             SRB_IOL47_IODLY_CTRL[1]        => ARADDR_0[19]                      ,
             SRB_IOL47_TS_CTRL[0]           => ARADDR_0[20]                      ,
             SRB_IOL47_CE                   => ARADDR_0[21]                      ,
             SRB_IOL47_TS_CTRL[1]           => ARADDR_0[22]                      ,
             SRB_IOL47_TS_CTRL[2]           => ARADDR_0[23]                      ,
             SRB_IOL47_IODLY_CTRL[0]        => ARADDR_0[24]                      ,
             SRB_IOL47_TS_CTRL[3]           => ARADDR_0[25]                      ,
             SRB_IOL47_LRS                  => ARADDR_0[26]                      ,
             SRB_IOL47_CLK_SYS              => ARADDR_0[27]                      ,
             SRB_IOL47_IODLY_CTRL[2]        => ARADDR_0[28]                      ,
             SRB_IOL46_TX_DATA[7]           => ARADDR_0[29]                      ,
             SRB_IOL46_TX_DATA[6]           => ARADDR_0[30]                      ,
             SRB_IOL46_TX_DATA[4]           => ARADDR_0[31]                      ,
             SRB_IOL46_TX_DATA[5]           => ARLEN_0[0]                        ,
             SRB_IOL46_TX_DATA[2]           => ARLEN_0[1]                        ,
             SRB_IOL46_TX_DATA[3]           => ARLEN_0[2]                        ,
             SRB_IOL46_TX_DATA[1]           => ARLEN_0[3]                        ,
             SRB_IOL46_TX_DATA[0]           => ARLEN_0[4]                        ,
             SRB_IOL46_MIPI_SW_DYN_I        => ARLEN_0[5]                        ,
             SRB_IOL46_IODLY_CTRL[1]        => ARLEN_0[6]                        ,
             SRB_IOL46_TS_CTRL[0]           => ARLEN_0[7]                        ,
             SRB_IOL46_CE                   => ARSIZE_0[0]                       ,
             SRB_IOL46_TS_CTRL[1]           => ARSIZE_0[1]                       ,
             SRB_IOL46_TS_CTRL[2]           => ARSIZE_0[2]                       ,
             SRB_IOL46_IODLY_CTRL[0]        => ARBURST_0[0]                      ,
             SRB_IOL46_TS_CTRL[3]           => ARBURST_0[1]                      ,
             SRB_IOL46_LRS                  => ARLOCK_0                          ,
             SRB_IOL46_CLK_SYS              => ARVALID_0                         ,
             SRB_IOL46_IODLY_CTRL[2]        => ARQOS_0[0]                        ,
             SRB_IOL45_TX_DATA[7]           => ARQOS_0[1]                        ,
             SRB_IOL45_TX_DATA[6]           => ARQOS_0[2]                        ,
             SRB_IOL45_TX_DATA[4]           => ARQOS_0[3]                        ,
             SRB_IOL45_TX_DATA[5]           => ARPOISON_0                        ,
             SRB_IOL45_TX_DATA[2]           => RREADY_0                          ,
             SRB_IOL45_TX_DATA[3]           => ARURGENT_0                        ,
             SRB_IOL45_TX_DATA[1]           => CSYSREQ_0                         ,
             SRB_IOL44_TX_DATA[7]           =>  AWID_1[0]                        ,
             SRB_IOL44_TX_DATA[6]           =>  AWID_1[1]                        ,
             SRB_IOL44_TX_DATA[4]           =>  AWID_1[2]                        ,
             SRB_IOL44_TX_DATA[5]           =>  AWID_1[3]                        ,
             SRB_IOL44_TX_DATA[2]           =>  AWID_1[4]                        ,
             SRB_IOL44_TX_DATA[3]           =>  AWID_1[5]                        ,
             SRB_IOL44_TX_DATA[1]           =>  AWID_1[6]                        ,
             SRB_IOL44_TX_DATA[0]           =>  AWID_1[7]                        ,
             SRB_IOL44_MIPI_SW_DYN_I        =>  AWADDR_1[0]                      ,
             SRB_IOL44_IODLY_CTRL[1]        =>  AWADDR_1[1]                      ,
             SRB_IOL44_TS_CTRL[0]           =>  AWADDR_1[2]                      ,
             SRB_IOL44_CE                   =>  AWADDR_1[3]                      ,
             SRB_IOL44_TS_CTRL[1]           =>  AWADDR_1[4]                      ,
             SRB_IOL44_TS_CTRL[2]           =>  AWADDR_1[5]                      ,
             SRB_IOL44_IODLY_CTRL[0]        =>  AWADDR_1[6]                      ,
             SRB_IOL44_TS_CTRL[3]           =>  AWADDR_1[7]                      ,
             SRB_IOL44_LRS                  =>  AWADDR_1[8]                      ,
             SRB_IOL44_CLK_SYS              =>  AWADDR_1[9]                      ,
             SRB_IOL44_IODLY_CTRL[2]        =>  AWADDR_1[10]                     ,
             SRB_IOL43_TX_DATA[7]           =>  AWADDR_1[11]                     ,
             SRB_IOL43_TX_DATA[6]           =>  AWADDR_1[12]                     ,
             SRB_IOL43_TX_DATA[4]           =>  AWADDR_1[13]                     ,
             SRB_IOL43_TX_DATA[5]           =>  AWADDR_1[14]                     ,
             SRB_IOL43_TX_DATA[2]           =>  AWADDR_1[15]                     ,
             SRB_IOL43_TX_DATA[3]           =>  AWADDR_1[16]                     ,
             SRB_IOL43_TX_DATA[1]           =>  AWADDR_1[17]                     ,
             SRB_IOL43_TX_DATA[0]           =>  AWADDR_1[18]                     ,
             SRB_IOL43_MIPI_SW_DYN_I        =>  AWADDR_1[19]                     ,
             SRB_IOL43_IODLY_CTRL[1]        =>  AWADDR_1[20]                     ,
             SRB_IOL43_TS_CTRL[0]           =>  AWADDR_1[21]                     ,
             SRB_IOL43_CE                   =>  AWADDR_1[22]                     ,
             SRB_IOL43_TS_CTRL[1]           =>  AWADDR_1[23]                     ,
             SRB_IOL43_TS_CTRL[2]           =>  AWADDR_1[24]                     ,
             SRB_IOL43_IODLY_CTRL[0]        =>  AWADDR_1[25]                     ,
             SRB_IOL43_TS_CTRL[3]           =>  AWADDR_1[26]                     ,
             SRB_IOL43_LRS                  =>  AWADDR_1[27]                     ,
             SRB_IOL43_CLK_SYS              =>  AWADDR_1[28]                     ,
             SRB_IOL43_IODLY_CTRL[2]        =>  AWADDR_1[29]                     ,
             SRB_IOL42_TX_DATA[7]           =>  AWADDR_1[30]                     ,
             SRB_IOL42_TX_DATA[6]           =>  AWADDR_1[31]                     ,
             SRB_IOL42_TX_DATA[4]           =>  AWLEN_1[0]                       ,
             SRB_IOL42_TX_DATA[5]           =>  AWLEN_1[1]                       ,
             SRB_IOL42_TX_DATA[2]           =>  AWLEN_1[2]                       ,
             SRB_IOL42_TX_DATA[3]           =>  AWLEN_1[3]                       ,
             SRB_IOL42_TX_DATA[1]           =>  AWLEN_1[4]                       ,
             SRB_IOL42_TX_DATA[0]           =>  AWLEN_1[5]                       ,
             SRB_IOL42_MIPI_SW_DYN_I        =>  AWLEN_1[6]                       ,
             SRB_IOL42_IODLY_CTRL[1]        =>  AWLEN_1[7]                       ,
             SRB_IOL42_TS_CTRL[0]           =>  AWSIZE_1[0]                      ,
             SRB_IOL42_CE                   =>  AWSIZE_1[1]                      ,
             SRB_IOL42_TS_CTRL[1]           =>  AWSIZE_1[2]                      ,
             SRB_IOL42_TS_CTRL[2]           =>  AWBURST_1[0]                     ,
             SRB_IOL42_IODLY_CTRL[0]        =>  AWBURST_1[1]                     ,
             SRB_IOL42_TS_CTRL[3]           =>  AWLOCK_1                         ,
             SRB_IOL42_LRS                  =>  AWVALID_1                        ,
             SRB_IOL42_CLK_SYS              =>  AWQOS_1[0]                       ,
             SRB_IOL42_IODLY_CTRL[2]        =>  AWQOS_1[1]                       ,
             SRB_IOL41_TX_DATA[7]           =>  AWQOS_1[2]                       ,
             SRB_IOL41_TX_DATA[6]           =>  AWQOS_1[3]                       ,
             SRB_IOL41_TX_DATA[4]           =>  AWURGENT_1                       ,
             SRB_IOL41_TX_DATA[5]           =>  AWPOISON_1                       ,
             SRB_IOL41_TX_DATA[2]           =>  WDATA_1[0]                       ,
             SRB_IOL41_TX_DATA[3]           =>  WDATA_1[1]                       ,
             SRB_IOL41_TX_DATA[1]           =>  WDATA_1[2]                       ,
             SRB_IOL41_TX_DATA[0]           =>  WDATA_1[3]                       ,
             SRB_IOL41_MIPI_SW_DYN_I        =>  WDATA_1[4]                       ,
             SRB_IOL41_IODLY_CTRL[1]        =>  WDATA_1[5]                       ,
             SRB_IOL41_TS_CTRL[0]           =>  WDATA_1[6]                       ,
             SRB_IOL41_CE                   =>  WDATA_1[7]                       ,
             SRB_IOL41_TS_CTRL[1]           =>  WDATA_1[8]                       ,
             SRB_IOL41_TS_CTRL[2]           =>  WDATA_1[9]                       ,
             SRB_IOL41_IODLY_CTRL[0]        =>  WDATA_1[10]                      ,
             SRB_IOL41_TS_CTRL[3]           =>  WDATA_1[11]                      ,
             SRB_IOL41_LRS                  =>  WDATA_1[12]                      ,
             SRB_IOL41_CLK_SYS              =>  WDATA_1[13]                      ,
             SRB_IOL41_IODLY_CTRL[2]        =>  WDATA_1[14]                      ,
             SRB_IOL40_TX_DATA[7]           =>  WDATA_1[15]                      ,
             SRB_IOL40_TX_DATA[6]           =>  WDATA_1[16]                      ,
             SRB_IOL40_TX_DATA[4]           =>  WDATA_1[17]                      ,
             SRB_IOL40_TX_DATA[5]           =>  WDATA_1[18]                      ,
             SRB_IOL40_TX_DATA[2]           =>  WDATA_1[19]                      ,
             SRB_IOL40_TX_DATA[3]           =>  WDATA_1[20]                      ,
             SRB_IOL40_TX_DATA[1]           =>  WDATA_1[21]                      ,
             SRB_IOL40_TX_DATA[0]           =>  WDATA_1[22]                      ,
             SRB_IOL40_MIPI_SW_DYN_I        =>  WDATA_1[23]                      ,
             SRB_IOL40_IODLY_CTRL[1]        =>  WDATA_1[24]                      ,
             SRB_IOL40_TS_CTRL[0]           =>  WDATA_1[25]                      ,
             SRB_IOL40_CE                   =>  WDATA_1[26]                      ,
             SRB_IOL40_TS_CTRL[1]           =>  WDATA_1[27]                      ,
             SRB_IOL40_TS_CTRL[2]           =>  WDATA_1[28]                      ,
             SRB_IOL40_IODLY_CTRL[0]        =>  WDATA_1[29]                      ,
             SRB_IOL40_TS_CTRL[3]           =>  WDATA_1[30]                      ,
             SRB_IOL40_LRS                  =>  ARESET_1                         ,
             SRB_IOL40_CLK_SYS              =>  ACLK_1                           ,
             SRB_IOL40_IODLY_CTRL[2]        =>  WDATA_1[31]                      ,
             SRB_IOL39_TX_DATA[7]           =>  WDATA_1[32]                      ,
             SRB_IOL39_TX_DATA[6]           =>  WDATA_1[33]                      ,
             SRB_IOL39_TX_DATA[4]           =>  WDATA_1[34]                      ,
             SRB_IOL39_TX_DATA[5]           =>  WDATA_1[35]                      ,
             SRB_IOL39_TX_DATA[2]           =>  WDATA_1[36]                      ,
             SRB_IOL39_TX_DATA[3]           =>  WDATA_1[37]                      ,
             SRB_IOL39_TX_DATA[1]           =>  WDATA_1[38]                      ,
             SRB_IOL39_TX_DATA[0]           =>  WDATA_1[39]                      ,
             SRB_IOL39_MIPI_SW_DYN_I        =>  WDATA_1[40]                      ,
             SRB_IOL39_IODLY_CTRL[1]        =>  WDATA_1[41]                      ,
             SRB_IOL39_TS_CTRL[0]           =>  WDATA_1[42]                      ,
             SRB_IOL39_CE                   =>  WDATA_1[43]                      ,
             SRB_IOL39_TS_CTRL[1]           =>  WDATA_1[44]                      ,
             SRB_IOL39_TS_CTRL[2]           =>  WDATA_1[45]                      ,
             SRB_IOL39_IODLY_CTRL[0]        =>  WDATA_1[46]                      ,
             SRB_IOL39_TS_CTRL[3]           =>  WDATA_1[47]                      ,
             SRB_IOL39_LRS                  =>  WDATA_1[48]                      ,
             SRB_IOL39_CLK_SYS              =>  WDATA_1[49]                      ,
             SRB_IOL39_IODLY_CTRL[2]        =>  WDATA_1[50]                      ,
             SRB_IOL38_TX_DATA[7]           =>  WDATA_1[51]                      ,
             SRB_IOL38_TX_DATA[6]           =>  WDATA_1[52]                      ,
             SRB_IOL38_TX_DATA[4]           =>  WDATA_1[53]                      ,
             SRB_IOL38_TX_DATA[5]           =>  WDATA_1[54]                      ,
             SRB_IOL38_TX_DATA[2]           =>  WDATA_1[55]                      ,
             SRB_IOL38_TX_DATA[3]           =>  WDATA_1[56]                      ,
             SRB_IOL38_TX_DATA[1]           =>  WDATA_1[57]                      ,
             SRB_IOL38_TX_DATA[0]           =>  WDATA_1[58]                      ,
             SRB_IOL38_MIPI_SW_DYN_I        =>  WDATA_1[59]                      ,
             SRB_IOL38_IODLY_CTRL[1]        =>  WDATA_1[60]                      ,
             SRB_IOL38_TS_CTRL[0]           =>  WDATA_1[61]                      ,
             SRB_IOL38_CE                   =>  WDATA_1[62]                      ,
             SRB_IOL38_TS_CTRL[1]           =>  WDATA_1[63]                      ,
             SRB_IOL38_TS_CTRL[2]           =>  WSTRB_1[0]                       ,
             SRB_IOL38_IODLY_CTRL[0]        =>  WSTRB_1[1]                       ,
             SRB_IOL38_TS_CTRL[3]           =>  WSTRB_1[2]                       ,
             SRB_IOL38_LRS                  =>  WSTRB_1[3]                       ,
             SRB_IOL38_CLK_SYS              =>  WSTRB_1[4]                       ,
             SRB_IOL38_IODLY_CTRL[2]        =>  WSTRB_1[5]                       ,
             SRB_IOL37_TX_DATA[7]           =>  WSTRB_1[6]                       ,
             SRB_IOL37_TX_DATA[6]           =>  WSTRB_1[7]                       ,
             SRB_IOL37_TX_DATA[4]           =>  WLAST_1                          ,
             SRB_IOL37_TX_DATA[5]           =>  WVALID_1                         ,
             SRB_IOL37_TX_DATA[2]           =>  BREADY_1                         ,
             SRB_IOL37_TX_DATA[3]           =>  ARID_1[0]                        ,
             SRB_IOL37_TX_DATA[1]           =>  ARID_1[1]                        ,
             SRB_IOL37_TX_DATA[0]           =>  ARID_1[2]                        ,
             SRB_IOL37_MIPI_SW_DYN_I        =>  ARID_1[3]                        ,
             SRB_IOL37_IODLY_CTRL[1]        =>  ARID_1[4]                        ,
             SRB_IOL37_TS_CTRL[0]           =>  ARID_1[5]                        ,
             SRB_IOL37_CE                   =>  ARID_1[6]                        ,
             SRB_IOL37_TS_CTRL[1]           =>  ARID_1[7]                        ,
             SRB_IOL37_TS_CTRL[2]           =>  ARADDR_1[0]                      ,
             SRB_IOL37_IODLY_CTRL[0]        =>  ARADDR_1[1]                      ,
             SRB_IOL37_TS_CTRL[3]           =>  ARADDR_1[2]                      ,
             SRB_IOL37_LRS                  =>  ARADDR_1[3]                      ,
             SRB_IOL37_CLK_SYS              =>  ARADDR_1[4]                      ,
             SRB_IOL37_IODLY_CTRL[2]        =>  ARADDR_1[5]                      ,
             SRB_IOL36_TX_DATA[7]           =>  ARADDR_1[6]                      ,
             SRB_IOL36_TX_DATA[6]           =>  ARADDR_1[7]                      ,
             SRB_IOL36_TX_DATA[4]           =>  ARADDR_1[8]                      ,
             SRB_IOL36_TX_DATA[5]           =>  ARADDR_1[9]                      ,
             SRB_IOL36_TX_DATA[2]           =>  ARADDR_1[10]                     ,
             SRB_IOL36_TX_DATA[3]           =>  ARADDR_1[11]                     ,
             SRB_IOL36_TX_DATA[1]           =>  ARADDR_1[12]                     ,
             SRB_IOL36_TX_DATA[0]           =>  ARADDR_1[13]                     ,
             SRB_IOL36_MIPI_SW_DYN_I        =>  ARADDR_1[14]                     ,
             SRB_IOL36_IODLY_CTRL[1]        =>  ARADDR_1[15]                     ,
             SRB_IOL36_TS_CTRL[0]           =>  ARADDR_1[16]                     ,
             SRB_IOL36_CE                   =>  ARADDR_1[17]                     ,
             SRB_IOL36_TS_CTRL[1]           =>  ARADDR_1[18]                     ,
             SRB_IOL36_TS_CTRL[2]           =>  ARADDR_1[19]                     ,
             SRB_IOL36_IODLY_CTRL[0]        =>  ARADDR_1[20]                     ,
             SRB_IOL36_TS_CTRL[3]           =>  ARADDR_1[21]                     ,
             SRB_IOL36_LRS                  =>  ARADDR_1[22]                     ,
             SRB_IOL36_CLK_SYS              =>  ARADDR_1[23]                     ,
             SRB_IOL36_IODLY_CTRL[2]        =>  ARADDR_1[24]                     ,
             SRB_IOL35_TX_DATA[7]           =>  ARADDR_1[25]                     ,
             SRB_IOL35_TX_DATA[6]           =>  ARADDR_1[26]                     ,
             SRB_IOL35_TX_DATA[4]           =>  ARADDR_1[27]                     ,
             SRB_IOL35_TX_DATA[5]           =>  ARADDR_1[28]                     ,
             SRB_IOL35_TX_DATA[2]           =>  ARADDR_1[29]                     ,
             SRB_IOL35_TX_DATA[3]           =>  ARADDR_1[30]                     ,
             SRB_IOL35_TX_DATA[1]           =>  ARADDR_1[31]                     ,
             SRB_IOL35_TX_DATA[0]           =>  ARLEN_1[0]                       ,
             SRB_IOL35_MIPI_SW_DYN_I        =>  ARLEN_1[1]                       ,
             SRB_IOL35_IODLY_CTRL[1]        =>  ARLEN_1[2]                       ,
             SRB_IOL35_TS_CTRL[0]           =>  ARLEN_1[3]                       ,
             SRB_IOL35_CE                   =>  ARLEN_1[4]                       ,
             SRB_IOL35_TS_CTRL[1]           =>  ARLEN_1[5]                       ,
             SRB_IOL35_TS_CTRL[2]           =>  ARLEN_1[6]                       ,
             SRB_IOL35_IODLY_CTRL[0]        =>  ARLEN_1[7]                       ,
             SRB_IOL35_TS_CTRL[3]           =>  ARSIZE_1[0]                      ,
             SRB_IOL35_LRS                  =>  ARSIZE_1[1]                      ,
             SRB_IOL35_CLK_SYS              =>  ARSIZE_1[2]                      ,
             SRB_IOL35_IODLY_CTRL[2]        =>  ARBURST_1[0]                     ,
             SRB_IOL34_TX_DATA[7]           =>  ARBURST_1[1]                     ,
             SRB_IOL34_TX_DATA[6]           =>  ARLOCK_1                         ,
             SRB_IOL34_TX_DATA[4]           =>  ARVALID_1                        ,
             SRB_IOL34_TX_DATA[5]           =>  ARQOS_1[0]                       ,
             SRB_IOL34_TX_DATA[2]           =>  ARQOS_1[1]                       ,
             SRB_IOL34_TX_DATA[3]           =>  ARQOS_1[2]                       ,
             SRB_IOL34_TX_DATA[1]           =>  ARQOS_1[3]                       ,
             SRB_IOL34_TX_DATA[0]           =>  ARPOISON_1                       ,
             SRB_IOL34_MIPI_SW_DYN_I        =>  RREADY_1                         ,
             SRB_IOL34_IODLY_CTRL[1]        =>  ARURGENT_1                       ,
             SRB_IOL34_TS_CTRL[0]           =>  CSYSREQ_1                        ,
             SRB_IOL34_LRS                  =>  AWID_2[0]                        ,
             SRB_IOL34_CLK_SYS              =>  AWID_2[1]                        ,
             SRB_IOL34_IODLY_CTRL[2]        =>  AWID_2[2]                        ,
             SRB_IOL33_TX_DATA[7]           =>  AWID_2[3]                        ,
             SRB_IOL33_TX_DATA[6]           =>  AWID_2[4]                        ,
             SRB_IOL33_TX_DATA[4]           =>  AWID_2[5]                        ,
             SRB_IOL33_TX_DATA[5]           =>  AWID_2[6]                        ,
             SRB_IOL33_TX_DATA[2]           =>  AWID_2[7]                        ,
             SRB_IOL33_TX_DATA[3]           =>  AWADDR_2[0]                      ,
             SRB_IOL33_TX_DATA[1]           =>  AWADDR_2[1]                      ,
             SRB_IOL33_TX_DATA[0]           =>  AWADDR_2[2]                      ,
             SRB_IOL33_MIPI_SW_DYN_I        =>  AWADDR_2[3]                      ,
             SRB_IOL33_IODLY_CTRL[1]        =>  AWADDR_2[4]                      ,
             SRB_IOL33_TS_CTRL[0]           =>  AWADDR_2[5]                      ,
             SRB_IOL33_CE                   =>  AWADDR_2[6]                      ,
             SRB_IOL33_TS_CTRL[1]           =>  AWADDR_2[7]                      ,
             SRB_IOL33_TS_CTRL[2]           =>  AWADDR_2[8]                      ,
             SRB_IOL33_IODLY_CTRL[0]        =>  AWADDR_2[9]                      ,
             SRB_IOL33_TS_CTRL[3]           =>  AWADDR_2[10]                     ,
             SRB_IOL33_LRS                  =>  CORE_DDRC_RST                    ,
             //SRB_IOL33_CLK_SYS              =>  SRB_CORE_CLK                     ,
             SRB_IOL33_IODLY_CTRL[2]        =>  AWADDR_2[11]                     ,
             SRB_IOL32_TX_DATA[7]           =>  AWADDR_2[12]                     ,
             SRB_IOL32_TX_DATA[6]           =>  AWADDR_2[13]                     ,
             SRB_IOL32_TX_DATA[4]           =>  AWADDR_2[14]                     ,
             SRB_IOL32_TX_DATA[5]           =>  AWADDR_2[15]                     ,
             SRB_IOL32_TX_DATA[2]           =>  AWADDR_2[16]                     ,
             SRB_IOL32_TX_DATA[3]           =>  AWADDR_2[17]                     ,
             SRB_IOL32_TX_DATA[1]           =>  AWADDR_2[18]                     ,
             SRB_IOL32_TX_DATA[0]           =>  AWADDR_2[19]                     ,
             SRB_IOL32_MIPI_SW_DYN_I        =>  AWADDR_2[20]                     ,
             SRB_IOL32_IODLY_CTRL[1]        =>  AWADDR_2[21]                     ,
             SRB_IOL32_TS_CTRL[0]           =>  AWADDR_2[22]                     ,
             SRB_IOL32_CE                   =>  AWADDR_2[23]                     ,
             SRB_IOL32_TS_CTRL[1]           =>  AWADDR_2[24]                     ,
             SRB_IOL32_TS_CTRL[2]           =>  AWADDR_2[25]                     ,
             SRB_IOL32_IODLY_CTRL[0]        =>  AWADDR_2[26]                     ,
             SRB_IOL32_TS_CTRL[3]           =>  AWADDR_2[27]                     ,
             SRB_IOL32_LRS                  =>  AWADDR_2[28]                     ,
             SRB_IOL32_IODLY_CTRL[2]        =>  AWADDR_2[29]                     ,
             SRB_IOL31_TX_DATA[7]           =>  AWADDR_2[30]                     ,
             SRB_IOL31_TX_DATA[6]           =>  AWADDR_2[31]                     ,
             SRB_IOL31_TX_DATA[4]           =>  AWLEN_2[0]                       ,
             SRB_IOL31_TX_DATA[5]           =>  AWLEN_2[1]                       ,
             SRB_IOL31_TX_DATA[2]           =>  AWLEN_2[2]                       ,
             SRB_IOL31_TX_DATA[3]           =>  AWLEN_2[3]                       ,
             SRB_IOL31_TX_DATA[1]           =>  AWLEN_2[4]                       ,
             SRB_IOL31_TX_DATA[0]           =>  AWLEN_2[5]                       ,
             SRB_IOL31_MIPI_SW_DYN_I        =>  AWLEN_2[6]                       ,
             SRB_IOL31_IODLY_CTRL[1]        =>  AWLEN_2[7]                       ,
             SRB_IOL31_TS_CTRL[0]           =>  AWSIZE_2[0]                      ,
             SRB_IOL31_CE                   =>  AWSIZE_2[1]                      ,
             SRB_IOL31_TS_CTRL[1]           =>  AWSIZE_2[2]                      ,
             SRB_IOL31_TS_CTRL[2]           =>  AWBURST_2[0]                     ,
             SRB_IOL31_IODLY_CTRL[0]        =>  AWBURST_2[1]                     ,
             SRB_IOL31_TS_CTRL[3]           =>  AWLOCK_2                         ,
             SRB_IOL31_LRS                  =>  AWVALID_2                        ,
             SRB_IOL31_CLK_SYS              =>  AWQOS_2[0]                       ,
             SRB_IOL31_IODLY_CTRL[2]        =>  AWQOS_2[1]                       ,
             SRB_IOL30_TX_DATA[7]           =>  AWQOS_2[2]                       ,
             SRB_IOL30_TX_DATA[6]           =>  AWQOS_2[3]                       ,
             SRB_IOL30_TX_DATA[4]           =>  AWURGENT_2                       ,
             SRB_IOL30_TX_DATA[5]           =>  AWPOISON_2                       ,
             SRB_IOL30_TX_DATA[2]           =>  WDATA_2[0]                       ,
             SRB_IOL30_TX_DATA[3]           =>  WDATA_2[1]                       ,
             SRB_IOL30_TX_DATA[1]           =>  WDATA_2[2]                       ,
             SRB_IOL30_TX_DATA[0]           =>  WDATA_2[3]                       ,
             SRB_IOL30_MIPI_SW_DYN_I        =>  WDATA_2[4]                       ,
             SRB_IOL30_IODLY_CTRL[1]        =>  WDATA_2[5]                       ,
             SRB_IOL30_TS_CTRL[0]           =>  WDATA_2[6]                       ,
             SRB_IOL30_CE                   =>  WDATA_2[7]                       ,
             SRB_IOL30_TS_CTRL[1]           =>  WDATA_2[8]                       ,
             SRB_IOL30_TS_CTRL[2]           =>  WDATA_2[9]                       ,
             SRB_IOL30_IODLY_CTRL[0]        =>  WDATA_2[10]                      ,
             SRB_IOL30_TS_CTRL[3]           =>  WDATA_2[11]                      ,
             SRB_IOL30_LRS                  =>  WDATA_2[12]                      ,
             SRB_IOL30_CLK_SYS              =>  WDATA_2[13]                      ,
             SRB_IOL30_IODLY_CTRL[2]        =>  WDATA_2[14]                      ,
             SRB_IOL29_TX_DATA[7]           =>  WDATA_2[15]                      ,
             SRB_IOL29_TX_DATA[6]           =>  WDATA_2[16]                      ,
             SRB_IOL29_TX_DATA[4]           =>  WDATA_2[17]                      ,
             SRB_IOL29_TX_DATA[5]           =>  WDATA_2[18]                      ,
             SRB_IOL29_TX_DATA[2]           =>  WDATA_2[19]                      ,
             SRB_IOL29_TX_DATA[3]           =>  WDATA_2[20]                      ,
             SRB_IOL29_TX_DATA[1]           =>  WDATA_2[21]                      ,
             SRB_IOL29_TX_DATA[0]           =>  WDATA_2[22]                      ,
             SRB_IOL29_MIPI_SW_DYN_I        =>  WDATA_2[23]                      ,
             SRB_IOL29_IODLY_CTRL[1]        =>  WDATA_2[24]                      ,
             SRB_IOL29_TS_CTRL[0]           =>  WDATA_2[25]                      ,
             SRB_IOL29_CE                   =>  WDATA_2[26]                      ,
             SRB_IOL29_TS_CTRL[1]           =>  WDATA_2[27]                      ,
             SRB_IOL29_TS_CTRL[2]           =>  WDATA_2[28]                      ,
             SRB_IOL29_IODLY_CTRL[0]        =>  WDATA_2[29]                      ,
             SRB_IOL29_TS_CTRL[3]           =>  WDATA_2[30]                      ,
             SRB_IOL29_LRS                  =>  WDATA_2[31]                      ,
             SRB_IOL29_CLK_SYS              =>  WDATA_2[32]                      ,
             SRB_IOL29_IODLY_CTRL[2]        =>  WDATA_2[33]                      ,
             SRB_IOL28_TX_DATA[7]           =>  WDATA_2[34]                      ,
             SRB_IOL28_TX_DATA[6]           =>  WDATA_2[35]                      ,
             SRB_IOL28_TX_DATA[4]           =>  WDATA_2[36]                      ,
             SRB_IOL28_TX_DATA[5]           =>  WDATA_2[37]                      ,
             SRB_IOL28_TX_DATA[2]           =>  WDATA_2[38]                      ,
             SRB_IOL28_TX_DATA[3]           =>  WDATA_2[39]                      ,
             SRB_IOL28_TX_DATA[1]           =>  WDATA_2[40]                      ,
             SRB_IOL28_TX_DATA[0]           =>  WDATA_2[41]                      ,
             SRB_IOL28_MIPI_SW_DYN_I        =>  WDATA_2[42]                      ,
             SRB_IOL28_IODLY_CTRL[1]        =>  WDATA_2[43]                      ,
             SRB_IOL28_TS_CTRL[0]           =>  WDATA_2[44]                      ,
             SRB_IOL28_CE                   =>  WDATA_2[45]                      ,
             SRB_IOL28_TS_CTRL[1]           =>  WDATA_2[46]                      ,
             SRB_IOL28_TS_CTRL[2]           =>  WDATA_2[47]                      ,
             SRB_IOL28_IODLY_CTRL[0]        =>  WDATA_2[48]                      ,
             SRB_IOL28_TS_CTRL[3]           =>  WDATA_2[49]                      ,
             SRB_IOL28_LRS                  =>  ARESET_2                         ,
             SRB_IOL28_CLK_SYS              =>  ACLK_2                           ,
             SRB_IOL28_IODLY_CTRL[2]        =>  WDATA_2[50]                      ,
             SRB_IOL27_TX_DATA[7]           =>  WDATA_2[51]                      ,
             SRB_IOL27_TX_DATA[6]           =>  WDATA_2[52]                      ,
             SRB_IOL27_TX_DATA[4]           =>  WDATA_2[53]                      ,
             SRB_IOL27_TX_DATA[5]           =>  WDATA_2[54]                      ,
             SRB_IOL27_TX_DATA[2]           =>  WDATA_2[55]                      ,
             SRB_IOL27_TX_DATA[3]           =>  WDATA_2[56]                      ,
             SRB_IOL27_TX_DATA[1]           =>  WDATA_2[57]                      ,
             SRB_IOL27_TX_DATA[0]           =>  WDATA_2[58]                      ,
             SRB_IOL27_MIPI_SW_DYN_I        =>  WDATA_2[59]                      ,
             SRB_IOL27_IODLY_CTRL[1]        =>  WDATA_2[60]                      ,
             SRB_IOL27_TS_CTRL[0]           =>  WDATA_2[61]                      ,
             SRB_IOL27_CE                   =>  WDATA_2[62]                      ,
             SRB_IOL27_TS_CTRL[1]           =>  WDATA_2[63]                      ,
             SRB_IOL27_TS_CTRL[2]           =>  WSTRB_2[0]                       ,
             SRB_IOL27_IODLY_CTRL[0]        =>  WSTRB_2[1]                       ,
             SRB_IOL27_TS_CTRL[3]           =>  WSTRB_2[2]                       ,
             SRB_IOL27_LRS                  =>  WSTRB_2[3]                       ,
             SRB_IOL27_CLK_SYS              =>  WSTRB_2[4]                       ,
             SRB_IOL27_IODLY_CTRL[2]        =>  WSTRB_2[5]                       ,
             SRB_IOL26_TX_DATA[7]           =>  WSTRB_2[6]                       ,
             SRB_IOL26_TX_DATA[6]           =>  WSTRB_2[7]                       ,
             SRB_IOL26_TX_DATA[4]           =>  WLAST_2                          ,
             SRB_IOL26_TX_DATA[5]           =>  WVALID_2                         ,
             SRB_IOL26_TX_DATA[2]           =>  BREADY_2                         ,
             SRB_IOL26_TX_DATA[3]           =>  ARID_2[0]                        ,
             SRB_IOL26_TX_DATA[1]           =>  ARID_2[1]                        ,
             SRB_IOL26_TX_DATA[0]           =>  ARID_2[2]                        ,
             SRB_IOL26_MIPI_SW_DYN_I        =>  ARID_2[3]                        ,
             SRB_IOL26_IODLY_CTRL[1]        =>  ARID_2[4]                        ,
             SRB_IOL26_TS_CTRL[0]           =>  ARID_2[5]                        ,
             SRB_IOL26_CE                   =>  ARID_2[6]                        ,
             SRB_IOL26_TS_CTRL[1]           =>  ARID_2[7]                        ,
             SRB_IOL26_TS_CTRL[2]           =>  ARADDR_2[0]                      ,
             SRB_IOL26_IODLY_CTRL[0]        =>  ARADDR_2[1]                      ,
             SRB_IOL26_TS_CTRL[3]           =>  ARADDR_2[2]                      ,
             SRB_IOL26_LRS                  =>  ARADDR_2[3]                      ,
             SRB_IOL26_CLK_SYS              =>  ARADDR_2[4]                      ,
             SRB_IOL26_IODLY_CTRL[2]        =>  ARADDR_2[5]                      ,
             SRB_IOL25_TX_DATA[7]           =>  ARADDR_2[6]                      ,
             SRB_IOL25_TX_DATA[6]           =>  ARADDR_2[7]                      ,
             SRB_IOL25_TX_DATA[4]           =>  ARADDR_2[8]                      ,
             SRB_IOL25_TX_DATA[5]           =>  ARADDR_2[9]                      ,
             SRB_IOL25_TX_DATA[2]           =>  ARADDR_2[10]                     ,
             SRB_IOL25_TX_DATA[3]           =>  ARADDR_2[11]                     ,
             SRB_IOL25_TX_DATA[1]           =>  ARADDR_2[12]                     ,
             SRB_IOL25_TX_DATA[0]           =>  ARADDR_2[13]                     ,
             SRB_IOL25_MIPI_SW_DYN_I        =>  ARADDR_2[14]                     ,
             SRB_IOL25_IODLY_CTRL[1]        =>  ARADDR_2[15]                     ,
             SRB_IOL25_TS_CTRL[0]           =>  ARADDR_2[16]                     ,
             SRB_IOL25_CE                   =>  ARADDR_2[17]                     ,
             SRB_IOL25_TS_CTRL[1]           =>  ARADDR_2[18]                     ,
             SRB_IOL25_TS_CTRL[2]           =>  ARADDR_2[19]                     ,
             SRB_IOL25_IODLY_CTRL[0]        =>  ARADDR_2[20]                     ,
             SRB_IOL25_TS_CTRL[3]           =>  ARADDR_2[21]                     ,
             SRB_IOL25_LRS                  =>  ARADDR_2[22]                     ,
             SRB_IOL25_CLK_SYS              =>  ARADDR_2[23]                     ,
             SRB_IOL25_IODLY_CTRL[2]        =>  ARADDR_2[24]                     ,
             SRB_IOL24_TX_DATA[7]           =>  ARADDR_2[25]                     ,
             SRB_IOL24_TX_DATA[6]           =>  ARADDR_2[26]                     ,
             SRB_IOL24_TX_DATA[4]           =>  ARADDR_2[27]                     ,
             SRB_IOL24_TX_DATA[5]           =>  ARADDR_2[28]                     ,
             SRB_IOL24_TX_DATA[2]           =>  ARADDR_2[29]                     ,
             SRB_IOL24_TX_DATA[3]           =>  ARADDR_2[30]                     ,
             SRB_IOL24_TX_DATA[1]           =>  ARADDR_2[31]                     ,
             SRB_IOL24_TX_DATA[0]           =>  ARLEN_2[0]                       ,
             SRB_IOL24_MIPI_SW_DYN_I        =>  ARLEN_2[1]                       ,
             SRB_IOL24_IODLY_CTRL[1]        =>  ARLEN_2[2]                       ,
             SRB_IOL24_TS_CTRL[0]           =>  ARLEN_2[3]                       ,
             SRB_IOL24_CE                   =>  ARLEN_2[4]                       ,
             SRB_IOL24_TS_CTRL[1]           =>  ARLEN_2[5]                       ,
             SRB_IOL24_TS_CTRL[2]           =>  ARLEN_2[6]                       ,
             SRB_IOL24_IODLY_CTRL[0]        =>  ARLEN_2[7]                       ,
             SRB_IOL24_TS_CTRL[3]           =>  ARSIZE_2[0]                      ,
             SRB_IOL24_LRS                  =>  ARSIZE_2[1]                      ,
             SRB_IOL24_CLK_SYS              =>  ARSIZE_2[2]                      ,
             SRB_IOL24_IODLY_CTRL[2]        =>  ARBURST_2[0]                     ,
             SRB_IOL23_TX_DATA[7]           =>  ARBURST_2[1]                     ,
             SRB_IOL23_TX_DATA[6]           =>  ARLOCK_2                         ,
             SRB_IOL23_TX_DATA[4]           =>  ARVALID_2                        ,
             SRB_IOL23_TX_DATA[5]           =>  ARQOS_2[0]                       ,
             SRB_IOL23_TX_DATA[2]           =>  ARQOS_2[1]                       ,
             SRB_IOL23_TX_DATA[3]           =>  ARQOS_2[2]                       ,
             SRB_IOL23_TX_DATA[1]           =>  ARQOS_2[3]                       ,
             SRB_IOL23_TX_DATA[0]           =>  ARPOISON_2                       ,
             SRB_IOL23_MIPI_SW_DYN_I        =>  RREADY_2                         ,
             SRB_IOL23_IODLY_CTRL[1]        =>  ARURGENT_2                       ,
             SRB_IOL23_TS_CTRL[0]           =>  CSYSREQ_2                        ,
             SRB_IOL22_TX_DATA[2]           =>  CSYSREQ_DDRC                     ,
             SRB_IOL14_TX_DATA[5]           =>  PA_RMASK[0]                      ,
             SRB_IOL14_TX_DATA[2]           =>  PA_RMASK[1]                      ,
             SRB_IOL14_TX_DATA[3]           =>  PA_RMASK[2]                      ,
             SRB_IOL14_TX_DATA[1]           =>  PA_WMASK[0]                      ,
             SRB_IOL14_TX_DATA[0]           =>  PA_WMASK[1]                      ,
             SRB_IOL14_MIPI_SW_DYN_I        =>  PA_WMASK[2]                      ,
             SRB_IOL14_IODLY_CTRL[1]        =>  SCANMODE_N                       ,
             SRB_IOL11_LRS                  =>  RST_L                            ,
             SRB_IOL11_CLK_SYS              =>  DIAG_CLK                         ,
             SRB_IOL11_IODLY_CTRL[2]        =>  HOLD_L                           ,
             SRB_IOL10_TX_DATA[7]           =>  DEBUGZ                           ,
             SRB_IOL10_TX_DATA[6]           =>  TEST_H                           ,
             SRB_IOL10_LRS                  =>  SCAN_RESET                       ,
             SRB_IOL10_CLK_SYS              =>  BIST_CLK                         ,
             SRB_IOL9_LRS                   =>  SCAN_EN                          ,
             //SRB_IOL5_IODLY_CTRL[2]         =>  PADDR[0]                         ,
             //SRB_IOL4_TX_DATA[7]            =>  PADDR[1]                         ,
             //SRB_IOL4_TX_DATA[6]            =>  PADDR[2]                         ,
             //SRB_IOL4_TX_DATA[4]            =>  PADDR[3]                         ,
             //SRB_IOL4_TX_DATA[5]            =>  PADDR[4]                         ,
             //SRB_IOL4_TX_DATA[2]            =>  PADDR[5]                         ,
             //SRB_IOL4_TX_DATA[3]            =>  PADDR[6]                         ,
             //SRB_IOL4_TX_DATA[1]            =>  PADDR[7]                         ,
             //SRB_IOL4_TX_DATA[0]            =>  PADDR[8]                         ,
             //SRB_IOL4_MIPI_SW_DYN_I         =>  PADDR[9]                         ,
             //SRB_IOL4_IODLY_CTRL[1]         =>  PADDR[10]                        ,
             //SRB_IOL4_TS_CTRL[0]            =>  PADDR[11]                        ,
             //SRB_IOL4_CE                    =>  PWDATA[0]                        ,
             //SRB_IOL4_TS_CTRL[1]            =>  PWDATA[1]                        ,
             //SRB_IOL4_TS_CTRL[2]            =>  PWDATA[2]                        ,
             //SRB_IOL4_IODLY_CTRL[0]         =>  PWDATA[3]                        ,
             //SRB_IOL4_TS_CTRL[3]            =>  PWDATA[4]                        ,
             //SRB_IOL4_LRS                   =>  PRESET                           ,
             //SRB_IOL4_CLK_SYS               =>  PCLK                             ,
             //SRB_IOL4_IODLY_CTRL[2]         =>  PWDATA[5]                        ,
             //SRB_IOL3_TX_DATA[7]            =>  PWDATA[6]                        ,
             //SRB_IOL3_TX_DATA[6]            =>  PWDATA[7]                        ,
             //SRB_IOL3_TX_DATA[4]            =>  PWDATA[8]                        ,
             //SRB_IOL3_TX_DATA[5]            =>  PWDATA[9]                        ,
             //SRB_IOL3_TX_DATA[2]            =>  PWDATA[10]                       ,
             //SRB_IOL3_TX_DATA[3]            =>  PWDATA[11]                       ,
             //SRB_IOL3_TX_DATA[1]            =>  PWDATA[12]                       ,
             //SRB_IOL3_TX_DATA[0]            =>  PWDATA[13]                       ,
             //SRB_IOL3_MIPI_SW_DYN_I         =>  PWDATA[14]                       ,
             //SRB_IOL3_IODLY_CTRL[1]         =>  PWDATA[15]                       ,
             //SRB_IOL3_TS_CTRL[0]            =>  PWDATA[16]                       ,
             //SRB_IOL3_CE                    =>  PWDATA[17]                       ,
             //SRB_IOL3_TS_CTRL[1]            =>  PWDATA[18]                       ,
             //SRB_IOL3_TS_CTRL[2]            =>  PWDATA[19]                       ,
             //SRB_IOL3_IODLY_CTRL[0]         =>  PWDATA[20]                       ,
             //SRB_IOL3_TS_CTRL[3]            =>  PWDATA[21]                       ,
             //SRB_IOL3_LRS                   =>  PWDATA[22]                       ,
             //SRB_IOL3_CLK_SYS               =>  PWDATA[23]                       ,
             //SRB_IOL3_IODLY_CTRL[2]         =>  PWDATA[24]                       ,
             //SRB_IOL2_TX_DATA[7]            =>  PWDATA[25]                       ,
             //SRB_IOL2_TX_DATA[6]            =>  PWDATA[26]                       ,
             //SRB_IOL2_TX_DATA[4]            =>  PWDATA[27]                       ,
             //SRB_IOL2_TX_DATA[5]            =>  PWDATA[28]                       ,
             //SRB_IOL2_TX_DATA[2]            =>  PWDATA[29]                       ,
             //SRB_IOL2_TX_DATA[3]            =>  PWDATA[30]                       ,
             //SRB_IOL2_TX_DATA[1]            =>  PWDATA[31]                       ,
             //SRB_IOL2_TX_DATA[0]            =>  PWRITE                           ,
             SRB_IOL2_MIPI_SW_DYN_I         =>  PSEL_C                             ,
             //SRB_IOL2_TS_CTRL[0]            =>  PENABLE                          ,
             
             SRB_IOL59_RX_DATA[0]           => AWREADY_0                         ,
             SRB_IOL59_RX_DATA[1]           => AWPOISON_INTR_0                   ,
             SRB_IOL59_RX_DATA[2]           => WREADY_0                          ,
             SRB_IOL59_RX_DATA[3]           => BID_0[0]                          ,
             SRB_IOL59_RX_DATA[4]           => BID_0[1]                          ,
             SRB_IOL59_RX_DATA[5]           => BID_0[2]                          ,
             SRB_IOL59_RX_DATA[6]           => BID_0[3]                          ,
             SRB_IOL59_RX_DATA[7]           => BID_0[4]                          ,
             SRB_IOL59_IODLY_OV             => BID_0[5]                          ,
             SRB_IOL59_RX_DATA_DD           => BID_0[6]                          ,
             SRB_IOL58_RX_DATA[0]           => BID_0[7]                          ,
             SRB_IOL58_RX_DATA[1]           => BRESP_0[0]                        ,
             SRB_IOL58_RX_DATA[2]           => BRESP_0[1]                        ,
             SRB_IOL58_RX_DATA[3]           => BVALID_0                          ,
             SRB_IOL58_RX_DATA[4]           => ARREADY_0                         ,
             SRB_IOL58_RX_DATA[5]           => ARPOISON_INTR_0                   ,
             SRB_IOL58_RX_DATA[6]           => RID_0[0]                          ,
             SRB_IOL58_RX_DATA[7]           => RID_0[1]                          ,
             SRB_IOL58_IODLY_OV             => RID_0[2]                          ,
             SRB_IOL58_RX_DATA_DD           => RID_0[3]                          ,
             SRB_IOL57_RX_DATA[0]           => RID_0[4]                          ,
             SRB_IOL57_RX_DATA[1]           => RID_0[5]                          ,
             SRB_IOL57_RX_DATA[2]           => RID_0[6]                          ,
             SRB_IOL57_RX_DATA[3]           => RID_0[7]                          ,
             SRB_IOL57_RX_DATA[4]           => RDATA_0[0]                        ,
             SRB_IOL57_RX_DATA[5]           => RDATA_0[1]                        ,
             SRB_IOL57_RX_DATA[6]           => RDATA_0[2]                        ,
             SRB_IOL57_RX_DATA[7]           => RDATA_0[3]                        ,
             SRB_IOL57_IODLY_OV             => RDATA_0[4]                        ,
             SRB_IOL57_RX_DATA_DD           => RDATA_0[5]                        ,
             SRB_IOL56_RX_DATA[0]           => RDATA_0[6]                        ,
             SRB_IOL56_RX_DATA[1]           => RDATA_0[7]                        ,
             SRB_IOL56_RX_DATA[2]           => RDATA_0[8]                        ,
             SRB_IOL56_RX_DATA[3]           => RDATA_0[9]                        ,
             SRB_IOL56_RX_DATA[4]           => RDATA_0[10]                       ,
             SRB_IOL56_RX_DATA[5]           => RDATA_0[11]                       ,
             SRB_IOL56_RX_DATA[6]           => RDATA_0[12]                       ,
             SRB_IOL56_RX_DATA[7]           => RDATA_0[13]                       ,
             SRB_IOL56_IODLY_OV             => RDATA_0[14]                       ,
             SRB_IOL56_RX_DATA_DD           => RDATA_0[15]                       ,
             SRB_IOL55_RX_DATA[0]           => RDATA_0[16]                       ,
             SRB_IOL55_RX_DATA[1]           => RDATA_0[17]                       ,
             SRB_IOL55_RX_DATA[2]           => RDATA_0[18]                       ,
             SRB_IOL55_RX_DATA[3]           => RDATA_0[19]                       ,
             SRB_IOL55_RX_DATA[4]           => RDATA_0[20]                       ,
             SRB_IOL55_RX_DATA[5]           => RDATA_0[21]                       ,
             SRB_IOL55_RX_DATA[6]           => RDATA_0[22]                       ,
             SRB_IOL55_RX_DATA[7]           => RDATA_0[23]                       ,
             SRB_IOL55_IODLY_OV             => RDATA_0[24]                       ,
             SRB_IOL55_RX_DATA_DD           => RDATA_0[25]                       ,
             SRB_IOL54_RX_DATA[0]           => RDATA_0[26]                       ,
             SRB_IOL54_RX_DATA[1]           => RDATA_0[27]                       ,
             SRB_IOL54_RX_DATA[2]           => RDATA_0[28]                       ,
             SRB_IOL54_RX_DATA[3]           => RDATA_0[29]                       ,
             SRB_IOL54_RX_DATA[4]           => RDATA_0[30]                       ,
             SRB_IOL54_RX_DATA[5]           => RDATA_0[31]                       ,
             SRB_IOL54_RX_DATA[6]           => RDATA_0[32]                       ,
             SRB_IOL54_RX_DATA[7]           => RDATA_0[33]                       ,
             SRB_IOL54_IODLY_OV             => RDATA_0[34]                       ,
             SRB_IOL54_RX_DATA_DD           => RDATA_0[35]                       ,
             SRB_IOL53_RX_DATA[0]           => RDATA_0[36]                       ,
             SRB_IOL53_RX_DATA[1]           => RDATA_0[37]                       ,
             SRB_IOL53_RX_DATA[2]           => RDATA_0[38]                       ,
             SRB_IOL53_RX_DATA[3]           => RDATA_0[39]                       ,
             SRB_IOL53_RX_DATA[4]           => RDATA_0[40]                       ,
             SRB_IOL53_RX_DATA[5]           => RDATA_0[41]                       ,
             SRB_IOL53_RX_DATA[6]           => RDATA_0[42]                       ,
             SRB_IOL53_RX_DATA[7]           => RDATA_0[43]                       ,
             SRB_IOL53_IODLY_OV             => RDATA_0[44]                       ,
             SRB_IOL53_RX_DATA_DD           => RDATA_0[45]                       ,
             SRB_IOL52_RX_DATA[0]           => RDATA_0[46]                       ,
             SRB_IOL52_RX_DATA[1]           => RDATA_0[47]                       ,
             SRB_IOL52_RX_DATA[2]           => RDATA_0[48]                       ,
             SRB_IOL52_RX_DATA[3]           => RDATA_0[49]                       ,
             SRB_IOL52_RX_DATA[4]           => RDATA_0[50]                       ,
             SRB_IOL52_RX_DATA[5]           => RDATA_0[51]                       ,
             SRB_IOL52_RX_DATA[6]           => RDATA_0[52]                       ,
             SRB_IOL52_RX_DATA[7]           => RDATA_0[53]                       ,
             SRB_IOL52_IODLY_OV             => RDATA_0[54]                       ,
             SRB_IOL52_RX_DATA_DD           => RDATA_0[55]                       ,
             SRB_IOL51_RX_DATA[0]           => RDATA_0[56]                       ,
             SRB_IOL51_RX_DATA[1]           => RDATA_0[57]                       ,
             SRB_IOL51_RX_DATA[2]           => RDATA_0[58]                       ,
             SRB_IOL51_RX_DATA[3]           => RDATA_0[59]                       ,
             SRB_IOL51_RX_DATA[4]           => RDATA_0[60]                       ,
             SRB_IOL51_RX_DATA[5]           => RDATA_0[61]                       ,
             SRB_IOL51_RX_DATA[6]           => RDATA_0[62]                       ,
             SRB_IOL51_RX_DATA[7]           => RDATA_0[63]                       ,
             SRB_IOL51_IODLY_OV             => RDATA_0[64]                       ,
             SRB_IOL51_RX_DATA_DD           => RDATA_0[65]                       ,
             SRB_IOL50_RX_DATA[0]           => RDATA_0[66]                       ,
             SRB_IOL50_RX_DATA[1]           => RDATA_0[67]                       ,
             SRB_IOL50_RX_DATA[2]           => RDATA_0[68]                       ,
             SRB_IOL50_RX_DATA[3]           => RDATA_0[69]                       ,
             SRB_IOL50_RX_DATA[4]           => RDATA_0[70]                       ,
             SRB_IOL50_RX_DATA[5]           => RDATA_0[71]                       ,
             SRB_IOL50_RX_DATA[6]           => RDATA_0[72]                       ,
             SRB_IOL50_RX_DATA[7]           => RDATA_0[73]                       ,
             SRB_IOL50_IODLY_OV             => RDATA_0[74]                       ,
             SRB_IOL50_RX_DATA_DD           => RDATA_0[75]                       ,
             SRB_P6[0]                      => RDATA_0[76]                       ,
             SRB_P6[1]                      => RDATA_0[77]                       ,
             SRB_P6[2]                      => RDATA_0[78]                       ,
             SRB_P6[3]                      => RDATA_0[79]                       ,
             SRB_P6[4]                      => RDATA_0[80]                       ,
             SRB_P6[5]                      => RDATA_0[81]                       ,
             SRB_P6[6]                      => RDATA_0[82]                       ,
             SRB_P6[7]                      => RDATA_0[83]                       ,
             SRB_P6[8]                      => RDATA_0[84]                       ,
             SRB_P6[9]                      => RDATA_0[85]                       ,
             SRB_P6[10]                     => RDATA_0[86]                       ,
             SRB_P6[11]                     => RDATA_0[87]                       ,
             SRB_P6[12]                     => RDATA_0[88]                       ,
             SRB_P6[13]                     => RDATA_0[89]                       ,
             SRB_P6[14]                     => RDATA_0[90]                       ,
             SRB_P6[15]                     => RDATA_0[91]                       ,
             SRB_P6[16]                     => RDATA_0[92]                       ,
             SRB_P6[17]                     => RDATA_0[93]                       ,
             SRB_P6[18]                     => RDATA_0[94]                       ,
             SRB_P6[19]                     => RDATA_0[95]                       ,
             SRB_IOL49_RX_DATA[0]           => RDATA_0[96]                       ,
             SRB_IOL49_RX_DATA[1]           => RDATA_0[97]                       ,
             SRB_IOL49_RX_DATA[2]           => RDATA_0[98]                       ,
             SRB_IOL49_RX_DATA[3]           => RDATA_0[99]                       ,
             SRB_IOL49_RX_DATA[4]           => RDATA_0[100]                      ,
             SRB_IOL49_RX_DATA[5]           => RDATA_0[101]                      ,
             SRB_IOL49_RX_DATA[6]           => RDATA_0[102]                      ,
             SRB_IOL49_RX_DATA[7]           => RDATA_0[103]                      ,
             SRB_IOL49_IODLY_OV             => RDATA_0[104]                      ,
             SRB_IOL49_RX_DATA_DD           => RDATA_0[105]                      ,
             SRB_IOL48_RX_DATA[0]           => RDATA_0[106]                      ,
             SRB_IOL48_RX_DATA[1]           => RDATA_0[107]                      ,
             SRB_IOL48_RX_DATA[2]           => RDATA_0[108]                      ,
             SRB_IOL48_RX_DATA[3]           => RDATA_0[109]                      ,
             SRB_IOL48_RX_DATA[4]           => RDATA_0[110]                      ,
             SRB_IOL48_RX_DATA[5]           => RDATA_0[111]                      ,
             SRB_IOL48_RX_DATA[6]           => RDATA_0[112]                      ,
             SRB_IOL48_RX_DATA[7]           => RDATA_0[113]                      ,
             SRB_IOL48_IODLY_OV             => RDATA_0[114]                      ,
             SRB_IOL48_RX_DATA_DD           => RDATA_0[115]                      ,
             SRB_IOL47_RX_DATA[0]           => RDATA_0[116]                      ,
             SRB_IOL47_RX_DATA[1]           => RDATA_0[117]                      ,
             SRB_IOL47_RX_DATA[2]           => RDATA_0[118]                      ,
             SRB_IOL47_RX_DATA[3]           => RDATA_0[119]                      ,
             SRB_IOL47_RX_DATA[4]           => RDATA_0[120]                      ,
             SRB_IOL47_RX_DATA[5]           => RDATA_0[121]                      ,
             SRB_IOL47_RX_DATA[6]           => RDATA_0[122]                      ,
             SRB_IOL47_RX_DATA[7]           => RDATA_0[123]                      ,
             SRB_IOL47_IODLY_OV             => RDATA_0[124]                      ,
             SRB_IOL47_RX_DATA_DD           => RDATA_0[125]                      ,
             SRB_IOL46_RX_DATA[0]           => RDATA_0[126]                      ,
             SRB_IOL46_RX_DATA[1]           => RDATA_0[127]                      ,
             SRB_IOL46_RX_DATA[2]           => RRESP_0[0]                        ,
             SRB_IOL46_RX_DATA[3]           => RRESP_0[1]                        ,
             SRB_IOL46_RX_DATA[4]           => RLAST_0                           ,
             SRB_IOL46_RX_DATA[5]           => RVALID_0                          ,
             SRB_IOL46_RX_DATA[6]           => RAQ_WCOUNT_0[0]                   ,
             SRB_IOL46_RX_DATA[7]           => RAQ_WCOUNT_0[1]                   ,
             SRB_IOL46_IODLY_OV             => RAQ_WCOUNT_0[2]                   ,
             SRB_IOL46_RX_DATA_DD           => RAQ_POP_0                         ,
             SRB_IOL45_RX_DATA[0]           => RAQ_PUSH_0                        ,
             SRB_IOL45_RX_DATA[1]           => RAQ_SPLIT_0                       ,
             SRB_IOL45_RX_DATA[2]           => WAQ_WCOUNT_0[0]                   ,
             SRB_IOL45_RX_DATA[3]           => WAQ_WCOUNT_0[1]                   ,
             SRB_IOL45_RX_DATA[4]           => WAQ_WCOUNT_0[2]                   ,
             SRB_IOL45_RX_DATA[5]           => WAQ_POP_0                         ,
             SRB_IOL45_RX_DATA[6]           => WAQ_PUSH_0                        ,
             SRB_IOL45_RX_DATA[7]           => WAQ_SPLIT_0                       ,
             SRB_IOL45_IODLY_OV             => CSYSACK_0                         ,
             SRB_IOL45_RX_DATA_DD           => CACTIVE_0                         ,
             SRB_IOL44_RX_DATA[0]           => AWREADY_1                         ,
             SRB_IOL44_RX_DATA[1]           => AWPOISON_INTR_1                   ,
             SRB_IOL44_RX_DATA[2]           => WREADY_1                          ,
             SRB_IOL44_RX_DATA[3]           => BID_1[0]                          ,
             SRB_IOL44_RX_DATA[4]           => BID_1[1]                          ,
             SRB_IOL44_RX_DATA[5]           => BID_1[2]                          ,
             SRB_IOL44_RX_DATA[6]           => BID_1[3]                          ,
             SRB_IOL44_RX_DATA[7]           => BID_1[4]                          ,
             SRB_IOL44_IODLY_OV             => BID_1[5]                          ,
             SRB_IOL44_RX_DATA_DD           => BID_1[6]                          ,
             SRB_IOL43_RX_DATA[0]           => BID_1[7]                          ,
             SRB_IOL43_RX_DATA[1]           => BRESP_1[0]                        ,
             SRB_IOL43_RX_DATA[2]           => BRESP_1[1]                        ,
             SRB_IOL43_RX_DATA[3]           => BVALID_1                          ,
             SRB_IOL43_RX_DATA[4]           => ARREADY_1                         ,
             SRB_IOL43_RX_DATA[5]           => ARPOISON_INTR_1                   ,
             SRB_IOL43_RX_DATA[6]           => RID_1[0]                          ,
             SRB_IOL43_RX_DATA[7]           => RID_1[1]                          ,
             SRB_IOL43_IODLY_OV             => RID_1[2]                          ,
             SRB_IOL43_RX_DATA_DD           => RID_1[3]                          ,
             SRB_IOL42_RX_DATA[0]           => RID_1[4]                          ,
             SRB_IOL42_RX_DATA[1]           => RID_1[5]                          ,
             SRB_IOL42_RX_DATA[2]           => RID_1[6]                          ,
             SRB_IOL42_RX_DATA[3]           => RID_1[7]                          ,
             SRB_IOL42_RX_DATA[4]           => RDATA_1[0]                        ,
             SRB_IOL42_RX_DATA[5]           => RDATA_1[1]                        ,
             SRB_IOL42_RX_DATA[6]           => RDATA_1[2]                        ,
             SRB_IOL42_RX_DATA[7]           => RDATA_1[3]                        ,
             SRB_IOL42_IODLY_OV             => RDATA_1[4]                        ,
             SRB_IOL42_RX_DATA_DD           => RDATA_1[5]                        ,
             SRB_IOL41_RX_DATA[0]           => RDATA_1[6]                        ,
             SRB_IOL41_RX_DATA[1]           => RDATA_1[7]                        ,
             SRB_IOL41_RX_DATA[2]           => RDATA_1[8]                        ,
             SRB_IOL41_RX_DATA[3]           => RDATA_1[9]                        ,
             SRB_IOL41_RX_DATA[4]           => RDATA_1[10]                       ,
             SRB_IOL41_RX_DATA[5]           => RDATA_1[11]                       ,
             SRB_IOL41_RX_DATA[6]           => RDATA_1[12]                       ,
             SRB_IOL41_RX_DATA[7]           => RDATA_1[13]                       ,
             SRB_IOL41_IODLY_OV             => RDATA_1[14]                       ,
             SRB_IOL41_RX_DATA_DD           => RDATA_1[15]                       ,
             SRB_IOL40_RX_DATA[0]           => RDATA_1[16]                       ,
             SRB_IOL40_RX_DATA[1]           => RDATA_1[17]                       ,
             SRB_IOL40_RX_DATA[2]           => RDATA_1[18]                       ,
             SRB_IOL40_RX_DATA[3]           => RDATA_1[19]                       ,
             SRB_IOL40_RX_DATA[4]           => RDATA_1[20]                       ,
             SRB_IOL40_RX_DATA[5]           => RDATA_1[21]                       ,
             SRB_IOL40_RX_DATA[6]           => RDATA_1[22]                       ,
             SRB_IOL40_RX_DATA[7]           => RDATA_1[23]                       ,
             SRB_IOL40_IODLY_OV             => RDATA_1[24]                       ,
             SRB_IOL40_RX_DATA_DD           => RDATA_1[25]                       ,
             SRB_P5[0]                      => RDATA_1[26]                       ,
             SRB_P5[1]                      => RDATA_1[27]                       ,
             SRB_P5[2]                      => RDATA_1[28]                       ,
             SRB_P5[3]                      => RDATA_1[29]                       ,
             SRB_P5[4]                      => RDATA_1[30]                       ,
             SRB_P5[5]                      => RDATA_1[31]                       ,
             SRB_P5[6]                      => RDATA_1[32]                       ,
             SRB_P5[7]                      => RDATA_1[33]                       ,
             SRB_P5[8]                      => RDATA_1[34]                       ,
             SRB_P5[9]                      => RDATA_1[35]                       ,
             SRB_P5[10]                     => RDATA_1[36]                       ,
             SRB_P5[11]                     => RDATA_1[37]                       ,
             SRB_P5[12]                     => RDATA_1[38]                       ,
             SRB_P5[13]                     => RDATA_1[39]                       ,
             SRB_P5[14]                     => RDATA_1[40]                       ,
             SRB_P5[15]                     => RDATA_1[41]                       ,
             SRB_P5[16]                     => RDATA_1[42]                       ,
             SRB_P5[17]                     => RDATA_1[43]                       ,
             SRB_P5[18]                     => RDATA_1[44]                       ,
             SRB_P5[19]                     => RDATA_1[45]                       ,
             SRB_P4[0]                      => RDATA_1[46]                       ,
             SRB_P4[1]                      => RDATA_1[47]                       ,
             SRB_P4[2]                      => RDATA_1[48]                       ,
             SRB_P4[3]                      => RDATA_1[49]                       ,
             SRB_P4[4]                      => RDATA_1[50]                       ,
             SRB_P4[5]                      => RDATA_1[51]                       ,
             SRB_P4[6]                      => RDATA_1[52]                       ,
             SRB_P4[7]                      => RDATA_1[53]                       ,
             SRB_P4[8]                      => RDATA_1[54]                       ,
             SRB_P4[9]                      => RDATA_1[55]                       ,
             SRB_P4[10]                     => RDATA_1[56]                       ,
             SRB_P4[11]                     => RDATA_1[57]                       ,
             SRB_P4[12]                     => RDATA_1[58]                       ,
             SRB_P4[13]                     => RDATA_1[59]                       ,
             SRB_P4[14]                     => RDATA_1[60]                       ,
             SRB_P4[15]                     => RDATA_1[61]                       ,
             SRB_P4[16]                     => RDATA_1[62]                       ,
             SRB_P4[17]                     => RDATA_1[63]                       ,
             SRB_P4[18]                     => RRESP_1[0]                        ,
             SRB_P4[19]                     => RRESP_1[1]                        ,
             SRB_IOL39_RX_DATA[0]           => RLAST_1                           ,
             SRB_IOL39_RX_DATA[1]           => RVALID_1                          ,
             SRB_IOL39_RX_DATA[2]           => RAQ_WCOUNT_1[0]                   ,
             SRB_IOL39_RX_DATA[3]           => RAQ_WCOUNT_1[1]                   ,
             SRB_IOL39_RX_DATA[4]           => RAQ_WCOUNT_1[2]                   ,
             SRB_IOL39_RX_DATA[5]           => RAQ_POP_1                         ,
             SRB_IOL39_RX_DATA[6]           => RAQ_PUSH_1                        ,
             SRB_IOL39_RX_DATA[7]           => RAQ_SPLIT_1                       ,
             SRB_IOL39_IODLY_OV             => WAQ_WCOUNT_1[0]                   ,
             SRB_IOL39_RX_DATA_DD           => WAQ_WCOUNT_1[1]                   ,
             SRB_IOL38_RX_DATA[0]           => WAQ_WCOUNT_1[2]                   ,
             SRB_IOL38_RX_DATA[1]           => WAQ_POP_1                         ,
             SRB_IOL38_RX_DATA[2]           => WAQ_PUSH_1                        ,
             SRB_IOL38_RX_DATA[3]           => WAQ_SPLIT_1                       ,
             SRB_IOL38_RX_DATA[4]           => CSYSACK_1                         ,
             SRB_IOL38_RX_DATA[5]           => CACTIVE_1                         ,
             SRB_IOL38_RX_DATA[6]           => AWREADY_2                         ,
             SRB_IOL38_RX_DATA[7]           => AWPOISON_INTR_2                   ,
             SRB_IOL38_IODLY_OV             => WREADY_2                          ,
             SRB_IOL38_RX_DATA_DD           => BID_2[0]                          ,
             SRB_IOL37_RX_DATA[0]           => BID_2[1]                          ,
             SRB_IOL37_RX_DATA[1]           => BID_2[2]                          ,
             SRB_IOL37_RX_DATA[2]           => BID_2[3]                          ,
             SRB_IOL37_RX_DATA[3]           => BID_2[4]                          ,
             SRB_IOL37_RX_DATA[4]           => BID_2[5]                          ,
             SRB_IOL37_RX_DATA[5]           => BID_2[6]                          ,
             SRB_IOL37_RX_DATA[6]           => BID_2[7]                          ,
             SRB_IOL37_RX_DATA[7]           => BRESP_2[0]                        ,
             SRB_IOL37_IODLY_OV             => BRESP_2[1]                        ,
             SRB_IOL37_RX_DATA_DD           => BVALID_2                          ,
             SRB_IOL36_RX_DATA[0]           => ARREADY_2                         ,
             SRB_IOL36_RX_DATA[1]           => ARPOISON_INTR_2                   ,
             SRB_IOL36_RX_DATA[2]           => RID_2[0]                          ,
             SRB_IOL36_RX_DATA[3]           => RID_2[1]                          ,
             SRB_IOL36_RX_DATA[4]           => RID_2[2]                          ,
             SRB_IOL36_RX_DATA[5]           => RID_2[3]                          ,
             SRB_IOL36_RX_DATA[6]           => RID_2[4]                          ,
             SRB_IOL36_RX_DATA[7]           => RID_2[5]                          ,
             SRB_IOL36_IODLY_OV             => RID_2[6]                          ,
             SRB_IOL36_RX_DATA_DD           => RID_2[7]                          ,
             SRB_IOL35_RX_DATA[0]           => RDATA_2[0]                        ,
             SRB_IOL35_RX_DATA[1]           => RDATA_2[1]                        ,
             SRB_IOL35_RX_DATA[2]           => RDATA_2[2]                        ,
             SRB_IOL35_RX_DATA[3]           => RDATA_2[3]                        ,
             SRB_IOL35_RX_DATA[4]           => RDATA_2[4]                        ,
             SRB_IOL35_RX_DATA[5]           => RDATA_2[5]                        ,
             SRB_IOL35_RX_DATA[6]           => RDATA_2[6]                        ,
             SRB_IOL35_RX_DATA[7]           => RDATA_2[7]                        ,
             SRB_IOL35_IODLY_OV             => RDATA_2[8]                        ,
             SRB_IOL35_RX_DATA_DD           => RDATA_2[9]                        ,
             SRB_IOL34_RX_DATA[0]           => RDATA_2[10]                       ,
             SRB_IOL34_RX_DATA[1]           => RDATA_2[11]                       ,
             SRB_IOL34_RX_DATA[2]           => RDATA_2[12]                       ,
             SRB_IOL34_RX_DATA[3]           => RDATA_2[13]                       ,
             SRB_IOL34_RX_DATA[4]           => RDATA_2[14]                       ,
             SRB_IOL34_RX_DATA[5]           => RDATA_2[15]                       ,
             SRB_IOL34_RX_DATA[6]           => RDATA_2[16]                       ,
             SRB_IOL34_RX_DATA[7]           => RDATA_2[17]                       ,
             SRB_IOL34_IODLY_OV             => RDATA_2[18]                       ,
             SRB_IOL34_RX_DATA_DD           => RDATA_2[19]                       ,
             SRB_IOL33_RX_DATA[0]           => RDATA_2[20]                       ,
             SRB_IOL33_RX_DATA[1]           => RDATA_2[21]                       ,
             SRB_IOL33_RX_DATA[2]           => RDATA_2[22]                       ,
             SRB_IOL33_RX_DATA[3]           => RDATA_2[23]                       ,
             SRB_IOL33_RX_DATA[4]           => RDATA_2[24]                       ,
             SRB_IOL33_RX_DATA[5]           => RDATA_2[25]                       ,
             SRB_IOL33_RX_DATA[6]           => RDATA_2[26]                       ,
             SRB_IOL33_RX_DATA[7]           => RDATA_2[27]                       ,
             SRB_IOL33_IODLY_OV             => RDATA_2[28]                       ,
             SRB_IOL33_RX_DATA_DD           => RDATA_2[29]                       ,
             SRB_IOL32_RX_DATA[0]           => RDATA_2[30]                       ,
             SRB_IOL32_RX_DATA[1]           => RDATA_2[31]                       ,
             SRB_IOL32_RX_DATA[2]           => RDATA_2[32]                       ,
             SRB_IOL32_RX_DATA[3]           => RDATA_2[33]                       ,
             SRB_IOL32_RX_DATA[4]           => RDATA_2[34]                       ,
             SRB_IOL32_RX_DATA[5]           => RDATA_2[35]                       ,
             SRB_IOL32_RX_DATA[6]           => RDATA_2[36]                       ,
             SRB_IOL32_RX_DATA[7]           => RDATA_2[37]                       ,
             SRB_IOL32_IODLY_OV             => RDATA_2[38]                       ,
             SRB_IOL32_RX_DATA_DD           => RDATA_2[39]                       ,
             SRB_IOL31_RX_DATA[0]           => RDATA_2[40]                       ,
             SRB_IOL31_RX_DATA[1]           => RDATA_2[41]                       ,
             SRB_IOL31_RX_DATA[2]           => RDATA_2[42]                       ,
             SRB_IOL31_RX_DATA[3]           => RDATA_2[43]                       ,
             SRB_IOL31_RX_DATA[4]           => RDATA_2[44]                       ,
             SRB_IOL31_RX_DATA[5]           => RDATA_2[45]                       ,
             SRB_IOL31_RX_DATA[6]           => RDATA_2[46]                       ,
             SRB_IOL31_RX_DATA[7]           => RDATA_2[47]                       ,
             SRB_IOL31_IODLY_OV             => RDATA_2[48]                       ,
             SRB_IOL31_RX_DATA_DD           => RDATA_2[49]                       ,
             SRB_IOL30_RX_DATA[0]           => RDATA_2[50]                       ,
             SRB_IOL30_RX_DATA[1]           => RDATA_2[51]                       ,
             SRB_IOL30_RX_DATA[2]           => RDATA_2[52]                       ,
             SRB_IOL30_RX_DATA[3]           => RDATA_2[53]                       ,
             SRB_IOL30_RX_DATA[4]           => RDATA_2[54]                       ,
             SRB_IOL30_RX_DATA[5]           => RDATA_2[55]                       ,
             SRB_IOL30_RX_DATA[6]           => RDATA_2[56]                       ,
             SRB_IOL30_RX_DATA[7]           => RDATA_2[57]                       ,
             SRB_IOL30_IODLY_OV             => RDATA_2[58]                       ,
             SRB_IOL30_RX_DATA_DD           => RDATA_2[59]                       ,
             SRB_P3[0]                      => RDATA_2[60]                       ,
             SRB_P3[1]                      => RDATA_2[61]                       ,
             SRB_P3[2]                      => RDATA_2[62]                       ,
             SRB_P3[3]                      => RDATA_2[63]                       ,
             SRB_P3[4]                      => RRESP_2[0]                        ,
             SRB_P3[5]                      => RRESP_2[1]                        ,
             SRB_P3[6]                      => RLAST_2                           ,
             SRB_P3[7]                      => RVALID_2                          ,
             SRB_P3[8]                      => RAQ_WCOUNT_2[0]                   ,
             SRB_P3[9]                      => RAQ_WCOUNT_2[1]                   ,
             SRB_P3[10]                     => RAQ_WCOUNT_2[2]                   ,
             SRB_P3[11]                     => RAQ_POP_2                         ,
             SRB_P3[12]                     => RAQ_PUSH_2                        ,
             SRB_P3[13]                     => RAQ_SPLIT_2                       ,
             SRB_P3[14]                     => WAQ_WCOUNT_2[0]                   ,
             SRB_P3[15]                     => WAQ_WCOUNT_2[1]                   ,
             SRB_P3[16]                     => WAQ_WCOUNT_2[2]                   ,
             SRB_P3[17]                     => WAQ_POP_2                         ,
             SRB_P3[18]                     => WAQ_PUSH_2                        ,
             SRB_P3[19]                     => WAQ_SPLIT_2                       ,
             SRB_IOL29_RX_DATA[0]           => CSYSACK_2                         ,
             SRB_IOL29_RX_DATA[1]           => CACTIVE_2                         ,
             SRB_IOL29_RX_DATA[2]           => CSYSACK_DDRC                      ,
             SRB_IOL29_RX_DATA[3]           => CACTIVE_DDRC                      ,
             SRB_P1[9]                      => STAT_DDRC_REG_SELFREF_TYPE[0]     ,
             SRB_P1[10]                     => STAT_DDRC_REG_SELFREF_TYPE[1]     ,
             SRB_P1[11]                     => PERF_HIF_RD_OR_WR                 ,
             SRB_P1[12]                     => PERF_HIF_WR                       ,
             SRB_P1[13]                     => PERF_HIF_RD                       ,
             SRB_P1[14]                     => PERF_HIF_RMW                      ,
             SRB_P1[15]                     => PERF_HIF_HI_PRI_RD                ,
             SRB_P1[16]                     => PERF_DFI_WR_DATA_CYCLES           ,
             SRB_P1[17]                     => PERF_DFI_RD_DATA_CYCLES           ,
             SRB_P1[18]                     => PERF_HPR_XACT_WHEN_CRITICAL       ,
             SRB_P1[19]                     => PERF_LPR_XACT_WHEN_CRITICAL       ,
             SRB_IOL9_RX_DATA[0]            => PERF_WR_XACT_WHEN_CRITICAL        ,
             SRB_IOL9_RX_DATA[1]            => PERF_OP_IS_ACTIVATE               ,
             SRB_IOL9_RX_DATA[2]            => PERF_OP_IS_RD_OR_WR               ,
             SRB_IOL9_RX_DATA[3]            => PERF_OP_IS_RD_ACTIVATE            ,
             SRB_IOL9_RX_DATA[4]            => PERF_OP_IS_RD                     ,
             SRB_IOL9_RX_DATA[5]            => PERF_OP_IS_WR                     ,
             SRB_IOL9_RX_DATA[6]            => PERF_OP_IS_PRECHARGE              ,
             SRB_IOL9_RX_DATA[7]            => PERF_PRECHARGE_FOR_RDWR           ,
             SRB_IOL9_IODLY_OV              => PERF_PRECHARGE_FOR_OTHER          ,
             SRB_IOL9_RX_DATA_DD            => PERF_RDWR_TRANSITIONS             ,
             SRB_IOL8_RX_DATA[0]            => PERF_WRITE_COMBINE                ,
             SRB_IOL8_RX_DATA[1]            => PERF_WAR_HAZARD                   ,
             SRB_IOL8_RX_DATA[2]            => PERF_RAW_HAZARD                   ,
             SRB_IOL8_RX_DATA[3]            => PERF_WAW_HAZARD                   ,
             SRB_IOL8_RX_DATA[4]            => PERF_OP_IS_ENTER_SELFREF          ,
             SRB_IOL8_RX_DATA[5]            => PERF_OP_IS_ENTER_POWERDOWN        ,
             SRB_IOL8_RX_DATA[6]            => PERF_OP_IS_ENTER_DEEPPOWERDOWN    ,
             SRB_IOL8_RX_DATA[7]            => PERF_SELFREF_MODE                 ,
             SRB_IOL8_IODLY_OV              => PERF_OP_IS_REFRESH                ,
             SRB_IOL8_RX_DATA_DD            => PERF_OP_IS_LOAD_MODE              ,
             SRB_IOL7_RX_DATA[0]            => PERF_OP_IS_ZQCL                   ,
             SRB_IOL7_RX_DATA[1]            => PERF_OP_IS_ZQCS                   ,
             SRB_IOL7_RX_DATA[2]            => PERF_BANK[0]                      ,
             SRB_IOL7_RX_DATA[3]            => PERF_BANK[1]                      ,
             SRB_IOL7_RX_DATA[4]            => PERF_BANK[2]                      ,
             SRB_IOL7_RX_DATA[5]            => PERF_HPR_REQ_WITH_NOCREDIT        ,
             SRB_IOL7_RX_DATA[6]            => PERF_LPR_REQ_WITH_NOCREDIT        ,
             SRB_IOL7_RX_DATA[7]            => LPR_CREDIT_CNT[0]                 ,
             SRB_IOL7_IODLY_OV              => LPR_CREDIT_CNT[1]                 ,
             SRB_IOL7_RX_DATA_DD            => LPR_CREDIT_CNT[2]                 ,
             SRB_IOL6_RX_DATA[0]            => LPR_CREDIT_CNT[3]                 ,
             SRB_IOL6_RX_DATA[1]            => LPR_CREDIT_CNT[4]                 ,
             SRB_IOL6_RX_DATA[2]            => LPR_CREDIT_CNT[5]                 ,
             SRB_IOL6_RX_DATA[3]            => LPR_CREDIT_CNT[6]                 ,
             SRB_IOL6_RX_DATA[4]            => HPR_CREDIT_CNT[0]                 ,
             SRB_IOL6_RX_DATA[5]            => HPR_CREDIT_CNT[1]                 ,
             SRB_IOL6_RX_DATA[6]            => HPR_CREDIT_CNT[2]                 ,
             SRB_IOL6_RX_DATA[7]            => HPR_CREDIT_CNT[3]                 ,
             SRB_IOL6_IODLY_OV              => HPR_CREDIT_CNT[4]                 ,
             SRB_IOL6_RX_DATA_DD            => HPR_CREDIT_CNT[5]                 ,
             SRB_IOL5_RX_DATA[0]            => HPR_CREDIT_CNT[6]                 ,
             SRB_IOL5_RX_DATA[1]            => WR_CREDIT_CNT[0]                  ,
             SRB_IOL5_RX_DATA[2]            => WR_CREDIT_CNT[1]                  ,
             SRB_IOL5_RX_DATA[3]            => WR_CREDIT_CNT[2]                  ,
             SRB_IOL5_RX_DATA[4]            => WR_CREDIT_CNT[3]                  ,
             SRB_IOL5_RX_DATA[5]            => WR_CREDIT_CNT[4]                  ,
             SRB_IOL5_RX_DATA[6]            => WR_CREDIT_CNT[5]                  ,
             SRB_IOL5_RX_DATA[7]            => WR_CREDIT_CNT[6]                  ,
             SRB_IOL5_IODLY_OV              => RESTART_H                         ,
             SRB_IOL5_RX_DATA_DD            => TST_DONE                          ,
             SRB_IOL4_RX_DATA[0]            => FAIL_H                            ,
             SRB_IOL4_RX_DATA[1]            => DIAG_SCAN_OUT                     ,
             SRB_IOL4_RX_DATA[2]            => PREADY_C                            ,
             SRB_IOL4_RX_DATA[4]            => PRDATA_C[0]                         ,
             SRB_IOL4_RX_DATA[5]            => PRDATA_C[1]                         ,
             SRB_IOL4_RX_DATA[6]            => PRDATA_C[2]                         ,
             SRB_IOL4_RX_DATA[7]            => PRDATA_C[3]                         ,
             SRB_IOL4_IODLY_OV              => PRDATA_C[4]                         ,
             SRB_IOL4_RX_DATA_DD            => PRDATA_C[5]                         ,
             SRB_IOL3_RX_DATA[0]            => PRDATA_C[6]                         ,
             SRB_IOL3_RX_DATA[1]            => PRDATA_C[7]                         ,
             SRB_IOL3_RX_DATA[2]            => PRDATA_C[8]                         ,
             SRB_IOL3_RX_DATA[3]            => PRDATA_C[9]                         ,
             SRB_IOL3_RX_DATA[4]            => PRDATA_C[10]                        ,
             SRB_IOL3_RX_DATA[5]            => PRDATA_C[11]                        ,
             SRB_IOL3_RX_DATA[6]            => PRDATA_C[12]                        ,
             SRB_IOL3_RX_DATA[7]            => PRDATA_C[13]                        ,
             SRB_IOL3_IODLY_OV              => PRDATA_C[14]                        ,
             SRB_IOL3_RX_DATA_DD            => PRDATA_C[15]                        ,
             SRB_IOL2_RX_DATA[0]            => PRDATA_C[16]                        ,
             SRB_IOL2_RX_DATA[1]            => PRDATA_C[17]                        ,
             SRB_IOL2_RX_DATA[2]            => PRDATA_C[18]                        ,
             SRB_IOL2_RX_DATA[3]            => PRDATA_C[19]                        ,
             SRB_IOL2_RX_DATA[4]            => PRDATA_C[20]                        ,
             SRB_IOL2_RX_DATA[5]            => PRDATA_C[21]                        ,
             SRB_IOL2_RX_DATA[6]            => PRDATA_C[22]                        ,
             SRB_IOL2_RX_DATA[7]            => PRDATA_C[23]                        ,
             SRB_IOL2_IODLY_OV              => PRDATA_C[24]                        ,
             SRB_IOL2_RX_DATA_DD            => PRDATA_C[25]                        ,
             SRB_IOL1_RX_DATA[0]            => PRDATA_C[26]                        ,
             SRB_IOL1_RX_DATA[1]            => PRDATA_C[27]                        ,
             SRB_IOL1_RX_DATA[2]            => PRDATA_C[28]                        ,
             SRB_IOL1_RX_DATA[3]            => PRDATA_C[29]                        ,
             SRB_IOL1_RX_DATA[4]            => PRDATA_C[30]                        ,
             SRB_IOL1_RX_DATA[5]            => PRDATA_C[31]                        ,
             SRB_P0[18]                     => PSLVERR                             ,
             
             // ddrphy's
             CLK_PLL                  => DDRPHY_CLKIN                 ,
             //SRB_IOL45_LRS            => SRB_DQS_RST                  ,
             //SRB_IOL23_CE             => DDRPHY_UPDATE_COMP_VAL_L[0]  ,
             //SRB_IOL23_TS_CTRL[1]     => DDRPHY_UPDATE_COMP_VAL_L[1]  ,
             //SRB_IOL23_TS_CTRL[2]     => DDRPHY_UPDATE_COMP_DIR_L     ,
             //SRB_IOL23_IODLY_CTRL[0]  => DDRPHY_UPDATE_COMP_VAL_H[0]  ,
             //SRB_IOL23_TS_CTRL[3]     => DDRPHY_UPDATE_COMP_VAL_H[1]  ,
             //SRB_IOL23_LRS            => DDRPHY_UPDATE_COMP_DIR_H     ,
             //SRB_IOL22_TX_DATA[7]     => DDRPHY_UPDATE_TYPE[0]        ,
             //SRB_IOL22_TX_DATA[6]     => DDRPHY_UPDATE_TYPE[1]        ,
             SRB_IOL22_TX_DATA[4]     => DDRPHY_RST                   ,
             SRB_IOL22_TX_DATA[5]     => DLL_UPDATE_ACK               ,
             SRB_IOL22_TX_DATA[3]     => DLL_UPDATE_N                 ,
             SRB_IOL22_TX_DATA[1]     => SRB_DLL_FREEZE               ,
             SRB_IOL22_TX_DATA[0]     => DDRPHY_RST_ACK               ,
             SRB_IOL22_MIPI_SW_DYN_I  => DDRPHY_UPDATE                ,
             
             SRB_IOL14_LRS            => SRB_RST_DLL                  ,                   
             SRB_IOL13_LRS            => SRB_IOL_RST                  ,            
             SRB_IOL12_LRS            => SRB_DQS_RST_TRAINING         ,                      
             SRB_IOL10_TX_DATA[5]     => MODE_SEL_DBG                 ,
             SRB_IOL5_IODLY_CTRL[2]   => PADDR[0]                     ,
             SRB_IOL4_TX_DATA[7]      => PADDR[1]                     ,
             SRB_IOL4_TX_DATA[6]      => PADDR[2]                     ,
             SRB_IOL4_TX_DATA[4]      => PADDR[3]                     ,
             SRB_IOL4_TX_DATA[5]      => PADDR[4]                     ,
             SRB_IOL4_TX_DATA[2]      => PADDR[5]                     ,
             SRB_IOL4_TX_DATA[3]      => PADDR[6]                     ,
             SRB_IOL4_TX_DATA[1]      => PADDR[7]                     ,
             SRB_IOL4_TX_DATA[0]      => PADDR[8]                     ,
             SRB_IOL4_MIPI_SW_DYN_I   => PADDR[9]                     ,
             SRB_IOL4_IODLY_CTRL[1]   => PADDR[10]                    ,
             SRB_IOL4_TS_CTRL[0]      => PADDR[11]                    ,
             SRB_IOL4_CE              => PWDATA[0]                    ,
             SRB_IOL4_TS_CTRL[1]      => PWDATA[1]                    ,
             SRB_IOL4_TS_CTRL[2]      => PWDATA[2]                    ,
             SRB_IOL4_IODLY_CTRL[0]   => PWDATA[3]                    ,
             SRB_IOL4_TS_CTRL[3]      => PWDATA[4]                    ,
             SRB_IOL4_LRS             => PRESET                       ,
             SRB_IOL4_CLK_SYS         => PCLK                         , 
             SRB_IOL4_IODLY_CTRL[2]   => PWDATA[5]                    ,
             SRB_IOL3_TX_DATA[7]      => PWDATA[6]                    ,
             SRB_IOL3_TX_DATA[6]      => PWDATA[7]                    ,
             SRB_IOL3_TX_DATA[4]      => PWDATA[8]                    ,
             SRB_IOL3_TX_DATA[5]      => PWDATA[9]                    ,
             SRB_IOL3_TX_DATA[2]      => PWDATA[10]                   ,
             SRB_IOL3_TX_DATA[3]      => PWDATA[11]                   ,
             SRB_IOL3_TX_DATA[1]      => PWDATA[12]                   ,
             SRB_IOL3_TX_DATA[0]      => PWDATA[13]                   ,
             SRB_IOL3_MIPI_SW_DYN_I   => PWDATA[14]                   ,
             SRB_IOL3_IODLY_CTRL[1]   => PWDATA[15]                   ,
             SRB_IOL3_TS_CTRL[0]      => PWDATA[16]                   ,
             SRB_IOL3_CE              => PWDATA[17]                   ,
             SRB_IOL3_TS_CTRL[1]      => PWDATA[18]                   ,
             SRB_IOL3_TS_CTRL[2]      => PWDATA[19]                   ,
             SRB_IOL3_IODLY_CTRL[0]   => PWDATA[20]                   ,
             SRB_IOL3_TS_CTRL[3]      => PWDATA[21]                   ,
             SRB_IOL3_LRS             => PWDATA[22]                   ,
             SRB_IOL3_CLK_SYS         => PWDATA[23]                   ,
             SRB_IOL3_IODLY_CTRL[2]   => PWDATA[24]                   ,
             SRB_IOL2_TX_DATA[7]      => PWDATA[25]                   ,
             SRB_IOL2_TX_DATA[6]      => PWDATA[26]                   ,
             SRB_IOL2_TX_DATA[4]      => PWDATA[27]                   ,
             SRB_IOL2_TX_DATA[5]      => PWDATA[28]                   ,
             SRB_IOL2_TX_DATA[2]      => PWDATA[29]                   ,
             SRB_IOL2_TX_DATA[3]      => PWDATA[30]                   ,
             SRB_IOL2_TX_DATA[1]      => PWDATA[31]                   ,
             SRB_IOL2_TX_DATA[0]      => PWRITE                       ,
             SRB_IOL2_IODLY_CTRL[1]   => PSEL                         ,
             SRB_IOL2_TS_CTRL[0]      => PENABLE                      ,
             SRB_IOL29_RX_DATA[4]          => DDRPHY_RST_REQ                ,
             SRB_IOL29_RX_DATA[5]          => DLL_UPDATE_REQ                ,
             SRB_IOL29_RX_DATA[6]          => DDRPHY_UPDATE_DONE            ,
             SRB_IOL21_RX_DATA[5]          => DDRPHY_DBG[0]                 ,
             SRB_IOL21_RX_DATA[6]          => DDRPHY_DBG[1]                 ,
             SRB_IOL21_RX_DATA[7]          => DDRPHY_DBG[2]                 ,
             SRB_IOL21_IODLY_OV            => DDRPHY_DBG[3]                 ,
             SRB_IOL21_RX_DATA_DD          => DDRPHY_DBG[4]                 ,
             SRB_IOL20_RX_DATA[0]          => DDRPHY_DBG[5]                 ,
             SRB_IOL20_RX_DATA[1]          => DDRPHY_DBG[6]                 ,
             SRB_IOL20_RX_DATA[2]          => DDRPHY_DBG[7]                 ,
             SRB_IOL20_RX_DATA[3]          => DDRPHY_DBG[8]                 ,
             SRB_IOL20_RX_DATA[4]          => DDRPHY_DBG[9]                 ,
             SRB_IOL20_RX_DATA[5]          => DDRPHY_DBG[10]                ,
             SRB_IOL20_RX_DATA[6]          => DDRPHY_DBG[11]                ,
             SRB_IOL20_RX_DATA[7]          => DDRPHY_DBG[12]                ,
             SRB_IOL20_IODLY_OV            => DDRPHY_DBG[13]                ,
             SRB_IOL20_RX_DATA_DD          => DDRPHY_DBG[14]                ,
             SRB_P2[0]                     => DDRPHY_DBG[15]                ,
             SRB_P2[1]                     => DDRPHY_DBG[16]                ,
             SRB_P2[2]                     => DDRPHY_DBG[17]                ,
             SRB_P2[3]                     => DDRPHY_DBG[18]                ,
             SRB_P2[4]                     => DDRPHY_DBG[19]                ,
             SRB_P2[5]                     => DDRPHY_DBG[20]                ,
             SRB_P2[6]                     => DDRPHY_DBG[21]                ,
             SRB_P2[7]                     => DDRPHY_DBG[22]                ,
             SRB_P2[8]                     => DDRPHY_DBG[23]                ,
             SRB_P2[9]                     => DDRPHY_DBG[24]                ,
             SRB_P2[10]                    => DDRPHY_DBG[25]                ,
             SRB_P2[11]                    => DDRPHY_DBG[26]                ,
             SRB_P2[12]                    => DDRPHY_DBG[27]                ,
             SRB_P2[13]                    => DDRPHY_DBG[28]                ,
             SRB_P2[14]                    => DDRPHY_DBG[29]                ,
             SRB_P2[15]                    => DDRPHY_DBG[30]                ,
             SRB_P2[16]                    => DDRPHY_DBG[31]                ,
             SRB_P2[17]                    => DDRPHY_DBG[32]                ,
             SRB_P2[18]                    => DDRPHY_DBG[33]                ,
             SRB_P2[19]                    => DDRPHY_DBG[34]                ,
             SRB_IOL19_RX_DATA[0]          => DDRPHY_DBG[35]                ,
             SRB_IOL19_RX_DATA[1]          => DDRPHY_DBG[36]                ,
             SRB_IOL19_RX_DATA[2]          => DDRPHY_DBG[37]                ,
             SRB_IOL19_RX_DATA[3]          => DDRPHY_DBG[38]                ,
             SRB_IOL19_RX_DATA[4]          => DDRPHY_DBG[39]                ,
             SRB_IOL19_RX_DATA[5]          => DDRPHY_DBG[40]                ,
             SRB_IOL19_RX_DATA[6]          => DDRPHY_DBG[41]                ,
             SRB_IOL19_RX_DATA[7]          => DDRPHY_DBG[42]                ,
             SRB_IOL19_IODLY_OV            => DDRPHY_DBG[43]                ,
             SRB_IOL19_RX_DATA_DD          => DDRPHY_DBG[44]                ,
             SRB_IOL18_RX_DATA[0]          => DDRPHY_DBG[45]                ,
             SRB_IOL18_RX_DATA[1]          => DDRPHY_DBG[46]                ,
             SRB_IOL18_RX_DATA[2]          => DDRPHY_DBG[47]                ,
             SRB_IOL18_RX_DATA[3]          => DDRPHY_DBG[48]                ,
             SRB_IOL18_RX_DATA[4]          => DDRPHY_DBG[49]                ,
             SRB_IOL18_RX_DATA[5]          => DDRPHY_DBG[50]                ,
             SRB_IOL18_RX_DATA[6]          => DDRPHY_DBG[51]                ,
             SRB_IOL18_RX_DATA[7]          => DDRPHY_DBG[52]                ,
             SRB_IOL18_IODLY_OV            => DDRPHY_DBG[53]                ,
             SRB_IOL18_RX_DATA_DD          => DDRPHY_DBG[54]                ,
             SRB_IOL17_RX_DATA[0]          => DDRPHY_DBG[55]                ,
             SRB_IOL17_RX_DATA[1]          => DDRPHY_DBG[56]                ,
             SRB_IOL17_RX_DATA[2]          => DDRPHY_DBG[57]                ,
             SRB_IOL17_RX_DATA[3]          => DDRPHY_DBG[58]                ,
             SRB_IOL17_RX_DATA[4]          => DDRPHY_DBG[59]                ,
             SRB_IOL17_RX_DATA[5]          => DDRPHY_DBG[60]                ,
             SRB_IOL17_RX_DATA[6]          => DDRPHY_DBG[61]                ,
             SRB_IOL17_RX_DATA[7]          => DDRPHY_DBG[62]                ,
             SRB_IOL17_IODLY_OV            => DDRPHY_DBG[63]                ,
             SRB_IOL17_RX_DATA_DD          => DDRPHY_DBG[64]                ,
             SRB_IOL16_RX_DATA[0]          => DDRPHY_DBG[65]                ,
             SRB_IOL16_RX_DATA[1]          => DDRPHY_DBG[66]                ,
             SRB_IOL16_RX_DATA[2]          => DDRPHY_DBG[67]                ,
             SRB_IOL16_RX_DATA[3]          => DDRPHY_DBG[68]                ,
             SRB_IOL16_RX_DATA[4]          => DDRPHY_DBG[69]                ,
             SRB_IOL16_RX_DATA[5]          => DDRPHY_DBG[70]                ,
             SRB_IOL16_RX_DATA[6]          => DDRPHY_DBG[71]                ,
             SRB_IOL16_RX_DATA[7]          => DDRPHY_DBG[72]                ,
             SRB_IOL16_IODLY_OV            => DDRPHY_DBG[73]                ,
             SRB_IOL16_RX_DATA_DD          => DDRPHY_DBG[74]                ,
             SRB_IOL15_RX_DATA[0]          => DDRPHY_DBG[75]                ,
             SRB_IOL15_RX_DATA[1]          => DDRPHY_DBG[76]                ,
             SRB_IOL15_RX_DATA[2]          => DDRPHY_DBG[77]                ,
             SRB_IOL15_RX_DATA[3]          => DDRPHY_DBG[78]                ,
             SRB_IOL15_RX_DATA[4]          => DDRPHY_DBG[79]                ,
             SRB_IOL15_RX_DATA[5]          => DDRPHY_DBG[80]                ,
             SRB_IOL15_RX_DATA[6]          => DDRPHY_DBG[81]                ,
             SRB_IOL15_RX_DATA[7]          => DDRPHY_DBG[82]                ,
             SRB_IOL15_IODLY_OV            => DDRPHY_DBG[83]                ,
             SRB_IOL15_RX_DATA_DD          => DDRPHY_DBG[84]                ,
             SRB_IOL14_RX_DATA[0]          => DDRPHY_DBG[85]                ,
             SRB_IOL14_RX_DATA[1]          => DDRPHY_DBG[86]                ,
             SRB_IOL14_RX_DATA[2]          => DDRPHY_DBG[87]                ,
             SRB_IOL14_RX_DATA[3]          => DDRPHY_DBG[88]                ,
             SRB_IOL14_RX_DATA[4]          => DDRPHY_DBG[89]                ,
             SRB_IOL14_RX_DATA[5]          => DDRPHY_DBG[90]                ,
             SRB_IOL14_RX_DATA[6]          => DDRPHY_DBG[91]                ,
             SRB_IOL14_RX_DATA[7]          => DDRPHY_DBG[92]                ,
             SRB_IOL14_IODLY_OV            => DDRPHY_DBG[93]                ,
             SRB_IOL14_RX_DATA_DD          => DDRPHY_DBG[94]                ,
             SRB_IOL13_RX_DATA[0]          => DDRPHY_DBG[95]                ,
             SRB_IOL13_RX_DATA[1]          => DDRPHY_DBG[96]                ,
             SRB_IOL13_RX_DATA[2]          => DDRPHY_DBG[97]                ,
             SRB_IOL13_RX_DATA[3]          => DDRPHY_DBG[98]                ,
             SRB_IOL13_RX_DATA[4]          => DDRPHY_DBG[99]                ,
             SRB_IOL13_RX_DATA[5]          => DDRPHY_DBG[100]               ,
             SRB_IOL13_RX_DATA[6]          => DDRPHY_DBG[101]               ,
             SRB_IOL13_RX_DATA[7]          => DDRPHY_DBG[102]               ,
             SRB_IOL13_IODLY_OV            => DDRPHY_DBG[103]               ,
             SRB_IOL13_RX_DATA_DD          => DDRPHY_DBG[104]               ,
             SRB_IOL12_RX_DATA[0]          => DDRPHY_DBG[105]               ,
             SRB_IOL12_RX_DATA[1]          => DDRPHY_DBG[106]               ,
             SRB_IOL12_RX_DATA[2]          => DDRPHY_DBG[107]               ,
             SRB_IOL12_RX_DATA[3]          => DDRPHY_DBG[108]               ,
             SRB_IOL12_RX_DATA[4]          => DDRPHY_DBG[109]               ,
             SRB_IOL12_RX_DATA[5]          => DDRPHY_DBG[110]               ,
             SRB_IOL12_RX_DATA[6]          => DDRPHY_DBG[111]               ,
             SRB_IOL12_RX_DATA[7]          => DDRPHY_DBG[112]               ,
             SRB_IOL12_IODLY_OV            => DDRPHY_DBG[113]               ,
             SRB_IOL12_RX_DATA_DD          => DDRPHY_DBG[114]               ,
             SRB_IOL11_RX_DATA[0]          => DDRPHY_DBG[115]               ,
             SRB_IOL11_RX_DATA[1]          => DDRPHY_DBG[116]               ,
             SRB_IOL11_RX_DATA[2]          => DDRPHY_DBG[117]               ,
             SRB_IOL11_RX_DATA[3]          => DDRPHY_DBG[118]               ,
             SRB_IOL11_RX_DATA[4]          => DDRPHY_DBG[119]               ,
             SRB_IOL11_RX_DATA[5]          => DDRPHY_DBG[120]               ,
             SRB_IOL11_RX_DATA[6]          => DDRPHY_DBG[121]               ,
             SRB_IOL11_RX_DATA[7]          => DDRPHY_DBG[122]               ,
             SRB_IOL11_IODLY_OV            => DDRPHY_DBG[123]               ,
             SRB_IOL11_RX_DATA_DD          => DDRPHY_DBG[124]               ,
             SRB_IOL10_RX_DATA[0]          => DDRPHY_DBG[125]               ,
             SRB_IOL10_RX_DATA[1]          => DDRPHY_DBG[126]               ,
             SRB_IOL10_RX_DATA[2]          => DDRPHY_DBG[127]               ,
             SRB_IOL10_RX_DATA[3]          => DDRPHY_DBG[128]               ,
             SRB_IOL10_RX_DATA[4]          => DDRPHY_DBG[129]               ,
             SRB_IOL10_RX_DATA[5]          => DDRPHY_DBG[130]               ,
             SRB_IOL10_RX_DATA[6]          => DDRPHY_DBG[131]               ,
             SRB_IOL10_RX_DATA[7]          => DDRPHY_DBG[132]               ,
             SRB_IOL10_IODLY_OV            => DDRPHY_DBG[133]               ,
             SRB_IOL10_RX_DATA_DD          => DDRPHY_DBG[134]               ,
             SRB_P1[0]                     => DDRPHY_DBG[135]               ,
             SRB_P1[1]                     => DDRPHY_DBG[136]               ,
             SRB_P1[2]                     => DDRPHY_DBG[137]               ,
             SRB_P1[3]                     => DDRPHY_DBG[138]               ,
             SRB_P1[4]                     => DDRPHY_DBG[139]               ,
             SRB_P1[5]                     => DDRPHY_DBG[140]               ,
             SRB_P1[6]                     => DDRPHY_DBG[141]               ,
             SRB_P1[7]                     => DDRPHY_DBG[142]               ,
             SRB_P1[8]                     => DDRPHY_DBG[143]               ,
             SRB_IOL4_RX_DATA[3]           => PREADY                        ,
             SRB_IOL1_RX_DATA[6]           => PRDATA[0]                     ,
             SRB_IOL1_RX_DATA[7]           => PRDATA[1]                     ,
             SRB_IOL1_IODLY_OV             => PRDATA[2]                     ,
             SRB_IOL1_RX_DATA_DD           => PRDATA[3]                     ,
             SRB_IOL0_RX_DATA[0]           => PRDATA[4]                     ,
             SRB_IOL0_RX_DATA[1]           => PRDATA[5]                     ,
             SRB_IOL0_RX_DATA[2]           => PRDATA[6]                     ,
             SRB_IOL0_RX_DATA[3]           => PRDATA[7]                     ,
             SRB_IOL0_RX_DATA[4]           => PRDATA[8]                     ,
             SRB_IOL0_RX_DATA[5]           => PRDATA[9]                     ,
             SRB_IOL0_RX_DATA[6]           => PRDATA[10]                    ,
             SRB_IOL0_RX_DATA[7]           => PRDATA[11]                    ,
             SRB_IOL0_IODLY_OV             => PRDATA[12]                    ,
             SRB_IOL0_RX_DATA_DD           => PRDATA[13]                    ,
             SRB_P0[0]                     => PRDATA[14]                    ,
             SRB_P0[1]                     => PRDATA[15]                    ,
             SRB_P0[2]                     => PRDATA[16]                    ,
             SRB_P0[3]                     => PRDATA[17]                    ,
             SRB_P0[4]                     => PRDATA[18]                    ,
             SRB_P0[5]                     => PRDATA[19]                    ,
             SRB_P0[6]                     => PRDATA[20]                    ,
             SRB_P0[7]                     => PRDATA[21]                    ,
             SRB_P0[8]                     => PRDATA[22]                    ,
             SRB_P0[9]                     => PRDATA[23]                    ,
             SRB_P0[10]                    => PRDATA[24]                    ,
             SRB_P0[11]                    => PRDATA[25]                    ,
             SRB_P0[12]                    => PRDATA[26]                    ,
             SRB_P0[13]                    => PRDATA[27]                    ,
             SRB_P0[14]                    => PRDATA[28]                    ,
             SRB_P0[15]                    => PRDATA[29]                    ,
             SRB_P0[16]                    => PRDATA[30]                    ,
             SRB_P0[17]                    => PRDATA[31]                    ,
             
             IOL3_RX_DATA[7:4]             => DDRPHY_RDATA_L[3:0]           ,
             IOL3_RX_DATA_DD               => DDRPHY_DQ_L[0]                 ,
             IOL4_RX_DATA[7:4]             => DDRPHY_RDATA_L[7:4]           ,
             IOL4_RX_DATA_DD               => DDRPHY_DQ_L[1]                 ,
             IOL5_RX_DATA[7:4]             => DDRPHY_RDATA_L[11:8]          ,
             IOL5_RX_DATA_DD               => DDRPHY_DQ_L[2]                 ,
             IOL6_RX_DATA[7:4]             => DDRPHY_RDATA_L[15:12]         ,
             IOL6_RX_DATA_DD               => DDRPHY_DQ_L[3]                 ,
             IOL7_RX_DATA[7:4]             => DDRPHY_RDATA_L[19:16]         ,
             IOL7_RX_DATA_DD               => DDRPHY_DQ_L[4]                 ,
             IOL10_RX_DATA[7:4]            => DDRPHY_RDATA_L[23:20]         ,
             IOL10_RX_DATA_DD              => DDRPHY_DQ_L[5]                ,
             IOL11_RX_DATA[7:4]            => DDRPHY_RDATA_L[27:24]         ,
             IOL11_RX_DATA_DD              => DDRPHY_DQ_L[6]                ,
             IOL12_RX_DATA[7:4]            => DDRPHY_RDATA_L[31:28]         ,
             IOL12_RX_DATA_DD              => DDRPHY_DQ_L[7]                ,
             IOL27_RX_DATA[7:4]            => DDRPHY_RDATA_H[3:0]           ,
             IOL27_RX_DATA_DD              => DDRPHY_DQ_H[0]                ,
             IOL28_RX_DATA[7:4]            => DDRPHY_RDATA_H[7:4]           ,
             IOL28_RX_DATA_DD              => DDRPHY_DQ_H[1]                ,
             IOL29_RX_DATA[7:4]            => DDRPHY_RDATA_H[11:8]          ,
             IOL29_RX_DATA_DD              => DDRPHY_DQ_H[2]                ,
             IOL32_RX_DATA[7:4]            => DDRPHY_RDATA_H[15:12]         ,
             IOL32_RX_DATA_DD              => DDRPHY_DQ_H[3]                ,
             IOL33_RX_DATA[7:4]            => DDRPHY_RDATA_H[19:16]         ,
             IOL33_RX_DATA_DD              => DDRPHY_DQ_H[4]                ,
             IOL34_RX_DATA[7:4]            => DDRPHY_RDATA_H[23:20]         ,
             IOL34_RX_DATA_DD              => DDRPHY_DQ_H[5]                ,
             IOL35_RX_DATA[7:4]            => DDRPHY_RDATA_H[27:24]         ,
             IOL35_RX_DATA_DD              => DDRPHY_DQ_H[6]                ,
             IOL36_RX_DATA[7:4]            => DDRPHY_RDATA_H[31:28]         ,
             IOL36_RX_DATA_DD              => DDRPHY_DQ_H[7]                ,
             DQS_DDC0_WL_OV                => DDRPHY_WL_OV_L                ,
             DQS_DDC0_RDEL_OV              => DDRPHY_RDEL_OV_L              ,
             DQS_DDC0_DGTS                 => DDRPHY_DGTS_L                 ,
             DQS_DDC0_READ_VALID           => DDRPHY_READ_VALID_L           ,
             DQS_DDC0_GATEI                => DDRPHY_GATEI_L                ,
             DQS_DDC0_WL_STEP[7:0]         => DDRPHY_WL_STEP_L[7:0]         ,
             DQS_DDC0_WL_CTRL[2:0]         => DDRPHY_WL_CTRL_L[2:0]         ,
             DQS_DDC0_DQS_GATE_CTRL[1:0]   => DDRPHY_DQS_GATE_CTRL_L[1:0]   ,
             DQS_DDC0_READ_CLK_CTRL[2:0]   => DDRPHY_READ_CLK_CTRL_L[2:0]   ,
             DQS_DDC0_RDEL_CTRL[2:0]       => DDRPHY_RDQS_STEP_L[2:0]       ,
             DQS_DDC2_WL_OV                => DDRPHY_WL_OV_H                ,
             DQS_DDC2_RDEL_OV              => DDRPHY_RDEL_OV_H              ,
             DQS_DDC2_DGTS                 => DDRPHY_DGTS_H                 ,
             DQS_DDC2_READ_VALID           => DDRPHY_READ_VALID_H           ,
             DQS_DDC2_GATEI                => DDRPHY_GATEI_H                ,
             DQS_DDC2_WL_STEP[7:0]         => DDRPHY_WL_STEP_H[7:0]         ,
             DQS_DDC2_WL_CTRL[2:0]         => DDRPHY_WL_CTRL_H[2:0]         ,
             DQS_DDC2_DQS_GATE_CTRL[1:0]   => DDRPHY_DQS_GATE_CTRL_H[1:0]   ,
             DQS_DDC2_READ_CLK_CTRL[2:0]   => DDRPHY_READ_CLK_CTRL_H[2:0]   ,
             DQS_DDC2_RDEL_CTRL[2:0]       => DDRPHY_RDQS_STEP_H[2:0]       ,
             CTRL_CODE_T[7:0]              => DDRPHY_DLL_STEP[7:0]          ,
             IOL3_TX_DATA[3:0]             => DDRPHY_WDATA_L[3:0]           ,
             IOL4_TX_DATA[3:0]             => DDRPHY_WDATA_L[7:4]           ,
             IOL5_TX_DATA[3:0]             => DDRPHY_WDATA_L[11:8]          ,
             IOL6_TX_DATA[3:0]             => DDRPHY_WDATA_L[15:12]         ,
             IOL7_TX_DATA[3:0]             => DDRPHY_WDATA_L[19:16]         ,
             IOL10_TX_DATA[3:0]            => DDRPHY_WDATA_L[23:20]         ,
             IOL11_TX_DATA[3:0]            => DDRPHY_WDATA_L[27:24]         ,
             IOL12_TX_DATA[3:0]            => DDRPHY_WDATA_L[31:28]         ,
             IOL27_TX_DATA[3:0]            => DDRPHY_WDATA_H[3:0]           ,
             IOL28_TX_DATA[3:0]            => DDRPHY_WDATA_H[7:4]           ,
             IOL29_TX_DATA[3:0]            => DDRPHY_WDATA_H[11:8]          ,
             IOL32_TX_DATA[3:0]            => DDRPHY_WDATA_H[15:12]         ,
             IOL33_TX_DATA[3:0]            => DDRPHY_WDATA_H[19:16]         ,
             IOL34_TX_DATA[3:0]            => DDRPHY_WDATA_H[23:20]         ,
             IOL35_TX_DATA[3:0]            => DDRPHY_WDATA_H[27:24]         ,
             IOL36_TX_DATA[3:0]            => DDRPHY_WDATA_H[31:28]         ,

             IOL12_TS_CTRL[1]           =>      DDRPHY_WEN_L[15]                ,
             IOL12_TS_CTRL[0]           =>      DDRPHY_WEN_L[14]                ,
             IOL11_TS_CTRL[1]           =>      DDRPHY_WEN_L[13]                ,
             IOL11_TS_CTRL[0]           =>      DDRPHY_WEN_L[12]                ,
             IOL10_TS_CTRL[1]           =>      DDRPHY_WEN_L[11]                ,
             IOL10_TS_CTRL[0]           =>      DDRPHY_WEN_L[10]                ,
             IOL7_TS_CTRL[1]            =>      DDRPHY_WEN_L[9]                ,
             IOL7_TS_CTRL[0]            =>      DDRPHY_WEN_L[8]                ,
             IOL6_TS_CTRL[1]            =>      DDRPHY_WEN_L[7]                ,
             IOL6_TS_CTRL[0]            =>      DDRPHY_WEN_L[6]                ,
             IOL5_TS_CTRL[1]            =>      DDRPHY_WEN_L[5]                ,
             IOL5_TS_CTRL[0]            =>      DDRPHY_WEN_L[4]                ,
             IOL4_TS_CTRL[1]            =>      DDRPHY_WEN_L[3]                ,
             IOL4_TS_CTRL[0]            =>      DDRPHY_WEN_L[2]                ,
             IOL3_TS_CTRL[1]            =>      DDRPHY_WEN_L[1]                ,
             IOL3_TS_CTRL[0]            =>      DDRPHY_WEN_L[0]                ,
             
             IOL9_TX_DATA[3]              =>     DDRPHY_WDQS_L[3]                ,
             IOL9_TX_DATA[2]              =>     DDRPHY_WDQS_L[2]                ,
             IOL9_TX_DATA[1]              =>     DDRPHY_WDQS_L[1]                ,
             IOL9_TX_DATA[0]              =>     DDRPHY_WDQS_L[0]                ,
             IOL9_TS_CTRL[1]              =>     DDRPHY_WDQS_EN_L[1]             ,
             IOL9_TS_CTRL[0]              =>     DDRPHY_WDQS_EN_L[0]             ,
             IOL2_TX_DATA[3]              =>     DDRPHY_DM_L[3]                 ,
             IOL2_TX_DATA[2]              =>     DDRPHY_DM_L[2]                 ,
             IOL2_TX_DATA[1]              =>     DDRPHY_DM_L[1]                 ,
             IOL2_TX_DATA[0]              =>     DDRPHY_DM_L[0]                 ,
             IOL36_TS_CTRL[1]            =>      DDRPHY_WEN_H[15]                ,
             IOL36_TS_CTRL[0]            =>      DDRPHY_WEN_H[14]                ,
             IOL35_TS_CTRL[1]            =>      DDRPHY_WEN_H[13]                ,
             IOL35_TS_CTRL[0]            =>      DDRPHY_WEN_H[12]                ,
             IOL34_TS_CTRL[1]            =>      DDRPHY_WEN_H[11]                ,
             IOL34_TS_CTRL[0]            =>      DDRPHY_WEN_H[10]                ,
             IOL33_TS_CTRL[1]            =>      DDRPHY_WEN_H[9]                ,
             IOL33_TS_CTRL[0]            =>      DDRPHY_WEN_H[8]                ,
             IOL32_TS_CTRL[1]            =>      DDRPHY_WEN_H[7]                ,
             IOL32_TS_CTRL[0]            =>      DDRPHY_WEN_H[6]                ,
             IOL29_TS_CTRL[1]            =>      DDRPHY_WEN_H[5]                ,
             IOL29_TS_CTRL[0]            =>      DDRPHY_WEN_H[4]                ,
             IOL28_TS_CTRL[1]            =>      DDRPHY_WEN_H[3]                ,
             IOL28_TS_CTRL[0]            =>      DDRPHY_WEN_H[2]                ,
             IOL27_TS_CTRL[1]            =>      DDRPHY_WEN_H[1]                ,
             IOL27_TS_CTRL[0]            =>      DDRPHY_WEN_H[0]                ,
             IOL31_TX_DATA[3]            =>      DDRPHY_WDQS_H[3]               ,
             IOL31_TX_DATA[2]            =>      DDRPHY_WDQS_H[2]               ,
             IOL31_TX_DATA[1]            =>      DDRPHY_WDQS_H[1]               ,
             IOL31_TX_DATA[0]            =>      DDRPHY_WDQS_H[0]               ,
             IOL31_TS_CTRL[1]            =>      DDRPHY_WDQS_EN_H[1]            ,
             IOL31_TS_CTRL[0]            =>      DDRPHY_WDQS_EN_H[0]            ,
             IOL37_TX_DATA[3]            =>      DDRPHY_DM_H[3]                 ,
             IOL37_TX_DATA[2]            =>      DDRPHY_DM_H[2]                 ,
             IOL37_TX_DATA[1]            =>      DDRPHY_DM_H[1]                 ,
             IOL37_TX_DATA[0]            =>      DDRPHY_DM_H[0]                 ,
             IOL59_TS_CTRL[1]            =>     DDRPHY_CA_EN[55]                 ,
             IOL59_TS_CTRL[0]            =>     DDRPHY_CA_EN[54]                 ,
             IOL58_TS_CTRL[1]            =>     DDRPHY_CA_EN[53]                 ,
             IOL58_TS_CTRL[0]            =>     DDRPHY_CA_EN[52]                 ,
             IOL57_TS_CTRL[1]            =>     DDRPHY_CA_EN[51]                 ,
             IOL57_TS_CTRL[0]            =>     DDRPHY_CA_EN[50]                 ,
             IOL56_TS_CTRL[1]            =>     DDRPHY_CA_EN[49]                 ,
             IOL56_TS_CTRL[0]            =>     DDRPHY_CA_EN[48]                 ,
             IOL55_TS_CTRL[1]            =>     DDRPHY_CA_EN[47]                 ,
             IOL55_TS_CTRL[0]            =>     DDRPHY_CA_EN[46]                 ,
             IOL52_TS_CTRL[1]            =>     DDRPHY_CA_EN[45]                 ,
             IOL52_TS_CTRL[0]            =>     DDRPHY_CA_EN[44]                 ,
             IOL51_TS_CTRL[1]            =>     DDRPHY_CA_EN[43]                 ,
             IOL51_TS_CTRL[0]            =>     DDRPHY_CA_EN[42]                 ,
             IOL49_TS_CTRL[1]            =>     DDRPHY_CA_EN[41]                 ,
             IOL49_TS_CTRL[0]            =>     DDRPHY_CA_EN[40]                 ,
             IOL48_TS_CTRL[1]            =>     DDRPHY_CA_EN[39]                 ,
             IOL48_TS_CTRL[0]            =>     DDRPHY_CA_EN[38]                 ,
             IOL47_TS_CTRL[1]            =>     DDRPHY_CA_EN[37]                 ,
             IOL47_TS_CTRL[0]            =>     DDRPHY_CA_EN[36]                 ,
             IOL46_TS_CTRL[1]            =>     DDRPHY_CA_EN[35]                 ,
             IOL46_TS_CTRL[0]            =>     DDRPHY_CA_EN[34]                 ,
             IOL45_TS_CTRL[1]            =>     DDRPHY_CA_EN[33]                 ,
             IOL45_TS_CTRL[0]            =>     DDRPHY_CA_EN[32]                 ,
             IOL44_TS_CTRL[1]            =>     DDRPHY_CA_EN[31]                 ,
             IOL44_TS_CTRL[0]            =>     DDRPHY_CA_EN[30]                 ,
             IOL43_TS_CTRL[1]            =>     DDRPHY_CA_EN[29]                 ,
             IOL43_TS_CTRL[0]            =>     DDRPHY_CA_EN[28]                 ,
             IOL42_TS_CTRL[1]            =>     DDRPHY_CA_EN[27]                 ,
             IOL42_TS_CTRL[0]            =>     DDRPHY_CA_EN[26]                 ,
             IOL41_TS_CTRL[1]            =>     DDRPHY_CA_EN[25]                 ,
             IOL41_TS_CTRL[0]            =>     DDRPHY_CA_EN[24]                 ,
             IOL40_TS_CTRL[1]            =>     DDRPHY_CA_EN[23]                 ,
             IOL40_TS_CTRL[0]            =>     DDRPHY_CA_EN[22]                 ,
             IOL37_TS_CTRL[1]            =>     DDRPHY_CA_EN[21]                 ,
             IOL37_TS_CTRL[0]            =>     DDRPHY_CA_EN[20]                 ,
             IOL25_TS_CTRL[1]            =>     DDRPHY_CA_EN[19]                 ,
             IOL25_TS_CTRL[0]            =>     DDRPHY_CA_EN[18]                 ,
             IOL24_TS_CTRL[1]            =>     DDRPHY_CA_EN[17]                 ,
             IOL24_TS_CTRL[0]            =>     DDRPHY_CA_EN[16]                 ,
             IOL23_TS_CTRL[1]            =>     DDRPHY_CA_EN[15]                 ,
             IOL23_TS_CTRL[0]            =>     DDRPHY_CA_EN[14]                 ,
             IOL22_TS_CTRL[1]            =>     DDRPHY_CA_EN[13]                 ,
             IOL22_TS_CTRL[0]            =>     DDRPHY_CA_EN[12]                 ,
             IOL21_TS_CTRL[1]            =>     DDRPHY_CA_EN[11]                 ,
             IOL21_TS_CTRL[0]            =>     DDRPHY_CA_EN[10]                 ,
             IOL20_TS_CTRL[1]            =>     DDRPHY_CA_EN[9]                 ,
             IOL20_TS_CTRL[0]            =>     DDRPHY_CA_EN[8]                 ,
             IOL19_TS_CTRL[1]            =>     DDRPHY_CA_EN[7]                 ,
             IOL19_TS_CTRL[0]            =>     DDRPHY_CA_EN[6]                 ,
             IOL18_TS_CTRL[1]            =>     DDRPHY_CA_EN[5]                 ,
             IOL18_TS_CTRL[0]            =>     DDRPHY_CA_EN[4]                 ,
             IOL17_TS_CTRL[1]            =>     DDRPHY_CA_EN[3]                 ,
             IOL17_TS_CTRL[0]            =>     DDRPHY_CA_EN[2]                 ,
             IOL2_TS_CTRL[1]            =>     DDRPHY_CA_EN[1]                 ,
             IOL2_TS_CTRL[0]            =>     DDRPHY_CA_EN[0]                 ,
             IOL59_TX_DATA[3]           =>     DDRPHY_ADDR[63]                 ,
             IOL59_TX_DATA[2]           =>     DDRPHY_ADDR[62]                 ,
             IOL59_TX_DATA[1]           =>     DDRPHY_ADDR[61]                 ,
             IOL59_TX_DATA[0]           =>     DDRPHY_ADDR[60]                 ,
             IOL58_TX_DATA[3]           =>     DDRPHY_ADDR[59]                 ,
             IOL58_TX_DATA[2]           =>     DDRPHY_ADDR[58]                 ,
             IOL58_TX_DATA[1]           =>     DDRPHY_ADDR[57]                 ,
             IOL58_TX_DATA[0]           =>     DDRPHY_ADDR[56]                 ,
             IOL57_TX_DATA[3]           =>     DDRPHY_ADDR[55]                 ,
             IOL57_TX_DATA[2]           =>     DDRPHY_ADDR[54]                 ,
             IOL57_TX_DATA[1]           =>     DDRPHY_ADDR[53]                 ,
             IOL57_TX_DATA[0]           =>     DDRPHY_ADDR[52]                 ,
             IOL56_TX_DATA[3]           =>     DDRPHY_ADDR[51]                 ,
             IOL56_TX_DATA[2]           =>     DDRPHY_ADDR[50]                 ,
             IOL56_TX_DATA[1]           =>     DDRPHY_ADDR[49]                 ,
             IOL56_TX_DATA[0]           =>     DDRPHY_ADDR[48]                 ,
             IOL55_TX_DATA[3]           =>     DDRPHY_ADDR[47]                 ,
             IOL55_TX_DATA[2]           =>     DDRPHY_ADDR[46]                 ,
             IOL55_TX_DATA[1]           =>     DDRPHY_ADDR[45]                 ,
             IOL55_TX_DATA[0]           =>     DDRPHY_ADDR[44]                 ,
             IOL52_TX_DATA[3]           =>     DDRPHY_ADDR[43]                 ,
             IOL52_TX_DATA[2]           =>     DDRPHY_ADDR[42]                 ,
             IOL52_TX_DATA[1]           =>     DDRPHY_ADDR[41]                 ,
             IOL52_TX_DATA[0]           =>     DDRPHY_ADDR[40]                 ,
             IOL51_TX_DATA[3]           =>     DDRPHY_ADDR[39]                 ,
             IOL51_TX_DATA[2]           =>     DDRPHY_ADDR[38]                 ,
             IOL51_TX_DATA[1]           =>     DDRPHY_ADDR[37]                 ,
             IOL51_TX_DATA[0]           =>     DDRPHY_ADDR[36]                 ,
             IOL49_TX_DATA[3]           =>     DDRPHY_ADDR[35]                 ,
             IOL49_TX_DATA[2]           =>     DDRPHY_ADDR[34]                 ,
             IOL49_TX_DATA[1]           =>     DDRPHY_ADDR[33]                 ,
             IOL49_TX_DATA[0]           =>     DDRPHY_ADDR[32]                 ,
             IOL47_TX_DATA[3]           =>     DDRPHY_ADDR[31]                 ,
             IOL47_TX_DATA[2]           =>     DDRPHY_ADDR[30]                 ,
             IOL47_TX_DATA[1]           =>     DDRPHY_ADDR[29]                 ,
             IOL47_TX_DATA[0]           =>     DDRPHY_ADDR[28]                 ,
             IOL46_TX_DATA[3]           =>     DDRPHY_ADDR[27]                 ,
             IOL46_TX_DATA[2]           =>     DDRPHY_ADDR[26]                 ,
             IOL46_TX_DATA[1]           =>     DDRPHY_ADDR[25]                 ,
             IOL46_TX_DATA[0]           =>     DDRPHY_ADDR[24]                 ,
             IOL45_TX_DATA[3]           =>     DDRPHY_ADDR[23]                 ,
             IOL45_TX_DATA[2]           =>     DDRPHY_ADDR[22]                 ,
             IOL45_TX_DATA[1]           =>     DDRPHY_ADDR[21]                 ,
             IOL45_TX_DATA[0]           =>     DDRPHY_ADDR[20]                 ,
             IOL44_TX_DATA[3]           =>     DDRPHY_ADDR[19]                 ,
             IOL44_TX_DATA[2]           =>     DDRPHY_ADDR[18]                 ,
             IOL44_TX_DATA[1]           =>     DDRPHY_ADDR[17]                 ,
             IOL44_TX_DATA[0]           =>     DDRPHY_ADDR[16]                 ,
             IOL43_TX_DATA[3]           =>     DDRPHY_ADDR[15]                 ,
             IOL43_TX_DATA[2]           =>     DDRPHY_ADDR[14]                 ,
             IOL43_TX_DATA[1]           =>     DDRPHY_ADDR[13]                 ,
             IOL43_TX_DATA[0]           =>     DDRPHY_ADDR[12]                 ,
             IOL42_TX_DATA[3]           =>     DDRPHY_ADDR[11]                 ,
             IOL42_TX_DATA[2]           =>     DDRPHY_ADDR[10]                 ,
             IOL42_TX_DATA[1]           =>     DDRPHY_ADDR[9]                 ,
             IOL42_TX_DATA[0]           =>     DDRPHY_ADDR[8]                 ,
             IOL41_TX_DATA[3]           =>     DDRPHY_ADDR[7]                 ,
             IOL41_TX_DATA[2]           =>     DDRPHY_ADDR[6]                 ,
             IOL41_TX_DATA[1]           =>     DDRPHY_ADDR[5]                 ,
             IOL41_TX_DATA[0]           =>     DDRPHY_ADDR[4]                 ,
             IOL40_TX_DATA[3]           =>     DDRPHY_ADDR[3]                 ,
             IOL40_TX_DATA[2]           =>     DDRPHY_ADDR[2]                 ,
             IOL40_TX_DATA[1]           =>     DDRPHY_ADDR[1]                 ,
             IOL40_TX_DATA[0]           =>     DDRPHY_ADDR[0]                 ,
             IOL22_TX_DATA[3]           =>     DDRPHY_BA[11]                  ,
             IOL22_TX_DATA[2]           =>     DDRPHY_BA[10]                  ,
             IOL22_TX_DATA[1]           =>     DDRPHY_BA[9]                  ,
             IOL22_TX_DATA[0]           =>     DDRPHY_BA[8]                  ,
             IOL21_TX_DATA[3]           =>     DDRPHY_BA[7]                  ,
             IOL21_TX_DATA[2]           =>     DDRPHY_BA[6]                  ,
             IOL21_TX_DATA[1]           =>     DDRPHY_BA[5]                  ,
             IOL21_TX_DATA[0]           =>     DDRPHY_BA[4]                  ,
             IOL20_TX_DATA[3]           =>     DDRPHY_BA[3]                  ,
             IOL20_TX_DATA[2]           =>     DDRPHY_BA[2]                  ,
             IOL20_TX_DATA[1]           =>     DDRPHY_BA[1]                  ,
             IOL20_TX_DATA[0]           =>     DDRPHY_BA[0]                  ,
             IOL17_TX_DATA[3]          =>       DDRPHY_CK[3]                 ,
             IOL17_TX_DATA[2]          =>       DDRPHY_CK[2]                 ,
             IOL17_TX_DATA[1]          =>       DDRPHY_CK[1]                 ,
             IOL17_TX_DATA[0]          =>       DDRPHY_CK[0]                 ,
             
             IOL48_TX_DATA[3]          =>       DDRPHY_CKE[3]                 ,
             IOL48_TX_DATA[2]          =>       DDRPHY_CKE[2]                 ,
             IOL48_TX_DATA[1]          =>       DDRPHY_CKE[1]                 ,
             IOL48_TX_DATA[0]          =>       DDRPHY_CKE[0]                 ,
             
             IOL25_TX_DATA[3]          =>       DDRPHY_CS_N[3]                ,
             IOL25_TX_DATA[2]          =>       DDRPHY_CS_N[2]                ,
             IOL25_TX_DATA[1]          =>       DDRPHY_CS_N[1]                ,
             IOL25_TX_DATA[0]          =>       DDRPHY_CS_N[0]                ,
             
             IOL24_TX_DATA[3]          =>       DDRPHY_RAS_N[3]               ,
             IOL24_TX_DATA[2]          =>       DDRPHY_RAS_N[2]               ,
             IOL24_TX_DATA[1]          =>       DDRPHY_RAS_N[1]               ,
             IOL24_TX_DATA[0]          =>       DDRPHY_RAS_N[0]               ,
             
             IOL23_TX_DATA[3]             =>    DDRPHY_CAS_N[3]               ,
             IOL23_TX_DATA[2]             =>    DDRPHY_CAS_N[2]               ,
             IOL23_TX_DATA[1]             =>    DDRPHY_CAS_N[1]               ,
             IOL23_TX_DATA[0]             =>    DDRPHY_CAS_N[0]               ,

             IOL19_TX_DATA[3]            =>     DDRPHY_WE_N[3]                , 
             IOL19_TX_DATA[2]            =>     DDRPHY_WE_N[2]                , 
             IOL19_TX_DATA[1]            =>     DDRPHY_WE_N[1]                , 
             IOL19_TX_DATA[0]            =>     DDRPHY_WE_N[0]                , 
             
             IOL18_TX_DATA[3]            =>     DDRPHY_ODT[3]                 ,
             IOL18_TX_DATA[2]            =>     DDRPHY_ODT[2]                 , 
             IOL18_TX_DATA[1]            =>     DDRPHY_ODT[1]                 , 
             IOL18_TX_DATA[0]            =>     DDRPHY_ODT[0]                 ,
             IOL50_TX_DATA[7]            =>     DDRPHY_MEM_RST                ,

             SRB_IOL22_TX_DATA[6]       =>    DDRPHY_UPDATE_TYPE[1]             ,
             SRB_IOL22_TX_DATA[7]       =>    DDRPHY_UPDATE_TYPE[0]             ,
             SRB_IOL23_TS_CTRL[1]       =>    DDRPHY_UPDATE_COMP_VAL_L[1]       ,
             SRB_IOL23_CE               =>    DDRPHY_UPDATE_COMP_VAL_L[0]       ,
             SRB_IOL23_TS_CTRL[2]       =>    DDRPHY_UPDATE_COMP_DIR_L          ,
             SRB_IOL23_TS_CTRL[3]       =>    DDRPHY_UPDATE_COMP_VAL_H[1]       ,
             SRB_IOL23_IODLY_CTRL[0]    =>    DDRPHY_UPDATE_COMP_VAL_H[0]       ,
             SRB_IOL23_LRS              =>    DDRPHY_UPDATE_COMP_DIR_H          ,

             SRB_IOL45_LRS              =>    SRB_DQS_RST                        ,
             IOL59_CE                   =>    IOL_CE[59]                                       ,
             IOL58_CE                   =>    IOL_CE[58]                                       ,
             IOL57_CE                   =>    IOL_CE[57]                                       ,
             IOL56_CE                   =>    IOL_CE[56]                                       ,
             IOL55_CE                   =>    IOL_CE[55]                                       ,
             IOL54_CE                   =>    IOL_CE[54]                                       ,
             IOL53_CE                   =>    IOL_CE[53]                                       ,
             IOL52_CE                   =>    IOL_CE[52]                                       ,
             IOL51_CE                   =>    IOL_CE[51]                                       ,
             IOL50_CE                   =>    IOL_CE[50]                                       ,
             IOL49_CE                   =>    IOL_CE[49]                                       ,
             IOL48_CE                   =>    IOL_CE[48]                                       ,
             IOL47_CE                   =>    IOL_CE[47]                                       ,
             IOL46_CE                   =>    IOL_CE[46]                                       ,
             IOL45_CE                   =>    IOL_CE[45]                                       ,
             IOL44_CE                   =>    IOL_CE[44]                                       ,
             IOL43_CE                   =>    IOL_CE[43]                                       ,
             IOL42_CE                   =>    IOL_CE[42]                                       ,
             IOL41_CE                   =>    IOL_CE[41]                                       ,
             IOL40_CE                   =>    IOL_CE[40]                                       ,
             IOL39_CE                   =>    IOL_CE[39]                                       ,
             IOL38_CE                   =>    IOL_CE[38]                                       ,
             IOL37_CE                   =>    IOL_CE[37]                                       ,
             IOL36_CE                   =>    IOL_CE[36]                                       ,
             IOL35_CE                   =>    IOL_CE[35]                                       ,
             IOL34_CE                   =>    IOL_CE[34]                                       ,
             IOL33_CE                   =>    IOL_CE[33]                                       ,
             IOL32_CE                   =>    IOL_CE[32]                                       ,
             IOL31_CE                   =>    IOL_CE[31]                                       ,
             IOL30_CE                   =>    IOL_CE[30]                                       ,
             IOL29_CE                   =>    IOL_CE[29]                                       ,
             IOL28_CE                   =>    IOL_CE[28]                                       ,
             IOL27_CE                   =>    IOL_CE[27]                                       ,
             IOL26_CE                   =>    IOL_CE[26]                                       ,
             IOL25_CE                   =>    IOL_CE[25]                                       ,
             IOL24_CE                   =>    IOL_CE[24]                                       ,
             IOL23_CE                   =>    IOL_CE[23]                                       ,
             IOL22_CE                   =>    IOL_CE[22]                                       ,
             IOL21_CE                   =>    IOL_CE[21]                                       ,
             IOL20_CE                   =>    IOL_CE[20]                                       ,
             IOL19_CE                   =>    IOL_CE[19]                                       ,
             IOL18_CE                   =>    IOL_CE[18]                                       ,
             IOL17_CE                   =>    IOL_CE[17]                                       ,
             IOL16_CE                   =>    IOL_CE[16]                                       ,
             IOL15_CE                   =>    IOL_CE[15]                                       ,
             IOL14_CE                   =>    IOL_CE[14]                                       ,
             IOL13_CE                   =>    IOL_CE[13]                                       ,
             IOL12_CE                   =>    IOL_CE[12]                                       ,
             IOL11_CE                   =>    IOL_CE[11]                                       ,
             IOL10_CE                   =>    IOL_CE[10]                                       ,
             IOL9_CE                    =>    IOL_CE[9]                                        ,
             IOL8_CE                    =>    IOL_CE[8]                                        ,
             IOL7_CE                    =>    IOL_CE[7]                                        ,
             IOL6_CE                    =>    IOL_CE[6]                                        ,
             IOL5_CE                    =>    IOL_CE[5]                                        ,
             IOL4_CE                    =>    IOL_CE[4]                                        ,
             IOL3_CE                    =>    IOL_CE[3]                                        ,
             IOL2_CE                    =>    IOL_CE[2]                                        ,
             IOL1_CE                    =>    IOL_CE[1]                                        ,
             IOL0_CE                    =>    IOL_CE[0]                                        ,
             IOL59_CLK_SYS                  =>    IOL_CLK_SYS[59]                              ,
             IOL58_CLK_SYS                  =>    IOL_CLK_SYS[58]                              ,
             IOL57_CLK_SYS                  =>    IOL_CLK_SYS[57]                              ,
             IOL56_CLK_SYS                  =>    IOL_CLK_SYS[56]                              ,
             IOL55_CLK_SYS                  =>    IOL_CLK_SYS[55]                              ,
             IOL54_CLK_SYS                  =>    IOL_CLK_SYS[54]                              ,
             IOL53_CLK_SYS                  =>    IOL_CLK_SYS[53]                              ,
             IOL52_CLK_SYS                  =>    IOL_CLK_SYS[52]                              ,
             IOL51_CLK_SYS                  =>    IOL_CLK_SYS[51]                              ,
             IOL50_CLK_SYS                  =>    IOL_CLK_SYS[50]                              ,
             IOL49_CLK_SYS                  =>    IOL_CLK_SYS[49]                              ,
             IOL48_CLK_SYS                  =>    IOL_CLK_SYS[48]                              ,
             IOL47_CLK_SYS                  =>    IOL_CLK_SYS[47]                              ,
             IOL46_CLK_SYS                  =>    IOL_CLK_SYS[46]                              ,
             IOL45_CLK_SYS                  =>    IOL_CLK_SYS[45]                              ,
             IOL44_CLK_SYS                  =>    IOL_CLK_SYS[44]                              ,
             IOL43_CLK_SYS                  =>    IOL_CLK_SYS[43]                              ,
             IOL42_CLK_SYS                  =>    IOL_CLK_SYS[42]                              ,
             IOL41_CLK_SYS                  =>    IOL_CLK_SYS[41]                              ,
             IOL40_CLK_SYS                  =>    IOL_CLK_SYS[40]                              ,
             IOL39_CLK_SYS                  =>    IOL_CLK_SYS[39]                              ,
             IOL38_CLK_SYS                  =>    IOL_CLK_SYS[38]                              ,
             IOL37_CLK_SYS                  =>    IOL_CLK_SYS[37]                              ,
             IOL36_CLK_SYS                  =>    IOL_CLK_SYS[36]                              ,
             IOL35_CLK_SYS                  =>    IOL_CLK_SYS[35]                              ,
             IOL34_CLK_SYS                  =>    IOL_CLK_SYS[34]                              ,
             IOL33_CLK_SYS                  =>    IOL_CLK_SYS[33]                              ,
             IOL32_CLK_SYS                  =>    IOL_CLK_SYS[32]                              ,
             IOL31_CLK_SYS                  =>    IOL_CLK_SYS[31]                              ,
             IOL30_CLK_SYS                  =>    IOL_CLK_SYS[30]                              ,
             IOL29_CLK_SYS                  =>    IOL_CLK_SYS[29]                              ,
             IOL28_CLK_SYS                  =>    IOL_CLK_SYS[28]                              ,
             IOL27_CLK_SYS                  =>    IOL_CLK_SYS[27]                              ,
             IOL26_CLK_SYS                  =>    IOL_CLK_SYS[26]                              ,
             IOL25_CLK_SYS                  =>    IOL_CLK_SYS[25]                              ,
             IOL24_CLK_SYS                  =>    IOL_CLK_SYS[24]                              ,
             IOL23_CLK_SYS                  =>    IOL_CLK_SYS[23]                              ,
             IOL22_CLK_SYS                  =>    IOL_CLK_SYS[22]                              ,
             IOL21_CLK_SYS                  =>    IOL_CLK_SYS[21]                              ,
             IOL20_CLK_SYS                  =>    IOL_CLK_SYS[20]                              ,
             IOL19_CLK_SYS                  =>    IOL_CLK_SYS[19]                              ,
             IOL18_CLK_SYS                  =>    IOL_CLK_SYS[18]                              ,
             IOL17_CLK_SYS                  =>    IOL_CLK_SYS[17]                              ,
             IOL16_CLK_SYS                  =>    IOL_CLK_SYS[16]                              ,
             IOL15_CLK_SYS                  =>    IOL_CLK_SYS[15]                              ,
             IOL14_CLK_SYS                  =>    IOL_CLK_SYS[14]                              ,
             IOL13_CLK_SYS                  =>    IOL_CLK_SYS[13]                              ,
             IOL12_CLK_SYS                  =>    IOL_CLK_SYS[12]                              ,
             IOL11_CLK_SYS                  =>    IOL_CLK_SYS[11]                              ,
             IOL10_CLK_SYS                  =>    IOL_CLK_SYS[10]                              ,
             IOL9_CLK_SYS                   =>    IOL_CLK_SYS[9]                               ,
             IOL8_CLK_SYS                   =>    IOL_CLK_SYS[8]                               ,
             IOL7_CLK_SYS                   =>    IOL_CLK_SYS[7]                               ,
             IOL6_CLK_SYS                   =>    IOL_CLK_SYS[6]                               ,
             IOL5_CLK_SYS                   =>    IOL_CLK_SYS[5]                               ,
             IOL4_CLK_SYS                   =>    IOL_CLK_SYS[4]                               ,
             IOL3_CLK_SYS                   =>    IOL_CLK_SYS[3]                               ,
             IOL2_CLK_SYS                   =>    IOL_CLK_SYS[2]                               ,
             IOL1_CLK_SYS                   =>    IOL_CLK_SYS[1]                               ,
             IOL0_CLK_SYS                   =>    IOL_CLK_SYS[0]                               ,
             
             IOL59_LRS                  =>    IOL_LRS[59]                                      ,
             IOL58_LRS                  =>    IOL_LRS[58]                                      ,
             IOL57_LRS                  =>    IOL_LRS[57]                                      ,
             IOL56_LRS                  =>    IOL_LRS[56]                                      ,
             IOL55_LRS                  =>    IOL_LRS[55]                                      ,
             IOL54_LRS                  =>    IOL_LRS[54]                                      ,
             IOL53_LRS                  =>    IOL_LRS[53]                                      ,
             IOL52_LRS                  =>    IOL_LRS[52]                                      ,
             IOL51_LRS                  =>    IOL_LRS[51]                                      ,
             IOL50_LRS                  =>    IOL_LRS[50]                                      ,
             IOL49_LRS                  =>    IOL_LRS[49]                                      ,
             IOL48_LRS                  =>    IOL_LRS[48]                                      ,
             IOL47_LRS                  =>    IOL_LRS[47]                                      ,
             IOL46_LRS                  =>    IOL_LRS[46]                                      ,
             IOL45_LRS                  =>    IOL_LRS[45]                                      ,
             IOL44_LRS                  =>    IOL_LRS[44]                                      ,
             IOL43_LRS                  =>    IOL_LRS[43]                                      ,
             IOL42_LRS                  =>    IOL_LRS[42]                                      ,
             IOL41_LRS                  =>    IOL_LRS[41]                                      ,
             IOL40_LRS                  =>    IOL_LRS[40]                                      ,
             IOL39_LRS                  =>    IOL_LRS[39]                                      ,
             IOL38_LRS                  =>    IOL_LRS[38]                                      ,
             IOL37_LRS                  =>    IOL_LRS[37]                                      ,
             IOL36_LRS                  =>    IOL_LRS[36]                                      ,
             IOL35_LRS                  =>    IOL_LRS[35]                                      ,
             IOL34_LRS                  =>    IOL_LRS[34]                                      ,
             IOL33_LRS                  =>    IOL_LRS[33]                                      ,
             IOL32_LRS                  =>    IOL_LRS[32]                                      ,
             IOL31_LRS                  =>    IOL_LRS[31]                                      ,
             IOL30_LRS                  =>    IOL_LRS[30]                                      ,
             IOL29_LRS                  =>    IOL_LRS[29]                                      ,
             IOL28_LRS                  =>    IOL_LRS[28]                                      ,
             IOL27_LRS                  =>    IOL_LRS[27]                                      ,
             IOL26_LRS                  =>    IOL_LRS[26]                                      ,
             IOL25_LRS                  =>    IOL_LRS[25]                                      ,
             IOL24_LRS                  =>    IOL_LRS[24]                                      ,
             IOL23_LRS                  =>    IOL_LRS[23]                                      ,
             IOL22_LRS                  =>    IOL_LRS[22]                                      ,
             IOL21_LRS                  =>    IOL_LRS[21]                                      ,
             IOL20_LRS                  =>    IOL_LRS[20]                                      ,
             IOL19_LRS                  =>    IOL_LRS[19]                                      ,
             IOL18_LRS                  =>    IOL_LRS[18]                                      ,
             IOL17_LRS                  =>    IOL_LRS[17]                                      ,
             IOL16_LRS                  =>    IOL_LRS[16]                                      ,
             IOL15_LRS                  =>    IOL_LRS[15]                                      ,
             IOL14_LRS                  =>    IOL_LRS[14]                                      ,
             IOL13_LRS                  =>    IOL_LRS[13]                                      ,
             IOL12_LRS                  =>    IOL_LRS[12]                                      ,
             IOL11_LRS                  =>    IOL_LRS[11]                                      ,
             IOL10_LRS                  =>    IOL_LRS[10]                                      ,
             IOL9_LRS                   =>    IOL_LRS[9]                                       ,
             IOL8_LRS                   =>    IOL_LRS[8]                                       ,
             IOL7_LRS                   =>    IOL_LRS[7]                                       ,
             IOL6_LRS                   =>    IOL_LRS[6]                                       ,
             IOL5_LRS                   =>    IOL_LRS[5]                                       ,
             IOL4_LRS                   =>    IOL_LRS[4]                                       ,
             IOL3_LRS                   =>    IOL_LRS[3]                                       ,
             IOL2_LRS                   =>    IOL_LRS[2]                                       ,
             IOL1_LRS                   =>    IOL_LRS[1]                                       ,
             IOL0_LRS                   =>    IOL_LRS[0]                                       ,
             RST_DLL                    =>    RST_DLL                                          ,
             UPDATE_N                   =>    UPDATE_N                                         ,
             CLK_INPUT                  =>    DLL_CLK_INPUT                                    ,
             DLL_FREEZE                 =>    DLL_FREEZE                                       , 
             DQS_DDC4_RST_DQS           =>    DQS_RST[4]                                       ,
             DQS_DDC3_RST_DQS           =>    DQS_RST[3]                                       ,
             DQS_DDC2_RST_DQS           =>    DQS_RST[2]                                       ,
             DQS_DDC1_RST_DQS           =>    DQS_RST[1]                                       ,
             DQS_DDC0_RST_DQS           =>    DQS_RST[0]                                       ,
             
             DQS_DDC4_RST_TRAINING_N    =>    DQS_RST_TRAINING_N[4]                            ,
             DQS_DDC3_RST_TRAINING_N    =>    DQS_RST_TRAINING_N[3]                            ,
             DQS_DDC2_RST_TRAINING_N    =>    DQS_RST_TRAINING_N[2]                            ,
             DQS_DDC1_RST_TRAINING_N    =>    DQS_RST_TRAINING_N[1]                            ,
             DQS_DDC0_RST_TRAINING_N    =>    DQS_RST_TRAINING_N[0]                            , 
             
             DQS_DDC4_CLK_REGIONAL      =>    DQS_CLK_REGIONAL[4]                              ,
             DQS_DDC3_CLK_REGIONAL      =>    DQS_CLK_REGIONAL[3]                              ,
             DQS_DDC2_CLK_REGIONAL      =>    DQS_CLK_REGIONAL[2]                              ,
             DQS_DDC1_CLK_REGIONAL      =>    DQS_CLK_REGIONAL[1]                              ,
             DQS_DDC0_CLK_REGIONAL      =>    DQS_CLK_REGIONAL[0]                              ,
             DQS_DDC4_GATEI             =>    DQS_GATEI[2]                                     ,
             DQS_DDC3_GATEI             =>    DQS_GATEI[1]                                     ,
             DQS_DDC1_GATEI             =>    DQS_GATEI[0]                                     ,
             
             DQS_DDC4_WL_STEP[7]        =>    DQS_WL_STEP[23]                                  ,
             DQS_DDC4_WL_STEP[6]        =>    DQS_WL_STEP[22]                                  ,
             DQS_DDC4_WL_STEP[5]        =>    DQS_WL_STEP[21]                                  ,
             DQS_DDC4_WL_STEP[4]        =>    DQS_WL_STEP[20]                                  ,
             DQS_DDC4_WL_STEP[3]        =>    DQS_WL_STEP[19]                                  ,
             DQS_DDC4_WL_STEP[2]        =>    DQS_WL_STEP[18]                                  ,
             DQS_DDC4_WL_STEP[1]        =>    DQS_WL_STEP[17]                                  ,
             DQS_DDC4_WL_STEP[0]        =>    DQS_WL_STEP[16]                                  ,
             
             DQS_DDC3_WL_STEP[7]        =>    DQS_WL_STEP[15]                                  ,
             DQS_DDC3_WL_STEP[6]        =>    DQS_WL_STEP[14]                                  ,
             DQS_DDC3_WL_STEP[5]        =>    DQS_WL_STEP[13]                                  ,
             DQS_DDC3_WL_STEP[4]        =>    DQS_WL_STEP[12]                                  ,
             DQS_DDC3_WL_STEP[3]        =>    DQS_WL_STEP[11]                                  ,
             DQS_DDC3_WL_STEP[2]        =>    DQS_WL_STEP[10]                                  ,
             DQS_DDC3_WL_STEP[1]        =>    DQS_WL_STEP[9]                                   ,
             DQS_DDC3_WL_STEP[0]        =>    DQS_WL_STEP[8]                                   ,
             
             DQS_DDC1_WL_STEP[7]        =>    DQS_WL_STEP[7]                                   ,
             DQS_DDC1_WL_STEP[6]        =>    DQS_WL_STEP[6]                                   ,
             DQS_DDC1_WL_STEP[5]        =>    DQS_WL_STEP[5]                                   ,
             DQS_DDC1_WL_STEP[4]        =>    DQS_WL_STEP[4]                                   ,
             DQS_DDC1_WL_STEP[3]        =>    DQS_WL_STEP[3]                                   ,
             DQS_DDC1_WL_STEP[2]        =>    DQS_WL_STEP[2]                                   ,
             DQS_DDC1_WL_STEP[1]        =>    DQS_WL_STEP[1]                                   ,
             DQS_DDC1_WL_STEP[0]        =>    DQS_WL_STEP[0]                                   ,

             DQS_DDC4_WL_CTRL[2]        =>    DQS_WL_CTRL[8]                                   ,
             DQS_DDC4_WL_CTRL[1]        =>    DQS_WL_CTRL[7]                                   ,
             DQS_DDC4_WL_CTRL[0]        =>    DQS_WL_CTRL[6]                                   ,
             DQS_DDC3_WL_CTRL[2]        =>    DQS_WL_CTRL[5]                                   ,
             DQS_DDC3_WL_CTRL[1]        =>    DQS_WL_CTRL[4]                                   ,
             DQS_DDC3_WL_CTRL[0]        =>    DQS_WL_CTRL[3]                                   ,
             DQS_DDC1_WL_CTRL[2]        =>    DQS_WL_CTRL[2]                                   ,
             DQS_DDC1_WL_CTRL[1]        =>    DQS_WL_CTRL[1]                                   ,
             DQS_DDC1_WL_CTRL[0]        =>    DQS_WL_CTRL[0]                                   ,
             
             DQS_DDC4_DQS_GATE_CTRL[3]  =>    DQS_DQS_GATE_CTRL[11]                            ,
             DQS_DDC4_DQS_GATE_CTRL[2]  =>    DQS_DQS_GATE_CTRL[10]                            ,
             DQS_DDC4_DQS_GATE_CTRL[1]  =>    DQS_DQS_GATE_CTRL[9]                             ,
             DQS_DDC4_DQS_GATE_CTRL[0]  =>    DQS_DQS_GATE_CTRL[8]                             ,
             DQS_DDC3_DQS_GATE_CTRL[3]  =>    DQS_DQS_GATE_CTRL[7]                             ,
             DQS_DDC3_DQS_GATE_CTRL[2]  =>    DQS_DQS_GATE_CTRL[6]                             ,
             DQS_DDC3_DQS_GATE_CTRL[1]  =>    DQS_DQS_GATE_CTRL[5]                             ,
             DQS_DDC3_DQS_GATE_CTRL[0]  =>    DQS_DQS_GATE_CTRL[4]                             ,
             DQS_DDC1_DQS_GATE_CTRL[3]  =>    DQS_DQS_GATE_CTRL[3]                             ,
             DQS_DDC1_DQS_GATE_CTRL[2]  =>    DQS_DQS_GATE_CTRL[2]                             ,
             DQS_DDC1_DQS_GATE_CTRL[1]  =>    DQS_DQS_GATE_CTRL[1]                             ,
             DQS_DDC1_DQS_GATE_CTRL[0]  =>    DQS_DQS_GATE_CTRL[0]                             ,
             DQS_DDC2_DQS_GATE_CTRL[3]  =>    DQS_DQS_GATE_CTRL_TF2[3]                         ,
             DQS_DDC2_DQS_GATE_CTRL[2]  =>    DQS_DQS_GATE_CTRL_TF2[2]                         ,
             DQS_DDC0_DQS_GATE_CTRL[3]  =>    DQS_DQS_GATE_CTRL_TF2[1]                         ,
             DQS_DDC0_DQS_GATE_CTRL[2]  =>    DQS_DQS_GATE_CTRL_TF2[0]                         ,
             
             DQS_DDC4_READ_CLK_CTRL[2]  =>    DQS_READ_CLK_CTRL[8]                             ,
             DQS_DDC4_READ_CLK_CTRL[1]  =>    DQS_READ_CLK_CTRL[7]                             ,
             DQS_DDC4_READ_CLK_CTRL[0]  =>    DQS_READ_CLK_CTRL[6]                             ,
             DQS_DDC3_READ_CLK_CTRL[2]  =>    DQS_READ_CLK_CTRL[5]                             ,
             DQS_DDC3_READ_CLK_CTRL[1]  =>    DQS_READ_CLK_CTRL[4]                             ,
             DQS_DDC3_READ_CLK_CTRL[0]  =>    DQS_READ_CLK_CTRL[3]                             ,
             DQS_DDC1_READ_CLK_CTRL[2]  =>    DQS_READ_CLK_CTRL[2]                             ,
             DQS_DDC1_READ_CLK_CTRL[1]  =>    DQS_READ_CLK_CTRL[1]                             ,
             DQS_DDC1_READ_CLK_CTRL[0]  =>    DQS_READ_CLK_CTRL[0]                             , 
             
             DQS_DDC4_RDEL_CTRL[2]      =>    DQS_RDEL_CTRL[8]                                 ,
             DQS_DDC4_RDEL_CTRL[1]      =>    DQS_RDEL_CTRL[7]                                 ,
             DQS_DDC4_RDEL_CTRL[0]      =>    DQS_RDEL_CTRL[6]                                 ,
             DQS_DDC3_RDEL_CTRL[2]      =>    DQS_RDEL_CTRL[5]                                 ,
             DQS_DDC3_RDEL_CTRL[1]      =>    DQS_RDEL_CTRL[4]                                 ,
             DQS_DDC3_RDEL_CTRL[0]      =>    DQS_RDEL_CTRL[3]                                 ,
             DQS_DDC1_RDEL_CTRL[2]      =>    DQS_RDEL_CTRL[2]                                 ,
             DQS_DDC1_RDEL_CTRL[1]      =>    DQS_RDEL_CTRL[1]                                 ,
             DQS_DDC1_RDEL_CTRL[0]      =>    DQS_RDEL_CTRL[0]                                 ,
             IOL54_TX_DATA[7:0]         =>    IOL_TX_DATA_TF8[103:96]                           ,
             IOL53_TX_DATA[7:0]         =>    IOL_TX_DATA_TF8[95:88]                            ,
             IOL39_TX_DATA[7:0]         =>    IOL_TX_DATA_TF8[87:80]                            ,
             IOL38_TX_DATA[7:0]         =>    IOL_TX_DATA_TF8[79:72]                            ,
             IOL30_TX_DATA[7:0]         =>    IOL_TX_DATA_TF8[71:64]                            ,
             IOL26_TX_DATA[7:0]         =>    IOL_TX_DATA_TF8[63:56]                            ,
             IOL16_TX_DATA[7:0]         =>    IOL_TX_DATA_TF8[55:48]                            ,
             IOL15_TX_DATA[7:0]         =>    IOL_TX_DATA_TF8[47:40]                            ,
             IOL14_TX_DATA[7:0]         =>    IOL_TX_DATA_TF8[39:32]                            ,
             IOL13_TX_DATA[7:0]         =>    IOL_TX_DATA_TF8[31:24]                            ,
             IOL8_TX_DATA[7:0]          =>    IOL_TX_DATA_TF8[23:16]                            ,
             IOL1_TX_DATA[7:0]          =>    IOL_TX_DATA_TF8[15:8]                             ,
             IOL0_TX_DATA[7:0]          =>    IOL_TX_DATA_TF8[7:0]                              ,
             
             IOL59_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[183:180]                          ,
             IOL58_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[179:176]                          ,
             IOL57_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[175:172]                          ,
             IOL56_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[171:168]                          ,
             IOL55_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[167:164]                          ,
             IOL52_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[163:160]                          ,
             IOL51_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[159:156]                          ,
             IOL49_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[155:152]                          ,
             IOL48_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[151:148]                          ,
             IOL47_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[147:144]                          ,
             IOL46_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[143:140]                          ,
             IOL45_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[139:136]                          ,
             IOL44_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[135:132]                          ,
             IOL43_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[131:128]                          ,
             IOL42_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[127:124]                          ,
             IOL41_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[123:120]                          ,
             IOL40_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[119:116]                          ,
             IOL37_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[115:112]                          ,
             IOL36_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[111:108]                          ,
             IOL35_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[107:104]                          ,
             IOL34_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[103:100]                          ,
             IOL33_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[99:96]                            ,
             IOL32_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[95:92]                            ,
             IOL31_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[91:88]                            ,
             IOL29_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[87:84]                            ,
             IOL28_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[83:80]                            ,
             IOL27_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[79:76]                            ,
             IOL25_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[75:72]                            ,
             IOL24_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[71:68]                            ,
             IOL23_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[67:64]                            ,
             IOL22_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[63:60]                            ,
             IOL21_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[59:56]                            ,
             IOL20_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[55:52]                            ,
             IOL19_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[51:48]                            ,
             IOL18_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[47:44]                            ,
             IOL17_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[43:40]                            ,
             IOL12_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[39:36]                            ,
             IOL11_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[35:32]                            ,
             IOL10_TX_DATA[7:4]         =>    IOL_TX_DATA_TF4[31:28]                            ,
             IOL9_TX_DATA[7:4]          =>    IOL_TX_DATA_TF4[27:24]                            ,
             IOL7_TX_DATA[7:4]          =>    IOL_TX_DATA_TF4[23:20]                            ,
             IOL6_TX_DATA[7:4]          =>    IOL_TX_DATA_TF4[19:16]                            ,
             IOL5_TX_DATA[7:4]          =>    IOL_TX_DATA_TF4[15:12]                            ,
             IOL4_TX_DATA[7:4]          =>    IOL_TX_DATA_TF4[11:8]                             ,
             IOL3_TX_DATA[7:4]          =>    IOL_TX_DATA_TF4[7:4]                              ,
             IOL2_TX_DATA[7:4]          =>    IOL_TX_DATA_TF4[3:0]                              , 
             
             IOL50_TX_DATA[6]           =>    IOL_TX_DATA_TF7[6]                                ,
             IOL50_TX_DATA[5]           =>    IOL_TX_DATA_TF7[5]                                ,
             IOL50_TX_DATA[4]           =>    IOL_TX_DATA_TF7[4]                                ,
             IOL50_TX_DATA[3]           =>    IOL_TX_DATA_TF7[3]                                ,
             IOL50_TX_DATA[2]           =>    IOL_TX_DATA_TF7[2]                                ,
             IOL50_TX_DATA[1]           =>    IOL_TX_DATA_TF7[1]                                ,
             IOL50_TX_DATA[0]           =>    IOL_TX_DATA_TF7[0]                                ,
             
             IOL59_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[179:177]                           ,
             IOL58_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[176:174]                           ,
             IOL57_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[173:171]                           ,
             IOL56_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[170:168]                           ,
             IOL55_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[167:165]                           ,
             IOL54_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[164:162]                           ,
             IOL53_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[161:159]                           ,
             IOL52_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[158:156]                           ,
             IOL51_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[155:153]                           ,
             IOL50_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[152:150]                           ,
             IOL49_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[149:147]                           ,
             IOL48_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[146:144]                           ,
             IOL47_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[143:141]                           ,
             IOL46_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[140:138]                           ,
             IOL45_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[137:135]                           ,
             IOL44_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[134:132]                           ,
             IOL43_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[131:129]                           ,
             IOL42_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[128:126]                           ,
             IOL41_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[125:123]                           ,
             IOL40_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[122:120]                           ,
             IOL39_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[119:117]                           ,
             IOL38_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[116:114]                           ,
             IOL37_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[113:111]                           ,
             IOL36_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[110:108]                           ,
             IOL35_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[107:105]                           ,
             IOL34_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[104:102]                           ,
             IOL33_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[101:99]                            ,
             IOL32_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[98:96]                             ,
             IOL31_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[95:93]                             ,
             IOL30_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[92:90]                             ,
             IOL29_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[89:87]                             ,
             IOL28_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[86:84]                             ,
             IOL27_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[83:81]                             ,
             IOL26_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[80:78]                             ,
             IOL25_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[77:75]                             ,
             IOL24_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[74:72]                             ,
             IOL23_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[71:69]                             ,
             IOL22_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[68:66]                             ,
             IOL21_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[65:63]                             ,
             IOL20_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[62:60]                             ,
             IOL19_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[59:57]                             ,
             IOL18_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[56:54]                             ,
             IOL17_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[53:51]                             ,
             IOL16_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[50:48]                             ,
             IOL15_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[47:45]                             ,
             IOL14_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[44:42]                             ,
             IOL13_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[41:39]                             ,
             IOL12_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[38:36]                             ,
             IOL11_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[35:33]                             ,
             IOL10_IODLY_CTRL[2:0]      =>    IOL_IODLY_CTRL[32:30]                             ,
             IOL9_IODLY_CTRL[2:0]       =>    IOL_IODLY_CTRL[29:27]                             ,
             IOL8_IODLY_CTRL[2:0]       =>    IOL_IODLY_CTRL[26:24]                             ,
             IOL7_IODLY_CTRL[2:0]       =>    IOL_IODLY_CTRL[23:21]                             ,
             IOL6_IODLY_CTRL[2:0]       =>    IOL_IODLY_CTRL[20:18]                             ,
             IOL5_IODLY_CTRL[2:0]       =>    IOL_IODLY_CTRL[17:15]                             ,
             IOL4_IODLY_CTRL[2:0]       =>    IOL_IODLY_CTRL[14:12]                             ,
             IOL3_IODLY_CTRL[2:0]       =>    IOL_IODLY_CTRL[11:9]                              ,
             IOL2_IODLY_CTRL[2:0]       =>    IOL_IODLY_CTRL[8:6]                               ,
             IOL1_IODLY_CTRL[2:0]       =>    IOL_IODLY_CTRL[5:3]                               ,
             IOL0_IODLY_CTRL[2:0]       =>    IOL_IODLY_CTRL[2:0]                               ,
             
             IOL59_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[59]                             ,
             IOL58_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[58]                             ,
             IOL57_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[57]                             ,
             IOL56_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[56]                             ,
             IOL55_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[55]                             ,
             IOL54_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[54]                             ,
             IOL53_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[53]                             ,
             IOL52_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[52]                             ,
             IOL51_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[51]                             ,
             IOL50_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[50]                             ,
             IOL49_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[49]                             ,
             IOL48_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[48]                             ,
             IOL47_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[47]                             ,
             IOL46_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[46]                             ,
             IOL45_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[45]                             ,
             IOL44_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[44]                             ,
             IOL43_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[43]                             ,
             IOL42_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[42]                             ,
             IOL41_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[41]                             ,
             IOL40_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[40]                             ,
             IOL39_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[39]                             ,
             IOL38_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[38]                             ,
             IOL37_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[37]                             ,
             IOL36_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[36]                             ,
             IOL35_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[35]                             ,
             IOL34_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[34]                             ,
             IOL33_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[33]                             ,
             IOL32_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[32]                             ,
             IOL31_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[31]                             ,
             IOL30_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[30]                             ,
             IOL29_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[29]                             ,
             IOL28_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[28]                             ,
             IOL27_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[27]                             ,
             IOL26_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[26]                             ,
             IOL25_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[25]                             ,
             IOL24_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[24]                             ,
             IOL23_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[23]                             ,
             IOL22_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[22]                             ,
             IOL21_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[21]                             ,
             IOL20_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[20]                             ,
             IOL19_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[19]                             ,
             IOL18_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[18]                             ,
             IOL17_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[17]                             ,
             IOL16_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[16]                             ,
             IOL15_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[15]                             ,
             IOL14_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[14]                             ,
             IOL13_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[13]                             ,
             IOL12_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[12]                             ,
             IOL11_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[11]                             ,
             IOL10_MIPI_SW_DYN_I        =>    IOL_MIPI_SW_DYN_I[10]                             ,
             IOL9_MIPI_SW_DYN_I         =>    IOL_MIPI_SW_DYN_I[9]                              ,
             IOL8_MIPI_SW_DYN_I         =>    IOL_MIPI_SW_DYN_I[8]                              ,
             IOL7_MIPI_SW_DYN_I         =>    IOL_MIPI_SW_DYN_I[7]                              ,
             IOL6_MIPI_SW_DYN_I         =>    IOL_MIPI_SW_DYN_I[6]                              ,
             IOL5_MIPI_SW_DYN_I         =>    IOL_MIPI_SW_DYN_I[5]                              ,
             IOL4_MIPI_SW_DYN_I         =>    IOL_MIPI_SW_DYN_I[4]                              ,
             IOL3_MIPI_SW_DYN_I         =>    IOL_MIPI_SW_DYN_I[3]                              ,
             IOL2_MIPI_SW_DYN_I         =>    IOL_MIPI_SW_DYN_I[2]                              ,
             IOL1_MIPI_SW_DYN_I         =>    IOL_MIPI_SW_DYN_I[1]                              ,
             IOL0_MIPI_SW_DYN_I         =>    IOL_MIPI_SW_DYN_I[0]                              ,
             IOL54_TS_CTRL[3:0]         =>    IOL_TS_CTRL_TF4[51:48]                            ,
             IOL53_TS_CTRL[3:0]         =>    IOL_TS_CTRL_TF4[47:44]                            ,
             IOL39_TS_CTRL[3:0]         =>    IOL_TS_CTRL_TF4[43:40]                            ,
             IOL38_TS_CTRL[3:0]         =>    IOL_TS_CTRL_TF4[39:36]                            ,
             IOL30_TS_CTRL[3:0]         =>    IOL_TS_CTRL_TF4[35:32]                            ,
             IOL26_TS_CTRL[3:0]         =>    IOL_TS_CTRL_TF4[31:28]                            ,
             IOL16_TS_CTRL[3:0]         =>    IOL_TS_CTRL_TF4[27:24]                            ,
             IOL15_TS_CTRL[3:0]         =>    IOL_TS_CTRL_TF4[23:20]                            ,
             IOL14_TS_CTRL[3:0]         =>    IOL_TS_CTRL_TF4[19:16]                            ,
             IOL13_TS_CTRL[3:0]         =>    IOL_TS_CTRL_TF4[15:12]                            ,
             IOL8_TS_CTRL[3:0]          =>    IOL_TS_CTRL_TF4[11:8]                             ,
             IOL1_TS_CTRL[3:0]          =>    IOL_TS_CTRL_TF4[7:4]                              ,
             IOL0_TS_CTRL[3:0]          =>    IOL_TS_CTRL_TF4[3:0]                              ,
             
             IOL59_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[91:90]                             ,
             IOL58_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[89:88]                             ,
             IOL57_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[87:86]                             ,
             IOL56_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[85:84]                             ,
             IOL55_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[83:82]                             ,
             IOL52_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[81:80]                             ,
             IOL51_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[79:78]                             ,
             IOL49_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[77:76]                             ,
             IOL48_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[75:74]                             ,
             IOL47_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[73:72]                             ,
             IOL46_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[71:70]                             ,
             IOL45_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[69:68]                             ,
             IOL44_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[67:66]                             ,
             IOL43_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[65:64]                             ,
             IOL42_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[63:62]                             ,
             IOL41_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[61:60]                             ,
             IOL40_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[59:58]                             ,
             IOL37_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[57:56]                             ,
             IOL36_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[55:54]                             ,
             IOL35_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[53:52]                             ,
             IOL34_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[51:50]                             ,
             IOL33_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[49:48]                             ,
             IOL32_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[47:46]                             ,
             IOL31_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[45:44]                             ,
             IOL29_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[43:42]                             ,
             IOL28_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[41:40]                             ,
             IOL27_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[39:38]                             ,
             IOL25_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[37:36]                             ,
             IOL24_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[35:34]                             ,
             IOL23_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[33:32]                             ,
             IOL22_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[31:30]                             ,
             IOL21_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[29:28]                             ,
             IOL20_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[27:26]                             ,
             IOL19_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[25:24]                             ,
             IOL18_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[23:22]                             ,
             IOL17_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[21:20]                             ,
             IOL12_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[19:18]                             ,
             IOL11_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[17:16]                             ,
             IOL10_TS_CTRL[3:2]         =>    IOL_TS_CTRL_TF2[15:14]                             ,
             IOL9_TS_CTRL[3:2]          =>    IOL_TS_CTRL_TF2[13:12]                             ,
             IOL7_TS_CTRL[3:2]          =>    IOL_TS_CTRL_TF2[11:10]                             ,
             IOL6_TS_CTRL[3:2]          =>    IOL_TS_CTRL_TF2[9:8]                               ,
             IOL5_TS_CTRL[3:2]          =>    IOL_TS_CTRL_TF2[7:6]                               ,
             IOL4_TS_CTRL[3:2]          =>    IOL_TS_CTRL_TF2[5:4]                               ,
             IOL3_TS_CTRL[3:2]          =>    IOL_TS_CTRL_TF2[3:2]                               ,
             IOL2_TS_CTRL[3:2]          =>    IOL_TS_CTRL_TF2[1:0]                               ,
             
             IOL50_TS_CTRL[3]           =>    IOL_TS_CTRL_TF3[2]                                 ,
             IOL50_TS_CTRL[2]           =>    IOL_TS_CTRL_TF3[1]                                 ,
             IOL50_TS_CTRL[1]           =>    IOL_TS_CTRL_TF3[0]                                 ,
             
             IOL50_TS_CTRL[0]           =>    MEM_RST_EN                        ,
             SRB_IOL21_RX_DATA[1]       =>    DFI_ERROR                         ,
             SRB_IOL21_RX_DATA[2]       =>    DFI_ERROR_INFO[0]                 ,
             SRB_IOL21_RX_DATA[3]       =>    DFI_ERROR_INFO[1]                 ,
             SRB_IOL21_RX_DATA[4]       =>    DFI_ERROR_INFO[2]                 ,
             SRB_IOL29_RX_DATA[7]          => DFI_RDDATA[0]                 ,
             SRB_IOL29_IODLY_OV            => DFI_RDDATA[1]                 ,
             SRB_IOL29_RX_DATA_DD          => DFI_RDDATA[2]                 ,
             SRB_IOL28_RX_DATA[0]          => DFI_RDDATA[3]                 ,
             SRB_IOL28_RX_DATA[1]          => DFI_RDDATA[4]                 ,
             SRB_IOL28_RX_DATA[2]          => DFI_RDDATA[5]                 ,
             SRB_IOL28_RX_DATA[3]          => DFI_RDDATA[6]                 ,
             SRB_IOL28_RX_DATA[4]          => DFI_RDDATA[7]                 ,
             SRB_IOL28_RX_DATA[5]          => DFI_RDDATA[8]                 ,
             SRB_IOL28_RX_DATA[6]          => DFI_RDDATA[9]                 ,
             SRB_IOL28_RX_DATA[7]          => DFI_RDDATA[10]                ,
             SRB_IOL28_IODLY_OV            => DFI_RDDATA[11]                ,
             SRB_IOL28_RX_DATA_DD          => DFI_RDDATA[12]                ,
             SRB_IOL27_RX_DATA[0]          => DFI_RDDATA[13]                ,
             SRB_IOL27_RX_DATA[1]          => DFI_RDDATA[14]                ,
             SRB_IOL27_RX_DATA[2]          => DFI_RDDATA[15]                ,
             SRB_IOL27_RX_DATA[3]          => DFI_RDDATA[16]                ,
             SRB_IOL27_RX_DATA[4]          => DFI_RDDATA[17]                ,
             SRB_IOL27_RX_DATA[5]          => DFI_RDDATA[18]                ,
             SRB_IOL27_RX_DATA[6]          => DFI_RDDATA[19]                ,
             SRB_IOL27_RX_DATA[7]          => DFI_RDDATA[20]                ,
             SRB_IOL27_IODLY_OV            => DFI_RDDATA[21]                ,
             SRB_IOL27_RX_DATA_DD          => DFI_RDDATA[22]                ,
             SRB_IOL26_RX_DATA[0]          => DFI_RDDATA[23]                ,
             SRB_IOL26_RX_DATA[1]          => DFI_RDDATA[24]                ,
             SRB_IOL26_RX_DATA[2]          => DFI_RDDATA[25]                ,
             SRB_IOL26_RX_DATA[3]          => DFI_RDDATA[26]                ,
             SRB_IOL26_RX_DATA[4]          => DFI_RDDATA[27]                ,
             SRB_IOL26_RX_DATA[5]          => DFI_RDDATA[28]                ,
             SRB_IOL26_RX_DATA[6]          => DFI_RDDATA[29]                ,
             SRB_IOL26_RX_DATA[7]          => DFI_RDDATA[30]                ,
             SRB_IOL26_IODLY_OV            => DFI_RDDATA[31]                ,
             SRB_IOL26_RX_DATA_DD          => DFI_RDDATA[32]                ,
             SRB_IOL25_RX_DATA[0]          => DFI_RDDATA[33]                ,
             SRB_IOL25_RX_DATA[1]          => DFI_RDDATA[34]                ,
             SRB_IOL25_RX_DATA[2]          => DFI_RDDATA[35]                ,
             SRB_IOL25_RX_DATA[3]          => DFI_RDDATA[36]                ,
             SRB_IOL25_RX_DATA[4]          => DFI_RDDATA[37]                ,
             SRB_IOL25_RX_DATA[5]          => DFI_RDDATA[38]                ,
             SRB_IOL25_RX_DATA[6]          => DFI_RDDATA[39]                ,
             SRB_IOL25_RX_DATA[7]          => DFI_RDDATA[40]                ,
             SRB_IOL25_IODLY_OV            => DFI_RDDATA[41]                ,
             SRB_IOL25_RX_DATA_DD          => DFI_RDDATA[42]                ,
             SRB_IOL24_RX_DATA[0]          => DFI_RDDATA[43]                ,
             SRB_IOL24_RX_DATA[1]          => DFI_RDDATA[44]                ,
             SRB_IOL24_RX_DATA[2]          => DFI_RDDATA[45]                ,
             SRB_IOL24_RX_DATA[3]          => DFI_RDDATA[46]                ,
             SRB_IOL24_RX_DATA[4]          => DFI_RDDATA[47]                ,
             SRB_IOL24_RX_DATA[5]          => DFI_RDDATA[48]                ,
             SRB_IOL24_RX_DATA[6]          => DFI_RDDATA[49]                ,
             SRB_IOL24_RX_DATA[7]          => DFI_RDDATA[50]                ,
             SRB_IOL24_IODLY_OV            => DFI_RDDATA[51]                ,
             SRB_IOL24_RX_DATA_DD          => DFI_RDDATA[52]                ,
             SRB_IOL23_RX_DATA[0]          => DFI_RDDATA[53]                ,
             SRB_IOL23_RX_DATA[1]          => DFI_RDDATA[54]                ,
             SRB_IOL23_RX_DATA[2]          => DFI_RDDATA[55]                ,
             SRB_IOL23_RX_DATA[3]          => DFI_RDDATA[56]                ,
             SRB_IOL23_RX_DATA[4]          => DFI_RDDATA[57]                ,
             SRB_IOL23_RX_DATA[5]          => DFI_RDDATA[58]                ,
             SRB_IOL23_RX_DATA[6]          => DFI_RDDATA[59]                ,
             SRB_IOL23_RX_DATA[7]          => DFI_RDDATA[60]                ,
             SRB_IOL23_IODLY_OV            => DFI_RDDATA[61]                ,
             SRB_IOL23_RX_DATA_DD          => DFI_RDDATA[62]                ,
             SRB_IOL22_RX_DATA[0]          => DFI_RDDATA[63]                ,
             SRB_IOL22_RX_DATA[1]          => DFI_RDDATA_VALID[0]           ,
             SRB_IOL22_RX_DATA[2]          => DFI_RDDATA_VALID[1]           ,
             SRB_IOL22_RX_DATA[3]          => DFI_RDDATA_VALID[2]           ,
             SRB_IOL22_RX_DATA[4]          => DFI_RDDATA_VALID[3]           ,
             SRB_IOL22_RX_DATA[5]          => DFI_CTRLUPD_ACK               ,
             SRB_IOL22_RX_DATA[7]          => DFI_PHYUPD_REQ                ,
             SRB_IOL22_IODLY_OV            => DFI_PHYUPD_TYPE[0]            ,
             SRB_IOL22_RX_DATA_DD          => DFI_PHYUPD_TYPE[1]            ,
             SRB_IOL21_RX_DATA[0]          => DFI_LP_ACK                    
        );

}; // end of implementation impl of gopDDRCPHY

