

================================================================
== Vivado HLS Report for 'convolve_2d'
================================================================
* Date:           Wed Dec 18 17:51:43 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2Dbuffer
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   72|   72|   72|   72|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+----------+
        |                     |          |  Latency  |  Interval | Pipeline |
        |       Instance      |  Module  | min | max | min | max |   Type   |
        +---------------------+----------+-----+-----+-----+-----+----------+
        |grp_convolve_fu_252  |convolve  |    2|    2|    1|    1| function |
        +---------------------+----------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                         |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_convolve_2d_label0                   |   14|   14|         1|          1|          1|    14|    yes   |
        |- convolve_2d_label6_convolve_2d_label1  |   54|   54|         7|          1|          1|    49|    yes   |
        +-----------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond_flatten)
	2  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	11  / (exitcond_flatten8)
	6  / (!exitcond_flatten8)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_2), !map !30"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_1), !map !36"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_0), !map !42"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_2), !map !48"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_1), !map !53"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_0), !map !58"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_2), !map !63"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_1), !map !68"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_0), !map !73"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V), !map !78"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V), !map !84"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @convolve_2d_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%line_buf_0 = alloca [7 x i32], align 4" [convolve_2d.cpp:28]   --->   Operation 24 'alloca' 'line_buf_0' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%line_buf_1 = alloca [7 x i32], align 4" [convolve_2d.cpp:28]   --->   Operation 25 'alloca' 'line_buf_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [convolve_2d.cpp:28]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [convolve_2d.cpp:28]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [convolve_2d.cpp:28]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader12" [convolve_2d.cpp:32]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %1 ]"   --->   Operation 30 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_t_mid2_v, %1 ]" [convolve_2d.cpp:34]   --->   Operation 31 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %0 ], [ %j_1, %1 ]"   --->   Operation 32 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.30ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -2"   --->   Operation 33 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Operation 34 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader11.preheader.preheader, label %.preheader12.preheader"   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_convolve_2d_label0)"   --->   Operation 36 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j, -1" [convolve_2d.cpp:33]   --->   Operation 37 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.98ns)   --->   "%j_mid2 = select i1 %exitcond, i3 0, i3 %j" [convolve_2d.cpp:33]   --->   Operation 38 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.56ns)   --->   "%i_s = add i2 1, %i" [convolve_2d.cpp:32]   --->   Operation 39 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.99ns)   --->   "%i_t_mid2_v = select i1 %exitcond, i2 %i_s, i2 %i" [convolve_2d.cpp:34]   --->   Operation 40 'select' 'i_t_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = trunc i2 %i_t_mid2_v to i1" [convolve_2d.cpp:34]   --->   Operation 41 'trunc' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str7) nounwind" [convolve_2d.cpp:34]   --->   Operation 42 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str7)" [convolve_2d.cpp:34]   --->   Operation 43 'specregionbegin' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [convolve_2d.cpp:34]   --->   Operation 44 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = zext i3 %j_mid2 to i64" [convolve_2d.cpp:34]   --->   Operation 45 'zext' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%line_buf_0_addr = getelementptr [7 x i32]* %line_buf_0, i64 0, i64 %tmp_3" [convolve_2d.cpp:34]   --->   Operation 46 'getelementptr' 'line_buf_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%line_buf_1_addr = getelementptr [7 x i32]* %line_buf_1, i64 0, i64 %tmp_3" [convolve_2d.cpp:34]   --->   Operation 47 'getelementptr' 'line_buf_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp, label %branch1, label %branch0" [convolve_2d.cpp:34]   --->   Operation 48 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.32ns)   --->   "store i32 0, i32* %line_buf_0_addr, align 4" [convolve_2d.cpp:34]   --->   Operation 49 'store' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %1" [convolve_2d.cpp:34]   --->   Operation 50 'br' <Predicate = (!exitcond_flatten & !tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.32ns)   --->   "store i32 0, i32* %line_buf_1_addr, align 4" [convolve_2d.cpp:34]   --->   Operation 51 'store' <Predicate = (!exitcond_flatten & tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [convolve_2d.cpp:34]   --->   Operation 52 'br' <Predicate = (!exitcond_flatten & tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str7, i32 %tmp_4)" [convolve_2d.cpp:34]   --->   Operation 53 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j_mid2, 1" [convolve_2d.cpp:33]   --->   Operation 54 'add' 'j_1' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader12" [convolve_2d.cpp:33]   --->   Operation 55 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%window_2_1 = alloca i32"   --->   Operation 56 'alloca' 'window_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%window_0_0 = alloca i32"   --->   Operation 57 'alloca' 'window_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%window_0_1 = alloca i32"   --->   Operation 58 'alloca' 'window_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%window_2_0 = alloca i32"   --->   Operation 59 'alloca' 'window_2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%window_1_0 = alloca i32"   --->   Operation 60 'alloca' 'window_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%window_1_1 = alloca i32"   --->   Operation 61 'alloca' 'window_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader11.preheader"   --->   Operation 62 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.43>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i6 [ %indvar_flatten_next7, %._crit_edge14 ], [ 0, %.preheader11.preheader.preheader ]"   --->   Operation 63 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%y_assign = phi i3 [ %y_assign_mid2, %._crit_edge14 ], [ 0, %.preheader11.preheader.preheader ]" [convolve_2d.cpp:37]   --->   Operation 64 'phi' 'y_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%x_assign = phi i3 [ %x, %._crit_edge14 ], [ 0, %.preheader11.preheader.preheader ]"   --->   Operation 65 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.42ns)   --->   "%exitcond_flatten8 = icmp eq i6 %indvar_flatten6, -15"   --->   Operation 66 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.82ns)   --->   "%indvar_flatten_next7 = add i6 %indvar_flatten6, 1"   --->   Operation 67 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %x_assign, -1" [convolve_2d.cpp:37]   --->   Operation 68 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.98ns)   --->   "%x_assign_mid2 = select i1 %exitcond1, i3 0, i3 %x_assign" [convolve_2d.cpp:37]   --->   Operation 69 'select' 'x_assign_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.65ns)   --->   "%y = add i3 %y_assign, 1" [convolve_2d.cpp:36]   --->   Operation 70 'add' 'y' <Predicate = (!exitcond_flatten8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.13ns)   --->   "%tmp_1_mid1 = icmp ne i3 %y, 0" [convolve_2d.cpp:54]   --->   Operation 71 'icmp' 'tmp_1_mid1' <Predicate = (!exitcond_flatten8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.13ns)   --->   "%tmp_s = icmp ne i3 %y_assign, 0" [convolve_2d.cpp:54]   --->   Operation 72 'icmp' 'tmp_s' <Predicate = (!exitcond_flatten8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_1_mid2 = select i1 %exitcond1, i1 %tmp_1_mid1, i1 %tmp_s" [convolve_2d.cpp:54]   --->   Operation 73 'select' 'tmp_1_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.98ns)   --->   "%y_assign_mid2 = select i1 %exitcond1, i3 %y, i3 %y_assign" [convolve_2d.cpp:37]   --->   Operation 74 'select' 'y_assign_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_stream_V)" [convolve_2d.cpp:40]   --->   Operation 75 'read' 'tmp_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_8 = zext i3 %x_assign_mid2 to i64" [convolve_2d.cpp:47]   --->   Operation 76 'zext' 'tmp_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%line_buf_0_addr_1 = getelementptr [7 x i32]* %line_buf_0, i64 0, i64 %tmp_8" [convolve_2d.cpp:47]   --->   Operation 77 'getelementptr' 'line_buf_0_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.32ns)   --->   "%window_0_2 = load i32* %line_buf_0_addr_1, align 4" [convolve_2d.cpp:47]   --->   Operation 78 'load' 'window_0_2' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%line_buf_1_addr_1 = getelementptr [7 x i32]* %line_buf_1, i64 0, i64 %tmp_8" [convolve_2d.cpp:47]   --->   Operation 79 'getelementptr' 'line_buf_1_addr_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (2.32ns)   --->   "%window_1_2 = load i32* %line_buf_1_addr_1, align 4" [convolve_2d.cpp:47]   --->   Operation 80 'load' 'window_1_2' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_4 : Operation 81 [1/1] (1.13ns)   --->   "%tmp_7 = icmp ne i3 %x_assign_mid2, 0" [convolve_2d.cpp:54]   --->   Operation 81 'icmp' 'tmp_7' <Predicate = (!exitcond_flatten8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_1_mid2, %tmp_7" [convolve_2d.cpp:54]   --->   Operation 82 'and' 'or_cond' <Predicate = (!exitcond_flatten8)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %2, label %._crit_edge14" [convolve_2d.cpp:54]   --->   Operation 83 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.65ns)   --->   "%x = add i3 %x_assign_mid2, 1" [convolve_2d.cpp:37]   --->   Operation 84 'add' 'x' <Predicate = (!exitcond_flatten8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%window_2_1_load = load i32* %window_2_1"   --->   Operation 85 'load' 'window_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%window_0_0_load = load i32* %window_0_0" [convolve_2d.cpp:55]   --->   Operation 86 'load' 'window_0_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%window_0_1_load = load i32* %window_0_1"   --->   Operation 87 'load' 'window_0_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%window_2_0_load = load i32* %window_2_0" [convolve_2d.cpp:55]   --->   Operation 88 'load' 'window_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%window_1_0_load = load i32* %window_1_0" [convolve_2d.cpp:55]   --->   Operation 89 'load' 'window_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%window_1_1_load = load i32* %window_1_1"   --->   Operation 90 'load' 'window_1_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "store i32 %window_1_1_load, i32* %window_1_0"   --->   Operation 91 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "store i32 %window_2_1_load, i32* %window_2_0"   --->   Operation 92 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "store i32 %window_0_1_load, i32* %window_0_0"   --->   Operation 93 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %3, label %.preheader11"   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%window_2_1_load_1 = load i32* %window_2_1" [convolve_2d.cpp:55]   --->   Operation 95 'load' 'window_2_1_load_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%window_0_1_load_1 = load i32* %window_0_1" [convolve_2d.cpp:55]   --->   Operation 96 'load' 'window_0_1_load_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%window_1_1_load_1 = load i32* %window_1_1" [convolve_2d.cpp:55]   --->   Operation 97 'load' 'window_1_1_load_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 98 [1/2] (2.32ns)   --->   "%window_0_2 = load i32* %line_buf_0_addr_1, align 4" [convolve_2d.cpp:47]   --->   Operation 98 'load' 'window_0_2' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_5 : Operation 99 [1/2] (2.32ns)   --->   "%window_1_2 = load i32* %line_buf_1_addr_1, align 4" [convolve_2d.cpp:47]   --->   Operation 99 'load' 'window_1_2' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_5 : Operation 100 [1/1] (2.32ns)   --->   "store i32 %window_1_2, i32* %line_buf_0_addr_1, align 4" [convolve_2d.cpp:52]   --->   Operation 100 'store' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_5 : Operation 101 [1/1] (2.32ns)   --->   "store i32 %tmp_6, i32* %line_buf_1_addr_1, align 4" [convolve_2d.cpp:52]   --->   Operation 101 'store' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "store i32 %window_1_2, i32* %window_1_1" [convolve_2d.cpp:47]   --->   Operation 102 'store' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "store i32 %window_0_2, i32* %window_0_1" [convolve_2d.cpp:47]   --->   Operation 103 'store' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "store i32 %tmp_6, i32* %window_2_1" [convolve_2d.cpp:40]   --->   Operation 104 'store' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 105 [4/4] (8.51ns)   --->   "%result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_6, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)" [convolve_2d.cpp:55]   --->   Operation 105 'call' 'result' <Predicate = (or_cond)> <Delay = 8.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.74>
ST_7 : Operation 106 [3/4] (8.74ns)   --->   "%result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_6, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)" [convolve_2d.cpp:55]   --->   Operation 106 'call' 'result' <Predicate = (or_cond)> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.74>
ST_8 : Operation 107 [2/4] (8.74ns)   --->   "%result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_6, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)" [convolve_2d.cpp:55]   --->   Operation 107 'call' 'result' <Predicate = (or_cond)> <Delay = 8.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 108 [1/4] (4.37ns)   --->   "%result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_6, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)" [convolve_2d.cpp:55]   --->   Operation 108 'call' 'result' <Predicate = (or_cond)> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 109 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_stream_V, i32 %result)" [convolve_2d.cpp:56]   --->   Operation 109 'write' <Predicate = (or_cond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([38 x i8]* @convolve_2d_label6_c)"   --->   Operation 110 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str9) nounwind" [convolve_2d.cpp:37]   --->   Operation 111 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str9)" [convolve_2d.cpp:37]   --->   Operation 112 'specregionbegin' 'tmp_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [convolve_2d.cpp:38]   --->   Operation 113 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_10 : Operation 114 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_stream_V, i32 %result)" [convolve_2d.cpp:56]   --->   Operation 114 'write' <Predicate = (or_cond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge14" [convolve_2d.cpp:57]   --->   Operation 115 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str9, i32 %tmp_5)" [convolve_2d.cpp:58]   --->   Operation 116 'specregionend' 'empty_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader11.preheader"   --->   Operation 117 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "ret void" [convolve_2d.cpp:60]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12          (specbitsmap    ) [ 000000000000]
StgValue_13          (specbitsmap    ) [ 000000000000]
StgValue_14          (specbitsmap    ) [ 000000000000]
StgValue_15          (specbitsmap    ) [ 000000000000]
StgValue_16          (specbitsmap    ) [ 000000000000]
StgValue_17          (specbitsmap    ) [ 000000000000]
StgValue_18          (specbitsmap    ) [ 000000000000]
StgValue_19          (specbitsmap    ) [ 000000000000]
StgValue_20          (specbitsmap    ) [ 000000000000]
StgValue_21          (specbitsmap    ) [ 000000000000]
StgValue_22          (specbitsmap    ) [ 000000000000]
StgValue_23          (spectopmodule  ) [ 000000000000]
line_buf_0           (alloca         ) [ 001111111110]
line_buf_1           (alloca         ) [ 001111111110]
StgValue_26          (specinterface  ) [ 000000000000]
StgValue_27          (specinterface  ) [ 000000000000]
StgValue_28          (specinterface  ) [ 000000000000]
StgValue_29          (br             ) [ 011000000000]
indvar_flatten       (phi            ) [ 001000000000]
i                    (phi            ) [ 001000000000]
j                    (phi            ) [ 001000000000]
exitcond_flatten     (icmp           ) [ 001000000000]
indvar_flatten_next  (add            ) [ 011000000000]
StgValue_35          (br             ) [ 000000000000]
StgValue_36          (specloopname   ) [ 000000000000]
exitcond             (icmp           ) [ 000000000000]
j_mid2               (select         ) [ 000000000000]
i_s                  (add            ) [ 000000000000]
i_t_mid2_v           (select         ) [ 011000000000]
tmp                  (trunc          ) [ 001000000000]
StgValue_42          (specloopname   ) [ 000000000000]
tmp_4                (specregionbegin) [ 000000000000]
StgValue_44          (specpipeline   ) [ 000000000000]
tmp_3                (zext           ) [ 000000000000]
line_buf_0_addr      (getelementptr  ) [ 000000000000]
line_buf_1_addr      (getelementptr  ) [ 000000000000]
StgValue_48          (br             ) [ 000000000000]
StgValue_49          (store          ) [ 000000000000]
StgValue_50          (br             ) [ 000000000000]
StgValue_51          (store          ) [ 000000000000]
StgValue_52          (br             ) [ 000000000000]
empty                (specregionend  ) [ 000000000000]
j_1                  (add            ) [ 011000000000]
StgValue_55          (br             ) [ 011000000000]
window_2_1           (alloca         ) [ 000011111110]
window_0_0           (alloca         ) [ 000011111110]
window_0_1           (alloca         ) [ 000011111110]
window_2_0           (alloca         ) [ 000011111110]
window_1_0           (alloca         ) [ 000011111110]
window_1_1           (alloca         ) [ 000011111110]
StgValue_62          (br             ) [ 000111111110]
indvar_flatten6      (phi            ) [ 000010000000]
y_assign             (phi            ) [ 000010000000]
x_assign             (phi            ) [ 000010000000]
exitcond_flatten8    (icmp           ) [ 000011111110]
indvar_flatten_next7 (add            ) [ 000111111110]
exitcond1            (icmp           ) [ 000000000000]
x_assign_mid2        (select         ) [ 000000000000]
y                    (add            ) [ 000000000000]
tmp_1_mid1           (icmp           ) [ 000000000000]
tmp_s                (icmp           ) [ 000000000000]
tmp_1_mid2           (select         ) [ 000000000000]
y_assign_mid2        (select         ) [ 000111111110]
tmp_6                (read           ) [ 000011111100]
tmp_8                (zext           ) [ 000000000000]
line_buf_0_addr_1    (getelementptr  ) [ 000011000000]
line_buf_1_addr_1    (getelementptr  ) [ 000011000000]
tmp_7                (icmp           ) [ 000000000000]
or_cond              (and            ) [ 000011111110]
StgValue_83          (br             ) [ 000000000000]
x                    (add            ) [ 000111111110]
window_2_1_load      (load           ) [ 000000000000]
window_0_0_load      (load           ) [ 000010111100]
window_0_1_load      (load           ) [ 000000000000]
window_2_0_load      (load           ) [ 000010111100]
window_1_0_load      (load           ) [ 000010111100]
window_1_1_load      (load           ) [ 000000000000]
StgValue_91          (store          ) [ 000000000000]
StgValue_92          (store          ) [ 000000000000]
StgValue_93          (store          ) [ 000000000000]
StgValue_94          (br             ) [ 000000000000]
window_2_1_load_1    (load           ) [ 000010111100]
window_0_1_load_1    (load           ) [ 000010111100]
window_1_1_load_1    (load           ) [ 000010111100]
window_0_2           (load           ) [ 000010111100]
window_1_2           (load           ) [ 000010111100]
StgValue_100         (store          ) [ 000000000000]
StgValue_101         (store          ) [ 000000000000]
StgValue_102         (store          ) [ 000000000000]
StgValue_103         (store          ) [ 000000000000]
StgValue_104         (store          ) [ 000000000000]
result               (call           ) [ 000010000010]
StgValue_110         (specloopname   ) [ 000000000000]
StgValue_111         (specloopname   ) [ 000000000000]
tmp_5                (specregionbegin) [ 000000000000]
StgValue_113         (specpipeline   ) [ 000000000000]
StgValue_114         (write          ) [ 000000000000]
StgValue_115         (br             ) [ 000000000000]
empty_3              (specregionend  ) [ 000000000000]
StgValue_117         (br             ) [ 000111111110]
StgValue_118         (ret            ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolve_2d_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_convolve_2d_label0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolve"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolve_2d_label6_c"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="line_buf_0_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="line_buf_1_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="window_2_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_1/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="window_0_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="window_0_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="window_2_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="window_1_0_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="window_1_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_1/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_6_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_109/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="line_buf_0_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_0_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="line_buf_1_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_1_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="3" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="1"/>
<pin id="177" dir="0" index="4" bw="3" slack="0"/>
<pin id="178" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="0"/>
<pin id="180" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_49/2 window_0_2/4 StgValue_100/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="1"/>
<pin id="182" dir="0" index="4" bw="3" slack="1"/>
<pin id="183" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
<pin id="185" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_51/2 window_1_2/4 StgValue_101/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="line_buf_0_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="3" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_0_addr_1/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="line_buf_1_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_1_addr_1/4 "/>
</bind>
</comp>

<comp id="186" class="1005" name="indvar_flatten_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="1"/>
<pin id="188" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="j_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="1"/>
<pin id="210" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="j_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="indvar_flatten6_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="1"/>
<pin id="221" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="indvar_flatten6_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/4 "/>
</bind>
</comp>

<comp id="230" class="1005" name="y_assign_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="1"/>
<pin id="232" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="y_assign_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="x_assign_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="1"/>
<pin id="243" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="x_assign_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_convolve_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="0" index="2" bw="32" slack="1"/>
<pin id="256" dir="0" index="3" bw="32" slack="1"/>
<pin id="257" dir="0" index="4" bw="32" slack="1"/>
<pin id="258" dir="0" index="5" bw="32" slack="1"/>
<pin id="259" dir="0" index="6" bw="32" slack="1"/>
<pin id="260" dir="0" index="7" bw="32" slack="1"/>
<pin id="261" dir="0" index="8" bw="32" slack="1"/>
<pin id="262" dir="0" index="9" bw="32" slack="2"/>
<pin id="263" dir="0" index="10" bw="32" slack="0"/>
<pin id="264" dir="0" index="11" bw="32" slack="0"/>
<pin id="265" dir="0" index="12" bw="32" slack="0"/>
<pin id="266" dir="0" index="13" bw="32" slack="0"/>
<pin id="267" dir="0" index="14" bw="32" slack="0"/>
<pin id="268" dir="0" index="15" bw="32" slack="0"/>
<pin id="269" dir="0" index="16" bw="32" slack="0"/>
<pin id="270" dir="0" index="17" bw="32" slack="0"/>
<pin id="271" dir="0" index="18" bw="32" slack="0"/>
<pin id="272" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="result/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exitcond_flatten_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="2" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="indvar_flatten_next_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="exitcond_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="j_mid2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="i_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="2" slack="0"/>
<pin id="313" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="i_t_mid2_v_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="0" index="2" bw="2" slack="0"/>
<pin id="320" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_t_mid2_v/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="j_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="exitcond_flatten8_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="indvar_flatten_next7_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="exitcond1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="x_assign_mid2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="3" slack="0"/>
<pin id="362" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="y_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_1_mid1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_mid1/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_s_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_1_mid2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="y_assign_mid2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_mid2/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_8_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_7_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="or_cond_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="x_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="window_2_1_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_load/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="window_0_0_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="2"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="window_0_1_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="2"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="window_2_0_load_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="2"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_load/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="window_1_0_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="2"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_load/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="window_1_1_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="2"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_1_load/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="StgValue_91_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="2"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_91/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="StgValue_92_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="2"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_92/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="StgValue_93_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="2"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_93/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="window_2_1_load_1_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="2"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_1_load_1/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="window_0_1_load_1_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="2"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load_1/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="window_1_1_load_1_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="2"/>
<pin id="465" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_1_load_1/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="StgValue_102_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="2"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="StgValue_103_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="2"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_103/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="StgValue_104_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="0" index="1" bw="32" slack="2"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/5 "/>
</bind>
</comp>

<comp id="483" class="1005" name="indvar_flatten_next_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="488" class="1005" name="i_t_mid2_v_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_t_mid2_v "/>
</bind>
</comp>

<comp id="496" class="1005" name="j_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="window_2_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="2"/>
<pin id="503" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="window_0_0_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="2"/>
<pin id="510" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="514" class="1005" name="window_0_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="2"/>
<pin id="516" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="window_2_0_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="2"/>
<pin id="523" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_0 "/>
</bind>
</comp>

<comp id="527" class="1005" name="window_1_0_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="2"/>
<pin id="529" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_1_0 "/>
</bind>
</comp>

<comp id="533" class="1005" name="window_1_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="2"/>
<pin id="535" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_1_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="exitcond_flatten8_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="544" class="1005" name="indvar_flatten_next7_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="0"/>
<pin id="546" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="549" class="1005" name="y_assign_mid2_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_mid2 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_6_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="561" class="1005" name="line_buf_0_addr_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="1"/>
<pin id="563" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_0_addr_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="line_buf_1_addr_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="3" slack="1"/>
<pin id="569" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_addr_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="or_cond_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="2"/>
<pin id="575" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="577" class="1005" name="x_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="0"/>
<pin id="579" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="582" class="1005" name="window_0_0_load_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_0_load "/>
</bind>
</comp>

<comp id="587" class="1005" name="window_2_0_load_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_0_load "/>
</bind>
</comp>

<comp id="592" class="1005" name="window_1_0_load_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_0_load "/>
</bind>
</comp>

<comp id="597" class="1005" name="window_2_1_load_1_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_load_1 "/>
</bind>
</comp>

<comp id="602" class="1005" name="window_0_1_load_1_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_1_load_1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="window_1_1_load_1_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_load_1 "/>
</bind>
</comp>

<comp id="612" class="1005" name="window_0_2_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_2 "/>
</bind>
</comp>

<comp id="617" class="1005" name="window_1_2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2 "/>
</bind>
</comp>

<comp id="622" class="1005" name="result_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="82" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="86" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="155"><net_src comp="137" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="143" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="163" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="175"><net_src comp="70" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="181"><net_src comp="156" pin="3"/><net_sink comp="149" pin=4"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="76" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="48" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="273"><net_src comp="252" pin="19"/><net_sink comp="130" pin=2"/></net>

<net id="274"><net_src comp="84" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="252" pin=10"/></net>

<net id="276"><net_src comp="6" pin="0"/><net_sink comp="252" pin=11"/></net>

<net id="277"><net_src comp="8" pin="0"/><net_sink comp="252" pin=12"/></net>

<net id="278"><net_src comp="10" pin="0"/><net_sink comp="252" pin=13"/></net>

<net id="279"><net_src comp="12" pin="0"/><net_sink comp="252" pin=14"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="252" pin=15"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="252" pin=16"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="252" pin=17"/></net>

<net id="283"><net_src comp="20" pin="0"/><net_sink comp="252" pin=18"/></net>

<net id="288"><net_src comp="190" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="190" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="212" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="212" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="201" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="296" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="201" pin="4"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="302" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="338"><net_src comp="302" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="74" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="223" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="78" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="223" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="80" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="245" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="245" pin="4"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="234" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="74" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="234" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="48" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="352" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="372" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="378" pin="2"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="352" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="366" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="234" pin="4"/><net_sink comp="392" pin=2"/></net>

<net id="403"><net_src comp="358" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="410"><net_src comp="358" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="384" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="358" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="74" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="424" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="430" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="470"><net_src comp="156" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="149" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="486"><net_src comp="290" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="491"><net_src comp="316" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="499"><net_src comp="334" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="504"><net_src comp="100" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="511"><net_src comp="104" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="517"><net_src comp="108" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="524"><net_src comp="112" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="530"><net_src comp="116" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="536"><net_src comp="120" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="543"><net_src comp="340" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="346" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="552"><net_src comp="392" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="557"><net_src comp="124" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="252" pin=9"/></net>

<net id="564"><net_src comp="163" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="570"><net_src comp="170" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="576"><net_src comp="412" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="418" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="585"><net_src comp="427" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="590"><net_src comp="433" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="252" pin=7"/></net>

<net id="595"><net_src comp="436" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="600"><net_src comp="457" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="252" pin=8"/></net>

<net id="605"><net_src comp="460" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="610"><net_src comp="463" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="252" pin=5"/></net>

<net id="615"><net_src comp="149" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="252" pin=3"/></net>

<net id="620"><net_src comp="156" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="252" pin=6"/></net>

<net id="625"><net_src comp="252" pin="19"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V | {10 }
 - Input state : 
	Port: convolve_2d : in_stream_V | {4 }
	Port: convolve_2d : kernel_0_0 | {6 }
	Port: convolve_2d : kernel_0_1 | {6 }
	Port: convolve_2d : kernel_0_2 | {6 }
	Port: convolve_2d : kernel_1_0 | {6 }
	Port: convolve_2d : kernel_1_1 | {6 }
	Port: convolve_2d : kernel_1_2 | {6 }
	Port: convolve_2d : kernel_2_0 | {6 }
	Port: convolve_2d : kernel_2_1 | {6 }
	Port: convolve_2d : kernel_2_2 | {6 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_35 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		i_t_mid2_v : 2
		tmp : 3
		tmp_3 : 3
		line_buf_0_addr : 4
		line_buf_1_addr : 4
		StgValue_48 : 4
		StgValue_49 : 5
		StgValue_51 : 5
		empty : 1
		j_1 : 3
	State 3
	State 4
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		exitcond1 : 1
		x_assign_mid2 : 2
		y : 1
		tmp_1_mid1 : 2
		tmp_s : 1
		tmp_1_mid2 : 3
		y_assign_mid2 : 2
		tmp_8 : 3
		line_buf_0_addr_1 : 4
		window_0_2 : 5
		line_buf_1_addr_1 : 4
		window_1_2 : 5
		tmp_7 : 3
		or_cond : 4
		StgValue_83 : 4
		x : 3
	State 5
		StgValue_91 : 1
		StgValue_92 : 1
		StgValue_93 : 1
		StgValue_100 : 1
		StgValue_102 : 1
		StgValue_103 : 1
	State 6
	State 7
	State 8
	State 9
		StgValue_109 : 1
	State 10
		empty_3 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   call   |     grp_convolve_fu_252     |    27   |   384   |   450   |
|----------|-----------------------------|---------|---------|---------|
|          |  indvar_flatten_next_fu_290 |    0    |    0    |    13   |
|          |          i_s_fu_310         |    0    |    0    |    10   |
|    add   |          j_1_fu_334         |    0    |    0    |    12   |
|          | indvar_flatten_next7_fu_346 |    0    |    0    |    15   |
|          |           y_fu_366          |    0    |    0    |    12   |
|          |           x_fu_418          |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_284   |    0    |    0    |    9    |
|          |       exitcond_fu_296       |    0    |    0    |    9    |
|          |   exitcond_flatten8_fu_340  |    0    |    0    |    11   |
|   icmp   |       exitcond1_fu_352      |    0    |    0    |    9    |
|          |      tmp_1_mid1_fu_372      |    0    |    0    |    9    |
|          |         tmp_s_fu_378        |    0    |    0    |    9    |
|          |         tmp_7_fu_406        |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |        j_mid2_fu_302        |    0    |    0    |    3    |
|          |      i_t_mid2_v_fu_316      |    0    |    0    |    2    |
|  select  |     x_assign_mid2_fu_358    |    0    |    0    |    3    |
|          |      tmp_1_mid2_fu_384      |    0    |    0    |    2    |
|          |     y_assign_mid2_fu_392    |    0    |    0    |    3    |
|----------|-----------------------------|---------|---------|---------|
|    and   |        or_cond_fu_412       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |      tmp_6_read_fu_124      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_130      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_324         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |         tmp_3_fu_328        |    0    |    0    |    0    |
|          |         tmp_8_fu_400        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    27   |   384   |   604   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|line_buf_0|    2   |    0   |    0   |
|line_buf_1|    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    4   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|  exitcond_flatten8_reg_540 |    1   |
|          i_reg_197         |    2   |
|     i_t_mid2_v_reg_488     |    2   |
|   indvar_flatten6_reg_219  |    6   |
|indvar_flatten_next7_reg_544|    6   |
| indvar_flatten_next_reg_483|    4   |
|   indvar_flatten_reg_186   |    4   |
|         j_1_reg_496        |    3   |
|          j_reg_208         |    3   |
|  line_buf_0_addr_1_reg_561 |    3   |
|  line_buf_1_addr_1_reg_567 |    3   |
|       or_cond_reg_573      |    1   |
|       result_reg_622       |   32   |
|        tmp_6_reg_554       |   32   |
|   window_0_0_load_reg_582  |   32   |
|     window_0_0_reg_508     |   32   |
|  window_0_1_load_1_reg_602 |   32   |
|     window_0_1_reg_514     |   32   |
|     window_0_2_reg_612     |   32   |
|   window_1_0_load_reg_592  |   32   |
|     window_1_0_reg_527     |   32   |
|  window_1_1_load_1_reg_607 |   32   |
|     window_1_1_reg_533     |   32   |
|     window_1_2_reg_617     |   32   |
|   window_2_0_load_reg_587  |   32   |
|     window_2_0_reg_521     |   32   |
|  window_2_1_load_1_reg_597 |   32   |
|     window_2_1_reg_501     |   32   |
|      x_assign_reg_241      |    3   |
|          x_reg_577         |    3   |
|    y_assign_mid2_reg_549   |    3   |
|      y_assign_reg_230      |    3   |
+----------------------------+--------+
|            Total           |   562  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_130 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_149 |  p0  |   3  |   3  |    9   ||    15   |
| grp_access_fu_156 |  p0  |   3  |   3  |    9   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   82   ||  5.3985 ||    39   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   27   |    -   |   384  |   604  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   39   |
|  Register |    -   |    -   |    -   |   562  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   27   |    5   |   946  |   643  |
+-----------+--------+--------+--------+--------+--------+
