<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="diagramm_processing_system7_0_0_synth_1" LaunchDir="/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/diagramm_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="diagramm_ip_sha3v5_0_0_synth_1" LaunchDir="/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/diagramm_ip_sha3v5_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="diagramm_rst_ps7_0_250M_0_synth_1" LaunchDir="/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/diagramm_rst_ps7_0_250M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="diagramm_auto_pc_0_synth_1" LaunchDir="/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/diagramm_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="diagramm_processing_system7_0_0_synth_1"/>
		<Parent Id="diagramm_ip_sha3v5_0_0_synth_1"/>
		<Parent Id="diagramm_rst_ps7_0_250M_0_synth_1"/>
		<Parent Id="diagramm_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="diagramm_processing_system7_0_0_synth_1"/>
		<Parent Id="diagramm_ip_sha3v5_0_0_synth_1"/>
		<Parent Id="diagramm_rst_ps7_0_250M_0_synth_1"/>
		<Parent Id="diagramm_auto_pc_0_synth_1"/>
	</Run>
</Runs>

