Metric,Value
detailedplace__design__instance__displacement__total,14657.2
detailedplace__design__instance__displacement__mean,2.31
detailedplace__design__instance__displacement__max,10.374
detailedplace__route__wirelength__estimated,324461
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,14.9008
detailedplace__timing__drv__max_slew_limit,0.906074
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.914616
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,0.00109569
detailedplace__power__switching__total,8.05987e-05
detailedplace__power__leakage__total,9.19001e-07
detailedplace__power__total,0.00117721
detailedplace__design__io,45
detailedplace__design__die__area,201496
detailedplace__design__core__area,194877
detailedplace__design__instance__count,6345
detailedplace__design__instance__area,74074.7
detailedplace__design__instance__count__stdcell,6345
detailedplace__design__instance__area__stdcell,74074.7
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.380109
detailedplace__design__instance__utilization__stdcell,0.380109
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,14.7592
globalplace__power__internal__total,0.00108927
globalplace__power__switching__total,7.72866e-05
globalplace__power__leakage__total,7.97872e-07
globalplace__power__total,0.00116735
globalplace__design__io,45
globalplace__design__die__area,201496
globalplace__design__core__area,194877
globalplace__design__instance__count,5501
globalplace__design__instance__area,66619.3
globalplace__design__instance__count__stdcell,5501
globalplace__design__instance__area__stdcell,66619.3
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.341852
globalplace__design__instance__utilization__stdcell,0.341852
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,14.8944
placeopt__timing__drv__max_slew_limit,0.906277
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.913247
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,0.00109568
placeopt__power__switching__total,8.07872e-05
placeopt__power__leakage__total,9.19001e-07
placeopt__power__total,0.00117739
placeopt__design__io,45
placeopt__design__die__area,201496
placeopt__design__core__area,194877
placeopt__design__instance__count,6345
placeopt__design__instance__area,74074.7
placeopt__design__instance__count__stdcell,6345
placeopt__design__instance__area__stdcell,74074.7
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.380109
placeopt__design__instance__utilization__stdcell,0.380109
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,306216
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,144
globalroute__design__violations,0
globalroute__antenna__violating__nets,9
globalroute__antenna__violating__pins,9
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,14.8454
globalroute__clock__skew__setup,0.0449545
globalroute__clock__skew__hold,0.0449545
globalroute__timing__drv__max_slew_limit,0.786707
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.750578
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,9
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,0.00129192
globalroute__power__switching__total,0.00029502
globalroute__power__leakage__total,9.59389e-07
globalroute__power__total,0.0015879
globalroute__design__io,45
globalroute__design__die__area,201496
globalroute__design__core__area,194877
globalroute__design__instance__count,6605
globalroute__design__instance__area,76527.8
globalroute__design__instance__count__stdcell,6605
globalroute__design__instance__area__stdcell,76527.8
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.392697
globalroute__design__instance__utilization__stdcell,0.392697
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,306216
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,14.8728
cts__clock__skew__setup,0.0388216
cts__clock__skew__hold,0.0388216
cts__timing__drv__max_slew_limit,0.810395
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.914607
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,1
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,0.0012896
cts__power__switching__total,0.000240554
cts__power__leakage__total,9.58767e-07
cts__power__total,0.00153111
cts__design__io,45
cts__design__die__area,201496
cts__design__core__area,194877
cts__design__instance__count,6461
cts__design__instance__area,75743.9
cts__design__instance__count__stdcell,6461
cts__design__instance__area__stdcell,75743.9
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.388675
cts__design__instance__utilization__stdcell,0.388675
cts__flow__warnings__count,0
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19999
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.19999
finish__design_powergrid__drop__worst__net:VPWR__corner:default,1.35375e-05
finish__design_powergrid__voltage__worst__net:VGND__corner:default,1.68201e-05
finish__design_powergrid__drop__average__net:VGND__corner:default,5.94997e-06
finish__design_powergrid__drop__worst__net:VGND__corner:default,1.68201e-05
finish__design__instance__count__class:fill_cell,3872
finish__design__instance__count__class:antenna_cell,144
finish__design__instance__count__class:other,9164
finish__design__instance__count__class:buffer,852
finish__design__instance__count__class:clock_buffer,90
finish__design__instance__count__class:timing_repair_buffer,481
finish__design__instance__count__class:inverter,154
finish__design__instance__count__class:clock_inverter,26
finish__design__instance__count__class:sequential_cell,357
finish__design__instance__count__class:multi_input_combinational_cell,4501
finish__timing__setup__tns,0
finish__timing__setup__ws,14.6695
finish__clock__skew__setup,0.0552105
finish__clock__skew__hold,0.0552105
finish__timing__drv__max_slew_limit,0.716218
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.64227
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,9
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,0.00129326
finish__power__switching__total,0.000347954
finish__power__leakage__total,7.60071e-06
finish__power__total,0.00164881
finish__design__io,45
finish__design__die__area,201496
finish__design__core__area,194877
finish__design__instance__count,15769
finish__design__instance__area,184530
finish__design__instance__count__stdcell,15769
finish__design__instance__area__stdcell,184530
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.946902
finish__design__instance__utilization__stdcell,0.946902
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,6796
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,9155
detailedroute__route__wirelength__iter:1,374942
detailedroute__route__drc_errors__iter:2,6023
detailedroute__route__wirelength__iter:2,374219
detailedroute__route__drc_errors__iter:3,5907
detailedroute__route__wirelength__iter:3,373928
detailedroute__route__drc_errors__iter:4,2248
detailedroute__route__wirelength__iter:4,373962
detailedroute__route__drc_errors__iter:5,1407
detailedroute__route__wirelength__iter:5,373933
detailedroute__route__drc_errors__iter:6,764
detailedroute__route__wirelength__iter:6,373907
detailedroute__route__drc_errors__iter:7,675
detailedroute__route__wirelength__iter:7,373948
detailedroute__route__drc_errors__iter:8,588
detailedroute__route__wirelength__iter:8,373955
detailedroute__route__drc_errors__iter:9,415
detailedroute__route__wirelength__iter:9,373846
detailedroute__route__drc_errors__iter:10,319
detailedroute__route__wirelength__iter:10,373713
detailedroute__route__drc_errors__iter:11,213
detailedroute__route__wirelength__iter:11,373687
detailedroute__route__drc_errors__iter:12,145
detailedroute__route__wirelength__iter:12,373817
detailedroute__route__drc_errors__iter:13,39
detailedroute__route__wirelength__iter:13,373756
detailedroute__route__drc_errors__iter:14,14
detailedroute__route__wirelength__iter:14,373762
detailedroute__route__drc_errors__iter:15,0
detailedroute__route__wirelength__iter:15,373728
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,373728
detailedroute__route__vias,53639
detailedroute__route__vias__singlecut,53639
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,4
detailedroute__antenna__violating__pins,4
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,14.9322
floorplan__power__internal__total,0.00108853
floorplan__power__switching__total,7.02672e-05
floorplan__power__leakage__total,7.97872e-07
floorplan__power__total,0.0011596
floorplan__design__io,43
floorplan__design__die__area,201496
floorplan__design__core__area,194877
floorplan__design__instance__count,5501
floorplan__design__instance__area,66619.3
floorplan__design__instance__count__stdcell,5501
floorplan__design__instance__area__stdcell,66619.3
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.341852
floorplan__design__instance__utilization__stdcell,0.341852
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
