Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.12.1.454
Wed Jun 12 11:04:29 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n RAM -lang vhdl -synth synplify -bus_exp 7 -bb -arch xo2c00 -type ramdq -device LCMXO2-1200ZE -addr_width 10 -data_width 8 -num_words 1024 -cascade 11 -mem_init0 -writemode NORMAL 
    Circuit name     : RAM
    Module type      : RAM_DQ
    Module Version   : 7.5
    Ports            : 
	Inputs       : Clock, ClockEn, Reset, WE, Address[9:0], Data[7:0]
	Outputs      : Q[7:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : RAM.edn
    VHDL output      : RAM.vhd
    VHDL template    : RAM_tmpl.vhd
    VHDL testbench   : tb_RAM_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : RAM.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis

File: RAM.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


