# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# File: E:\FPGA_FD_V2.020170228\output_files\FlawDetector.csv
# Generated on: Wed Mar 21 21:30:26 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
AD_CLK,Output,PIN_148,5,B5_N0,PIN_148,,,,,
AD_DCO,Input,PIN_83,3,B3_N0,PIN_83,,,,,
AD_DFS,Output,PIN_81,3,B3_N0,PIN_81,,,,,
AD_OE_N,Output,PIN_98,4,B4_N0,PIN_98,,,,,
AD_OR,Input,PIN_126,5,B5_N0,PIN_126,,,,,
AD_PDWN,Output,PIN_78,3,B3_N0,PIN_78,,,,,
ARM_ADDR[7],Input,PIN_196,7,B7_N0,PIN_196,,,,,
ARM_ADDR[6],Input,PIN_240,8,B8_N0,PIN_240,,,,,
ARM_ADDR[5],Input,PIN_197,7,B7_N0,PIN_197,,,,,
ARM_ADDR[4],Input,PIN_239,8,B8_N0,PIN_239,,,,,
ARM_ADDR[3],Input,PIN_200,7,B7_N0,PIN_200,,,,,
ARM_ADDR[2],Input,PIN_238,8,B8_N0,PIN_238,,,,,
ARM_ADDR[1],Input,PIN_201,7,B7_N0,PIN_201,,,,,
ARM_ADDR[0],Input,PIN_237,8,B8_N0,PIN_237,,,,,
ARM_CE,Input,PIN_223,8,B8_N0,PIN_223,,,,,
ARM_DATA[15],Bidir,PIN_202,7,B7_N0,PIN_202,,,,,
ARM_DATA[14],Bidir,PIN_236,8,B8_N0,PIN_236,,,,,
ARM_DATA[13],Bidir,PIN_203,7,B7_N0,PIN_203,,,,,
ARM_DATA[12],Bidir,PIN_235,8,B8_N0,PIN_235,,,,,
ARM_DATA[11],Bidir,PIN_207,7,B7_N0,PIN_207,,,,,
ARM_DATA[10],Bidir,PIN_234,8,B8_N0,PIN_234,,,,,
ARM_DATA[9],Bidir,PIN_214,8,B8_N0,PIN_214,,,,,
ARM_DATA[8],Bidir,PIN_233,8,B8_N0,PIN_233,,,,,
ARM_DATA[7],Bidir,PIN_216,8,B8_N0,PIN_216,,,,,
ARM_DATA[6],Bidir,PIN_232,8,B8_N0,PIN_232,,,,,
ARM_DATA[5],Bidir,PIN_217,8,B8_N0,PIN_217,,,,,
ARM_DATA[4],Bidir,PIN_231,8,B8_N0,PIN_231,,,,,
ARM_DATA[3],Bidir,PIN_218,8,B8_N0,PIN_218,,,,,
ARM_DATA[2],Bidir,PIN_230,8,B8_N0,PIN_230,,,,,
ARM_DATA[1],Bidir,PIN_219,8,B8_N0,PIN_219,,,,,
ARM_DATA[0],Bidir,PIN_226,8,B8_N0,PIN_226,,,,,
ARM_OEn,Input,PIN_221,8,B8_N0,PIN_221,,,,,
ARM_WEn,Input,PIN_224,8,B8_N0,PIN_224,,,,,
ARM_gain_ctrl,Input,PIN_195,7,B7_N0,PIN_195,,,,,
CH0_H,Output,PIN_64,3,B3_N0,PIN_64,,,,,
CH0_L,Output,PIN_63,3,B3_N0,PIN_63,,,,,
CH1_H,Output,PIN_120,4,B4_N0,PIN_120,,,,,
CH1_L,Output,PIN_119,4,B4_N0,PIN_119,,,,,
CHARGH_H,Output,PIN_22,1,B1_N0,PIN_22,,,,,
CHARGH_L,Output,PIN_43,2,B2_N0,PIN_43,,,,,
CODER_A,Input,PIN_52,2,B2_N0,PIN_52,,,,,
CODER_B,Input,PIN_55,2,B2_N0,PIN_55,,,,,
CODER_C,Input,PIN_57,2,B2_N0,PIN_57,,,,,
CODER_D,Input,PIN_56,2,B2_N0,PIN_56,,,,,
DA_DIN,Output,PIN_161,6,B6_N0,PIN_161,,,,,
DA_LDAC,Output,PIN_160,6,B6_N0,PIN_160,,,,,
DA_SCLK,Output,PIN_162,6,B6_N0,PIN_162,,,,,
DA_SYNC,Output,PIN_164,6,B6_N0,PIN_164,,,,,
DONE_H,Input,PIN_9,1,B1_N0,PIN_9,,,,,
DONE_L,Input,PIN_13,1,B1_N0,PIN_13,,,,,
Discharge,Output,PIN_21,1,B1_N0,PIN_21,,,,,
ENCODER_A,Input,PIN_46,2,B2_N0,PIN_46,,,,,
ENCODER_B,Input,PIN_49,2,B2_N0,PIN_49,,,,,
ENCODER_SW_OUT,Input,PIN_50,2,B2_N0,PIN_50,,,,,
FAULT_H,Input,,,,PIN_31,,,,,
FAULT_L,Input,,,,PIN_76,,,,,
FIFO_D[13],Input,PIN_118,4,B4_N0,PIN_118,,,,,
FIFO_D[12],Input,PIN_117,4,B4_N0,PIN_117,,,,,
FIFO_D[11],Input,PIN_114,4,B4_N0,PIN_114,,,,,
FIFO_D[10],Input,PIN_113,4,B4_N0,PIN_113,,,,,
FIFO_D[9],Input,PIN_112,4,B4_N0,PIN_112,,,,,
FIFO_D[8],Input,PIN_111,4,B4_N0,PIN_111,,,,,
FIFO_D[7],Input,PIN_110,4,B4_N0,PIN_110,,,,,
FIFO_D[6],Input,PIN_109,4,B4_N0,PIN_109,,,,,
FIFO_D[5],Input,PIN_108,4,B4_N0,PIN_108,,,,,
FIFO_D[4],Input,PIN_107,4,B4_N0,PIN_107,,,,,
FIFO_D[3],Input,PIN_106,4,B4_N0,PIN_106,,,,,
FIFO_D[2],Input,PIN_103,4,B4_N0,PIN_103,,,,,
FIFO_D[1],Input,PIN_100,4,B4_N0,PIN_100,,,,,
FIFO_D[0],Input,PIN_99,4,B4_N0,PIN_99,,,,,
FIFO_EF,Input,PIN_142,5,B5_N0,PIN_142,,,,,
FIFO_FF,Input,PIN_134,5,B5_N0,PIN_134,,,,,
FIFO_HF,Input,PIN_137,5,B5_N0,PIN_137,,,,,
FIFO_PAE,Input,PIN_139,5,B5_N0,PIN_139,,,,,
FIFO_PAF,Input,PIN_135,5,B5_N0,PIN_135,,,,,
FIFO_RCLK,Output,PIN_143,5,B5_N0,PIN_143,,,,,
FIFO_REN,Output,PIN_144,5,B5_N0,PIN_144,,,,,
FIFO_WCLK,Output,PIN_131,5,B5_N0,PIN_131,,,,,
FIFO_WEN,Output,PIN_128,5,B5_N0,PIN_128,,,,,
FPGA_BUZZER,Output,PIN_44,2,B2_N0,PIN_44,,,,,
FPGA_CLK_SYS,Input,PIN_151,6,B6_N0,PIN_151,,,,,
FPGA_GPIO[7],Output,PIN_184,7,B7_N0,PIN_184,,,,,
FPGA_GPIO[6],Output,PIN_185,7,B7_N0,PIN_185,,,,,
FPGA_GPIO[5],Output,PIN_186,7,B7_N0,PIN_186,,,,,
FPGA_GPIO[4],Output,PIN_187,7,B7_N0,PIN_187,,,,,
FPGA_GPIO[3],Output,PIN_188,7,B7_N0,PIN_188,,,,,
FPGA_GPIO[2],Output,PIN_189,7,B7_N0,PIN_189,,,,,
FPGA_GPIO[1],Output,PIN_194,7,B7_N0,PIN_194,,,,,
HV_SCL,Output,PIN_6,1,B1_N0,PIN_6,,,,,
HV_SDA,Bidir,PIN_18,1,B1_N0,PIN_18,,,,,
IOV_HIGH_C_P,Input,PIN_33,2,B2_N0,PIN_33,Differential LVPECL,,,,IOV_HIGH_C_P(n)
IOV_HIGH_P,Input,PIN_91,4,B4_N0,PIN_91,Differential LVPECL,,,,IOV_HIGH_P(n)
IOV_LOW_P,Input,PIN_89,3,B3_N0,PIN_89,Differential LVPECL,,,,IOV_LOW_P(n)
KEY_CTRL,Output,PIN_177,6,B6_N0,PIN_177,,,,,
KEY_DET,Input,PIN_149,5,B5_N0,PIN_149,,,,,
KEY_DET_ARM,Output,PIN_183,7,B7_N0,PIN_183,,,,,
LCDBL_EN,Output,PIN_176,6,B6_N0,PIN_176,,,,,
LD,Output,PIN_133,5,B5_N0,PIN_133,,,,,
MRS,Output,PIN_132,5,B5_N0,PIN_132,,,,,
OE,Output,PIN_127,5,B5_N0,PIN_127,,,,,
PROBE_MODE,Output,PIN_166,6,B6_N0,PIN_166,,,,,
PWDN_MOSFET,Output,PIN_45,2,B2_N0,PIN_45,,,,,
RESET_ASW,Output,PIN_173,6,B6_N0,PIN_173,,,,,
RESET_IN,Input,,,,PIN_4,,,,,
SCL_ASW,Output,PIN_171,6,B6_N0,PIN_171,,,,,
SDA_ASW,Bidir,PIN_169,6,B6_N0,PIN_169,,,,,
Temp_Protect1,Input,PIN_68,3,B3_N0,PIN_68,,,,,
Temp_Protect2,Input,PIN_69,3,B3_N0,PIN_69,,,,,
Temp_ProtectMOS,Input,PIN_150,5,B5_N0,PIN_150,,,,,
altera_reserved_tck,Input,,,,PIN_27,,,,,
altera_reserved_tdi,Input,,,,PIN_26,,,,,
altera_reserved_tdo,Output,,,,PIN_29,,,,,
altera_reserved_tms,Input,,,,PIN_28,,,,,
receive_amp_en,Output,PIN_167,6,B6_N0,PIN_167,,,,,
receive_gain_ctrl,Output,PIN_168,6,B6_N0,PIN_168,,,,,
IOV_HIGH_P(n),Input,PIN_92,4,B4_N0,PIN_92,Differential LVPECL,,,,IOV_HIGH_P
IOV_LOW_P(n),Input,PIN_90,3,B3_N0,PIN_90,Differential LVPECL,,,,IOV_LOW_P
IOV_HIGH_C_P(n),Input,PIN_34,2,B2_N0,PIN_34,Differential LVPECL,,,,IOV_HIGH_C_P
RESET_N,Unknown,PIN_4,1,B1_N0,,,,,,
ARM_D,Unknown,,,,,,,,,
