

================================================================
== Vivado HLS Report for 'arcsinh'
================================================================
* Date:           Mon Aug 20 16:42:13 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_arcsinh
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.49|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: data_V_read (8)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %data_V_read = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %data_V)

ST_1: sext_cast (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %sext_cast = sext i14 %data_V_read to i30

ST_1: mul (10)  [3/3] 2.94ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %mul = mul i30 21846, %sext_cast

ST_1: tmp_6 (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %data_V_read, i32 13)


 <State 2>: 2.94ns
ST_2: mul (10)  [2/3] 2.94ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %mul = mul i30 21846, %sext_cast


 <State 3>: 0.00ns
ST_3: mul (10)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %mul = mul i30 21846, %sext_cast

ST_3: tmp_1 (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %tmp_1 = trunc i30 %mul to i29

ST_3: tmp_8 (16)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %tmp_8 = call i13 @_ssdm_op_PartSelect.i13.i30.i32.i32(i30 %mul, i32 17, i32 29)


 <State 4>: 1.63ns
ST_4: neg_mul (12)  [1/1] 1.63ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %neg_mul = sub i29 0, %tmp_1

ST_4: tmp_7 (14)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_7 = call i12 @_ssdm_op_PartSelect.i12.i29.i32.i32(i29 %neg_mul, i32 17, i32 28)


 <State 5>: 3.49ns
ST_5: tmp (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %tmp = sext i12 %tmp_7 to i15

ST_5: tmp_5 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %tmp_5 = sext i13 %tmp_8 to i15

ST_5: p_v (18)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %p_v = select i1 %tmp_6, i15 %tmp, i15 %tmp_5

ST_5: tmp_10 (19)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %tmp_10 = trunc i15 %p_v to i13

ST_5: neg_ti (20)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  %neg_ti = sub i13 0, %tmp_10

ST_5: tmp_11 (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:17  %tmp_11 = trunc i15 %p_v to i13

ST_5: tmp_9 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:18  %tmp_9 = select i1 %tmp_6, i13 %neg_ti, i13 %tmp_11

ST_5: r_V (23)  [1/1] 1.39ns  loc: src/tk-mu_simple.h:382 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:19  %r_V = sub i13 1024, %tmp_9

ST_5: tmp_12 (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:384
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:22  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %r_V, i32 12)

ST_5: tmp_13 (27)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:385
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:23  %tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_V, i32 10, i32 12)


 <State 6>: 2.39ns
ST_6: tmp_2 (24)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:20  %tmp_2 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %r_V, i3 0)

ST_6: index (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:382
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:21  %index = sext i16 %tmp_2 to i32

ST_6: icmp (28)  [1/1] 0.94ns  loc: src/tk-mu_simple.h:385
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %icmp = icmp sgt i3 %tmp_13, 0

ST_6: tmp_3 (29)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:25  %tmp_3 = zext i32 %index to i64

ST_6: arcsinh_table1_addr (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:26  %arcsinh_table1_addr = getelementptr [8192 x i12]* @arcsinh_table1, i64 0, i64 %tmp_3

ST_6: arcsinh_table1_load (31)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %arcsinh_table1_load = load i12* %arcsinh_table1_addr, align 2


 <State 7>: 3.10ns
ST_7: StgValue_34 (4)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i14* %data_V), !map !388

ST_7: StgValue_35 (5)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i14* %res_V), !map !392

ST_7: StgValue_36 (6)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @arcsinh_str) nounwind

ST_7: StgValue_37 (7)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:379
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str59) nounwind

ST_7: arcsinh_table1_load (31)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:386
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %arcsinh_table1_load = load i12* %arcsinh_table1_addr, align 2

ST_7: sel_tmp1 (32)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:384 (grouped into LUT with out node sel_tmp2)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:28  %sel_tmp1 = xor i1 %tmp_12, true

ST_7: sel_tmp2 (33)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:385 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:29  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_7: sel_tmp (34)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:385 (grouped into LUT with out node storemerge1)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:30  %sel_tmp = select i1 %sel_tmp2, i12 0, i12 -1545

ST_7: tmp_4 (35)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:385 (grouped into LUT with out node storemerge1)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:31  %tmp_4 = or i1 %sel_tmp2, %tmp_12

ST_7: storemerge1 (36)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:385 (out node of the LUT)
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:32  %storemerge1 = select i1 %tmp_4, i12 %sel_tmp, i12 %arcsinh_table1_load

ST_7: storemerge1_cast (37)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:385
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:33  %storemerge1_cast = zext i12 %storemerge1 to i14

ST_7: StgValue_45 (38)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:384
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:34  call void @_ssdm_op_Write.ap_auto.i14P(i14* %res_V, i14 %storemerge1_cast)

ST_7: StgValue_46 (39)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:388
_ZNK13ap_fixed_baseILi80ELi70ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:35  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arcsinh_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read         (read          ) [ 00000000]
sext_cast           (sext          ) [ 01110000]
tmp_6               (bitselect     ) [ 01111100]
mul                 (mul           ) [ 00000000]
tmp_1               (trunc         ) [ 01001000]
tmp_8               (partselect    ) [ 01001100]
neg_mul             (sub           ) [ 00000000]
tmp_7               (partselect    ) [ 01000100]
tmp                 (sext          ) [ 00000000]
tmp_5               (sext          ) [ 00000000]
p_v                 (select        ) [ 00000000]
tmp_10              (trunc         ) [ 00000000]
neg_ti              (sub           ) [ 00000000]
tmp_11              (trunc         ) [ 00000000]
tmp_9               (select        ) [ 00000000]
r_V                 (sub           ) [ 01000010]
tmp_12              (bitselect     ) [ 01000011]
tmp_13              (partselect    ) [ 01000010]
tmp_2               (bitconcatenate) [ 00000000]
index               (sext          ) [ 00000000]
icmp                (icmp          ) [ 01000001]
tmp_3               (zext          ) [ 00000000]
arcsinh_table1_addr (getelementptr ) [ 01000001]
StgValue_34         (specbitsmap   ) [ 00000000]
StgValue_35         (specbitsmap   ) [ 00000000]
StgValue_36         (spectopmodule ) [ 00000000]
StgValue_37         (specpipeline  ) [ 00000000]
arcsinh_table1_load (load          ) [ 00000000]
sel_tmp1            (xor           ) [ 00000000]
sel_tmp2            (and           ) [ 00000000]
sel_tmp             (select        ) [ 00000000]
tmp_4               (or            ) [ 00000000]
storemerge1         (select        ) [ 00000000]
storemerge1_cast    (zext          ) [ 00000000]
StgValue_45         (write         ) [ 00000000]
StgValue_46         (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arcsinh_table1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arcsinh_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="arcsinh_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i14P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="data_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="14" slack="0"/>
<pin id="70" dir="0" index="1" bw="14" slack="0"/>
<pin id="71" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="StgValue_45_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="14" slack="0"/>
<pin id="77" dir="0" index="2" bw="12" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_45/7 "/>
</bind>
</comp>

<comp id="81" class="1004" name="arcsinh_table1_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="12" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="32" slack="0"/>
<pin id="85" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arcsinh_table1_addr/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="13" slack="0"/>
<pin id="90" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="91" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arcsinh_table1_load/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sext_cast_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_6_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="14" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="30" slack="0"/>
<pin id="107" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_8_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="13" slack="0"/>
<pin id="110" dir="0" index="1" bw="30" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="0" index="3" bw="6" slack="0"/>
<pin id="113" dir="1" index="4" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="neg_mul_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="29" slack="1"/>
<pin id="120" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_7_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="29" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="0" index="3" bw="6" slack="0"/>
<pin id="127" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="1"/>
<pin id="134" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_5_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="13" slack="2"/>
<pin id="137" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_v_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="4"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="0" index="2" bw="13" slack="0"/>
<pin id="142" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_10_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="13" slack="0"/>
<pin id="147" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="neg_ti_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="13" slack="0"/>
<pin id="152" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_11_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="0"/>
<pin id="157" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_9_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="4"/>
<pin id="161" dir="0" index="1" bw="13" slack="0"/>
<pin id="162" dir="0" index="2" bw="13" slack="0"/>
<pin id="163" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="13" slack="0"/>
<pin id="169" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_12_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="13" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_13_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="13" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="5" slack="0"/>
<pin id="185" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="13" slack="1"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="index_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="1"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sel_tmp1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="2"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sel_tmp2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sel_tmp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="2"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="storemerge1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="12" slack="0"/>
<pin id="237" dir="0" index="2" bw="12" slack="0"/>
<pin id="238" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="storemerge1_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="storemerge1_cast/7 "/>
</bind>
</comp>

<comp id="247" class="1007" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="14" slack="0"/>
<pin id="250" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="sext_cast_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="30" slack="1"/>
<pin id="257" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_6_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="2"/>
<pin id="262" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="29" slack="1"/>
<pin id="268" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_8_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="13" slack="2"/>
<pin id="273" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_7_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="1"/>
<pin id="278" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="281" class="1005" name="r_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="1"/>
<pin id="283" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_12_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="2"/>
<pin id="288" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_13_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="1"/>
<pin id="294" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="297" class="1005" name="icmp_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="302" class="1005" name="arcsinh_table1_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="13" slack="1"/>
<pin id="304" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="arcsinh_table1_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="66" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="92"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="68" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="68" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="117" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="143"><net_src comp="132" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="135" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="138" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="149" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="166" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="40" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="197" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="211" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="62" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="64" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="216" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="221" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="88" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="93" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="253"><net_src comp="247" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="254"><net_src comp="247" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="258"><net_src comp="93" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="263"><net_src comp="97" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="269"><net_src comp="105" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="274"><net_src comp="108" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="279"><net_src comp="122" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="284"><net_src comp="166" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="289"><net_src comp="172" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="295"><net_src comp="180" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="300"><net_src comp="201" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="305"><net_src comp="81" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="88" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V | {7 }
 - Input state : 
	Port: arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192> : data_V | {1 }
	Port: arcsinh<ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8192> : arcsinh_table1 | {6 7 }
  - Chain level:
	State 1
		mul : 1
	State 2
	State 3
		tmp_1 : 1
		tmp_8 : 1
	State 4
		tmp_7 : 1
	State 5
		p_v : 1
		tmp_10 : 2
		neg_ti : 3
		tmp_11 : 2
		tmp_9 : 4
		r_V : 5
		tmp_12 : 6
		tmp_13 : 6
	State 6
		index : 1
		tmp_3 : 2
		arcsinh_table1_addr : 3
		arcsinh_table1_load : 4
	State 7
		storemerge1_cast : 1
		StgValue_45 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |      neg_mul_fu_117     |    0    |    0    |    29   |
|    sub   |      neg_ti_fu_149      |    0    |    0    |    13   |
|          |        r_V_fu_166       |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |        p_v_fu_138       |    0    |    0    |    13   |
|  select  |       tmp_9_fu_159      |    0    |    0    |    13   |
|          |      sel_tmp_fu_221     |    0    |    0    |    12   |
|          |    storemerge1_fu_234   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |       icmp_fu_201       |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    xor   |     sel_tmp1_fu_211     |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|    and   |     sel_tmp2_fu_216     |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|    or    |       tmp_4_fu_229      |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_247       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  data_V_read_read_fu_68 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_45_write_fu_74 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_cast_fu_93     |    0    |    0    |    0    |
|   sext   |        tmp_fu_132       |    0    |    0    |    0    |
|          |       tmp_5_fu_135      |    0    |    0    |    0    |
|          |       index_fu_197      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_6_fu_97       |    0    |    0    |    0    |
|          |      tmp_12_fu_172      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_105      |    0    |    0    |    0    |
|   trunc  |      tmp_10_fu_145      |    0    |    0    |    0    |
|          |      tmp_11_fu_155      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_8_fu_108      |    0    |    0    |    0    |
|partselect|       tmp_7_fu_122      |    0    |    0    |    0    |
|          |      tmp_13_fu_180      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_2_fu_190      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |       tmp_3_fu_206      |    0    |    0    |    0    |
|          | storemerge1_cast_fu_242 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |   110   |
|----------|-------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|arcsinh_table1|    6   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    6   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|arcsinh_table1_addr_reg_302|   13   |
|        icmp_reg_297       |    1   |
|        r_V_reg_281        |   13   |
|     sext_cast_reg_255     |   30   |
|       tmp_12_reg_286      |    1   |
|       tmp_13_reg_292      |    3   |
|       tmp_1_reg_266       |   29   |
|       tmp_6_reg_260       |    1   |
|       tmp_7_reg_276       |   12   |
|       tmp_8_reg_271       |   13   |
+---------------------------+--------+
|           Total           |   116  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_88 |  p0  |   2  |  13  |   26   ||    13   |
|    grp_fu_247    |  p1  |   2  |  14  |   28   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   54   ||  1.784  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   110  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |    -   |   116  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |    1   |    1   |   116  |   137  |
+-----------+--------+--------+--------+--------+--------+
