# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 480
set hasByteEnable 0
set MemName conv_2d_cl_array_array_ap_fixed_8u_config17_s_w17_V
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 241
set AddrRange 36
set AddrWd 6
set TrueReset 0
set IsROM 1
set ROMData { "0001111000011011011111111111111111110110110111111111111111111111111000100011010111111111111111111110111010000100111111111111111111100001011000101111111111111111111111111000000100000000000000000000101000111101000000000000000000100001001100000" "0001011000111110000000000000000000000010011101101000000000000000000111100000101011111111111111111111000000110101011111111111111111110010100101000111111111111111111010011011011000000000000000000001000011101100100000000000000000011101011101000" "1110000111010000000000000000000000111010111110000111111111111111111011001001000110000000000000000010001110110000100000000000000000101001110100111000000000000000010011000001001011111111111111111110000011101001011111111111111111101100010000010" "1111111110101111000000000000000000010001101010001000000000000000000001011011000000000000000000000001110110011110100000000000000000011110010111110000000000000000000011010000100000000000000000000000101001110000011111111111111111011101010101110" "0000010110000011000000000000000000011001000100011111111111111111111101110010011110000000000000000000011100111111100000000000000000010100011110101000000000000000000000111001111110000000000000000001001000001111111111111111111111111101100100011" "1111001010110100011111111111111111111110111010100111111111111111111111001000100111111111111111111101000011111011100000000000000000000101010010110111111111111111110110011100000110000000000000000000101110111101000000000000000000000111111011101" "0011001110101011011111111111111111111111111111001111111111111111111001010100011110000000000000000010100110101010011111111111111111001100011001000000000000000000000111110100110110000000000000000001011001100111000000000000000000010010010000001" "1101011100001011000000000000000000000010010111011111111111111111111111100011011100000000000000000001101010110101000000000000000000010010100101110000000000000000000010011100011011111111111111111100110111001011000000000000000000001001101110001" "0001001111001101000000000000000000000111000001110000000000000000000010001001011101111111111111111110011100011010011111111111111111101001101110011111111111111111111110001010111011111111111111111101101001110100011111111111111111011110000110010" "0001101011111000100000000000000000011101111010101000000000000000000101000100111100000000000000000000001001011011011111111111111111110001100000001111111111111111111111010110010011111111111111111110000101011000111111111111111111101100100011010" "1101101001110101000000000000000000101001010000110111111111111111110101111010010010000000000000000000101110101010000000000000000000000101111101001111111111111111111110011101000111111111111111111101110100100101100000000000000000001001111101000" "1110000011011000011111111111111111101111101101011111111111111111111011110101010100000000000000000001111011111001000000000000000000111001111001010000000000000000001011010000110000000000000000000100101100111100100000000000000000010101100110101" "1111111011101010100000000000000000000111001010011111111111111111111101101010111110000000000000000001011011101000111111111111111111111100111010000000000000000000001001111100111010000000000000000000110101100110111111111111111111111101010100101" "1111111111110100011111111111111111111000010101011111111111111111110100101101100111111111111111111101111010110110011111111111111111111010111000111111111111111111111010111100101000000000000000000010000000001110100000000000000000011111000011111" "0001010010101101011111111111111111010010100010101000000000000000001110001001011100000000000000000000111011000110111111111111111111011101111111011000000000000000000101010110101101111111111111111100110001110100011111111111111111101110101000010" "0000100101010011000000000000000000000011011000011000000000000000000010111110000100000000000000000000101101001111011111111111111111101011100001110000000000000000000001111001010001111111111111111110110011101011011111111111111111101100110011110" "1111110011110110100000000000000000011001000010110111111111111111111010111101110110000000000000000001111010001000000000000000000000010011010100100000000000000000000111010101010000000000000000000000110100010111100000000000000000010000011100010" "0001101110001111000000000000000000010100000001011111111111111111111100001000110110000000000000000000011111011011000000000000000000010110001000000111111111111111111101010010010010000000000000000000011011101101011111111111111111110100111110001" "1111111000010101111111111111111111111100000010110111111111111111111001100110000111111111111111111111010100110001011111111111111111111010101110000111111111111111111011111101101010000000000000000000101100100101000000000000000000101100110100011" "1111110110111111011111111111111111010111011011010000000000000000000011110011100000000000000000000000010111010010111111111111111111000001001100110000000000000000000001100011100011111111111111111100111001011001011111111111111111101011100100111" "1111111011010001000000000000000000001001001010100111111111111111111110001000100010000000000000000001110111011001000000000000000000010010001110011000000000000000000101001100011010000000000000000001101100000010111111111111111111101100101011110" "0001100010110111000000000000000000001100111000100000000000000000000011111111001010000000000000000000000000011001100000000000000000000000011111011111111111111111111110110110000111111111111111111111011101000101011111111111111111011000000010001" "0001101101001100111111111111111111111111111011110111111111111111111011000110101010000000000000000001000101011110111111111111111111101110101010110111111111111111111110001100001011111111111111111111100001101110000000000000000000001100101111101" "1011010010001011011111111111111111101100000000111111111111111111111001111000110011111111111111111110011001110010100000000000000000101000000000110111111111111111111011000011111111111111111111111101010010110011100000000000000000101000001100101" "0001001110010101011111111111111111110111010101001000000000000000001111000110011001111111111111111110110101011101011111111111111111111001000001001111111111111111111010111101101011111111111111111110001110100111100000000000000000000101010111010" "0000011110110000000000000000000000000110010111000111111111111111110101101000100110000000000000000000001101110010000000000000000000001000100110101000000000000000000110111100111000000000000000000011001011010101000000000000000000000111000110001" "0000001100000111011111111111111111010001110001101000000000000000000110111100000101111111111111111111110110110001111111111111111111111000011001000111111111111111110110000111101111111111111111111100100011010110100000000000000000000011111101010" "1111101011110000000000000000000000000011101001101000000000000000000011010011100011111111111111111110011111001001111111111111111111011000101101100111111111111111101011001110011101111111111111111101101010110110011111111111111111110111111010100" "0000010110011010000000000000000000001110110011011000000000000000000001001100111101111111111111111110001111010010011111111111111111110011100110001000000000000000000011110100011110000000000000000010000001100100100000000000000000011101100000000" "0000101011001111111111111111111111111100011000001111111111111111111110101010100110000000000000000001011101111110100000000000000000011100011111110000000000000000000111111100011001111111111111111111001110000111011111111111111111011110111111010" "1110010100011101011111111111111111111100101100011111111111111111110110001111110011111111111111111111101001100110100000000000000000001011000111111111111111111111111001010010101011111111111111111111001011011100000000000000000000001100101011011" "0001010111011010111111111111111111100000100100010000000000000000000111001110110111111111111111111111111011000111011111111111111111110100101100000111111111111111111011110111001001111111111111111110000010100000000000000000000000011110000011000" "1111010011111001100000000000000000001101101001010111111111111111111110010010000110000000000000000001001000100101100000000000000000010111111100111111111111111111111110110010000111111111111111111111011111000010000000000000000000010011110011111" "0000000011001101100000000000000000010010101001010000000000000000000110001100111110000000000000000001100001010001000000000000000000001001001110110111111111111111111111100101000001111111111111111111100011111111111111111111111111110111010100001" "0001001000100101011111111111111111110101100101011000000000000000000010110101001000000000000000000000100001010010111111111111111111110010110001001111111111111111111010001010001110000000000000000000100000110000000000000000000000000111101110110" "1101100100110110000000000000000000110001111100011111111111111111110110111111001001111111111111111110010101110110100000000000000000010100110011111111111111111111111001000010111101111111111111111111011100001001000000000000000000000111011011010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 5
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 481 \
    name data_V_data_0_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_0_V \
    op interface \
    ports { data_V_data_0_V_dout { I 32 vector } data_V_data_0_V_empty_n { I 1 bit } data_V_data_0_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 482 \
    name data_V_data_1_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_1_V \
    op interface \
    ports { data_V_data_1_V_dout { I 32 vector } data_V_data_1_V_empty_n { I 1 bit } data_V_data_1_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 483 \
    name data_V_data_2_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_2_V \
    op interface \
    ports { data_V_data_2_V_dout { I 32 vector } data_V_data_2_V_empty_n { I 1 bit } data_V_data_2_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 484 \
    name data_V_data_3_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_V_data_3_V \
    op interface \
    ports { data_V_data_3_V_dout { I 32 vector } data_V_data_3_V_empty_n { I 1 bit } data_V_data_3_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 485 \
    name res_V_data_0_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_V_data_0_V \
    op interface \
    ports { res_V_data_0_V_din { O 32 vector } res_V_data_0_V_full_n { I 1 bit } res_V_data_0_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 486 \
    name res_V_data_1_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_V_data_1_V \
    op interface \
    ports { res_V_data_1_V_din { O 32 vector } res_V_data_1_V_full_n { I 1 bit } res_V_data_1_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 487 \
    name res_V_data_2_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_V_data_2_V \
    op interface \
    ports { res_V_data_2_V_din { O 32 vector } res_V_data_2_V_full_n { I 1 bit } res_V_data_2_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 488 \
    name res_V_data_3_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_V_data_3_V \
    op interface \
    ports { res_V_data_3_V_din { O 32 vector } res_V_data_3_V_full_n { I 1 bit } res_V_data_3_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 489 \
    name res_V_data_4_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_V_data_4_V \
    op interface \
    ports { res_V_data_4_V_din { O 32 vector } res_V_data_4_V_full_n { I 1 bit } res_V_data_4_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 490 \
    name res_V_data_5_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_V_data_5_V \
    op interface \
    ports { res_V_data_5_V_din { O 32 vector } res_V_data_5_V_full_n { I 1 bit } res_V_data_5_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 491 \
    name res_V_data_6_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_V_data_6_V \
    op interface \
    ports { res_V_data_6_V_din { O 32 vector } res_V_data_6_V_full_n { I 1 bit } res_V_data_6_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 492 \
    name res_V_data_7_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_res_V_data_7_V \
    op interface \
    ports { res_V_data_7_V_din { O 32 vector } res_V_data_7_V_full_n { I 1 bit } res_V_data_7_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


