###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-12.ucsd.edu)
#  Generated on:      Sun Feb 16 19:53:55 2025
#  Design:            add
#  Command:           defOut -netlist -routing add.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN add ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    NET alpha_value REAL ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 10.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 30.800 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 10.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 28.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 81600 76000 ) ;

ROW CORE_ROW_0 core 20000 20000 FS DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_1 core 20000 23600 N DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_2 core 20000 27200 FS DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_3 core 20000 30800 N DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_4 core 20000 34400 FS DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_5 core 20000 38000 N DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_6 core 20000 41600 FS DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_7 core 20000 45200 N DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_8 core 20000 48800 FS DO 104 BY 1 STEP 400 0
 ;
ROW CORE_ROW_9 core 20000 52400 N DO 104 BY 1 STEP 400 0
 ;

TRACKS Y 800 DO 47 STEP 1600 LAYER M8 ;
TRACKS X 1000 DO 51 STEP 1600 LAYER M8 ;
TRACKS X 200 DO 204 STEP 400 LAYER M7 ;
TRACKS Y 800 DO 47 STEP 1600 LAYER M7 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M6 ;
TRACKS X 200 DO 204 STEP 400 LAYER M6 ;
TRACKS X 200 DO 204 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M4 ;
TRACKS X 200 DO 204 STEP 400 LAYER M4 ;
TRACKS X 200 DO 204 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M2 ;
TRACKS X 200 DO 204 STEP 400 LAYER M2 ;
TRACKS X 200 DO 204 STEP 400 LAYER M1 ;
TRACKS Y 400 DO 189 STEP 400 LAYER M1 ;

GCELLGRID Y 76010 DO 1 STEP 3810 ;
GCELLGRID Y 12200 DO 11 STEP 6000 ;
GCELLGRID Y -10 DO 2 STEP 6210 ;
GCELLGRID X 81610 DO 1 STEP 3610 ;
GCELLGRID X 12000 DO 12 STEP 6000 ;
GCELLGRID X -10 DO 2 STEP 6010 ;

VIAS 8 ;
- VIAGEN12_1
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 140 140 140 140
 + ROWCOL 13 13
 ;
- VIAGEN34_1
 + VIARULE VIAGEN34
 + CUTSIZE 200 200
 + LAYERS M3 VIA3 M4
 + CUTSPACING 260 260
 + ENCLOSURE 60 140 60 140
 + ROWCOL 13 9
 ;
- VIAGEN23_1
 + VIARULE VIAGEN23
 + CUTSIZE 200 200
 + LAYERS M2 VIA2 M3
 + CUTSPACING 260 260
 + ENCLOSURE 60 140 60 140
 + ROWCOL 13 9
 ;
- VIAGEN12_2
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 60 140 60 140
 + ROWCOL 13 9
 ;
- VIAGEN12_5
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 140 0 140 0
 + ROWCOL 2 13
 ;
- VIAGEN34_3
 + VIARULE VIAGEN34
 + CUTSIZE 200 200
 + LAYERS M3 VIA3 M4
 + CUTSPACING 260 260
 + ENCLOSURE 290 0 290 0
 + ROWCOL 2 8
 ;
- VIAGEN23_3
 + VIARULE VIAGEN23
 + CUTSIZE 200 200
 + LAYERS M2 VIA2 M3
 + CUTSPACING 260 260
 + ENCLOSURE 290 0 290 0
 + ROWCOL 2 8
 ;
- VIAGEN12_6
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 290 0 290 0
 + ROWCOL 2 8
 ;
END VIAS

COMPONENTS 112 ;
- z_q_reg_3_ DFQD1 + PLACED ( 22400 23600 ) N + WEIGHT 1
 ;
- z_q_reg_2_ DFQD1 + PLACED ( 32000 45200 ) FN + WEIGHT 1
 ;
- z_q_reg_1_ DFQD1 + PLACED ( 34000 52400 ) N + WEIGHT 1
 ;
- z_q_reg_0_ DFQD1 + PLACED ( 36400 30800 ) N + WEIGHT 1
 ;
- x_q_reg_3_ DFQD1 + PLACED ( 37600 20000 ) FS + WEIGHT 1
 ;
- x_q_reg_2_ DFQD1 + PLACED ( 21200 45200 ) N + WEIGHT 1
 ;
- x_q_reg_1_ DFQD1 + PLACED ( 23600 52400 ) N + WEIGHT 1
 ;
- x_q_reg_0_ DFQD1 + PLACED ( 22800 34400 ) FS + WEIGHT 1
 ;
- y_q_reg_3_ DFQD1 + PLACED ( 23200 20000 ) FS + WEIGHT 1
 ;
- y_q_reg_2_ DFQD1 + PLACED ( 23200 38000 ) N + WEIGHT 1
 ;
- y_q_reg_1_ DFQD1 + PLACED ( 21200 48800 ) FS + WEIGHT 1
 ;
- y_q_reg_0_ DFQD1 + PLACED ( 23200 30800 ) N + WEIGHT 1
 ;
- out_reg_0_ DFQD1 + PLACED ( 52800 34400 ) FS + WEIGHT 1
 ;
- out_reg_2_ DFQD1 + PLACED ( 53200 48800 ) FS + WEIGHT 1
 ;
- out_reg_3_ DFQD1 + PLACED ( 52800 41600 ) FS + WEIGHT 1
 ;
- out_reg_5_ DFQD1 + PLACED ( 52400 27200 ) FS + WEIGHT 1
 ;
- out_reg_4_ DFQD1 + PLACED ( 52400 20000 ) FS + WEIGHT 1
 ;
- out_reg_1_ DFQD1 + PLACED ( 53200 52400 ) N + WEIGHT 1
 ;
- intadd_0_U4 FA1D0 + PLACED ( 32000 48800 ) FS
 ;
- intadd_0_U3 FA1D0 + PLACED ( 46000 45200 ) N
 ;
- intadd_0_U2 FA1D0 + PLACED ( 42800 38000 ) N
 ;
- U13 IAO21D0 + PLACED ( 51200 23600 ) N
 ;
- U14 CKAN2D0 + PLACED ( 51200 30800 ) N
 ;
- U15 CKAN2D0 + PLACED ( 47600 48800 ) FS
 ;
- U16 IAO21D0 + PLACED ( 46400 52400 ) N
 ;
- U17 FA1D0 + PLACED ( 36400 34400 ) FS
 ;
- U18 FA1D0 + PLACED ( 30800 41600 ) FS
 ;
- U19 FA1D0 + PLACED ( 33200 27200 ) FS
 ;
- FILLER_1 DCAP8 + SOURCE DIST + PLACED ( 20000 20000 ) FS
 ;
- FILLER_2 DCAP8 + SOURCE DIST + PLACED ( 30800 20000 ) FS
 ;
- FILLER_3 DCAP + SOURCE DIST + PLACED ( 34000 20000 ) FS
 ;
- FILLER_4 DCAP + SOURCE DIST + PLACED ( 35200 20000 ) FS
 ;
- FILLER_5 DCAP + SOURCE DIST + PLACED ( 36400 20000 ) FS
 ;
- FILLER_6 DCAP8 + SOURCE DIST + PLACED ( 45200 20000 ) FS
 ;
- FILLER_7 DCAP4 + SOURCE DIST + PLACED ( 48400 20000 ) FS
 ;
- FILLER_8 DCAP + SOURCE DIST + PLACED ( 50000 20000 ) FS
 ;
- FILLER_9 DCAP + SOURCE DIST + PLACED ( 51200 20000 ) FS
 ;
- FILLER_10 DCAP4 + SOURCE DIST + PLACED ( 60000 20000 ) FS
 ;
- FILLER_11 DCAP + SOURCE DIST + PLACED ( 20000 23600 ) N
 ;
- FILLER_12 DCAP + SOURCE DIST + PLACED ( 21200 23600 ) N
 ;
- FILLER_13 DCAP32 + SOURCE DIST + PLACED ( 30000 23600 ) N
 ;
- FILLER_14 DCAP8 + SOURCE DIST + PLACED ( 42800 23600 ) N
 ;
- FILLER_15 DCAP4 + SOURCE DIST + PLACED ( 46000 23600 ) N
 ;
- FILLER_16 DCAP + SOURCE DIST + PLACED ( 47600 23600 ) N
 ;
- FILLER_17 DCAP + SOURCE DIST + PLACED ( 48800 23600 ) N
 ;
- FILLER_18 DCAP + SOURCE DIST + PLACED ( 50000 23600 ) N
 ;
- FILLER_19 DCAP16 + SOURCE DIST + PLACED ( 54000 23600 ) N
 ;
- FILLER_20 DCAP + SOURCE DIST + PLACED ( 60400 23600 ) N
 ;
- FILLER_21 DCAP16 + SOURCE DIST + PLACED ( 20000 27200 ) FS
 ;
- FILLER_22 DCAP8 + SOURCE DIST + PLACED ( 26400 27200 ) FS
 ;
- FILLER_23 DCAP + SOURCE DIST + PLACED ( 29600 27200 ) FS
 ;
- FILLER_24 DCAP + SOURCE DIST + PLACED ( 30800 27200 ) FS
 ;
- FILLER_25 DCAP + SOURCE DIST + PLACED ( 32000 27200 ) FS
 ;
- FILLER_26 DCAP16 + SOURCE DIST + PLACED ( 43200 27200 ) FS
 ;
- FILLER_27 DCAP4 + SOURCE DIST + PLACED ( 49600 27200 ) FS
 ;
- FILLER_28 DCAP + SOURCE DIST + PLACED ( 51200 27200 ) FS
 ;
- FILLER_29 DCAP4 + SOURCE DIST + PLACED ( 60000 27200 ) FS
 ;
- FILLER_30 DCAP8 + SOURCE DIST + PLACED ( 20000 30800 ) N
 ;
- FILLER_31 DCAP8 + SOURCE DIST + PLACED ( 30800 30800 ) N
 ;
- FILLER_32 DCAP + SOURCE DIST + PLACED ( 34000 30800 ) N
 ;
- FILLER_33 DCAP + SOURCE DIST + PLACED ( 35200 30800 ) N
 ;
- FILLER_34 DCAP8 + SOURCE DIST + PLACED ( 44000 30800 ) N
 ;
- FILLER_35 DCAP4 + SOURCE DIST + PLACED ( 47200 30800 ) N
 ;
- FILLER_36 DCAP + SOURCE DIST + PLACED ( 48800 30800 ) N
 ;
- FILLER_37 DCAP + SOURCE DIST + PLACED ( 50000 30800 ) N
 ;
- FILLER_38 DCAP16 + SOURCE DIST + PLACED ( 53600 30800 ) N
 ;
- FILLER_39 DCAP4 + SOURCE DIST + PLACED ( 60000 30800 ) N
 ;
- FILLER_40 DCAP4 + SOURCE DIST + PLACED ( 20000 34400 ) FS
 ;
- FILLER_41 DCAP + SOURCE DIST + PLACED ( 21600 34400 ) FS
 ;
- FILLER_42 DCAP8 + SOURCE DIST + PLACED ( 30400 34400 ) FS
 ;
- FILLER_43 DCAP4 + SOURCE DIST + PLACED ( 33600 34400 ) FS
 ;
- FILLER_44 DCAP + SOURCE DIST + PLACED ( 35200 34400 ) FS
 ;
- FILLER_45 DCAP16 + SOURCE DIST + PLACED ( 46400 34400 ) FS
 ;
- FILLER_46 DCAP + SOURCE DIST + PLACED ( 60400 34400 ) FS
 ;
- FILLER_47 DCAP8 + SOURCE DIST + PLACED ( 20000 38000 ) N
 ;
- FILLER_48 DCAP16 + SOURCE DIST + PLACED ( 30800 38000 ) N
 ;
- FILLER_49 DCAP8 + SOURCE DIST + PLACED ( 37200 38000 ) N
 ;
- FILLER_50 DCAP + SOURCE DIST + PLACED ( 40400 38000 ) N
 ;
- FILLER_51 DCAP + SOURCE DIST + PLACED ( 41600 38000 ) N
 ;
- FILLER_52 DCAP16 + SOURCE DIST + PLACED ( 52800 38000 ) N
 ;
- FILLER_53 DCAP + SOURCE DIST + PLACED ( 59200 38000 ) N
 ;
- FILLER_54 DCAP + SOURCE DIST + PLACED ( 60400 38000 ) N
 ;
- FILLER_55 DCAP16 + SOURCE DIST + PLACED ( 20000 41600 ) FS
 ;
- FILLER_56 DCAP8 + SOURCE DIST + PLACED ( 26400 41600 ) FS
 ;
- FILLER_57 DCAP + SOURCE DIST + PLACED ( 29600 41600 ) FS
 ;
- FILLER_58 DCAP16 + SOURCE DIST + PLACED ( 40800 41600 ) FS
 ;
- FILLER_59 DCAP8 + SOURCE DIST + PLACED ( 47200 41600 ) FS
 ;
- FILLER_60 DCAP + SOURCE DIST + PLACED ( 50400 41600 ) FS
 ;
- FILLER_61 DCAP + SOURCE DIST + PLACED ( 51600 41600 ) FS
 ;
- FILLER_62 DCAP + SOURCE DIST + PLACED ( 60400 41600 ) FS
 ;
- FILLER_63 DCAP + SOURCE DIST + PLACED ( 20000 45200 ) N
 ;
- FILLER_64 DCAP8 + SOURCE DIST + PLACED ( 28800 45200 ) N
 ;
- FILLER_65 DCAP16 + SOURCE DIST + PLACED ( 39600 45200 ) N
 ;
- FILLER_66 DCAP8 + SOURCE DIST + PLACED ( 56000 45200 ) N
 ;
- FILLER_67 DCAP + SOURCE DIST + PLACED ( 59200 45200 ) N
 ;
- FILLER_68 DCAP + SOURCE DIST + PLACED ( 60400 45200 ) N
 ;
- FILLER_69 DCAP + SOURCE DIST + PLACED ( 20000 48800 ) FS
 ;
- FILLER_70 DCAP8 + SOURCE DIST + PLACED ( 28800 48800 ) FS
 ;
- FILLER_71 DCAP8 + SOURCE DIST + PLACED ( 42000 48800 ) FS
 ;
- FILLER_72 DCAP + SOURCE DIST + PLACED ( 45200 48800 ) FS
 ;
- FILLER_73 DCAP + SOURCE DIST + PLACED ( 46400 48800 ) FS
 ;
- FILLER_74 DCAP8 + SOURCE DIST + PLACED ( 50000 48800 ) FS
 ;
- FILLER_75 DCAP + SOURCE DIST + PLACED ( 20000 52400 ) N
 ;
- FILLER_76 DCAP + SOURCE DIST + PLACED ( 21200 52400 ) N
 ;
- FILLER_77 DCAP + SOURCE DIST + PLACED ( 22400 52400 ) N
 ;
- FILLER_78 DCAP4 + SOURCE DIST + PLACED ( 31200 52400 ) N
 ;
- FILLER_79 DCAP + SOURCE DIST + PLACED ( 32800 52400 ) N
 ;
- FILLER_80 DCAP8 + SOURCE DIST + PLACED ( 41600 52400 ) N
 ;
- FILLER_81 DCAP4 + SOURCE DIST + PLACED ( 44800 52400 ) N
 ;
- FILLER_82 DCAP4 + SOURCE DIST + PLACED ( 49200 52400 ) N
 ;
- FILLER_83 DCAP + SOURCE DIST + PLACED ( 50800 52400 ) N
 ;
- FILLER_84 DCAP + SOURCE DIST + PLACED ( 52000 52400 ) N
 ;
END COMPONENTS

PINS 19 ;
- clk + NET clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 37000 76000 ) S ;
- out[5] + NET out[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 81600 30000 ) W ;
- out[4] + NET out[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 58200 0 ) N ;
- out[3] + NET out[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 81600 38800 ) W ;
- out[2] + NET out[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 81600 51600 ) W ;
- out[1] + NET out[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 58200 76000 ) S ;
- out[0] + NET out[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 81600 37200 ) W ;
- x[3] + NET x[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 32200 0 ) N ;
- x[2] + NET x[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 0 46800 ) E ;
- x[1] + NET x[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 28200 76000 ) S ;
- x[0] + NET x[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 0 36400 ) E ;
- y[3] + NET y[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M4 ( -100 0 ) ( 100 1040 )
  + PLACED ( 32200 0 ) N ;
- y[2] + NET y[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 0 39600 ) E ;
- y[1] + NET y[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M4 ( -100 0 ) ( 100 1040 )
  + PLACED ( 28600 76000 ) S ;
- y[0] + NET y[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 0 32400 ) E ;
- z[3] + NET z[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 28200 0 ) N ;
- z[2] + NET z[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 39400 76000 ) S ;
- z[1] + NET z[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 36200 76000 ) S ;
- z[0] + NET z[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 36200 0 ) N ;
END PINS

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + ROUTED M4 4000 + SHAPE STRIPE ( 59600 2000 ) ( * 74000 )
    NEW M4 4000 + SHAPE STRIPE ( 38000 2000 ) ( * 74000 )
    NEW M2 6000 + SHAPE RING ( 76600 2000 ) ( * 74000 )
    NEW M2 6000 + SHAPE RING ( 5000 2000 ) ( * 74000 )
    NEW M1 6000 + SHAPE RING ( 2000 5000 ) ( 79600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 34400 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 27200 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 20000 ) ( 61600 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 34400 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 27200 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 20000 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 20000 ) ( 79600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 27200 ) ( 79600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 34400 ) ( 79600 * )
    NEW M1 6000 + SHAPE RING ( 2000 71000 ) ( 79600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 56000 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 48800 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 41600 ) ( 61600 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 56000 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 48800 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 2000 41600 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 41600 ) ( 79600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 48800 ) ( 79600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 56000 ) ( 79600 * )
    NEW M2 0 + SHAPE STRIPE ( 38000 5000 ) VIAGEN12_2
    NEW M3 0 + SHAPE STRIPE ( 38000 5000 ) VIAGEN23_1
    NEW M4 0 + SHAPE STRIPE ( 38000 5000 ) VIAGEN34_1
    NEW M2 0 + SHAPE RING ( 5000 5000 ) VIAGEN12_1
    NEW M2 0 + SHAPE COREWIRE ( 5000 20000 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 5000 27200 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 5000 34400 ) VIAGEN12_5
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 20000 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 20000 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 20000 ) VIAGEN12_6
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 27200 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 27200 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 27200 ) VIAGEN12_6
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 34400 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 34400 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 34400 ) VIAGEN12_6
    NEW M2 0 + SHAPE STRIPE ( 59600 5000 ) VIAGEN12_2
    NEW M3 0 + SHAPE STRIPE ( 59600 5000 ) VIAGEN23_1
    NEW M4 0 + SHAPE STRIPE ( 59600 5000 ) VIAGEN34_1
    NEW M2 0 + SHAPE RING ( 76600 5000 ) VIAGEN12_1
    NEW M4 0 + SHAPE FOLLOWPIN ( 59600 20000 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 59600 20000 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 59600 20000 ) VIAGEN12_6
    NEW M4 0 + SHAPE FOLLOWPIN ( 59600 27200 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 59600 27200 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 59600 27200 ) VIAGEN12_6
    NEW M4 0 + SHAPE FOLLOWPIN ( 59600 34400 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 59600 34400 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 59600 34400 ) VIAGEN12_6
    NEW M2 0 + SHAPE COREWIRE ( 76600 20000 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 76600 27200 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 76600 34400 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 5000 41600 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 5000 48800 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 5000 56000 ) VIAGEN12_5
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 41600 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 41600 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 41600 ) VIAGEN12_6
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 48800 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 48800 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 48800 ) VIAGEN12_6
    NEW M4 0 + SHAPE FOLLOWPIN ( 38000 56000 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 38000 56000 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 38000 56000 ) VIAGEN12_6
    NEW M2 0 + SHAPE STRIPE ( 38000 71000 ) VIAGEN12_2
    NEW M3 0 + SHAPE STRIPE ( 38000 71000 ) VIAGEN23_1
    NEW M4 0 + SHAPE STRIPE ( 38000 71000 ) VIAGEN34_1
    NEW M2 0 + SHAPE RING ( 5000 71000 ) VIAGEN12_1
    NEW M4 0 + SHAPE FOLLOWPIN ( 59600 41600 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 59600 41600 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 59600 41600 ) VIAGEN12_6
    NEW M4 0 + SHAPE FOLLOWPIN ( 59600 48800 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 59600 48800 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 59600 48800 ) VIAGEN12_6
    NEW M4 0 + SHAPE FOLLOWPIN ( 59600 56000 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 59600 56000 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 59600 56000 ) VIAGEN12_6
    NEW M2 0 + SHAPE COREWIRE ( 76600 41600 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 76600 48800 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 76600 56000 ) VIAGEN12_5
    NEW M2 0 + SHAPE STRIPE ( 59600 71000 ) VIAGEN12_2
    NEW M3 0 + SHAPE STRIPE ( 59600 71000 ) VIAGEN23_1
    NEW M4 0 + SHAPE STRIPE ( 59600 71000 ) VIAGEN34_1
    NEW M2 0 + SHAPE RING ( 76600 71000 ) VIAGEN12_1
  + USE POWER
 ;
- VSS  ( * VSS )
  + ROUTED M4 4000 + SHAPE STRIPE ( 43600 12000 ) ( * 64000 )
    NEW M4 4000 + SHAPE STRIPE ( 22000 12000 ) ( * 64000 )
    NEW M2 6000 + SHAPE RING ( 66600 12000 ) ( * 64000 )
    NEW M2 6000 + SHAPE RING ( 15000 12000 ) ( * 64000 )
    NEW M1 660 + SHAPE COREWIRE ( 61600 38000 ) ( 69600 * )
    NEW M1 660 + SHAPE COREWIRE ( 12000 38000 ) ( 20000 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 38000 ) ( 61600 * )
    NEW M1 6000 + SHAPE RING ( 12000 15000 ) ( 69600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 30800 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 23600 ) ( 61600 * )
    NEW M1 660 + SHAPE COREWIRE ( 12000 23600 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12000 30800 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 23600 ) ( 69600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 30800 ) ( 69600 * )
    NEW M1 6000 + SHAPE RING ( 12000 61000 ) ( 69600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 52400 ) ( 61600 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 20000 45200 ) ( 61600 * )
    NEW M1 660 + SHAPE COREWIRE ( 12000 45200 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 12000 52400 ) ( 20000 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 45200 ) ( 69600 * )
    NEW M1 660 + SHAPE COREWIRE ( 61600 52400 ) ( 69600 * )
    NEW M2 0 + SHAPE COREWIRE ( 15000 38000 ) VIAGEN12_5
    NEW M4 0 + SHAPE FOLLOWPIN ( 22000 38000 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 22000 38000 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 22000 38000 ) VIAGEN12_6
    NEW M4 0 + SHAPE FOLLOWPIN ( 43600 38000 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 43600 38000 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 43600 38000 ) VIAGEN12_6
    NEW M2 0 + SHAPE COREWIRE ( 66600 38000 ) VIAGEN12_5
    NEW M2 0 + SHAPE STRIPE ( 22000 15000 ) VIAGEN12_2
    NEW M3 0 + SHAPE STRIPE ( 22000 15000 ) VIAGEN23_1
    NEW M4 0 + SHAPE STRIPE ( 22000 15000 ) VIAGEN34_1
    NEW M2 0 + SHAPE RING ( 15000 15000 ) VIAGEN12_1
    NEW M4 0 + SHAPE FOLLOWPIN ( 22000 23600 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 22000 23600 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 22000 23600 ) VIAGEN12_6
    NEW M4 0 + SHAPE FOLLOWPIN ( 22000 30800 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 22000 30800 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 22000 30800 ) VIAGEN12_6
    NEW M2 0 + SHAPE COREWIRE ( 15000 30800 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 15000 23600 ) VIAGEN12_5
    NEW M2 0 + SHAPE STRIPE ( 43600 15000 ) VIAGEN12_2
    NEW M3 0 + SHAPE STRIPE ( 43600 15000 ) VIAGEN23_1
    NEW M4 0 + SHAPE STRIPE ( 43600 15000 ) VIAGEN34_1
    NEW M2 0 + SHAPE RING ( 66600 15000 ) VIAGEN12_1
    NEW M3 0 + SHAPE FOLLOWPIN ( 43600 30800 ) VIAGEN23_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 43600 30800 ) VIAGEN34_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 43600 23600 ) VIAGEN12_6
    NEW M3 0 + SHAPE FOLLOWPIN ( 43600 23600 ) VIAGEN23_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 43600 23600 ) VIAGEN34_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 43600 30800 ) VIAGEN12_6
    NEW M2 0 + SHAPE COREWIRE ( 66600 23600 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 66600 30800 ) VIAGEN12_5
    NEW M2 0 + SHAPE STRIPE ( 22000 61000 ) VIAGEN12_2
    NEW M3 0 + SHAPE STRIPE ( 22000 61000 ) VIAGEN23_1
    NEW M4 0 + SHAPE STRIPE ( 22000 61000 ) VIAGEN34_1
    NEW M2 0 + SHAPE RING ( 15000 61000 ) VIAGEN12_1
    NEW M4 0 + SHAPE FOLLOWPIN ( 22000 45200 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 22000 45200 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 22000 45200 ) VIAGEN12_6
    NEW M4 0 + SHAPE FOLLOWPIN ( 22000 52400 ) VIAGEN34_3
    NEW M3 0 + SHAPE FOLLOWPIN ( 22000 52400 ) VIAGEN23_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 22000 52400 ) VIAGEN12_6
    NEW M2 0 + SHAPE COREWIRE ( 15000 52400 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 15000 45200 ) VIAGEN12_5
    NEW M4 0 + SHAPE STRIPE ( 43600 61000 ) VIAGEN34_1
    NEW M2 0 + SHAPE RING ( 66600 61000 ) VIAGEN12_1
    NEW M3 0 + SHAPE STRIPE ( 43600 61000 ) VIAGEN23_1
    NEW M2 0 + SHAPE STRIPE ( 43600 61000 ) VIAGEN12_2
    NEW M3 0 + SHAPE FOLLOWPIN ( 43600 52400 ) VIAGEN23_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 43600 52400 ) VIAGEN34_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 43600 45200 ) VIAGEN12_6
    NEW M3 0 + SHAPE FOLLOWPIN ( 43600 45200 ) VIAGEN23_3
    NEW M4 0 + SHAPE FOLLOWPIN ( 43600 45200 ) VIAGEN34_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 43600 52400 ) VIAGEN12_6
    NEW M2 0 + SHAPE COREWIRE ( 66600 45200 ) VIAGEN12_5
    NEW M2 0 + SHAPE COREWIRE ( 66600 52400 ) VIAGEN12_5
  + USE GROUND
 ;
END SPECIALNETS

NETS 47 ;
- out[5]
  ( PIN out[5] ) ( out_reg_5_ Q )
  + ROUTED M2 ( 59800 30000 ) RECT ( -100 -860 100 100 )
    NEW M3 ( 59800 30000 ) ( 81000 * 0 )
    NEW M2 ( 59800 30000 ) VIA12_2cut_HS
    NEW M3 ( 59800 30000 ) VIA23_2cut_E
 ;
- out[4]
  ( PIN out[4] ) ( out_reg_4_ Q )
  + ROUTED M2 ( 59800 21200 ) RECT ( -100 -100 100 860 )
    NEW M3 ( 56600 21200 ) ( 59800 * ) VIA23_2cut_W
    NEW M2 ( 56600 20400 ) ( * 21200 ) VIA23_2cut_E
    NEW M2 ( 56200 1600 ) ( * 20400 )
    NEW M2 ( 56200 20400 ) ( 56600 * )
    NEW M2 ( 56200 1600 ) ( 58200 * )
    NEW M2 ( 58200 800 0 ) ( * 1600 )
    NEW M2 ( 59800 21200 ) VIA12_2cut_HN
 ;
- out[3]
  ( PIN out[3] ) ( out_reg_3_ Q )
  + ROUTED M2 ( 60200 42400 ) ( 62200 * )
    NEW M2 ( 62200 38800 ) ( * 42400 )
    NEW M3 ( 62200 38800 ) ( 81000 * 0 )
    NEW M2 ( 60200 42400 ) VIA12_2cut_HN
    NEW M3 ( 62200 38800 ) VIA23_2cut_E
 ;
- out[2]
  ( PIN out[2] ) ( out_reg_2_ Q )
  + ROUTED M2 ( 60600 51600 ) RECT ( -100 -860 100 100 )
    NEW M3 ( 60600 51600 ) ( 81000 * 0 )
    NEW M2 ( 60600 51600 ) VIA12_2cut_E
    NEW M3 ( 60600 51600 ) VIA23_2cut_E
 ;
- out[1]
  ( PIN out[1] ) ( out_reg_1_ Q )
  + ROUTED M1 ( 60600 55200 0 ) ( 62200 * ) VIA12_2cut_W
    NEW M2 ( 62200 55200 ) ( * 68000 )
    NEW M2 ( 62200 68000 ) ( 63000 * )
    NEW M2 ( 63000 68000 ) ( * 75200 ) VIA12_2cut_W
    NEW M1 ( 58200 75200 ) ( 63000 * )
    NEW M2 ( 58200 75200 ) VIA12_2cut_E
 ;
- out[0]
  ( PIN out[0] ) ( out_reg_0_ Q )
  + ROUTED M2 ( 60200 37200 ) RECT ( -100 -860 100 100 )
    NEW M3 ( 60200 37200 ) ( 81000 * 0 )
    NEW M2 ( 60200 37200 ) VIA12_2cut_HS
    NEW M3 ( 60200 37200 ) VIA23_2cut_E
 ;
- x[3]
  ( PIN x[3] ) ( x_q_reg_3_ D )
  + ROUTED M2 ( 39800 21200 ) RECT ( -100 -400 100 100 )
    NEW M2 ( 32200 800 0 ) ( * 20800 )
    NEW M2 ( 32200 20800 ) ( 33000 * )
    NEW M2 ( 33000 20800 ) ( * 21200 ) VIA23_2cut_E
    NEW M3 ( 33000 21200 ) ( 39800 * ) VIA23_2cut_W
    NEW M2 ( 39800 21200 ) ( * 21600 ) VIA12_1cut_FAT_V
 ;
- x[2]
  ( PIN x[2] ) ( x_q_reg_2_ D )
  + ROUTED M2 ( 23400 46800 ) RECT ( -100 -860 100 100 )
    NEW M3 ( 600 46800 0 ) ( 23400 * ) VIA23_2cut_W
    NEW M2 ( 23400 46800 ) VIA12_1cut_V
 ;
- x[1]
  ( PIN x[1] ) ( x_q_reg_1_ D )
  + ROUTED M2 ( 25800 75200 ) ( 28200 * 0 )
    NEW M2 ( 25800 54400 ) ( * 75200 )
    NEW M2 ( 25800 54400 ) VIA12_1cut_FAT_V
 ;
- x[0]
  ( PIN x[0] ) ( x_q_reg_0_ D )
  + ROUTED M2 ( 25000 36400 ) RECT ( -100 -860 100 100 )
    NEW M3 ( 600 36400 0 ) ( 25000 * ) VIA23_2cut_W
    NEW M2 ( 25000 36400 ) VIA12_1cut_V
 ;
- y[3]
  ( PIN y[3] ) ( y_q_reg_3_ D )
  + ROUTED M2 ( 25400 21200 ) RECT ( -100 -400 100 100 )
    NEW M4 ( 32200 800 0 ) ( * 21200 ) VIA34_2cut_W
    NEW M3 ( 25400 21200 ) ( 32200 * )
    NEW M2 ( 25400 21200 ) ( * 21600 ) VIA12_1cut_FAT_V
    NEW M3 ( 25400 21200 ) VIA23_2cut_E
 ;
- y[2]
  ( PIN y[2] ) ( y_q_reg_2_ D )
  + ROUTED M2 ( 25400 40000 ) RECT ( -100 -460 100 100 )
    NEW M3 ( 600 39600 0 ) ( * 40400 )
    NEW M3 ( 600 40400 ) ( 25400 * ) VIA23_2cut_W
    NEW M2 ( 25400 40000 ) ( * 40400 )
    NEW M2 ( 25400 40000 ) VIA12_1cut_FAT_V
 ;
- y[1]
  ( PIN y[1] ) ( y_q_reg_1_ D )
  + ROUTED M2 ( 23400 50800 ) RECT ( -100 -860 100 100 )
    NEW M4 ( 28600 50800 ) ( * 75200 0 )
    NEW M3 ( 23400 50800 ) ( 28600 * ) VIA34_2cut_W
    NEW M3 ( 23400 50800 ) VIA23_2cut_E
    NEW M2 ( 23400 50800 ) VIA12_1cut_V
 ;
- y[0]
  ( PIN y[0] ) ( y_q_reg_0_ D )
  + ROUTED M2 ( 25400 32000 ) RECT ( -100 -460 100 100 )
    NEW M3 ( 600 32400 0 ) ( 23000 * )
    NEW M3 ( 23000 32000 ) ( * 32400 )
    NEW M3 ( 23000 32000 ) ( 25400 * ) VIA23_2cut_W
    NEW M2 ( 25400 32000 ) ( * 32400 ) VIA12_1cut_V
 ;
- z[3]
  ( PIN z[3] ) ( z_q_reg_3_ D )
  + ROUTED M2 ( 24600 25600 ) RECT ( -100 -460 100 100 )
    NEW M2 ( 28200 800 0 ) ( * 26000 ) VIA23_2cut_W
    NEW M3 ( 24600 26000 ) ( 28200 * )
    NEW M2 ( 24600 25600 ) ( * 26000 ) VIA23_2cut_E
    NEW M2 ( 24600 25600 ) VIA12_1cut_FAT_V
 ;
- z[2]
  ( PIN z[2] ) ( z_q_reg_2_ D )
  + ROUTED M2 ( 37400 47200 ) RECT ( -100 -460 100 100 )
    NEW M1 ( 33400 75200 ) ( 39400 * ) VIA12_2cut_W
    NEW M2 ( 33400 47600 ) ( * 75200 ) VIA12_2cut_E
    NEW M3 ( 33400 47600 ) ( 37400 * ) VIA23_2cut_W
    NEW M2 ( 37400 47200 ) ( * 47600 )
    NEW M3 ( 33400 47600 ) VIA23_2cut_E
    NEW M2 ( 37400 47200 ) VIA12_1cut_FAT_V
 ;
- z[1]
  ( PIN z[1] ) ( z_q_reg_1_ D )
  + ROUTED M2 ( 36200 74400 ) ( * 75200 0 )
    NEW M2 ( 34600 59200 ) ( * 74400 )
    NEW M2 ( 34600 74400 ) ( 36200 * )
    NEW M2 ( 34600 59200 ) ( 35000 * )
    NEW M2 ( 35000 54800 ) ( * 59200 )
    NEW M2 ( 35000 54800 ) ( 36200 * )
    NEW M2 ( 36200 54400 ) ( * 54800 )
    NEW M2 ( 36200 54400 ) VIA12_1cut_FAT_V
 ;
- z[0]
  ( PIN z[0] ) ( z_q_reg_0_ D )
  + ROUTED M2 ( 36200 800 0 ) ( * 1600 )
    NEW M2 ( 34600 1600 ) ( 36200 * )
    NEW M2 ( 34600 1600 ) ( * 28400 ) VIA23_2cut_E
    NEW M3 ( 34600 28400 ) ( 38600 * ) VIA23_2cut_W
    NEW M2 ( 38600 28400 ) ( * 32400 ) VIA12_1cut_V
 ;
- clk
  ( PIN clk ) ( out_reg_1_ CP ) ( out_reg_4_ CP ) ( out_reg_5_ CP )
  ( out_reg_3_ CP ) ( out_reg_2_ CP ) ( out_reg_0_ CP ) ( y_q_reg_0_ CP )
  ( y_q_reg_1_ CP ) ( y_q_reg_2_ CP ) ( y_q_reg_3_ CP ) ( x_q_reg_0_ CP )
  ( x_q_reg_1_ CP ) ( x_q_reg_2_ CP ) ( x_q_reg_3_ CP ) ( z_q_reg_0_ CP )
  ( z_q_reg_1_ CP ) ( z_q_reg_2_ CP ) ( z_q_reg_3_ CP )
  + ROUTED M2 ( 23800 54000 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 23400 22000 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 22600 25200 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 36600 32800 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 23400 39600 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 34200 54400 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 53400 50400 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 37800 22000 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 52600 22000 ) RECT ( -100 -860 100 100 )
    NEW M3 ( 52600 28400 ) RECT ( -860 -100 100 100 )
    NEW M2 ( 52600 28400 ) RECT ( -100 -460 100 100 )
    NEW M3 ( 52600 36400 ) RECT ( -460 -100 100 100 )
    NEW M2 ( 53000 36400 ) RECT ( -100 -100 100 860 )
    NEW M3 ( 52600 43600 ) RECT ( -460 -100 100 100 )
    NEW M2 ( 53000 43600 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 39400 46800 ) RECT ( -100 -860 100 100 )
    NEW M3 ( 39400 46800 ) ( 52600 * ) VIA34_2cut_W
    NEW M3 ( 52600 43600 ) ( 53000 * ) VIA23_2cut_W
    NEW M3 ( 52600 36400 ) ( 53000 * ) VIA23_2cut_W
    NEW M2 ( 52600 28400 ) ( * 28800 ) VIA12_2cut_HN
    NEW M2 ( 53400 50400 ) ( * 54000 ) VIA12_1cut_V
    NEW M3 ( 52600 50400 ) ( 53400 * ) VIA23_2cut_W
    NEW M4 ( 52600 46800 ) ( * 50400 ) VIA34_2cut_E
    NEW M4 ( 52600 43600 ) ( * 46800 )
    NEW M4 ( 52600 36400 ) ( * 43600 ) VIA34_2cut_E
    NEW M4 ( 52600 28400 ) ( * 36400 ) VIA34_2cut_E
    NEW M4 ( 52600 22000 ) ( * 28400 ) VIA34_2cut_N
    NEW M3 ( 37800 22000 ) ( 52600 * ) VIA23_2cut_W
    NEW M3 ( 34600 54400 ) ( 53400 * ) VIA23_2cut_W
    NEW M2 ( 53400 54000 ) ( * 54400 )
    NEW M3 ( 23400 39600 ) ( 25400 * ) VIA34_2cut_W
    NEW M3 ( 25400 32800 ) ( 36600 * ) VIA23_2cut_W
    NEW M2 ( 23400 32800 ) ( * 34000 )
    NEW M2 ( 23000 34000 ) ( 23400 * )
    NEW M2 ( 23000 34000 ) ( * 36000 ) VIA12_2cut_HN
    NEW M3 ( 23400 32800 ) ( 25400 * ) VIA34_2cut_E
    NEW M3 ( 22600 25200 ) ( 25400 * ) VIA34_2cut_W
    NEW M4 ( 25400 39600 ) ( * 47200 ) VIA34_2cut_W
    NEW M4 ( 25400 32800 ) ( * 39600 )
    NEW M4 ( 25400 25200 ) ( * 32800 )
    NEW M4 ( 25400 22000 ) ( * 25200 )
    NEW M3 ( 23400 22000 ) ( 25400 * ) VIA34_2cut_W
    NEW M2 ( 21400 47200 ) ( * 50400 ) VIA12_2cut_HN
    NEW M4 ( 25400 47200 ) ( * 54000 ) VIA34_2cut_E
    NEW M3 ( 21400 47200 ) ( 25400 * )
    NEW M3 ( 34600 75200 ) ( 37000 * ) VIA23_2cut_W
    NEW M4 ( 34600 54400 ) ( * 75200 ) VIA34_2cut_E
    NEW M3 ( 34200 54400 ) ( 34600 * ) VIA34_2cut_E
    NEW M3 ( 30200 54400 ) ( 34200 * ) VIA23_2cut_E
    NEW M3 ( 30200 54000 ) ( * 54400 )
    NEW M3 ( 25400 54000 ) ( 30200 * )
    NEW M3 ( 23800 54000 ) ( 25400 * )
    NEW M3 ( 39400 46800 ) VIA23_2cut_E
    NEW M2 ( 39400 46800 ) VIA12_1cut_V
    NEW M2 ( 53000 43600 ) VIA12_1cut_V
    NEW M2 ( 53000 36400 ) VIA12_1cut_V
    NEW M3 ( 52600 28400 ) VIA23_2cut_N
    NEW M2 ( 52600 22000 ) VIA12_1cut_V
    NEW M2 ( 53400 50400 ) VIA12_2cut_HN
    NEW M4 ( 52600 22000 ) VIA34_2cut_W
    NEW M3 ( 37800 22000 ) VIA23_2cut_E
    NEW M2 ( 37800 22000 ) VIA12_1cut_V
    NEW M2 ( 34200 54400 ) VIA12_2cut_HS
    NEW M3 ( 23400 39600 ) VIA23_2cut_E
    NEW M2 ( 23400 39600 ) VIA12_1cut_V
    NEW M2 ( 36600 32800 ) VIA12_2cut_HS
    NEW M3 ( 23400 32800 ) VIA23_2cut_E
    NEW M2 ( 23400 32800 ) VIA12_2cut_HS
    NEW M3 ( 22600 25200 ) VIA23_2cut_E
    NEW M2 ( 22600 25200 ) VIA12_1cut_V
    NEW M3 ( 23400 22000 ) VIA23_2cut_E
    NEW M2 ( 23400 22000 ) VIA12_1cut_V
    NEW M3 ( 21400 47200 ) VIA23_2cut_E
    NEW M2 ( 21400 47200 ) VIA12_2cut_HS
    NEW M3 ( 23800 54000 ) VIA23_2cut_E
    NEW M2 ( 23800 54000 ) VIA12_1cut_V
  + USE CLOCK
  + WEIGHT 20
 ;
- intadd_0_A_2_
  ( U19 S ) ( intadd_0_U2 A )
  + ROUTED M2 ( 40600 28400 ) ( 42200 * )
    NEW M2 ( 42200 28400 ) ( * 28800 ) VIA12_2cut_HN
    NEW M2 ( 40600 28400 ) ( * 38800 )
    NEW M2 ( 40600 38800 ) ( 43000 * )
    NEW M2 ( 43000 38800 ) ( * 39600 ) VIA12_1cut_V
 ;
- intadd_0_A_1_
  ( U16 B ) ( U15 Z ) ( intadd_0_U3 A )
  + ROUTED M2 ( 49800 48800 ) ( * 50400 ) VIA12_2cut_HN
    NEW M3 ( 46200 48800 ) ( 49800 * ) VIA23_2cut_W
    NEW M2 ( 46200 47200 ) ( * 48800 ) VIA23_2cut_E
    NEW M2 ( 49800 50400 ) ( * 52000 )
    NEW M2 ( 48600 52000 ) ( 49800 * )
    NEW M2 ( 48600 52000 ) ( * 54000 ) VIA12_1cut_V
    NEW M2 ( 46200 47200 ) VIA12_1cut_V
 ;
- intadd_0_B_2_
  ( U18 CO ) ( intadd_0_U2 B )
  + ROUTED M2 ( 46200 40000 ) RECT ( -100 -460 100 100 )
    NEW M2 ( 40600 40400 ) ( * 42800 ) VIA12_2cut_HS
    NEW M3 ( 40600 40400 ) ( 46200 * ) VIA23_2cut_W
    NEW M2 ( 46200 40000 ) ( * 40400 )
    NEW M3 ( 40600 40400 ) VIA23_2cut_E
    NEW M2 ( 46200 40000 ) VIA12_1cut_V
 ;
- intadd_0_B_1_
  ( U18 S ) ( intadd_0_U3 B )
  + ROUTED M2 ( 39800 44000 ) RECT ( -100 -460 100 100 )
    NEW M2 ( 39800 44000 ) ( * 44400 ) VIA23_2cut_E
    NEW M3 ( 39800 44400 ) ( 49400 * ) VIA23_2cut_W
    NEW M2 ( 49400 44400 ) ( * 46800 ) VIA12_2cut_HN
    NEW M2 ( 39800 44000 ) VIA12_2cut_HS
 ;
- intadd_0_SUM_0_
  ( U16 A2 ) ( U15 A2 ) ( intadd_0_U4 S )
  + ROUTED M2 ( 48600 50800 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 41000 51200 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 47400 51200 ) ( * 54000 ) VIA12_1cut_V
    NEW M3 ( 41000 51200 ) ( 46600 * )
    NEW M3 ( 46600 50800 ) ( * 51200 )
    NEW M3 ( 46600 51200 ) ( 47400 * ) VIA23_2cut_W
    NEW M3 ( 46600 50800 ) ( 48600 * ) VIA23_2cut_E
    NEW M2 ( 41000 51200 ) VIA12_2cut_HS
    NEW M3 ( 41000 51200 ) VIA23_2cut_E
    NEW M2 ( 48600 50800 ) VIA12_1cut_V
 ;
- intadd_0_n3
  ( intadd_0_U3 CI ) ( intadd_0_U4 CO )
  + ROUTED M2 ( 41800 48000 ) ( * 50000 ) VIA12_2cut_HS
    NEW M3 ( 41800 48000 ) ( 53800 * ) VIA23_2cut_W
    NEW M2 ( 53800 46800 ) ( * 48000 )
    NEW M3 ( 41800 48000 ) VIA23_2cut_E
    NEW M2 ( 53800 46800 ) VIA12_1cut_V
 ;
- intadd_0_n2
  ( intadd_0_U2 CI ) ( intadd_0_U3 CO )
  + ROUTED M2 ( 55800 41600 ) ( * 46000 ) VIA12_2cut_HN
    NEW M3 ( 50600 41600 ) ( 55800 * ) VIA23_2cut_W
    NEW M2 ( 50600 39600 ) ( * 41600 ) VIA23_2cut_E
    NEW M2 ( 50600 39600 ) VIA12_1cut_V
 ;
- intadd_0_n1
  ( U14 A1 ) ( U13 A1 ) ( intadd_0_U2 CO )
  + ROUTED M2 ( 52600 37600 ) ( * 38800 ) VIA12_2cut_HN
    NEW M2 ( 51800 37600 ) ( 52600 * )
    NEW M2 ( 51800 32400 ) ( * 37600 )
    NEW M2 ( 51800 29200 ) ( * 32400 ) VIA12_1cut_V
    NEW M2 ( 51400 29200 ) ( 51800 * )
    NEW M2 ( 51400 25600 ) ( * 29200 )
    NEW M2 ( 51400 25600 ) VIA12_1cut_V
 ;
- n11
  ( U17 CO ) ( U16 A1 ) ( U15 A1 )
  + ROUTED M2 ( 46600 49600 ) ( 48200 * )
    NEW M2 ( 46600 49600 ) ( * 54000 ) VIA12_1cut_V
    NEW M2 ( 46200 37200 ) ( * 37600 )
    NEW M2 ( 46200 37600 ) ( 48200 * )
    NEW M2 ( 48200 37600 ) ( * 49600 )
    NEW M2 ( 48200 49600 ) ( * 50400 ) VIA12_1cut_V
    NEW M2 ( 46200 37200 ) VIA12_2cut_HS
 ;
- n12
  ( U19 CO ) ( U14 A2 ) ( U13 A2 )
  + ROUTED M2 ( 52200 27200 ) ( * 32800 ) VIA12_1cut_V
    NEW M2 ( 43000 27200 ) ( * 28400 ) VIA12_2cut_HS
    NEW M3 ( 43000 27200 ) ( 52200 * ) VIA23_2cut_W
    NEW M2 ( 52200 25600 ) ( * 27200 )
    NEW M3 ( 43000 27200 ) VIA23_2cut_E
    NEW M2 ( 52200 25600 ) VIA12_1cut_V
 ;
- x_q[3]
  ( U19 CI ) ( x_q_reg_3_ Q )
  + ROUTED M2 ( 41000 29200 ) RECT ( -100 -100 100 860 )
    NEW M2 ( 45000 22800 ) ( 46200 * )
    NEW M2 ( 46200 22800 ) ( * 28800 ) VIA23_2cut_N
    NEW M3 ( 46200 28800 ) ( * 29200 )
    NEW M3 ( 41000 29200 ) ( 46200 * )
    NEW M2 ( 45000 22800 ) VIA12_2cut_HS
    NEW M3 ( 41000 29200 ) VIA23_2cut_E
    NEW M2 ( 41000 29200 ) VIA12_1cut_V
 ;
- x_q[2]
  ( U18 A ) ( x_q_reg_2_ Q )
  + ROUTED M2 ( 28600 45600 ) ( * 46000 ) VIA12_2cut_HN
    NEW M2 ( 28600 45600 ) ( 31000 * )
    NEW M2 ( 31000 43600 ) ( * 45600 )
    NEW M2 ( 31000 43600 ) VIA12_1cut_V
 ;
- x_q[1]
  ( intadd_0_U4 A ) ( x_q_reg_1_ Q )
  + ROUTED M2 ( 31000 52800 ) ( * 53200 ) VIA12_2cut_HN
    NEW M2 ( 31000 52800 ) ( 32200 * )
    NEW M2 ( 32200 50800 ) ( * 52800 )
    NEW M2 ( 32200 50800 ) VIA12_1cut_V
 ;
- x_q[0]
  ( U17 A ) ( x_q_reg_0_ Q )
  + ROUTED M2 ( 30200 36000 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 36600 36000 ) RECT ( -100 -860 100 100 )
    NEW M3 ( 30200 36000 ) ( 32200 * )
    NEW M3 ( 32200 36000 ) ( * 36400 )
    NEW M3 ( 32200 36400 ) ( 35400 * )
    NEW M3 ( 35400 36000 ) ( * 36400 )
    NEW M3 ( 35400 36000 ) ( 36600 * ) VIA23_2cut_W
    NEW M2 ( 30200 36000 ) VIA12_2cut_HN
    NEW M3 ( 30200 36000 ) VIA23_2cut_E
    NEW M2 ( 36600 36000 ) VIA12_1cut_V
 ;
- y_q[3]
  ( U19 B ) ( y_q_reg_3_ Q )
  + ROUTED M2 ( 30600 22800 ) ( * 25600 )
    NEW M2 ( 30600 25600 ) ( 31000 * )
    NEW M2 ( 31000 25600 ) ( * 28800 )
    NEW M2 ( 30600 28800 ) ( 31000 * )
    NEW M2 ( 30600 28800 ) ( * 30000 ) VIA23_2cut_E
    NEW M3 ( 30600 30000 ) ( 36600 * ) VIA23_2cut_W
    NEW M2 ( 36600 29200 ) ( * 30000 )
    NEW M2 ( 30600 22800 ) VIA12_2cut_HS
    NEW M2 ( 36600 29200 ) VIA12_2cut_HS
 ;
- y_q[2]
  ( U18 CI ) ( y_q_reg_2_ Q )
  + ROUTED M2 ( 38600 43600 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 30600 40800 ) ( * 43600 ) VIA23_2cut_S
    NEW M3 ( 30600 43600 ) ( 38600 * ) VIA23_2cut_W
    NEW M2 ( 30600 40800 ) VIA12_2cut_HS
    NEW M2 ( 38600 43600 ) VIA12_1cut_V
 ;
- y_q[1]
  ( intadd_0_U4 B ) ( y_q_reg_1_ Q )
  + ROUTED M2 ( 28600 50400 ) RECT ( -100 -860 100 100 )
    NEW M2 ( 35400 50400 ) RECT ( -100 -860 100 100 )
    NEW M3 ( 28600 50400 ) ( 35400 * ) VIA23_2cut_W
    NEW M2 ( 28600 50400 ) VIA12_2cut_HN
    NEW M3 ( 28600 50400 ) VIA23_2cut_E
    NEW M2 ( 35400 50400 ) VIA12_1cut_V
 ;
- y_q[0]
  ( U17 B ) ( y_q_reg_0_ Q )
  + ROUTED M2 ( 39800 35600 ) RECT ( -100 -460 100 100 )
    NEW M2 ( 30600 33600 ) ( * 34800 ) VIA23_2cut_E
    NEW M3 ( 30600 34800 ) ( 33000 * )
    NEW M3 ( 33000 34800 ) ( * 35200 )
    NEW M3 ( 33000 35200 ) ( 37400 * )
    NEW M3 ( 37400 35200 ) ( * 35600 )
    NEW M3 ( 37400 35600 ) ( 39800 * ) VIA23_2cut_W
    NEW M2 ( 39800 35600 ) ( * 36000 ) VIA12_1cut_V
    NEW M2 ( 30600 33600 ) VIA12_2cut_HS
 ;
- z_q[3]
  ( U19 A ) ( z_q_reg_3_ Q )
  + ROUTED M2 ( 33400 28400 ) RECT ( -100 -460 100 100 )
    NEW M2 ( 29800 26400 ) ( * 28400 ) VIA23_2cut_E
    NEW M3 ( 29800 28400 ) ( 33400 * ) VIA23_2cut_W
    NEW M2 ( 33400 28400 ) ( * 28800 ) VIA12_1cut_V
    NEW M2 ( 29800 26400 ) VIA12_2cut_HS
 ;
- z_q[2]
  ( U18 B ) ( z_q_reg_2_ Q )
  + ROUTED M2 ( 32200 44000 ) ( * 46000 ) VIA12_2cut_HN
    NEW M2 ( 32200 44000 ) ( 34200 * )
    NEW M2 ( 34200 43600 ) ( * 44000 )
    NEW M2 ( 34200 43600 ) VIA12_2cut_HS
 ;
- z_q[1]
  ( intadd_0_U4 CI ) ( z_q_reg_1_ Q )
  + ROUTED M2 ( 39800 53200 ) ( 41400 * ) VIA12_2cut_HN
    NEW M2 ( 39800 51200 ) ( * 53200 )
    NEW M2 ( 39800 51200 ) VIA12_1cut_V
 ;
- z_q[0]
  ( U17 CI ) ( z_q_reg_0_ Q )
  + ROUTED M2 ( 43800 33600 ) ( * 34000 )
    NEW M2 ( 43800 34000 ) ( 44200 * )
    NEW M2 ( 44200 34000 ) ( * 36400 ) VIA12_1cut_V
    NEW M2 ( 43800 33600 ) VIA12_2cut_HS
 ;
- out_wire[5]
  ( U14 Z ) ( U13 B ) ( out_reg_5_ D )
  + ROUTED M2 ( 53400 28400 ) ( 54600 * )
    NEW M2 ( 54600 28400 ) ( * 28800 ) VIA12_1cut_FAT_V
    NEW M2 ( 53400 28400 ) ( * 32000 ) VIA12_2cut_HS
    NEW M2 ( 53400 25600 ) ( * 28400 )
    NEW M2 ( 53400 25600 ) VIA12_1cut_V
 ;
- out_wire[4]
  ( U13 ZN ) ( out_reg_4_ D )
  + ROUTED M2 ( 53800 24000 ) ( * 24800 ) VIA12_2cut_HN
    NEW M2 ( 53800 24000 ) ( 54600 * )
    NEW M2 ( 54600 22000 ) ( * 24000 )
    NEW M2 ( 54600 22000 ) VIA12_1cut_V
 ;
- out_wire[3]
  ( intadd_0_U2 S ) ( out_reg_3_ D )
  + ROUTED M2 ( 55000 42800 ) RECT ( -100 -400 100 100 )
    NEW M2 ( 51800 40000 ) ( * 42800 ) VIA23_2cut_E
    NEW M3 ( 51800 42800 ) ( 55000 * ) VIA23_2cut_W
    NEW M2 ( 55000 42800 ) ( * 43200 ) VIA12_1cut_FAT_V
    NEW M2 ( 51800 40000 ) VIA12_2cut_HS
 ;
- out_wire[2]
  ( intadd_0_U3 S ) ( out_reg_2_ D )
  + ROUTED M2 ( 55000 47200 ) ( * 49200 )
    NEW M2 ( 55000 49200 ) ( 55400 * )
    NEW M2 ( 55400 49200 ) ( * 50400 ) VIA12_1cut_FAT_V
    NEW M2 ( 55000 47200 ) VIA12_2cut_HS
 ;
- out_wire[1]
  ( U16 ZN ) ( out_reg_1_ D )
  + ROUTED M2 ( 48600 55200 ) RECT ( -100 -460 100 100 )
    NEW M2 ( 48600 55200 ) ( * 55600 ) VIA23_2cut_E
    NEW M3 ( 48600 55600 ) ( 55400 * ) VIA23_2cut_W
    NEW M2 ( 55400 54400 ) ( * 55600 )
    NEW M2 ( 48600 55200 ) VIA12_1cut_FAT_C
    NEW M2 ( 55400 54400 ) VIA12_1cut_FAT_V
 ;
- out_wire[0]
  ( U17 S ) ( out_reg_0_ D )
  + ROUTED M2 ( 45400 35600 ) RECT ( -100 -460 100 100 )
    NEW M2 ( 55000 35600 ) RECT ( -100 -400 100 100 )
    NEW M2 ( 45400 35600 ) ( * 36000 ) VIA12_2cut_HN
    NEW M3 ( 45400 35600 ) ( 55000 * ) VIA23_2cut_W
    NEW M2 ( 55000 35600 ) ( * 36000 ) VIA12_1cut_FAT_V
    NEW M3 ( 45400 35600 ) VIA23_2cut_E
 ;
END NETS

END DESIGN
