

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6'
================================================================
* Date:           Sun Oct 12 22:06:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.183 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2407|     2407|  24.070 us|  24.070 us|  2407|  2407|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6  |     2405|     2405|         9|          3|          3|   800|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.18>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 12 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 13 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 14 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten60 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ic = alloca i32 1"   --->   Operation 16 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten99 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln15_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln15_2"   --->   Operation 18 'read' 'zext_ln15_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln14_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln14_1"   --->   Operation 19 'read' 'zext_ln14_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc_1"   --->   Operation 20 'read' 'acc_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln15_2_cast = zext i8 %zext_ln15_2_read"   --->   Operation 21 'zext' 'zext_ln15_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln14_1_cast2 = zext i8 %zext_ln14_1_read"   --->   Operation 22 'zext' 'zext_ln14_1_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln14_1_cast = zext i8 %zext_ln14_1_read"   --->   Operation 23 'zext' 'zext_ln14_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten99"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %ic"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten60"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %ky"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kx"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %acc_1_read, i32 %acc"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i21"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ky_1 = load i3 %ky" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 32 'load' 'ky_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten99_load = load i10 %indvar_flatten99" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 33 'load' 'indvar_flatten99_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%add_ln21 = add i3 %ky_1, i3 6" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 34 'add' 'add_ln21' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i3 %add_ln21" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 35 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.76ns)   --->   "%iy_raw = add i10 %sext_ln21, i10 %zext_ln14_1_cast2" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 36 'add' 'iy_raw' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%icmp_ln200 = icmp_sgt  i10 %iy_raw, i10 254" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 37 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.40ns)   --->   "%select_ln224 = select i1 %icmp_ln200, i10 254, i10 %iy_raw" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 38 'select' 'select_ln224' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i10 %select_ln224" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 39 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%icmp_ln224 = icmp_sgt  i10 %select_ln224, i10 0" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 40 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%iy = select i1 %icmp_ln224, i9 %trunc_ln224, i9 0" [src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 41 'select' 'iy' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln19 = icmp_eq  i10 %indvar_flatten99_load, i10 800" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 42 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln19 = add i10 %indvar_flatten99_load, i10 1" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 43 'add' 'add_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc47.i, void %for.inc56.i.exitStub" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 44 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kx_load = load i3 %kx" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 45 'load' 'kx_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten60_load = load i6 %indvar_flatten60" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 46 'load' 'indvar_flatten60_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ic_load = load i6 %ic" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 47 'load' 'ic_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln19_1 = add i6 %ic_load, i6 1" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 48 'add' 'add_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%icmp_ln20 = icmp_eq  i6 %indvar_flatten60_load, i6 25" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.20ns)   --->   "%select_ln19 = select i1 %icmp_ln20, i3 0, i3 %ky_1" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 50 'select' 'select_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%select_ln19_1 = select i1 %icmp_ln20, i6 %add_ln19_1, i6 %ic_load" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 51 'select' 'select_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln19_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 52 'zext' 'zext_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i6 %select_ln19_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 53 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln19_1, i8 0" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i14 %tmp_s" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 55 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.83ns)   --->   "%sub_ln28 = sub i15 %zext_ln28_2, i15 %zext_ln28_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 56 'sub' 'sub_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%sext_ln28 = sext i15 %sub_ln28" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 57 'sext' 'sext_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln19_1, i2 0" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 58 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i8 %tmp_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 59 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i9 %zext_ln28_3, i9 %zext_ln28" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 60 'add' 'add_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.76ns)   --->   "%add_ln21_2 = add i9 %zext_ln14_1_cast, i9 510" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 61 'add' 'add_ln21_2' <Predicate = (!icmp_ln19)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.77ns)   --->   "%icmp_ln224_2 = icmp_sgt  i9 %add_ln21_2, i9 0" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 62 'icmp' 'icmp_ln224_2' <Predicate = (!icmp_ln19)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_2)   --->   "%select_ln22 = select i1 %icmp_ln224_2, i9 %add_ln21_2, i9 0" [src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 63 'select' 'select_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln19_2 = select i1 %icmp_ln20, i9 %select_ln22, i9 %iy" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 64 'select' 'select_ln19_2' <Predicate = (!icmp_ln19)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln19 = xor i1 %icmp_ln20, i1 1" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 65 'xor' 'xor_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.67ns)   --->   "%icmp_ln23 = icmp_eq  i3 %kx_load, i3 5" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 66 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %icmp_ln23, i1 %xor_ln19" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 67 'and' 'and_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.67ns)   --->   "%add_ln20 = add i3 %select_ln19, i3 1" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 68 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%or_ln20 = or i1 %and_ln19, i1 %icmp_ln20" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 69 'or' 'or_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %or_ln20, i3 0, i3 %kx_load" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 70 'select' 'select_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.20ns)   --->   "%select_ln20_1 = select i1 %and_ln19, i3 %add_ln20, i3 %select_ln19" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 71 'select' 'select_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i3 %select_ln20_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 72 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln28_1 = add i9 %add_ln28, i9 %zext_ln28_4" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 73 'add' 'add_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i9 %add_ln28_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 74 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i9 %add_ln28_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 75 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln28, i2 0" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 76 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_2 = add i10 %p_shl1, i10 %zext_ln28_5" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 77 'add' 'add_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.67ns)   --->   "%add_ln21_3 = add i3 %select_ln19, i3 7" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 78 'add' 'add_ln21_3' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i3 %add_ln21_3" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 79 'sext' 'sext_ln21_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.76ns)   --->   "%add_ln21_4 = add i10 %sext_ln21_1, i10 %zext_ln14_1_cast2" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 80 'add' 'add_ln21_4' <Predicate = (!icmp_ln19)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.78ns)   --->   "%icmp_ln200_2 = icmp_sgt  i10 %add_ln21_4, i10 254" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 81 'icmp' 'icmp_ln200_2' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.40ns)   --->   "%select_ln224_2 = select i1 %icmp_ln200_2, i10 254, i10 %add_ln21_4" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 82 'select' 'select_ln224_2' <Predicate = (!icmp_ln19)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%trunc_ln224_1 = trunc i10 %select_ln224_2" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 83 'trunc' 'trunc_ln224_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.78ns)   --->   "%icmp_ln224_3 = icmp_sgt  i10 %select_ln224_2, i10 0" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 84 'icmp' 'icmp_ln224_3' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%select_ln22_1 = select i1 %icmp_ln224_3, i9 %trunc_ln224_1, i9 0" [src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 85 'select' 'select_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%select_ln20_2 = select i1 %and_ln19, i9 %select_ln22_1, i9 %select_ln19_2" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 86 'select' 'select_ln20_2' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%zext_ln28_6 = zext i9 %select_ln20_2" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 87 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln28_3 = add i16 %sext_ln28, i16 %zext_ln28_6" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 88 'add' 'add_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %add_ln28_3" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 89 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i16 %add_ln28_3" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 90 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln28_1, i8 0" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 91 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln28_1 = sub i21 %p_shl9, i21 %sext_ln28_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 92 'sub' 'sub_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i3 %select_ln20" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 93 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln28_4 = add i10 %add_ln28_2, i10 %zext_ln28_7" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 94 'add' 'add_ln28_4' <Predicate = (!icmp_ln19)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i10 %add_ln28_4" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 95 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln28_8" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 96 'getelementptr' 'conv3_weights_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.67ns)   --->   "%add_ln25 = add i3 %select_ln20, i3 6" [src/conv3.cpp:25->src/srcnn.cpp:40]   --->   Operation 97 'add' 'add_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i3 %add_ln25" [src/conv3.cpp:25->src/srcnn.cpp:40]   --->   Operation 98 'sext' 'sext_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.76ns)   --->   "%ix_raw = add i10 %sext_ln25, i10 %zext_ln15_2_cast" [src/conv3.cpp:25->src/srcnn.cpp:40]   --->   Operation 99 'add' 'ix_raw' <Predicate = (!icmp_ln19)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.78ns)   --->   "%icmp_ln200_1 = icmp_sgt  i10 %ix_raw, i10 254" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200->src/conv3.cpp:26->src/srcnn.cpp:40]   --->   Operation 100 'icmp' 'icmp_ln200_1' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.40ns)   --->   "%select_ln224_1 = select i1 %icmp_ln200_1, i10 254, i10 %ix_raw" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:26->src/srcnn.cpp:40]   --->   Operation 101 'select' 'select_ln224_1' <Predicate = (!icmp_ln19)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln224_2 = trunc i10 %select_ln224_1" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:26->src/srcnn.cpp:40]   --->   Operation 102 'trunc' 'trunc_ln224_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.78ns)   --->   "%icmp_ln224_1 = icmp_sgt  i10 %select_ln224_1, i10 0" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:26->src/srcnn.cpp:40]   --->   Operation 103 'icmp' 'icmp_ln224_1' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.39ns)   --->   "%ix = select i1 %icmp_ln224_1, i9 %trunc_ln224_2, i9 0" [src/conv3.cpp:26->src/srcnn.cpp:40]   --->   Operation 104 'select' 'ix' <Predicate = (!icmp_ln19)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i9 %ix" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 105 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln28_5 = add i21 %sub_ln28_1, i21 %zext_ln28_9" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 106 'add' 'add_ln28_5' <Predicate = (!icmp_ln19)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i21 %add_ln28_5" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 107 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln28_10" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 108 'getelementptr' 'feat2_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 109 'load' 'feat2_load' <Predicate = (!icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 110 'load' 'conv3_weights_load' <Predicate = (!icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_1 : Operation 111 [1/1] (0.67ns)   --->   "%add_ln23 = add i3 %select_ln20, i3 1" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 111 'add' 'add_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln20_1 = add i6 %indvar_flatten60_load, i6 1" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 112 'add' 'add_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.38ns)   --->   "%select_ln20_3 = select i1 %icmp_ln20, i6 1, i6 %add_ln20_1" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 113 'select' 'select_ln20_3' <Predicate = (!icmp_ln19)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln23 = store i10 %add_ln19, i10 %indvar_flatten99" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 114 'store' 'store_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln23 = store i6 %select_ln19_1, i6 %ic" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 115 'store' 'store_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln23 = store i6 %select_ln20_3, i6 %indvar_flatten60" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 116 'store' 'store_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln23 = store i3 %select_ln20_1, i3 %ky" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 117 'store' 'store_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln23 = store i3 %add_ln23, i3 %kx" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 118 'store' 'store_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 119 [1/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 119 'load' 'feat2_load' <Predicate = (!icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_2 : Operation 120 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 120 'load' 'conv3_weights_load' <Predicate = (!icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 121 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : [1/1] (0.47ns)   --->   Input mux for Operation 122 '%mul_i1 = fmul i32 %feat2_load, i32 %bitcast_ln28'
ST_3 : Operation 122 [3/3] (6.54ns)   --->   "%mul_i1 = fmul i32 %feat2_load, i32 %bitcast_ln28" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 122 'fmul' 'mul_i1' <Predicate = (!icmp_ln19)> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 123 [2/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %feat2_load, i32 %bitcast_ln28" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 123 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 124 [1/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %feat2_load, i32 %bitcast_ln28" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 124 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 125 'load' 'acc_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : [1/1] (0.47ns)   --->   Input mux for Operation 126 '%acc_2 = fadd i32 %acc_load_1, i32 %mul_i1'
ST_6 : Operation 126 [4/4] (5.96ns)   --->   "%acc_2 = fadd i32 %acc_load_1, i32 %mul_i1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 126 'fadd' 'acc_2' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc"   --->   Operation 137 'load' 'acc_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc_5_out, i32 %acc_load"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 127 [3/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_load_1, i32 %mul_i1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 127 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 128 [2/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_load_1, i32 %mul_i1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 128 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_str"   --->   Operation 129 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_20_5_VITIS_LOOP_23_6_str"   --->   Operation 131 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0" [src/conv3.cpp:24->src/srcnn.cpp:40]   --->   Operation 132 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 133 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_load_1, i32 %mul_i1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 134 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln23 = store i32 %acc_2, i32 %acc" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 135 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc.i21" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 136 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln14_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln15_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ feat2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                   (alloca           ) [ 0111111111]
kx                    (alloca           ) [ 0100000000]
ky                    (alloca           ) [ 0100000000]
indvar_flatten60      (alloca           ) [ 0100000000]
ic                    (alloca           ) [ 0100000000]
indvar_flatten99      (alloca           ) [ 0100000000]
zext_ln15_2_read      (read             ) [ 0000000000]
zext_ln14_1_read      (read             ) [ 0000000000]
acc_1_read            (read             ) [ 0000000000]
zext_ln15_2_cast      (zext             ) [ 0000000000]
zext_ln14_1_cast2     (zext             ) [ 0000000000]
zext_ln14_1_cast      (zext             ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
ky_1                  (load             ) [ 0000000000]
indvar_flatten99_load (load             ) [ 0000000000]
add_ln21              (add              ) [ 0000000000]
sext_ln21             (sext             ) [ 0000000000]
iy_raw                (add              ) [ 0000000000]
icmp_ln200            (icmp             ) [ 0000000000]
select_ln224          (select           ) [ 0000000000]
trunc_ln224           (trunc            ) [ 0000000000]
icmp_ln224            (icmp             ) [ 0000000000]
iy                    (select           ) [ 0000000000]
icmp_ln19             (icmp             ) [ 0111111000]
add_ln19              (add              ) [ 0000000000]
br_ln19               (br               ) [ 0000000000]
kx_load               (load             ) [ 0000000000]
indvar_flatten60_load (load             ) [ 0000000000]
ic_load               (load             ) [ 0000000000]
add_ln19_1            (add              ) [ 0000000000]
icmp_ln20             (icmp             ) [ 0000000000]
select_ln19           (select           ) [ 0000000000]
select_ln19_1         (select           ) [ 0000000000]
zext_ln28             (zext             ) [ 0000000000]
zext_ln28_1           (zext             ) [ 0000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000]
zext_ln28_2           (zext             ) [ 0000000000]
sub_ln28              (sub              ) [ 0000000000]
sext_ln28             (sext             ) [ 0000000000]
tmp_1                 (bitconcatenate   ) [ 0000000000]
zext_ln28_3           (zext             ) [ 0000000000]
add_ln28              (add              ) [ 0000000000]
add_ln21_2            (add              ) [ 0000000000]
icmp_ln224_2          (icmp             ) [ 0000000000]
select_ln22           (select           ) [ 0000000000]
select_ln19_2         (select           ) [ 0000000000]
xor_ln19              (xor              ) [ 0000000000]
icmp_ln23             (icmp             ) [ 0000000000]
and_ln19              (and              ) [ 0000000000]
add_ln20              (add              ) [ 0000000000]
or_ln20               (or               ) [ 0000000000]
select_ln20           (select           ) [ 0000000000]
select_ln20_1         (select           ) [ 0000000000]
zext_ln28_4           (zext             ) [ 0000000000]
add_ln28_1            (add              ) [ 0000000000]
zext_ln28_5           (zext             ) [ 0000000000]
trunc_ln28            (trunc            ) [ 0000000000]
p_shl1                (bitconcatenate   ) [ 0000000000]
add_ln28_2            (add              ) [ 0000000000]
add_ln21_3            (add              ) [ 0000000000]
sext_ln21_1           (sext             ) [ 0000000000]
add_ln21_4            (add              ) [ 0000000000]
icmp_ln200_2          (icmp             ) [ 0000000000]
select_ln224_2        (select           ) [ 0000000000]
trunc_ln224_1         (trunc            ) [ 0000000000]
icmp_ln224_3          (icmp             ) [ 0000000000]
select_ln22_1         (select           ) [ 0000000000]
select_ln20_2         (select           ) [ 0000000000]
zext_ln28_6           (zext             ) [ 0000000000]
add_ln28_3            (add              ) [ 0000000000]
sext_ln28_1           (sext             ) [ 0000000000]
trunc_ln28_1          (trunc            ) [ 0000000000]
p_shl9                (bitconcatenate   ) [ 0000000000]
sub_ln28_1            (sub              ) [ 0000000000]
zext_ln28_7           (zext             ) [ 0000000000]
add_ln28_4            (add              ) [ 0000000000]
zext_ln28_8           (zext             ) [ 0000000000]
conv3_weights_addr    (getelementptr    ) [ 0010000000]
add_ln25              (add              ) [ 0000000000]
sext_ln25             (sext             ) [ 0000000000]
ix_raw                (add              ) [ 0000000000]
icmp_ln200_1          (icmp             ) [ 0000000000]
select_ln224_1        (select           ) [ 0000000000]
trunc_ln224_2         (trunc            ) [ 0000000000]
icmp_ln224_1          (icmp             ) [ 0000000000]
ix                    (select           ) [ 0000000000]
zext_ln28_9           (zext             ) [ 0000000000]
add_ln28_5            (add              ) [ 0000000000]
zext_ln28_10          (zext             ) [ 0000000000]
feat2_addr            (getelementptr    ) [ 0010000000]
add_ln23              (add              ) [ 0000000000]
add_ln20_1            (add              ) [ 0000000000]
select_ln20_3         (select           ) [ 0000000000]
store_ln23            (store            ) [ 0000000000]
store_ln23            (store            ) [ 0000000000]
store_ln23            (store            ) [ 0000000000]
store_ln23            (store            ) [ 0000000000]
store_ln23            (store            ) [ 0000000000]
feat2_load            (load             ) [ 0111110000]
conv3_weights_load    (load             ) [ 0001000000]
bitcast_ln28          (bitcast          ) [ 0110110000]
mul_i1                (fmul             ) [ 0111001111]
acc_load_1            (load             ) [ 0111000111]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
specloopname_ln0      (specloopname     ) [ 0000000000]
specpipeline_ln24     (specpipeline     ) [ 0000000000]
specloopname_ln23     (specloopname     ) [ 0000000000]
acc_2                 (fadd             ) [ 0000000000]
store_ln23            (store            ) [ 0000000000]
br_ln23               (br               ) [ 0000000000]
acc_load              (load             ) [ 0000000000]
write_ln0             (write            ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln14_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln15_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln15_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="acc_5_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_5_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="feat2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feat2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_20_5_VITIS_LOOP_23_6_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="acc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="kx_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kx/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ky_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ky/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten60_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten60/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ic_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ic/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten99_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten99/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln15_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln15_2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln14_1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln14_1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="acc_1_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="acc_1_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln0_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="conv3_weights_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="feat2_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="21" slack="0"/>
<pin id="150" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat2_addr/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="21" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feat2_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_weights_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_2/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i1/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln15_2_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln14_1_cast2_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1_cast2/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln14_1_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1_cast/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="10" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln0_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="ky_1_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ky_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvar_flatten99_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten99_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln21_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="0"/>
<pin id="224" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln21_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="iy_raw_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iy_raw/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln200_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln224_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="9" slack="0"/>
<pin id="246" dir="0" index="2" bw="10" slack="0"/>
<pin id="247" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln224_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="10" slack="0"/>
<pin id="253" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln224_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="iy_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln19_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="9" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln19_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="kx_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kx_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="indvar_flatten60_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten60_load/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="ic_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln19_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln20_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="6" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln19_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln19_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="6" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln28_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln28_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="14" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln28_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="0"/>
<pin id="336" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln28_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln28_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="15" slack="0"/>
<pin id="346" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="6" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln28_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln28_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="6" slack="0"/>
<pin id="363" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln21_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="2" slack="0"/>
<pin id="369" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_2/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln224_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224_2/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln22_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="9" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln19_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="0" index="2" bw="9" slack="0"/>
<pin id="390" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_2/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="xor_ln19_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln23_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="3" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="and_ln19_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln20_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="or_ln20_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln20_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="3" slack="0"/>
<pin id="428" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln20_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="0" index="2" bw="3" slack="0"/>
<pin id="436" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln28_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln28_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="0"/>
<pin id="447" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln28_5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln28_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="9" slack="0"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_shl1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="0" index="2" bw="1" slack="0"/>
<pin id="462" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln28_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="9" slack="0"/>
<pin id="469" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln21_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_3/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln21_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_1/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln21_4_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_4/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln200_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="0" index="1" bw="9" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200_2/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln224_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="9" slack="0"/>
<pin id="497" dir="0" index="2" bw="10" slack="0"/>
<pin id="498" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224_2/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln224_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224_1/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln224_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224_3/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln22_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="9" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln20_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="9" slack="0"/>
<pin id="523" dir="0" index="2" bw="9" slack="0"/>
<pin id="524" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_2/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln28_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln28_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="15" slack="0"/>
<pin id="534" dir="0" index="1" bw="9" slack="0"/>
<pin id="535" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln28_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="trunc_ln28_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_shl9_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="21" slack="0"/>
<pin id="548" dir="0" index="1" bw="13" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sub_ln28_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="21" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="0"/>
<pin id="557" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28_1/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln28_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln28_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="0"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln28_8_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="10" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln25_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="0" index="1" bw="2" slack="0"/>
<pin id="578" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln25_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/1 "/>
</bind>
</comp>

<comp id="585" class="1004" name="ix_raw_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_raw/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="icmp_ln200_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="0"/>
<pin id="593" dir="0" index="1" bw="9" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200_1/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="select_ln224_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="9" slack="0"/>
<pin id="600" dir="0" index="2" bw="10" slack="0"/>
<pin id="601" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln224_1/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln224_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="0"/>
<pin id="607" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln224_2/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln224_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln224_1/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="ix_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="9" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln28_9_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="0"/>
<pin id="625" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln28_5_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="21" slack="0"/>
<pin id="629" dir="0" index="1" bw="9" slack="0"/>
<pin id="630" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln28_10_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="21" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln23_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln20_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="select_ln20_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="0" index="2" bw="6" slack="0"/>
<pin id="654" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_3/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="store_ln23_store_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="10" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="store_ln23_store_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="0" index="1" bw="6" slack="0"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln23_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="0"/>
<pin id="670" dir="0" index="1" bw="6" slack="0"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln23_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="0"/>
<pin id="675" dir="0" index="1" bw="3" slack="0"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln23_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="0"/>
<pin id="680" dir="0" index="1" bw="3" slack="0"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="683" class="1004" name="bitcast_ln28_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="acc_load_1_load_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="5"/>
<pin id="689" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="store_ln23_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="8"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/9 "/>
</bind>
</comp>

<comp id="696" class="1004" name="acc_load_load_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="5"/>
<pin id="698" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/6 "/>
</bind>
</comp>

<comp id="700" class="1005" name="acc_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="708" class="1005" name="kx_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="3" slack="0"/>
<pin id="710" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kx "/>
</bind>
</comp>

<comp id="715" class="1005" name="ky_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="0"/>
<pin id="717" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ky "/>
</bind>
</comp>

<comp id="722" class="1005" name="indvar_flatten60_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="0"/>
<pin id="724" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten60 "/>
</bind>
</comp>

<comp id="729" class="1005" name="ic_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="0"/>
<pin id="731" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ic "/>
</bind>
</comp>

<comp id="736" class="1005" name="indvar_flatten99_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="0"/>
<pin id="738" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten99 "/>
</bind>
</comp>

<comp id="743" class="1005" name="icmp_ln19_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="747" class="1005" name="conv3_weights_addr_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="10" slack="1"/>
<pin id="749" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr "/>
</bind>
</comp>

<comp id="752" class="1005" name="feat2_addr_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="21" slack="1"/>
<pin id="754" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="feat2_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="feat2_load_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feat2_load "/>
</bind>
</comp>

<comp id="762" class="1005" name="conv3_weights_load_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_load "/>
</bind>
</comp>

<comp id="767" class="1005" name="bitcast_ln28_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28 "/>
</bind>
</comp>

<comp id="772" class="1005" name="mul_i1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="acc_load_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="88" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="70" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="70" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="139" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="176"><net_src comp="114" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="120" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="120" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="126" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="177" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="231" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="243" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="251" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="273"><net_src comp="218" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="218" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="284" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="215" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="296" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="290" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="287" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="310" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="48" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="310" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="322" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="310" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="318" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="181" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="38" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="366" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="38" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="296" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="378" pin="3"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="261" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="296" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="58" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="281" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="60" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="394" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="302" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="62" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="406" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="296" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="32" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="281" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="406" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="412" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="302" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="360" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="444" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="64" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="54" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="450" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="302" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="66" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="177" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="36" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="36" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="482" pin="2"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="494" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="28" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="502" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="38" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="406" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="512" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="386" pin="3"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="344" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="532" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="50" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="546" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="538" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="424" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="466" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="579"><net_src comp="424" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="34" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="173" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="36" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="36" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="585" pin="2"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="597" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="28" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="605" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="38" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="554" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="627" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="642"><net_src comp="424" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="62" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="284" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="44" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="296" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="44" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="644" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="275" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="667"><net_src comp="310" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="650" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="432" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="638" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="683" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="690"><net_src comp="687" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="695"><net_src comp="165" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="696" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="703"><net_src comp="90" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="707"><net_src comp="700" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="711"><net_src comp="94" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="718"><net_src comp="98" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="725"><net_src comp="102" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="732"><net_src comp="106" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="735"><net_src comp="729" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="739"><net_src comp="110" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="746"><net_src comp="269" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="139" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="755"><net_src comp="146" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="760"><net_src comp="153" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="765"><net_src comp="159" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="770"><net_src comp="683" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="775"><net_src comp="169" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="780"><net_src comp="687" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="165" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_5_out | {6 }
 - Input state : 
	Port: srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6 : acc_1 | {1 }
	Port: srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6 : zext_ln14_1 | {1 }
	Port: srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6 : conv3_weights | {1 2 }
	Port: srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6 : zext_ln15_2 | {1 }
	Port: srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6 : feat2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		ky_1 : 1
		indvar_flatten99_load : 1
		add_ln21 : 2
		sext_ln21 : 3
		iy_raw : 4
		icmp_ln200 : 5
		select_ln224 : 6
		trunc_ln224 : 7
		icmp_ln224 : 7
		iy : 8
		icmp_ln19 : 2
		add_ln19 : 2
		br_ln19 : 3
		kx_load : 1
		indvar_flatten60_load : 1
		ic_load : 1
		add_ln19_1 : 2
		icmp_ln20 : 2
		select_ln19 : 3
		select_ln19_1 : 3
		zext_ln28 : 4
		zext_ln28_1 : 4
		tmp_s : 4
		zext_ln28_2 : 5
		sub_ln28 : 6
		sext_ln28 : 7
		tmp_1 : 4
		zext_ln28_3 : 5
		add_ln28 : 6
		add_ln21_2 : 1
		icmp_ln224_2 : 2
		select_ln22 : 3
		select_ln19_2 : 9
		xor_ln19 : 3
		icmp_ln23 : 2
		and_ln19 : 3
		add_ln20 : 4
		or_ln20 : 3
		select_ln20 : 3
		select_ln20_1 : 3
		zext_ln28_4 : 4
		add_ln28_1 : 7
		zext_ln28_5 : 8
		trunc_ln28 : 8
		p_shl1 : 9
		add_ln28_2 : 10
		add_ln21_3 : 4
		sext_ln21_1 : 5
		add_ln21_4 : 6
		icmp_ln200_2 : 7
		select_ln224_2 : 8
		trunc_ln224_1 : 9
		icmp_ln224_3 : 9
		select_ln22_1 : 10
		select_ln20_2 : 11
		zext_ln28_6 : 12
		add_ln28_3 : 13
		sext_ln28_1 : 14
		trunc_ln28_1 : 14
		p_shl9 : 15
		sub_ln28_1 : 16
		zext_ln28_7 : 4
		add_ln28_4 : 11
		zext_ln28_8 : 12
		conv3_weights_addr : 13
		add_ln25 : 4
		sext_ln25 : 5
		ix_raw : 6
		icmp_ln200_1 : 7
		select_ln224_1 : 8
		trunc_ln224_2 : 9
		icmp_ln224_1 : 9
		ix : 10
		zext_ln28_9 : 11
		add_ln28_5 : 17
		zext_ln28_10 : 18
		feat2_addr : 19
		feat2_load : 20
		conv3_weights_load : 14
		add_ln23 : 4
		add_ln20_1 : 2
		select_ln20_3 : 3
		store_ln23 : 3
		store_ln23 : 4
		store_ln23 : 4
		store_ln23 : 4
		store_ln23 : 5
	State 2
	State 3
		mul_i1 : 1
	State 4
	State 5
	State 6
		acc_2 : 1
		write_ln0 : 1
	State 7
	State 8
	State 9
		store_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_165          |    2    |   227   |   214   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln21_fu_221       |    0    |    0    |    10   |
|          |         iy_raw_fu_231        |    0    |    0    |    15   |
|          |        add_ln19_fu_275       |    0    |    0    |    17   |
|          |       add_ln19_1_fu_290      |    0    |    0    |    13   |
|          |        add_ln28_fu_360       |    0    |    0    |    19   |
|          |       add_ln21_2_fu_366      |    0    |    0    |    15   |
|          |        add_ln20_fu_412       |    0    |    0    |    10   |
|          |       add_ln28_1_fu_444      |    0    |    0    |    18   |
|    add   |       add_ln28_2_fu_466      |    0    |    0    |    18   |
|          |       add_ln21_3_fu_472      |    0    |    0    |    10   |
|          |       add_ln21_4_fu_482      |    0    |    0    |    15   |
|          |       add_ln28_3_fu_532      |    0    |    0    |    22   |
|          |       add_ln28_4_fu_564      |    0    |    0    |    18   |
|          |        add_ln25_fu_575       |    0    |    0    |    10   |
|          |         ix_raw_fu_585        |    0    |    0    |    15   |
|          |       add_ln28_5_fu_627      |    0    |    0    |    21   |
|          |        add_ln23_fu_638       |    0    |    0    |    10   |
|          |       add_ln20_1_fu_644      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_169          |    3    |   128   |   135   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln200_fu_237      |    0    |    0    |    17   |
|          |       icmp_ln224_fu_255      |    0    |    0    |    17   |
|          |       icmp_ln19_fu_269       |    0    |    0    |    17   |
|          |       icmp_ln20_fu_296       |    0    |    0    |    13   |
|   icmp   |      icmp_ln224_2_fu_372     |    0    |    0    |    16   |
|          |       icmp_ln23_fu_400       |    0    |    0    |    10   |
|          |      icmp_ln200_2_fu_488     |    0    |    0    |    17   |
|          |      icmp_ln224_3_fu_506     |    0    |    0    |    17   |
|          |      icmp_ln200_1_fu_591     |    0    |    0    |    17   |
|          |      icmp_ln224_1_fu_609     |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln224_fu_243     |    0    |    0    |    10   |
|          |           iy_fu_261          |    0    |    0    |    9    |
|          |      select_ln19_fu_302      |    0    |    0    |    3    |
|          |     select_ln19_1_fu_310     |    0    |    0    |    6    |
|          |      select_ln22_fu_378      |    0    |    0    |    9    |
|          |     select_ln19_2_fu_386     |    0    |    0    |    9    |
|  select  |      select_ln20_fu_424      |    0    |    0    |    3    |
|          |     select_ln20_1_fu_432     |    0    |    0    |    3    |
|          |     select_ln224_2_fu_494    |    0    |    0    |    10   |
|          |     select_ln22_1_fu_512     |    0    |    0    |    9    |
|          |     select_ln20_2_fu_520     |    0    |    0    |    9    |
|          |     select_ln224_1_fu_597    |    0    |    0    |    10   |
|          |           ix_fu_615          |    0    |    0    |    9    |
|          |     select_ln20_3_fu_650     |    0    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|    sub   |        sub_ln28_fu_338       |    0    |    0    |    21   |
|          |       sub_ln28_1_fu_554      |    0    |    0    |    21   |
|----------|------------------------------|---------|---------|---------|
|    xor   |        xor_ln19_fu_394       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |        and_ln19_fu_406       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    or    |        or_ln20_fu_418        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          | zext_ln15_2_read_read_fu_114 |    0    |    0    |    0    |
|   read   | zext_ln14_1_read_read_fu_120 |    0    |    0    |    0    |
|          |    acc_1_read_read_fu_126    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_132    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    zext_ln15_2_cast_fu_173   |    0    |    0    |    0    |
|          |   zext_ln14_1_cast2_fu_177   |    0    |    0    |    0    |
|          |    zext_ln14_1_cast_fu_181   |    0    |    0    |    0    |
|          |       zext_ln28_fu_318       |    0    |    0    |    0    |
|          |      zext_ln28_1_fu_322      |    0    |    0    |    0    |
|          |      zext_ln28_2_fu_334      |    0    |    0    |    0    |
|   zext   |      zext_ln28_3_fu_356      |    0    |    0    |    0    |
|          |      zext_ln28_4_fu_440      |    0    |    0    |    0    |
|          |      zext_ln28_5_fu_450      |    0    |    0    |    0    |
|          |      zext_ln28_6_fu_528      |    0    |    0    |    0    |
|          |      zext_ln28_7_fu_560      |    0    |    0    |    0    |
|          |      zext_ln28_8_fu_570      |    0    |    0    |    0    |
|          |      zext_ln28_9_fu_623      |    0    |    0    |    0    |
|          |      zext_ln28_10_fu_633     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       sext_ln21_fu_227       |    0    |    0    |    0    |
|          |       sext_ln28_fu_344       |    0    |    0    |    0    |
|   sext   |      sext_ln21_1_fu_478      |    0    |    0    |    0    |
|          |      sext_ln28_1_fu_538      |    0    |    0    |    0    |
|          |       sext_ln25_fu_581       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln224_fu_251      |    0    |    0    |    0    |
|          |       trunc_ln28_fu_454      |    0    |    0    |    0    |
|   trunc  |     trunc_ln224_1_fu_502     |    0    |    0    |    0    |
|          |      trunc_ln28_1_fu_542     |    0    |    0    |    0    |
|          |     trunc_ln224_2_fu_605     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_326         |    0    |    0    |    0    |
|bitconcatenate|         tmp_1_fu_348         |    0    |    0    |    0    |
|          |         p_shl1_fu_458        |    0    |    0    |    0    |
|          |         p_shl9_fu_546        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |   355   |   929   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    acc_load_1_reg_777    |   32   |
|        acc_reg_700       |   32   |
|   bitcast_ln28_reg_767   |   32   |
|conv3_weights_addr_reg_747|   10   |
|conv3_weights_load_reg_762|   32   |
|    feat2_addr_reg_752    |   21   |
|    feat2_load_reg_757    |   32   |
|        ic_reg_729        |    6   |
|     icmp_ln19_reg_743    |    1   |
| indvar_flatten60_reg_722 |    6   |
| indvar_flatten99_reg_736 |   10   |
|        kx_reg_708        |    3   |
|        ky_reg_715        |    3   |
|      mul_i1_reg_772      |   32   |
+--------------------------+--------+
|           Total          |   252  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |  21  |   42   ||    9    |
| grp_access_fu_159 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_165    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_169    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   190  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   929  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   252  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   607  |   965  |
+-----------+--------+--------+--------+--------+
