Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date             : Mon Jun 23 20:55:37 2025
| Host             : SwigSwag running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
| Design           : Top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.325        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.222        |
| Device Static (W)        | 0.102        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.027 |        3 |       --- |             --- |
| Slice Logic             |     0.003 |    17017 |       --- |             --- |
|   LUT as Logic          |     0.002 |     8045 |     63400 |           12.69 |
|   CARRY4                |    <0.001 |     1545 |     15850 |            9.75 |
|   Register              |    <0.001 |     4514 |    126800 |            3.56 |
|   F7/F8 Muxes           |    <0.001 |      152 |     63400 |            0.24 |
|   Others                |     0.000 |      283 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        3 |     19000 |            0.02 |
| Signals                 |     0.002 |    11769 |       --- |             --- |
| Block RAM               |     0.183 |     67.5 |       135 |           50.00 |
| DSPs                    |    <0.001 |       11 |       240 |            4.58 |
| I/O                     |     0.008 |       37 |       210 |           17.62 |
| Static Power            |     0.102 |          |           |                 |
| Total                   |     0.325 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.217 |       0.199 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.002 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.016 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clock  |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| Top                              |     0.222 |
|   gameTop                        |     0.215 |
|     gameLogic                    |     0.010 |
|     graphicEngineVGA             |     0.182 |
|       backBufferMemories_1       |     0.001 |
|       backBufferShadowMemories_0 |     0.001 |
|       backBufferShadowMemories_1 |     0.001 |
|       backTileMemories_0_0       |     0.002 |
|       backTileMemories_0_1       |     0.002 |
|       backTileMemories_0_10      |     0.002 |
|       backTileMemories_0_11      |     0.002 |
|       backTileMemories_0_12      |     0.002 |
|       backTileMemories_0_13      |     0.002 |
|       backTileMemories_0_14      |     0.002 |
|       backTileMemories_0_15      |     0.002 |
|       backTileMemories_0_16      |     0.002 |
|       backTileMemories_0_17      |     0.002 |
|       backTileMemories_0_18      |     0.002 |
|       backTileMemories_0_19      |     0.002 |
|       backTileMemories_0_2       |     0.002 |
|       backTileMemories_0_20      |     0.002 |
|       backTileMemories_0_21      |     0.002 |
|       backTileMemories_0_22      |     0.002 |
|       backTileMemories_0_23      |     0.002 |
|       backTileMemories_0_24      |     0.002 |
|       backTileMemories_0_25      |     0.002 |
|       backTileMemories_0_26      |     0.002 |
|       backTileMemories_0_27      |     0.002 |
|       backTileMemories_0_28      |     0.002 |
|       backTileMemories_0_29      |     0.002 |
|       backTileMemories_0_3       |     0.002 |
|       backTileMemories_0_31      |     0.002 |
|       backTileMemories_0_4       |     0.002 |
|       backTileMemories_0_5       |     0.002 |
|       backTileMemories_0_6       |     0.002 |
|       backTileMemories_0_7       |     0.002 |
|       backTileMemories_0_9       |     0.002 |
|       rotation45deg_11           |     0.008 |
|       rotation45deg_13           |     0.007 |
|       rotation45deg_15           |     0.007 |
|       rotation45deg_17           |     0.004 |
|       rotation45deg_7            |     0.007 |
|       rotation45deg_9            |     0.007 |
|       spriteBlender              |     0.002 |
|       spriteMemories_11          |     0.002 |
|       spriteMemories_13          |     0.002 |
|       spriteMemories_2           |     0.002 |
|       spriteMemories_52          |     0.002 |
|       spriteMemories_55          |     0.002 |
|       spriteMemories_58          |     0.002 |
|       spriteMemories_61          |     0.002 |
|       spriteMemories_64          |     0.002 |
|       spriteMemories_67          |     0.002 |
|       spriteMemories_70          |     0.002 |
|       spriteMemories_73          |     0.002 |
|       spriteMemories_8           |     0.002 |
|     soundEngine                  |     0.022 |
|       tone_0                     |     0.002 |
|       tone_1                     |     0.002 |
|       tone_2                     |     0.002 |
|       tone_3                     |     0.002 |
|       tone_4                     |     0.002 |
|       tone_5                     |     0.002 |
|       tone_6                     |     0.002 |
|       tone_7                     |     0.002 |
+----------------------------------+-----------+


