***********************************************************************************************************************
* Please switch to new profiler report in compilationReport.txt that provides more details to review your compilation *
***********************************************************************************************************************

.. Command: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/tracean3.py --top-delay=5 --syn-details=5 --pr-summary-by-time=5 --hhmm --local-time=detect --show-memory --fix-graph --cpu-time /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work
.. Reading /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/zCui/backup/multibackend_25_5_14_18_51_33/prof/tracerun.cui ...
.. Detected --work=/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/.
.. Detected --submit-host=us01odcvde23280
.. Detected --submit-command=bsub
.. Detected local time offset of 3.0 hours
.. The first task started at Wed, 14 May 2025 15:51:35 UTC

*** Incremental = No ***

Grade  Bogomips  Cache   Count  CPU model (sample machine)
-----  --------  ------  -----  --------------------------
 1.00      4199     512      1  AMD EPYC 7281 16-Core Processor (odcphy-vg-1178)
 1.07      4499     512      6  AMD EPYC 9754 128-Core Processor (zebutrain-4763-002)
 1.14      4799     512      2  AMD EPYC 9654P 96-Core Processor (odcbench-00003-0035)
 1.33      5599     512      2  AMD EPYC 7543 32-Core Processor (odcgen-zebu-16cx240g-2615-013)
 2.14      4500    1024      1  AMD EPYC 9754 128-Core Processor (us01odcvde23280)
36.15      4600   16896      1  Intel(R) Xeon(R) Gold 5118 CPU @ 2.30GHz (odcphy-vg-1134)
38.10      5000   16384      2  INTEL(R) XEON(R) GOLD 6548Y+ (us01zebu-4587-002)
57.13      4797   25600      3  Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz (vgzeburtdc264)
65.49      5000   28160      3  Intel(R) Xeon(R) Gold 6248 CPU @ 2.50GHz (odcphy-vg-1115)

** Added a missing P&R -> Post-Process Global DB dependency
** UNKNOWN COMMAND: Bundle_for_queue_ZebuIse_00001 (duration: 52, grid delay: 18)
** UNKNOWN COMMAND: Bundle_for_queue_ZebuIse_00002 (duration: 34, grid delay: 18)

======================================================================
*** Back-end name: default backend ***

Critical path, based on actual execution timing
===============================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.61%       0:01    1.1    0:00  Checks + config
   0:00   0.32%       0:00    1.0    0:00  Build Fs Macro Library
   0:01   0.67%       0:01    1.0    0:00  Launch VCS
   0:01   0.80%       0:28   23.1    0:03  FE + synthesis
   0:00   0.44%       0:00    1.0    0:00  RTL DB index + link
   0:00   0.53%       0:00    1.0    0:01  Build System
   0:02   1.39%       0:02    1.0    0:04  Build zCore
   0:01   0.65%       0:01    1.0    0:00  Place and Route System
   0:00   0.05%       0:00    1.0    0:00  FPGA Multi Bin Predictor
   2:22  91.12%       2:22    1.0    5:40  P&R
   0:01   1.26%       0:01    1.0    0:05  Create Timing DB (SDF Mode)
   0:00   0.24%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.25%       0:00    1.0    0:00  zPertagram (post FPGA)
-------  ------  ----------------  -------  -----
   2:33  98.35%       3:01    1.2  * Total *

Columns:
- Elapsed: the difference between Finish and Submit times [hh:mm].
- %total: the percentage of Elapsed time in overall compilation. Note that
  it may add up to less than 100% if there were any gaps between Finish and
  Submit times of successive stages.
- SElapsed: sum of Elapsed times for all tasks constituting the stage. It
  may be greater than Elapsed if some or all of these tasks were executed
  in parallel [hh:mm].
- SE/E: equal to SElapsed/Elapsed. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- CPUtime: the CPUtime of each task in the stage
Critical path, assuming timing without scheduling or grid delays
================================================================

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.11%       0:00    1.8    0:00  Checks + config
   0:00   0.02%       0:00    1.0    0:00  Build Fs Macro Library
   0:00   0.47%       0:00    1.0    0:00  Launch VCS
   0:00   0.29%       0:04    9.7    0:03  FE + synthesis
   0:00   0.07%       0:00    1.0    0:00  RTL DB index + link
   0:00   0.28%       0:00    1.0    0:01  Build System
   0:01   1.21%       0:01    1.0    0:04  Build zCore
   0:00   0.16%       0:00    1.0    0:00  Place and Route System
   0:00   0.06%       0:00    1.0    0:00  FPGA Multi Bin Predictor
   2:21  96.18%       2:21    1.0    5:40  P&R
   0:01   1.00%       0:01    1.0    0:05  Create Timing DB (SDF Mode)
   0:00   0.04%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.11%       0:00    1.0    0:00  zAudit Report
-------  ------  ----------------  -------  -----
   2:27 100.00%       2:31    1.0  * Total *


Critical path, assuming timing without delays, no PARFF and >= 100% CPU usage
=============================================================================

Note: this section lists the same stages as the previous one.

Elapsed  %total   SElapsed   SE/E  CPUtime  Stage
-------  ------  ----------------  -------  -----
   0:00   0.02%       0:00    2.1    0:00  Checks + config
   0:00   0.01%       0:00    1.0    0:00  Build Fs Macro Library
   0:00   0.47%       0:00    1.0    0:00  Launch VCS
   0:00   0.28%       0:03    7.7    0:03  FE + synthesis
   0:00   0.02%       0:00    1.0    0:00  RTL DB index + link
   0:00   0.29%       0:00    1.0    0:01  Build System
   0:01   1.22%       0:01    1.0    0:04  Build zCore
   0:00   0.14%       0:00    1.0    0:00  Place and Route System
   0:00   0.03%       0:00    1.0    0:00  FPGA Multi Bin Predictor
   2:21  96.47%       2:21    1.0    5:40  P&R
   0:01   1.01%       0:01    1.0    0:05  Create Timing DB (SDF Mode)
   0:00   0.01%       0:00    1.0    0:00  Create Timing DB (post FPGA)
   0:00   0.04%       0:00    1.0    0:00  zAudit Report
-------  ------  ----------------  -------  -----
   2:26 100.00%       2:29    1.0  * Total *


Major compilation stages, ordered by submit time
================================================

Submit Elapsd %total   SExec  SE/E Tasks    %CPU Grade  Stage
------ ------------- ------------- -------------------  -----
 18:51   0:00   0.61    0:00   0.3     5   21.96  5.58  Checks + config
 18:53   0:00   0.32    0:00   0.1     1   45.86 36.15  Build Fs Macro Library
 18:54   0:01   0.67    0:00   0.7     1  125.33  1.33  Launch VCS
 18:55   0:00   0.46    0:00   0.0     1   27.50  1.14  Launch Verdi
 18:55   0:01   0.80    0:04   3.4    33   76.14 41.57  FE + synthesis
 18:55   0:00   0.05    0:00   1.0     1    4.43  2.14  Compilation Profiler (after VCSAnalyzer)
 18:55   0:00   0.45    0:00   0.0     1   34.43  1.14  Build Rhino Fsdb
 18:57   0:00   0.01    0:00   1.0     1   24.47  2.14  Compilation Profiler (after BackendEntry)
 18:57   0:00   0.01    0:00   1.0     1   25.42  2.14  Make optionsdb dump
 18:57   0:00   0.18    0:00   0.0     1   15.07 38.10  Make VCS file links
 18:57   0:00   0.44    0:00   0.1     2   24.71  4.16  RTL DB index + link
 18:57   0:00   0.30    0:00   0.2     1    9.17 38.10  Make RTL DB for Run Time
 18:57   0:00   0.53    0:00   0.5     1  351.57 57.13  Build System
 18:58   0:00   0.01    0:00   1.0     1   16.67  2.14  Compilation Profiler (after ZTopBuildAnalyzer)
 18:58   0:00   0.30    0:00   0.2     1  615.68 38.10  Build Equipotentials
 18:58   0:00   0.32    0:00   0.2     1  105.20 38.10  Convert Netlist
 18:58   0:02   1.39    0:01   0.8     1  235.36 38.10  Build zCore
 18:59   0:00   0.30    0:00   0.4     1  179.32 57.13  Simulate Graphs
 19:01   0:01   0.65    0:00   0.2     1   84.57 57.13  Place and Route System
 19:02   0:00   0.05    0:00   1.0     1   58.74  2.14  FPGA Multi Bin Predictor
 19:02   0:00   0.01    0:00   1.0     1   22.35  2.14  Compilation Profiler (after ZParAnalyzer)
 19:02   0:44  28.60    0:44   1.0     2  182.68 57.12  P&R
 19:02   2:22  91.12    2:21   1.0     2  239.79 57.13  P&R
 19:02   0:00   0.38    0:00   0.2     1   22.89 57.13  Create Timing DB
 19:03   0:00   0.46    0:00   0.1     1  100.16 57.13  zPertagram
 19:47   0:00   0.63    0:00   0.4     1  289.64  1.07  Create Timing DB (SDF Mode)
 21:25   0:00   0.36    0:00   0.1     1  152.42  1.07  FPGA PaRs Analyzer
 21:25   0:01   1.26    0:01   0.7     1  346.56  1.07  Create Timing DB (SDF Mode)
 21:25   0:00   0.51    0:00   0.5     1  166.35  1.00  Create Global DB
 21:26   0:00   0.23    0:00   0.0     1   10.45  1.07  Run zPRD
 21:26   0:00   0.27    0:00   0.2     1   60.14  1.07  Post-Process Global DB
 21:27   0:00   0.24    0:00   0.2     1   14.48  1.07  Create Timing DB (post FPGA)
 21:27   0:00   0.10    0:00   1.0     1   37.30  2.14  zAudit Report
 21:27   0:00   0.25    0:00   0.1     1  240.11 65.49  zPertagram (post FPGA)

Columns:
- Submit: the submit time of the first task in the stage [hh:mm].
- Elapsd: the duration of the stage, based on actual timing [hh:mm].
- %total: the percentage of Elapsd time in overall compilation.
- SExec: sum of execution times (excluding scheduling and grid delays) for
  all tasks constituting the stage. It may be greater than Elapsd if some
  or all of these tasks were executed in parallel [hh:mm].
- SE/E: equal to SExec/Elapsd. A value greater than 1.0 indicates that
  tasks were executed in parallel.
- %CPU: average CPU utilization: total CPU time divided by SExec.
- Grade: average host grade.


Memory usage:  Max Resident Set Size [MB]
Known Unknown  Min      Avg      Max      Stage
----- -------  -------- -------- -------- -----
    5       0      17.2    134.8    264.0 Checks + config
    1       0      82.8     82.8     82.8 Build Fs Macro Library
    1       0     748.1    748.1    748.1 Launch VCS
    1       0     124.0    124.0    124.0 Launch Verdi
   33       0      95.9    137.5    386.8 FE + synthesis
    1       0      20.1     20.1     20.1 Compilation Profiler (after VCSAnalyzer)
    1       0     103.5    103.5    103.5 Build Rhino Fsdb
    1       0      20.1     20.1     20.1 Compilation Profiler (after BackendEntry)
    1       0      51.9     51.9     51.9 Make optionsdb dump
    1       0      51.6     51.6     51.6 Make VCS file links
    2       0      51.7    101.8    151.9 RTL DB index + link
    1       0      51.7     51.7     51.7 Make RTL DB for Run Time
    1       0    3900.7   3900.7   3900.7 Build System
    1       0      20.1     20.1     20.1 Compilation Profiler (after ZTopBuildAnalyzer)
    1       0     587.0    587.0    587.0 Build Equipotentials
    1       0     600.2    600.2    600.2 Convert Netlist
    1       0   15629.5  15629.5  15629.5 Build zCore
    1       0    1230.4   1230.4   1230.4 Simulate Graphs
    1       0    2629.9   2629.9   2629.9 Place and Route System
    1       0     142.3    142.3    142.3 FPGA Multi Bin Predictor
    1       0      20.1     20.1     20.1 Compilation Profiler (after ZParAnalyzer)
    2       0       4.1   8428.0  16851.9 P&R
    2       0       4.1  11316.2  22628.3 P&R
    1       0     264.0    264.0    264.0 Create Timing DB
    1       0      81.6     81.6     81.6 zPertagram
    1       0    3232.8   3232.8   3232.8 Create Timing DB (SDF Mode)
    1       0      63.6     63.6     63.6 FPGA PaRs Analyzer
    1       0   11118.3  11118.3  11118.3 Create Timing DB (SDF Mode)
    1       0    1002.4   1002.4   1002.4 Create Global DB
    1       0       3.8      3.8      3.8 Run zPRD
    1       0     468.9    468.9    468.9 Post-Process Global DB
    1       0     269.4    269.4    269.4 Create Timing DB (post FPGA)
    1       0      88.3     88.3     88.3 zAudit Report
    1       0      83.1     83.1     83.1 zPertagram (post FPGA)


=== Top 5 tasks with longest grid delays

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 18:55  18:56  18:56    0:00   0:00  94.20 57.13    189.2  design_Default_RTL_GroupBundle_30_Synthesis
 18:55  18:56  18:56    0:00   0:00  95.63 57.13    199.9  design_Default_RTL_GroupBundle_0_Synthesis
 18:55  18:56  18:56    0:00   0:00  70.08 57.13    118.1  design_Default_RTL_GroupBundle_10_Synthesis
 18:55  18:56  18:56    0:00   0:00  57.24 57.13    138.6  design_Default_RTL_GroupBundle_13_Synthesis
 18:55  18:56  18:56    0:00   0:00  53.20 57.13     96.5  design_Default_RTL_GroupBundle_16_Synthesis


=== P&R Summary (by time)

                                           -- Actual timing --                    W/o grid delay
FPGA name  Win  Tasks R's L's %CPU, Grade  MiF Elapsed  %max    PARFF scheduled   Elapsed %max
---------  ---- ------------- -----------  -------------------  ----------------  --------------
U0_M0_F01  Orig    1         240.64 57.13    1    2:21 100.00%                      2:21 100.00%
U0_M0_F00  Orig    1         184.80 57.13    1    0:44  31.11%                      0:43  30.81%

Columns:
- Win: label of the winning P&R strategy.
- Tasks: number of tasks launched.
- R's: number of task re-runs.
- L's: number of PARFF tasks launched.
- %CPU: average CPU utilization.
- Grade: average host grade.
- MiF: max number of tasks being executed at the same time (Max in Flight).
- Elapsed: elapsed wall time [hh:mm].
- %max: percentage of max Elapsed time of all FPGAs.
- PARFF: the time from the start of P&R and the start of the first PARFF task.

=== Details on task group 'Synthesis' (5 longest tasks out of 33)

Sched. Startd Ended   S.dlay Duratn %CPU   Grade RSS [MB]  Task
------ ------ ------  ------ ------ ------ ----- --------  ----
 18:55  18:56  18:57    0:00   0:00  96.75 57.13    227.8  design_Default_RTL_GroupBundle_23_Synthesis
 18:55  18:56  18:56    0:00   0:00  94.20 57.13    189.2  design_Default_RTL_GroupBundle_30_Synthesis
 18:55  18:56  18:56    0:00   0:00  95.63 57.13    199.9  design_Default_RTL_GroupBundle_0_Synthesis
 18:55  18:56  18:56    0:00   0:00  92.86 57.13    151.8  design_Default_RTL_GroupBundle_31_Synthesis
 18:55  18:56  18:56    0:00   0:00  83.76 57.13    137.7  design_Default_RTL_GroupBundle_26_Synthesis

