

================================================================
== Vivado HLS Report for 'Loop_4_proc'
================================================================
* Date:           Sat Aug  1 16:46:13 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         6|          4|          4|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    557|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    212|
|Register         |        -|      -|     432|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     432|    769|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_251_p2                   |     *    |      4|  0|  20|          30|          32|
    |indvar_flatten_next_fu_262_p2     |     +    |      0|  0|  69|          62|           1|
    |p_1_rec_i_i_op_fu_325_p2          |     +    |      0|  0|  38|          31|           1|
    |r_fu_268_p2                       |     +    |      0|  0|  39|          32|           1|
    |tmp_26_i_i_fu_223_p2              |     +    |      0|  0|  39|          32|           2|
    |p_neg_i_i_fu_177_p2               |     -    |      0|  0|  39|           1|          32|
    |p_neg_t_i_i_fu_196_p2             |     -    |      0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                |    and   |      0|  0|   2|           1|           1|
    |dMapout_data_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |dMapout_data_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |dMapout_last_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |dMapout_last_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |dMapout_user_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |dMapout_user_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |dMapout_data_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |dMapout_last_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |dMapout_user_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |exitcond3_i_i7_fu_286_p2          |   icmp   |      0|  0|  18|          31|          31|
    |exitcond_flatten_fu_257_p2        |   icmp   |      0|  0|  29|          62|          62|
    |tmp_31_i_i3_fu_280_p2             |   icmp   |      0|  0|  18|          32|           1|
    |tmp_31_i_i_mid1_fu_274_p2         |   icmp   |      0|  0|  18|          32|           1|
    |tmp_32_i_i2_fu_304_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_32_i_i_mid1_fu_299_p2         |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage1_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9                   |    or    |      0|  0|   2|           1|           1|
    |dMapout_last_V_tmp_fu_309_p3      |  select  |      0|  0|   2|           1|           1|
    |dMapout_user_V_tmp_fu_291_p3      |  select  |      0|  0|   2|           1|           1|
    |i_op_assign_mid2_fu_317_p3        |  select  |      0|  0|  32|           1|          32|
    |p_rec_i_i_fu_331_p3               |  select  |      0|  0|  31|           1|           1|
    |tmp_25_i_i_fu_215_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0| 557|         437|         347|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_op_assign_phi_fu_152_p4     |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_141_p4  |   9|          2|   62|        124|
    |ap_phi_mux_p_1_rec_i_i_phi_fu_163_p4     |   9|          2|   31|         62|
    |dMap_data_stream_0_V_blk_n               |   9|          2|    1|          2|
    |dMapout_TDATA_blk_n                      |   9|          2|    1|          2|
    |dMapout_data_V_1_data_out                |   9|          2|   32|         64|
    |dMapout_data_V_1_state                   |  15|          3|    2|          6|
    |dMapout_last_V_1_data_out                |   9|          2|    1|          2|
    |dMapout_last_V_1_state                   |  15|          3|    2|          6|
    |dMapout_user_V_1_data_out                |   9|          2|    1|          2|
    |dMapout_user_V_1_state                   |  15|          3|    2|          6|
    |i_op_assign_reg_148                      |   9|          2|   32|         64|
    |indvar_flatten_reg_137                   |   9|          2|   62|        124|
    |p_1_rec_i_i_reg_159                      |   9|          2|   31|         62|
    |packets_loc_blk_n                        |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 212|         45|  296|        604|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   7|   0|    7|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |dMapout_data_V_1_payload_A              |  32|   0|   32|          0|
    |dMapout_data_V_1_payload_B              |  32|   0|   32|          0|
    |dMapout_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |dMapout_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |dMapout_data_V_1_state                  |   2|   0|    2|          0|
    |dMapout_last_V_1_payload_A              |   1|   0|    1|          0|
    |dMapout_last_V_1_payload_B              |   1|   0|    1|          0|
    |dMapout_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |dMapout_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |dMapout_last_V_1_state                  |   2|   0|    2|          0|
    |dMapout_last_V_tmp_reg_386              |   1|   0|    1|          0|
    |dMapout_user_V_1_payload_A              |   1|   0|    1|          0|
    |dMapout_user_V_1_payload_B              |   1|   0|    1|          0|
    |dMapout_user_V_1_sel_rd                 |   1|   0|    1|          0|
    |dMapout_user_V_1_sel_wr                 |   1|   0|    1|          0|
    |dMapout_user_V_1_state                  |   2|   0|    2|          0|
    |dMapout_user_V_tmp_reg_381              |   1|   0|    1|          0|
    |exitcond_flatten_reg_372                |   1|   0|    1|          0|
    |exitcond_flatten_reg_372_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_op_assign_mid2_reg_391                |  32|   0|   32|          0|
    |i_op_assign_reg_148                     |  32|   0|   32|          0|
    |indvar_flatten_next_reg_376             |  62|   0|   62|          0|
    |indvar_flatten_reg_137                  |  62|   0|   62|          0|
    |p_1_rec_i_i_reg_159                     |  31|   0|   31|          0|
    |p_rec_i_i_reg_396                       |  31|   0|   31|          0|
    |packets_loc_read_reg_349                |  32|   0|   32|          0|
    |tmp_151_reg_401                         |   8|   0|    8|          0|
    |tmp_152_reg_406                         |   8|   0|    8|          0|
    |tmp_153_reg_411                         |   8|   0|    8|          0|
    |tmp_26_i_i_reg_356                      |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 432|   0|  432|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_done                       | out |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |      Loop_4_proc     | return value |
|packets_loc_dout              |  in |   32|   ap_fifo  |      packets_loc     |    pointer   |
|packets_loc_empty_n           |  in |    1|   ap_fifo  |      packets_loc     |    pointer   |
|packets_loc_read              | out |    1|   ap_fifo  |      packets_loc     |    pointer   |
|cols_V                        |  in |   32|  ap_stable |        cols_V        |    scalar    |
|rows_V                        |  in |   32|  ap_stable |        rows_V        |    scalar    |
|dMapout_TDATA                 | out |   32|    axis    |    dMapout_data_V    |    pointer   |
|dMapout_TVALID                | out |    1|    axis    |    dMapout_data_V    |    pointer   |
|dMapout_TREADY                |  in |    1|    axis    |    dMapout_last_V    |    pointer   |
|dMapout_TLAST                 | out |    1|    axis    |    dMapout_last_V    |    pointer   |
|dMap_data_stream_0_V_dout     |  in |    8|   ap_fifo  | dMap_data_stream_0_V |    pointer   |
|dMap_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | dMap_data_stream_0_V |    pointer   |
|dMap_data_stream_0_V_read     | out |    1|   ap_fifo  | dMap_data_stream_0_V |    pointer   |
|dMapout_TUSER                 | out |    1|    axis    |    dMapout_user_V    |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	9  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%packets_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %packets_loc)"   --->   Operation 10 'read' 'packets_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%rows_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows_V)"   --->   Operation 11 'read' 'rows_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%cols_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols_V)"   --->   Operation 12 'read' 'cols_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %dMapout_last_V, i1* %dMapout_user_V, i32* %dMapout_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str4, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dMap_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %packets_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str584, i32 0, i32 0, [1 x i8]* @p_str585, [1 x i8]* @p_str586, [1 x i8]* @p_str587, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str588, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_i_i)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %packets_loc_read, i32 31)" [stereo_2020/disparity_map.cpp:232]   --->   Operation 16 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%p_neg_i_i = sub i32 0, %packets_loc_read" [stereo_2020/disparity_map.cpp:232]   --->   Operation 17 'sub' 'p_neg_i_i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_lshr_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg_i_i, i32 1, i32 31)" [stereo_2020/disparity_map.cpp:232]   --->   Operation 18 'partselect' 'p_lshr_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = zext i31 %p_lshr_i_i to i32" [stereo_2020/disparity_map.cpp:232]   --->   Operation 19 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.52ns)   --->   "%p_neg_t_i_i = sub i32 0, %tmp_s" [stereo_2020/disparity_map.cpp:232]   --->   Operation 20 'sub' 'p_neg_t_i_i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_i_i)   --->   "%p_lshr_f_i_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %packets_loc_read, i32 1, i32 31)" [stereo_2020/disparity_map.cpp:232]   --->   Operation 21 'partselect' 'p_lshr_f_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_i_i)   --->   "%tmp_67 = zext i31 %p_lshr_f_i_i to i32" [stereo_2020/disparity_map.cpp:232]   --->   Operation 22 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node tmp_26_i_i)   --->   "%tmp_25_i_i = select i1 %tmp, i32 %p_neg_t_i_i, i32 %tmp_67" [stereo_2020/disparity_map.cpp:232]   --->   Operation 23 'select' 'tmp_25_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_26_i_i = add nsw i32 %tmp_25_i_i, -1" [stereo_2020/disparity_map.cpp:232]   --->   Operation 24 'add' 'tmp_26_i_i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_68 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %cols_V_read, i32 2, i32 31)" [stereo_2020/disparity_map.cpp:221]   --->   Operation 25 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_14_cast_i_i = zext i30 %tmp_68 to i31" [stereo_2020/disparity_map.cpp:221]   --->   Operation 26 'zext' 'tmp_14_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cast = zext i32 %rows_V_read to i62"   --->   Operation 27 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cast1 = zext i30 %tmp_68 to i62" [stereo_2020/disparity_map.cpp:221]   --->   Operation 28 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (8.51ns)   --->   "%bound = mul i62 %cast1, %cast" [stereo_2020/disparity_map.cpp:221]   --->   Operation 29 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader.i.i" [stereo_2020/disparity_map.cpp:221]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.01>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i62 [ 0, %entry ], [ %indvar_flatten_next, %.preheader1491.i.i ]"   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%i_op_assign = phi i32 [ 0, %entry ], [ %i_op_assign_mid2, %.preheader1491.i.i ]" [stereo_2020/disparity_map.cpp:222]   --->   Operation 32 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_1_rec_i_i = phi i31 [ 0, %entry ], [ %p_rec_i_i, %.preheader1491.i.i ]" [stereo_2020/disparity_map.cpp:233]   --->   Operation 33 'phi' 'p_1_rec_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (2.79ns)   --->   "%exitcond_flatten = icmp eq i62 %indvar_flatten, %bound" [stereo_2020/disparity_map.cpp:221]   --->   Operation 34 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (3.46ns)   --->   "%indvar_flatten_next = add i62 %indvar_flatten, 1"   --->   Operation 35 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 3.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.preheader1491.i.i" [stereo_2020/disparity_map.cpp:221]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.55ns)   --->   "%r = add nsw i32 %i_op_assign, 1" [stereo_2020/disparity_map.cpp:221]   --->   Operation 37 'add' 'r' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.47ns)   --->   "%tmp_31_i_i_mid1 = icmp eq i32 %r, 0" [stereo_2020/disparity_map.cpp:231]   --->   Operation 38 'icmp' 'tmp_31_i_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.47ns)   --->   "%tmp_31_i_i3 = icmp eq i32 %i_op_assign, 0" [stereo_2020/disparity_map.cpp:231]   --->   Operation 39 'icmp' 'tmp_31_i_i3' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.47ns)   --->   "%exitcond3_i_i7 = icmp eq i31 %p_1_rec_i_i, %tmp_14_cast_i_i" [stereo_2020/disparity_map.cpp:222]   --->   Operation 40 'icmp' 'exitcond3_i_i7' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.99ns)   --->   "%dMapout_user_V_tmp = select i1 %exitcond3_i_i7, i1 %tmp_31_i_i_mid1, i1 %tmp_31_i_i3" [stereo_2020/disparity_map.cpp:231]   --->   Operation 41 'select' 'dMapout_user_V_tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (2.47ns)   --->   "%tmp_32_i_i_mid1 = icmp eq i32 %r, %tmp_26_i_i" [stereo_2020/disparity_map.cpp:232]   --->   Operation 42 'icmp' 'tmp_32_i_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.47ns)   --->   "%tmp_32_i_i2 = icmp eq i32 %i_op_assign, %tmp_26_i_i" [stereo_2020/disparity_map.cpp:232]   --->   Operation 43 'icmp' 'tmp_32_i_i2' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.99ns)   --->   "%dMapout_last_V_tmp = select i1 %exitcond3_i_i7, i1 %tmp_32_i_i_mid1, i1 %tmp_32_i_i2" [stereo_2020/disparity_map.cpp:232]   --->   Operation 44 'select' 'dMapout_last_V_tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.69ns)   --->   "%i_op_assign_mid2 = select i1 %exitcond3_i_i7, i32 %r, i32 %i_op_assign" [stereo_2020/disparity_map.cpp:222]   --->   Operation 45 'select' 'i_op_assign_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.52ns)   --->   "%p_1_rec_i_i_op = add i31 %p_1_rec_i_i, 1" [stereo_2020/disparity_map.cpp:233]   --->   Operation 46 'add' 'p_1_rec_i_i_op' <Predicate = (!exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.73ns)   --->   "%p_rec_i_i = select i1 %exitcond3_i_i7, i31 1, i31 %p_1_rec_i_i_op" [stereo_2020/disparity_map.cpp:233]   --->   Operation 47 'select' 'p_rec_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_127_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->stereo_2020/disparity_map.cpp:226]   --->   Operation 48 'specregionbegin' 'tmp_127_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->stereo_2020/disparity_map.cpp:226]   --->   Operation 49 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.63ns)   --->   "%tmp_151 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dMap_data_stream_0_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:226]   --->   Operation 50 'read' 'tmp_151' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_127_i_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->stereo_2020/disparity_map.cpp:226]   --->   Operation 51 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_128_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->stereo_2020/disparity_map.cpp:227]   --->   Operation 52 'specregionbegin' 'tmp_128_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->stereo_2020/disparity_map.cpp:227]   --->   Operation 53 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (3.63ns)   --->   "%tmp_152 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dMap_data_stream_0_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:227]   --->   Operation 54 'read' 'tmp_152' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_157 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_128_i_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->stereo_2020/disparity_map.cpp:227]   --->   Operation 55 'specregionend' 'empty_157' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_129_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->stereo_2020/disparity_map.cpp:228]   --->   Operation 56 'specregionbegin' 'tmp_129_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->stereo_2020/disparity_map.cpp:228]   --->   Operation 57 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (3.63ns)   --->   "%tmp_153 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dMap_data_stream_0_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:228]   --->   Operation 58 'read' 'tmp_153' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_129_i_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->stereo_2020/disparity_map.cpp:228]   --->   Operation 59 'specregionend' 'empty_158' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_130_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->stereo_2020/disparity_map.cpp:229]   --->   Operation 60 'specregionbegin' 'tmp_130_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str3) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->stereo_2020/disparity_map.cpp:229]   --->   Operation 61 'specprotocol' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (3.63ns)   --->   "%tmp_154 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dMap_data_stream_0_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->stereo_2020/disparity_map.cpp:229]   --->   Operation 62 'read' 'tmp_154' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_130_i_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->stereo_2020/disparity_map.cpp:229]   --->   Operation 63 'specregionend' 'empty_159' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_154, i8 %tmp_153, i8 %tmp_152, i8 %tmp_151)" [stereo_2020/disparity_map.cpp:229]   --->   Operation 64 'bitconcatenate' 'p_Result_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.i1P.i32P(i1* %dMapout_last_V, i1* %dMapout_user_V, i32* %dMapout_data_V, i1 %dMapout_last_V_tmp, i1 %dMapout_user_V_tmp, i32 %p_Result_s)" [stereo_2020/disparity_map.cpp:232]   --->   Operation 65 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_126_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18)" [stereo_2020/disparity_map.cpp:223]   --->   Operation 66 'specregionbegin' 'tmp_126_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [stereo_2020/disparity_map.cpp:224]   --->   Operation 67 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.i1P.i32P(i1* %dMapout_last_V, i1* %dMapout_user_V, i32* %dMapout_data_V, i1 %dMapout_last_V_tmp, i1 %dMapout_user_V_tmp, i32 %p_Result_s)" [stereo_2020/disparity_map.cpp:232]   --->   Operation 68 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%empty_160 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18, i32 %tmp_126_i_i)" [stereo_2020/disparity_map.cpp:234]   --->   Operation 69 'specregionend' 'empty_160' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [stereo_2020/disparity_map.cpp:222]   --->   Operation 70 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 71 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ packets_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ dMapout_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dMap_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dMapout_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dMapout_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
packets_loc_read    (read           ) [ 0010000000]
rows_V_read         (read           ) [ 0000000000]
cols_V_read         (read           ) [ 0000000000]
StgValue_13         (specinterface  ) [ 0000000000]
StgValue_14         (specinterface  ) [ 0000000000]
StgValue_15         (specinterface  ) [ 0000000000]
tmp                 (bitselect      ) [ 0000000000]
p_neg_i_i           (sub            ) [ 0000000000]
p_lshr_i_i          (partselect     ) [ 0000000000]
tmp_s               (zext           ) [ 0000000000]
p_neg_t_i_i         (sub            ) [ 0000000000]
p_lshr_f_i_i        (partselect     ) [ 0000000000]
tmp_67              (zext           ) [ 0000000000]
tmp_25_i_i          (select         ) [ 0000000000]
tmp_26_i_i          (add            ) [ 0001111110]
tmp_68              (partselect     ) [ 0000000000]
tmp_14_cast_i_i     (zext           ) [ 0001111110]
cast                (zext           ) [ 0000000000]
cast1               (zext           ) [ 0000000000]
bound               (mul            ) [ 0001111110]
StgValue_30         (br             ) [ 0011111110]
indvar_flatten      (phi            ) [ 0001000000]
i_op_assign         (phi            ) [ 0001000000]
p_1_rec_i_i         (phi            ) [ 0001000000]
exitcond_flatten    (icmp           ) [ 0001111110]
indvar_flatten_next (add            ) [ 0011111110]
StgValue_36         (br             ) [ 0000000000]
r                   (add            ) [ 0000000000]
tmp_31_i_i_mid1     (icmp           ) [ 0000000000]
tmp_31_i_i3         (icmp           ) [ 0000000000]
exitcond3_i_i7      (icmp           ) [ 0000000000]
dMapout_user_V_tmp  (select         ) [ 0001111110]
tmp_32_i_i_mid1     (icmp           ) [ 0000000000]
tmp_32_i_i2         (icmp           ) [ 0000000000]
dMapout_last_V_tmp  (select         ) [ 0001111110]
i_op_assign_mid2    (select         ) [ 0011111110]
p_1_rec_i_i_op      (add            ) [ 0000000000]
p_rec_i_i           (select         ) [ 0011111110]
tmp_127_i_i         (specregionbegin) [ 0000000000]
StgValue_49         (specprotocol   ) [ 0000000000]
tmp_151             (read           ) [ 0001011100]
empty               (specregionend  ) [ 0000000000]
tmp_128_i_i         (specregionbegin) [ 0000000000]
StgValue_53         (specprotocol   ) [ 0000000000]
tmp_152             (read           ) [ 0001001100]
empty_157           (specregionend  ) [ 0000000000]
tmp_129_i_i         (specregionbegin) [ 0000000000]
StgValue_57         (specprotocol   ) [ 0000000000]
tmp_153             (read           ) [ 0001000100]
empty_158           (specregionend  ) [ 0000000000]
tmp_130_i_i         (specregionbegin) [ 0000000000]
StgValue_61         (specprotocol   ) [ 0000000000]
tmp_154             (read           ) [ 0000000000]
empty_159           (specregionend  ) [ 0000000000]
p_Result_s          (bitconcatenate ) [ 0000100010]
tmp_126_i_i         (specregionbegin) [ 0000000000]
StgValue_67         (specpipeline   ) [ 0000000000]
StgValue_68         (write          ) [ 0000000000]
empty_160           (specregionend  ) [ 0000000000]
StgValue_70         (br             ) [ 0011111110]
StgValue_71         (ret            ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="packets_loc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packets_loc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rows_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dMapout_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dMapout_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dMap_data_stream_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dMap_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dMapout_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dMapout_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dMapout_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dMapout_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str584"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str585"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str586"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str587"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str588"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P.i1P.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="packets_loc_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="packets_loc_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="rows_V_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_V_read/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="cols_V_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_V_read/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_151/4 tmp_152/5 tmp_153/6 tmp_154/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="4"/>
<pin id="130" dir="0" index="5" bw="1" slack="4"/>
<pin id="131" dir="0" index="6" bw="32" slack="0"/>
<pin id="132" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_65/7 "/>
</bind>
</comp>

<comp id="137" class="1005" name="indvar_flatten_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="62" slack="1"/>
<pin id="139" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvar_flatten_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="62" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_op_assign_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_op_assign_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="p_1_rec_i_i_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="1"/>
<pin id="161" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_1_rec_i_i (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="p_1_rec_i_i_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="31" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1_rec_i_i/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="6" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="p_neg_i_i_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i_i/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_lshr_i_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="0" index="3" bw="6" slack="0"/>
<pin id="187" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_i_i/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="31" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_neg_t_i_i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="31" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t_i_i/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_lshr_f_i_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="6" slack="0"/>
<pin id="207" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_i_i/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_67_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="31" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_25_i_i_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25_i_i/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_26_i_i_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26_i_i/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_68_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="30" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="0" index="3" bw="6" slack="0"/>
<pin id="234" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_14_cast_i_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="30" slack="0"/>
<pin id="241" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast_i_i/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="cast1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="30" slack="0"/>
<pin id="249" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="bound_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="30" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="exitcond_flatten_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="62" slack="0"/>
<pin id="259" dir="0" index="1" bw="62" slack="1"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten_next_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="62" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="r_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_31_i_i_mid1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31_i_i_mid1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_31_i_i3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31_i_i3/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="exitcond3_i_i7_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="31" slack="0"/>
<pin id="288" dir="0" index="1" bw="31" slack="1"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i_i7/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="dMapout_user_V_tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dMapout_user_V_tmp/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_32_i_i_mid1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32_i_i_mid1/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_32_i_i2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32_i_i2/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="dMapout_last_V_tmp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dMapout_last_V_tmp/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="i_op_assign_mid2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="32" slack="0"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign_mid2/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_1_rec_i_i_op_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1_rec_i_i_op/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_rec_i_i_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="31" slack="0"/>
<pin id="334" dir="0" index="2" bw="31" slack="0"/>
<pin id="335" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_rec_i_i/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_Result_s_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="0" index="2" bw="8" slack="1"/>
<pin id="343" dir="0" index="3" bw="8" slack="2"/>
<pin id="344" dir="0" index="4" bw="8" slack="3"/>
<pin id="345" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="349" class="1005" name="packets_loc_read_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="packets_loc_read "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_26_i_i_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26_i_i "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_14_cast_i_i_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="31" slack="1"/>
<pin id="364" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_cast_i_i "/>
</bind>
</comp>

<comp id="367" class="1005" name="bound_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="62" slack="1"/>
<pin id="369" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="372" class="1005" name="exitcond_flatten_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="376" class="1005" name="indvar_flatten_next_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="62" slack="0"/>
<pin id="378" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="381" class="1005" name="dMapout_user_V_tmp_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="4"/>
<pin id="383" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="dMapout_user_V_tmp "/>
</bind>
</comp>

<comp id="386" class="1005" name="dMapout_last_V_tmp_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="4"/>
<pin id="388" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="dMapout_last_V_tmp "/>
</bind>
</comp>

<comp id="391" class="1005" name="i_op_assign_mid2_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_op_assign_mid2 "/>
</bind>
</comp>

<comp id="396" class="1005" name="p_rec_i_i_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="0"/>
<pin id="398" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i_i "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_151_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="3"/>
<pin id="403" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_151 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_152_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="2"/>
<pin id="408" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_152 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_153_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="1"/>
<pin id="413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_153 "/>
</bind>
</comp>

<comp id="416" class="1005" name="p_Result_s_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="86" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="133"><net_src comp="92" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="74" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="177" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="64" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="195"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="64" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="214"><net_src comp="202" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="170" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="196" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="68" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="70" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="112" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="242"><net_src comp="229" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="106" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="229" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="243" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="141" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="141" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="76" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="152" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="152" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="163" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="274" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="280" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="268" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="152" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="286" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="299" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="286" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="268" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="152" pin="4"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="163" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="78" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="286" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="78" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="325" pin="2"/><net_sink comp="331" pin=2"/></net>

<net id="346"><net_src comp="90" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="118" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="5"/><net_sink comp="124" pin=6"/></net>

<net id="352"><net_src comp="100" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="355"><net_src comp="349" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="359"><net_src comp="223" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="365"><net_src comp="239" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="370"><net_src comp="251" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="375"><net_src comp="257" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="262" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="384"><net_src comp="291" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="389"><net_src comp="309" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="394"><net_src comp="317" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="399"><net_src comp="331" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="404"><net_src comp="118" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="339" pin=4"/></net>

<net id="409"><net_src comp="118" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="339" pin=3"/></net>

<net id="414"><net_src comp="118" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="419"><net_src comp="339" pin="5"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="124" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dMapout_data_V | {8 }
	Port: dMapout_user_V | {8 }
	Port: dMapout_last_V | {8 }
 - Input state : 
	Port: Loop_4_proc : packets_loc | {1 }
	Port: Loop_4_proc : cols_V | {2 }
	Port: Loop_4_proc : rows_V | {2 }
	Port: Loop_4_proc : dMapout_data_V | {}
	Port: Loop_4_proc : dMap_data_stream_0_V | {4 5 6 7 }
	Port: Loop_4_proc : dMapout_user_V | {}
	Port: Loop_4_proc : dMapout_last_V | {}
  - Chain level:
	State 1
	State 2
		p_lshr_i_i : 1
		tmp_s : 2
		p_neg_t_i_i : 3
		tmp_67 : 1
		tmp_25_i_i : 4
		tmp_26_i_i : 5
		tmp_14_cast_i_i : 1
		cast1 : 1
		bound : 2
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_36 : 2
		r : 1
		tmp_31_i_i_mid1 : 2
		tmp_31_i_i3 : 1
		exitcond3_i_i7 : 1
		dMapout_user_V_tmp : 3
		tmp_32_i_i_mid1 : 2
		tmp_32_i_i2 : 1
		dMapout_last_V_tmp : 3
		i_op_assign_mid2 : 2
		p_1_rec_i_i_op : 1
		p_rec_i_i : 2
	State 4
		empty : 1
	State 5
		empty_157 : 1
	State 6
		empty_158 : 1
	State 7
		empty_159 : 1
		StgValue_65 : 1
	State 8
		empty_160 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_26_i_i_fu_223      |    0    |    0    |    39   |
|    add   |  indvar_flatten_next_fu_262  |    0    |    0    |    69   |
|          |           r_fu_268           |    0    |    0    |    39   |
|          |     p_1_rec_i_i_op_fu_325    |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|          |    exitcond_flatten_fu_257   |    0    |    0    |    29   |
|          |    tmp_31_i_i_mid1_fu_274    |    0    |    0    |    18   |
|   icmp   |      tmp_31_i_i3_fu_280      |    0    |    0    |    18   |
|          |     exitcond3_i_i7_fu_286    |    0    |    0    |    18   |
|          |    tmp_32_i_i_mid1_fu_299    |    0    |    0    |    18   |
|          |      tmp_32_i_i2_fu_304      |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_25_i_i_fu_215      |    0    |    0    |    32   |
|          |   dMapout_user_V_tmp_fu_291  |    0    |    0    |    2    |
|  select  |   dMapout_last_V_tmp_fu_309  |    0    |    0    |    2    |
|          |    i_op_assign_mid2_fu_317   |    0    |    0    |    32   |
|          |       p_rec_i_i_fu_331       |    0    |    0    |    31   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       p_neg_i_i_fu_177       |    0    |    0    |    39   |
|          |      p_neg_t_i_i_fu_196      |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         bound_fu_251         |    4    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          | packets_loc_read_read_fu_100 |    0    |    0    |    0    |
|   read   |    rows_V_read_read_fu_106   |    0    |    0    |    0    |
|          |    cols_V_read_read_fu_112   |    0    |    0    |    0    |
|          |        grp_read_fu_118       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_124       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          tmp_fu_170          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_lshr_i_i_fu_182      |    0    |    0    |    0    |
|partselect|      p_lshr_f_i_i_fu_202     |    0    |    0    |    0    |
|          |         tmp_68_fu_229        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_192         |    0    |    0    |    0    |
|          |         tmp_67_fu_211        |    0    |    0    |    0    |
|   zext   |    tmp_14_cast_i_i_fu_239    |    0    |    0    |    0    |
|          |          cast_fu_243         |    0    |    0    |    0    |
|          |         cast1_fu_247         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|       p_Result_s_fu_339      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   500   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       bound_reg_367       |   62   |
| dMapout_last_V_tmp_reg_386|    1   |
| dMapout_user_V_tmp_reg_381|    1   |
|  exitcond_flatten_reg_372 |    1   |
|  i_op_assign_mid2_reg_391 |   32   |
|    i_op_assign_reg_148    |   32   |
|indvar_flatten_next_reg_376|   62   |
|   indvar_flatten_reg_137  |   62   |
|    p_1_rec_i_i_reg_159    |   31   |
|     p_Result_s_reg_416    |   32   |
|     p_rec_i_i_reg_396     |   31   |
|  packets_loc_read_reg_349 |   32   |
|  tmp_14_cast_i_i_reg_362  |   31   |
|      tmp_151_reg_401      |    8   |
|      tmp_152_reg_406      |    8   |
|      tmp_153_reg_411      |    8   |
|     tmp_26_i_i_reg_356    |   32   |
+---------------------------+--------+
|           Total           |   466  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_124 |  p6  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   500  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   466  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   466  |   509  |
+-----------+--------+--------+--------+--------+
