// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/29/2022 13:36:00"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module regs (
	clk,
	rst,
	reg1_raddr_i,
	reg2_raddr_i,
	reg1_rdata_o,
	reg2_rdata_o,
	reg_waddr_i,
	reg_wdata_i,
	reg_write_en);
input 	clk;
input 	rst;
input 	[4:0] reg1_raddr_i;
input 	[4:0] reg2_raddr_i;
output 	[31:0] reg1_rdata_o;
output 	[31:0] reg2_rdata_o;
input 	[4:0] reg_waddr_i;
input 	[31:0] reg_wdata_i;
input 	reg_write_en;

// Design Ports Information
// reg1_rdata_o[0]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[2]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[3]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[5]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[6]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[7]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[8]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[9]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[10]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[11]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[12]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[13]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[14]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[16]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[17]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[18]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[19]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[20]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[21]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[22]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[23]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[24]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[25]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[26]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[27]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[28]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[29]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[30]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_rdata_o[31]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[0]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[1]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[2]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[3]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[4]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[7]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[8]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[9]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[10]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[11]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[12]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[13]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[14]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[15]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[16]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[17]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[18]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[19]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[20]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[21]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[22]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[23]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[24]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[25]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[26]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[27]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[28]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[29]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[30]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_rdata_o[31]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_raddr_i[4]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_waddr_i[4]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_write_en	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_raddr_i[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_waddr_i[0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_raddr_i[1]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_waddr_i[1]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_raddr_i[2]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_waddr_i[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1_raddr_i[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_waddr_i[3]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[1]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[2]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[3]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[4]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[6]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[8]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[9]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[10]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[11]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[12]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[13]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[14]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[15]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[16]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[17]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[18]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[19]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[20]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[21]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[22]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[23]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[24]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[25]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[26]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[27]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[28]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[29]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[30]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wdata_i[31]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_raddr_i[4]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_raddr_i[0]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_raddr_i[1]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_raddr_i[2]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2_raddr_i[3]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \reg1_raddr_i[1]~input_o ;
wire \reg1_raddr_i[0]~input_o ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \reg_wdata_i[0]~input_o ;
wire \rst~input_o ;
wire \reg_waddr_i[4]~input_o ;
wire \reg_waddr_i[0]~input_o ;
wire \reg_waddr_i[1]~input_o ;
wire \reg_write_en~input_o ;
wire \reg_waddr_i[2]~input_o ;
wire \regs[2][3]~0_combout ;
wire \reg_waddr_i[3]~input_o ;
wire \regs[2][3]~1_combout ;
wire \regs[2][0]~q ;
wire \regs[1][1]~2_combout ;
wire \regs[1][1]~3_combout ;
wire \regs[1][0]~q ;
wire \regs[3][2]~4_combout ;
wire \regs[3][2]~5_combout ;
wire \regs[3][0]~q ;
wire \reg1_rdata_o~2_combout ;
wire \reg1_raddr_i[2]~input_o ;
wire \regs[9][0]~feeder_combout ;
wire \regs[9][8]~16_combout ;
wire \regs[9][0]~q ;
wire \regs[8][0]~feeder_combout ;
wire \regs[16][22]~14_combout ;
wire \regs[8][5]~15_combout ;
wire \regs[8][0]~q ;
wire \regs[10][20]~17_combout ;
wire \regs[10][0]~q ;
wire \regs[11][19]~18_combout ;
wire \regs[11][0]~q ;
wire \reg1_rdata_o~4_combout ;
wire \reg1_raddr_i[3]~input_o ;
wire \regs[12][0]~feeder_combout ;
wire \regs[4][4]~6_combout ;
wire \regs[12][12]~19_combout ;
wire \regs[12][0]~q ;
wire \regs[13][0]~feeder_combout ;
wire \regs[5][13]~8_combout ;
wire \regs[13][12]~20_combout ;
wire \regs[13][0]~q ;
wire \regs[31][0]~12_combout ;
wire \regs[15][0]~22_combout ;
wire \regs[15][0]~q ;
wire \regs[6][24]~10_combout ;
wire \regs[14][12]~21_combout ;
wire \regs[14][0]~q ;
wire \reg1_rdata_o~5_combout ;
wire \regs[4][4]~7_combout ;
wire \regs[4][0]~q ;
wire \regs[7][26]~13_combout ;
wire \regs[7][0]~q ;
wire \regs[5][13]~9_combout ;
wire \regs[5][0]~q ;
wire \regs[6][24]~11_combout ;
wire \regs[6][0]~q ;
wire \reg1_rdata_o~3_combout ;
wire \reg1_rdata_o~6_combout ;
wire \reg1_raddr_i[4]~input_o ;
wire \reg1_rdata_o~0_combout ;
wire \always0~1_combout ;
wire \always0~0_combout ;
wire \reg1_rdata_o~1_combout ;
wire \reg1_rdata_o~7_combout ;
wire \reg1_rdata_o~13_combout ;
wire \regs[18][25]~31_combout ;
wire \regs[18][0]~q ;
wire \regs[30][8]~34_combout ;
wire \regs[30][0]~q ;
wire \regs[26][21]~33_combout ;
wire \regs[26][0]~q ;
wire \regs[22][5]~32_combout ;
wire \regs[22][0]~q ;
wire \reg1_rdata_o~10_combout ;
wire \regs[17][0]~feeder_combout ;
wire \regs[17][14]~27_combout ;
wire \regs[17][0]~q ;
wire \regs[29][21]~30_combout ;
wire \regs[29][0]~q ;
wire \regs[25][21]~29_combout ;
wire \regs[25][0]~q ;
wire \regs[21][18]~28_combout ;
wire \regs[21][0]~q ;
wire \reg1_rdata_o~9_combout ;
wire \regs[16][0]~feeder_combout ;
wire \regs[16][22]~23_combout ;
wire \regs[16][0]~q ;
wire \regs[20][0]~feeder_combout ;
wire \regs[20][22]~24_combout ;
wire \regs[20][0]~q ;
wire \regs[24][21]~25_combout ;
wire \regs[24][0]~q ;
wire \regs[28][21]~26_combout ;
wire \regs[28][0]~q ;
wire \reg1_rdata_o~8_combout ;
wire \regs[19][0]~feeder_combout ;
wire \regs[19][16]~35_combout ;
wire \regs[19][0]~q ;
wire \regs[31][0]~38_combout ;
wire \regs[31][0]~q ;
wire \regs[27][21]~37_combout ;
wire \regs[27][0]~q ;
wire \regs[23][12]~36_combout ;
wire \regs[23][0]~q ;
wire \reg1_rdata_o~11_combout ;
wire \reg1_rdata_o~12_combout ;
wire \reg1_rdata_o~14_combout ;
wire \reg_wdata_i[1]~input_o ;
wire \regs[19][1]~q ;
wire \regs[31][1]~q ;
wire \regs[27][1]~q ;
wire \regs[23][1]~q ;
wire \reg1_rdata_o~23_combout ;
wire \regs[29][1]~q ;
wire \regs[21][1]~q ;
wire \regs[25][1]~q ;
wire \regs[17][1]~feeder_combout ;
wire \regs[17][1]~q ;
wire \reg1_rdata_o~21_combout ;
wire \regs[30][1]~q ;
wire \regs[22][1]~q ;
wire \regs[18][1]~q ;
wire \regs[26][1]~q ;
wire \reg1_rdata_o~22_combout ;
wire \regs[28][1]~q ;
wire \regs[20][1]~feeder_combout ;
wire \regs[20][1]~q ;
wire \regs[16][1]~feeder_combout ;
wire \regs[16][1]~q ;
wire \regs[24][1]~q ;
wire \reg1_rdata_o~20_combout ;
wire \reg1_rdata_o~24_combout ;
wire \regs[3][1]~q ;
wire \regs[1][1]~q ;
wire \regs[2][1]~q ;
wire \reg1_rdata_o~15_combout ;
wire \regs[15][1]~q ;
wire \regs[12][1]~q ;
wire \regs[14][1]~q ;
wire \regs[13][1]~q ;
wire \reg1_rdata_o~18_combout ;
wire \regs[11][1]~q ;
wire \regs[8][1]~feeder_combout ;
wire \regs[8][1]~q ;
wire \regs[10][1]~q ;
wire \regs[9][1]~feeder_combout ;
wire \regs[9][1]~q ;
wire \reg1_rdata_o~17_combout ;
wire \regs[7][1]~q ;
wire \regs[4][1]~q ;
wire \regs[5][1]~feeder_combout ;
wire \regs[5][1]~q ;
wire \regs[6][1]~q ;
wire \reg1_rdata_o~16_combout ;
wire \reg1_rdata_o~19_combout ;
wire \reg1_rdata_o~25_combout ;
wire \reg_wdata_i[2]~input_o ;
wire \regs[21][2]~feeder_combout ;
wire \regs[21][2]~q ;
wire \regs[29][2]~q ;
wire \regs[17][2]~feeder_combout ;
wire \regs[17][2]~q ;
wire \regs[25][2]~q ;
wire \reg1_rdata_o~32_combout ;
wire \regs[23][2]~feeder_combout ;
wire \regs[23][2]~q ;
wire \regs[19][2]~q ;
wire \regs[31][2]~q ;
wire \regs[27][2]~q ;
wire \reg1_rdata_o~34_combout ;
wire \regs[22][2]~feeder_combout ;
wire \regs[22][2]~q ;
wire \regs[30][2]~q ;
wire \regs[26][2]~q ;
wire \regs[18][2]~feeder_combout ;
wire \regs[18][2]~q ;
wire \reg1_rdata_o~33_combout ;
wire \regs[28][2]~q ;
wire \regs[20][2]~feeder_combout ;
wire \regs[20][2]~q ;
wire \regs[24][2]~q ;
wire \regs[16][2]~feeder_combout ;
wire \regs[16][2]~q ;
wire \reg1_rdata_o~31_combout ;
wire \reg1_rdata_o~35_combout ;
wire \regs[13][2]~q ;
wire \regs[15][2]~q ;
wire \regs[14][2]~q ;
wire \regs[12][2]~feeder_combout ;
wire \regs[12][2]~q ;
wire \reg1_rdata_o~29_combout ;
wire \regs[3][2]~q ;
wire \regs[1][2]~q ;
wire \regs[2][2]~q ;
wire \reg1_rdata_o~26_combout ;
wire \regs[7][2]~q ;
wire \regs[4][2]~q ;
wire \regs[6][2]~q ;
wire \regs[5][2]~q ;
wire \reg1_rdata_o~27_combout ;
wire \regs[11][2]~q ;
wire \regs[8][2]~q ;
wire \regs[9][2]~q ;
wire \regs[10][2]~q ;
wire \reg1_rdata_o~28_combout ;
wire \reg1_rdata_o~30_combout ;
wire \reg1_rdata_o~36_combout ;
wire \reg_wdata_i[3]~input_o ;
wire \regs[9][3]~feeder_combout ;
wire \regs[9][3]~q ;
wire \regs[11][3]~q ;
wire \regs[8][3]~feeder_combout ;
wire \regs[8][3]~q ;
wire \regs[10][3]~q ;
wire \reg1_rdata_o~39_combout ;
wire \regs[3][3]~q ;
wire \regs[1][3]~q ;
wire \regs[2][3]~q ;
wire \reg1_rdata_o~37_combout ;
wire \regs[5][3]~feeder_combout ;
wire \regs[5][3]~q ;
wire \regs[7][3]~q ;
wire \regs[6][3]~q ;
wire \regs[4][3]~feeder_combout ;
wire \regs[4][3]~q ;
wire \reg1_rdata_o~38_combout ;
wire \regs[15][3]~q ;
wire \regs[13][3]~q ;
wire \regs[12][3]~feeder_combout ;
wire \regs[12][3]~q ;
wire \regs[14][3]~q ;
wire \reg1_rdata_o~40_combout ;
wire \reg1_rdata_o~41_combout ;
wire \regs[30][3]~q ;
wire \regs[22][3]~feeder_combout ;
wire \regs[22][3]~q ;
wire \regs[18][3]~q ;
wire \regs[26][3]~q ;
wire \reg1_rdata_o~44_combout ;
wire \regs[16][3]~feeder_combout ;
wire \regs[16][3]~q ;
wire \regs[20][3]~q ;
wire \regs[28][3]~q ;
wire \regs[24][3]~q ;
wire \reg1_rdata_o~42_combout ;
wire \regs[19][3]~feeder_combout ;
wire \regs[19][3]~q ;
wire \regs[31][3]~q ;
wire \regs[23][3]~q ;
wire \regs[27][3]~q ;
wire \reg1_rdata_o~45_combout ;
wire \regs[17][3]~q ;
wire \regs[21][3]~feeder_combout ;
wire \regs[21][3]~q ;
wire \regs[29][3]~q ;
wire \regs[25][3]~q ;
wire \reg1_rdata_o~43_combout ;
wire \reg1_rdata_o~46_combout ;
wire \reg1_rdata_o~47_combout ;
wire \reg_wdata_i[4]~input_o ;
wire \regs[9][4]~feeder_combout ;
wire \regs[9][4]~q ;
wire \regs[11][4]~q ;
wire \regs[10][4]~q ;
wire \regs[8][4]~q ;
wire \reg1_rdata_o~50_combout ;
wire \regs[7][4]~q ;
wire \regs[4][4]~feeder_combout ;
wire \regs[4][4]~q ;
wire \regs[5][4]~feeder_combout ;
wire \regs[5][4]~q ;
wire \regs[6][4]~q ;
wire \reg1_rdata_o~49_combout ;
wire \regs[15][4]~q ;
wire \regs[12][4]~feeder_combout ;
wire \regs[12][4]~q ;
wire \regs[14][4]~q ;
wire \regs[13][4]~q ;
wire \reg1_rdata_o~51_combout ;
wire \regs[3][4]~q ;
wire \regs[1][4]~q ;
wire \regs[2][4]~q ;
wire \reg1_rdata_o~48_combout ;
wire \reg1_rdata_o~52_combout ;
wire \regs[16][4]~q ;
wire \regs[28][4]~q ;
wire \regs[24][4]~q ;
wire \regs[20][4]~q ;
wire \reg1_rdata_o~53_combout ;
wire \regs[18][4]~feeder_combout ;
wire \regs[18][4]~q ;
wire \regs[22][4]~feeder_combout ;
wire \regs[22][4]~q ;
wire \regs[26][4]~q ;
wire \regs[30][4]~q ;
wire \reg1_rdata_o~55_combout ;
wire \regs[29][4]~q ;
wire \regs[21][4]~feeder_combout ;
wire \regs[21][4]~q ;
wire \regs[17][4]~feeder_combout ;
wire \regs[17][4]~q ;
wire \regs[25][4]~q ;
wire \reg1_rdata_o~54_combout ;
wire \regs[23][4]~q ;
wire \regs[31][4]~q ;
wire \regs[27][4]~q ;
wire \regs[19][4]~q ;
wire \reg1_rdata_o~56_combout ;
wire \reg1_rdata_o~57_combout ;
wire \reg1_rdata_o~58_combout ;
wire \reg_wdata_i[5]~input_o ;
wire \regs[18][5]~q ;
wire \regs[30][5]~q ;
wire \regs[26][5]~q ;
wire \regs[22][5]~q ;
wire \reg1_rdata_o~66_combout ;
wire \regs[31][5]~q ;
wire \regs[19][5]~q ;
wire \regs[23][5]~q ;
wire \regs[27][5]~q ;
wire \reg1_rdata_o~67_combout ;
wire \regs[21][5]~feeder_combout ;
wire \regs[21][5]~q ;
wire \regs[17][5]~q ;
wire \regs[29][5]~q ;
wire \regs[25][5]~q ;
wire \reg1_rdata_o~65_combout ;
wire \regs[28][5]~q ;
wire \regs[20][5]~feeder_combout ;
wire \regs[20][5]~q ;
wire \regs[16][5]~feeder_combout ;
wire \regs[16][5]~q ;
wire \regs[24][5]~q ;
wire \reg1_rdata_o~64_combout ;
wire \reg1_rdata_o~68_combout ;
wire \regs[9][5]~feeder_combout ;
wire \regs[9][5]~q ;
wire \regs[8][5]~q ;
wire \regs[10][5]~q ;
wire \regs[11][5]~q ;
wire \reg1_rdata_o~61_combout ;
wire \regs[12][5]~q ;
wire \regs[15][5]~q ;
wire \regs[14][5]~q ;
wire \regs[13][5]~feeder_combout ;
wire \regs[13][5]~q ;
wire \reg1_rdata_o~62_combout ;
wire \regs[5][5]~feeder_combout ;
wire \regs[5][5]~q ;
wire \regs[7][5]~q ;
wire \regs[6][5]~q ;
wire \regs[4][5]~q ;
wire \reg1_rdata_o~60_combout ;
wire \regs[3][5]~q ;
wire \regs[1][5]~q ;
wire \regs[2][5]~q ;
wire \reg1_rdata_o~59_combout ;
wire \reg1_rdata_o~63_combout ;
wire \reg1_rdata_o~69_combout ;
wire \reg_wdata_i[6]~input_o ;
wire \regs[28][6]~q ;
wire \regs[20][6]~feeder_combout ;
wire \regs[20][6]~q ;
wire \regs[24][6]~q ;
wire \regs[16][6]~q ;
wire \reg1_rdata_o~75_combout ;
wire \regs[22][6]~q ;
wire \regs[18][6]~feeder_combout ;
wire \regs[18][6]~q ;
wire \regs[26][6]~q ;
wire \regs[30][6]~q ;
wire \reg1_rdata_o~77_combout ;
wire \regs[21][6]~q ;
wire \regs[17][6]~feeder_combout ;
wire \regs[17][6]~q ;
wire \regs[29][6]~q ;
wire \regs[25][6]~q ;
wire \reg1_rdata_o~76_combout ;
wire \regs[31][6]~q ;
wire \regs[19][6]~q ;
wire \regs[23][6]~q ;
wire \regs[27][6]~q ;
wire \reg1_rdata_o~78_combout ;
wire \reg1_rdata_o~79_combout ;
wire \regs[9][6]~feeder_combout ;
wire \regs[9][6]~q ;
wire \regs[8][6]~feeder_combout ;
wire \regs[8][6]~q ;
wire \regs[10][6]~q ;
wire \regs[11][6]~q ;
wire \reg1_rdata_o~72_combout ;
wire \regs[7][6]~q ;
wire \regs[4][6]~q ;
wire \regs[6][6]~q ;
wire \regs[5][6]~q ;
wire \reg1_rdata_o~71_combout ;
wire \regs[15][6]~q ;
wire \regs[12][6]~q ;
wire \regs[14][6]~q ;
wire \regs[13][6]~q ;
wire \reg1_rdata_o~73_combout ;
wire \regs[3][6]~q ;
wire \regs[1][6]~q ;
wire \regs[2][6]~feeder_combout ;
wire \regs[2][6]~q ;
wire \reg1_rdata_o~70_combout ;
wire \reg1_rdata_o~74_combout ;
wire \reg1_rdata_o~80_combout ;
wire \reg_wdata_i[7]~input_o ;
wire \regs[18][7]~q ;
wire \regs[30][7]~q ;
wire \regs[26][7]~q ;
wire \regs[22][7]~q ;
wire \reg1_rdata_o~88_combout ;
wire \regs[19][7]~feeder_combout ;
wire \regs[19][7]~q ;
wire \regs[23][7]~q ;
wire \regs[27][7]~q ;
wire \regs[31][7]~q ;
wire \reg1_rdata_o~89_combout ;
wire \regs[16][7]~feeder_combout ;
wire \regs[16][7]~q ;
wire \regs[20][7]~q ;
wire \regs[24][7]~q ;
wire \regs[28][7]~q ;
wire \reg1_rdata_o~86_combout ;
wire \regs[21][7]~feeder_combout ;
wire \regs[21][7]~q ;
wire \regs[29][7]~q ;
wire \regs[25][7]~q ;
wire \regs[17][7]~q ;
wire \reg1_rdata_o~87_combout ;
wire \reg1_rdata_o~90_combout ;
wire \regs[3][7]~q ;
wire \regs[1][7]~q ;
wire \regs[2][7]~q ;
wire \reg1_rdata_o~81_combout ;
wire \regs[5][7]~q ;
wire \regs[4][7]~q ;
wire \regs[6][7]~q ;
wire \regs[7][7]~q ;
wire \reg1_rdata_o~82_combout ;
wire \regs[12][7]~q ;
wire \regs[13][7]~q ;
wire \regs[14][7]~q ;
wire \regs[15][7]~q ;
wire \reg1_rdata_o~84_combout ;
wire \regs[8][7]~feeder_combout ;
wire \regs[8][7]~q ;
wire \regs[11][7]~q ;
wire \regs[10][7]~q ;
wire \regs[9][7]~q ;
wire \reg1_rdata_o~83_combout ;
wire \reg1_rdata_o~85_combout ;
wire \reg1_rdata_o~91_combout ;
wire \reg_wdata_i[8]~input_o ;
wire \regs[13][8]~feeder_combout ;
wire \regs[13][8]~q ;
wire \regs[15][8]~q ;
wire \regs[14][8]~q ;
wire \regs[12][8]~feeder_combout ;
wire \regs[12][8]~q ;
wire \reg1_rdata_o~95_combout ;
wire \regs[3][8]~q ;
wire \regs[2][8]~q ;
wire \regs[1][8]~q ;
wire \reg1_rdata_o~92_combout ;
wire \regs[9][8]~feeder_combout ;
wire \regs[9][8]~q ;
wire \regs[8][8]~q ;
wire \regs[10][8]~q ;
wire \regs[11][8]~q ;
wire \reg1_rdata_o~94_combout ;
wire \regs[7][8]~q ;
wire \regs[5][8]~q ;
wire \regs[6][8]~q ;
wire \regs[4][8]~feeder_combout ;
wire \regs[4][8]~q ;
wire \reg1_rdata_o~93_combout ;
wire \reg1_rdata_o~96_combout ;
wire \regs[20][8]~q ;
wire \regs[28][8]~q ;
wire \regs[16][8]~q ;
wire \regs[24][8]~q ;
wire \reg1_rdata_o~97_combout ;
wire \regs[23][8]~feeder_combout ;
wire \regs[23][8]~q ;
wire \regs[31][8]~q ;
wire \regs[27][8]~q ;
wire \regs[19][8]~feeder_combout ;
wire \regs[19][8]~q ;
wire \reg1_rdata_o~100_combout ;
wire \regs[18][8]~feeder_combout ;
wire \regs[18][8]~q ;
wire \regs[30][8]~q ;
wire \regs[26][8]~q ;
wire \regs[22][8]~q ;
wire \reg1_rdata_o~99_combout ;
wire \regs[17][8]~feeder_combout ;
wire \regs[17][8]~q ;
wire \regs[29][8]~q ;
wire \regs[25][8]~q ;
wire \regs[21][8]~feeder_combout ;
wire \regs[21][8]~q ;
wire \reg1_rdata_o~98_combout ;
wire \reg1_rdata_o~101_combout ;
wire \reg1_rdata_o~102_combout ;
wire \reg_wdata_i[9]~input_o ;
wire \regs[7][9]~q ;
wire \regs[5][9]~feeder_combout ;
wire \regs[5][9]~q ;
wire \regs[6][9]~q ;
wire \regs[4][9]~feeder_combout ;
wire \regs[4][9]~q ;
wire \reg1_rdata_o~104_combout ;
wire \regs[3][9]~q ;
wire \regs[1][9]~q ;
wire \regs[2][9]~q ;
wire \reg1_rdata_o~103_combout ;
wire \regs[9][9]~feeder_combout ;
wire \regs[9][9]~q ;
wire \regs[8][9]~q ;
wire \regs[11][9]~q ;
wire \regs[10][9]~q ;
wire \reg1_rdata_o~105_combout ;
wire \regs[13][9]~feeder_combout ;
wire \regs[13][9]~q ;
wire \regs[12][9]~q ;
wire \regs[14][9]~q ;
wire \regs[15][9]~q ;
wire \reg1_rdata_o~106_combout ;
wire \reg1_rdata_o~107_combout ;
wire \regs[21][9]~q ;
wire \regs[17][9]~q ;
wire \regs[25][9]~q ;
wire \regs[29][9]~q ;
wire \reg1_rdata_o~109_combout ;
wire \regs[31][9]~q ;
wire \regs[23][9]~q ;
wire \regs[27][9]~q ;
wire \regs[19][9]~feeder_combout ;
wire \regs[19][9]~q ;
wire \reg1_rdata_o~111_combout ;
wire \regs[30][9]~q ;
wire \regs[18][9]~q ;
wire \regs[26][9]~q ;
wire \regs[22][9]~q ;
wire \reg1_rdata_o~110_combout ;
wire \regs[28][9]~q ;
wire \regs[20][9]~feeder_combout ;
wire \regs[20][9]~q ;
wire \regs[16][9]~feeder_combout ;
wire \regs[16][9]~q ;
wire \regs[24][9]~q ;
wire \reg1_rdata_o~108_combout ;
wire \reg1_rdata_o~112_combout ;
wire \reg1_rdata_o~113_combout ;
wire \reg_wdata_i[10]~input_o ;
wire \regs[21][10]~q ;
wire \regs[29][10]~q ;
wire \regs[25][10]~q ;
wire \regs[17][10]~feeder_combout ;
wire \regs[17][10]~q ;
wire \reg1_rdata_o~120_combout ;
wire \regs[28][10]~q ;
wire \regs[16][10]~q ;
wire \regs[24][10]~q ;
wire \regs[20][10]~q ;
wire \reg1_rdata_o~119_combout ;
wire \regs[19][10]~q ;
wire \regs[23][10]~feeder_combout ;
wire \regs[23][10]~q ;
wire \regs[27][10]~q ;
wire \regs[31][10]~q ;
wire \reg1_rdata_o~122_combout ;
wire \regs[18][10]~q ;
wire \regs[30][10]~q ;
wire \regs[22][10]~q ;
wire \regs[26][10]~q ;
wire \reg1_rdata_o~121_combout ;
wire \reg1_rdata_o~123_combout ;
wire \regs[11][10]~q ;
wire \regs[8][10]~q ;
wire \regs[10][10]~q ;
wire \regs[9][10]~feeder_combout ;
wire \regs[9][10]~q ;
wire \reg1_rdata_o~116_combout ;
wire \regs[5][10]~feeder_combout ;
wire \regs[5][10]~q ;
wire \regs[7][10]~q ;
wire \regs[6][10]~q ;
wire \regs[4][10]~q ;
wire \reg1_rdata_o~115_combout ;
wire \regs[15][10]~q ;
wire \regs[13][10]~q ;
wire \regs[12][10]~q ;
wire \regs[14][10]~q ;
wire \reg1_rdata_o~117_combout ;
wire \regs[2][10]~feeder_combout ;
wire \regs[2][10]~q ;
wire \regs[1][10]~q ;
wire \regs[3][10]~q ;
wire \reg1_rdata_o~114_combout ;
wire \reg1_rdata_o~118_combout ;
wire \reg1_rdata_o~124_combout ;
wire \reg_wdata_i[11]~input_o ;
wire \regs[5][11]~q ;
wire \regs[7][11]~q ;
wire \regs[6][11]~q ;
wire \regs[4][11]~q ;
wire \reg1_rdata_o~126_combout ;
wire \regs[11][11]~q ;
wire \regs[8][11]~q ;
wire \regs[10][11]~q ;
wire \regs[9][11]~feeder_combout ;
wire \regs[9][11]~q ;
wire \reg1_rdata_o~127_combout ;
wire \regs[12][11]~q ;
wire \regs[15][11]~q ;
wire \regs[14][11]~q ;
wire \regs[13][11]~q ;
wire \reg1_rdata_o~128_combout ;
wire \regs[3][11]~q ;
wire \regs[1][11]~q ;
wire \regs[2][11]~q ;
wire \reg1_rdata_o~125_combout ;
wire \reg1_rdata_o~129_combout ;
wire \regs[16][11]~q ;
wire \regs[28][11]~q ;
wire \regs[24][11]~q ;
wire \regs[20][11]~feeder_combout ;
wire \regs[20][11]~q ;
wire \reg1_rdata_o~130_combout ;
wire \regs[17][11]~q ;
wire \regs[21][11]~feeder_combout ;
wire \regs[21][11]~q ;
wire \regs[25][11]~q ;
wire \regs[29][11]~q ;
wire \reg1_rdata_o~131_combout ;
wire \regs[23][11]~q ;
wire \regs[31][11]~q ;
wire \regs[27][11]~q ;
wire \regs[19][11]~feeder_combout ;
wire \regs[19][11]~q ;
wire \reg1_rdata_o~133_combout ;
wire \regs[18][11]~q ;
wire \regs[22][11]~q ;
wire \regs[30][11]~q ;
wire \regs[26][11]~q ;
wire \reg1_rdata_o~132_combout ;
wire \reg1_rdata_o~134_combout ;
wire \reg1_rdata_o~135_combout ;
wire \reg_wdata_i[12]~input_o ;
wire \regs[19][12]~feeder_combout ;
wire \regs[19][12]~q ;
wire \regs[23][12]~q ;
wire \regs[27][12]~q ;
wire \regs[31][12]~q ;
wire \reg1_rdata_o~144_combout ;
wire \regs[22][12]~q ;
wire \regs[18][12]~q ;
wire \regs[30][12]~q ;
wire \regs[26][12]~q ;
wire \reg1_rdata_o~143_combout ;
wire \regs[17][12]~feeder_combout ;
wire \regs[17][12]~q ;
wire \regs[21][12]~q ;
wire \regs[29][12]~q ;
wire \regs[25][12]~q ;
wire \reg1_rdata_o~142_combout ;
wire \regs[16][12]~q ;
wire \regs[28][12]~q ;
wire \regs[24][12]~q ;
wire \regs[20][12]~feeder_combout ;
wire \regs[20][12]~q ;
wire \reg1_rdata_o~141_combout ;
wire \reg1_rdata_o~145_combout ;
wire \regs[2][12]~feeder_combout ;
wire \regs[2][12]~q ;
wire \regs[1][12]~q ;
wire \regs[3][12]~q ;
wire \reg1_rdata_o~136_combout ;
wire \regs[5][12]~feeder_combout ;
wire \regs[5][12]~q ;
wire \regs[7][12]~q ;
wire \regs[4][12]~feeder_combout ;
wire \regs[4][12]~q ;
wire \regs[6][12]~q ;
wire \reg1_rdata_o~137_combout ;
wire \regs[12][12]~feeder_combout ;
wire \regs[12][12]~q ;
wire \regs[13][12]~feeder_combout ;
wire \regs[13][12]~q ;
wire \regs[14][12]~q ;
wire \regs[15][12]~q ;
wire \reg1_rdata_o~139_combout ;
wire \regs[9][12]~feeder_combout ;
wire \regs[9][12]~q ;
wire \regs[11][12]~q ;
wire \regs[10][12]~q ;
wire \regs[8][12]~q ;
wire \reg1_rdata_o~138_combout ;
wire \reg1_rdata_o~140_combout ;
wire \reg1_rdata_o~146_combout ;
wire \reg_wdata_i[13]~input_o ;
wire \regs[7][13]~q ;
wire \regs[4][13]~q ;
wire \regs[6][13]~q ;
wire \regs[5][13]~feeder_combout ;
wire \regs[5][13]~q ;
wire \reg1_rdata_o~148_combout ;
wire \regs[2][13]~feeder_combout ;
wire \regs[2][13]~q ;
wire \regs[1][13]~q ;
wire \regs[3][13]~q ;
wire \reg1_rdata_o~147_combout ;
wire \regs[8][13]~q ;
wire \regs[9][13]~feeder_combout ;
wire \regs[9][13]~q ;
wire \regs[11][13]~q ;
wire \regs[10][13]~q ;
wire \reg1_rdata_o~149_combout ;
wire \regs[15][13]~q ;
wire \regs[12][13]~feeder_combout ;
wire \regs[12][13]~q ;
wire \regs[13][13]~q ;
wire \regs[14][13]~q ;
wire \reg1_rdata_o~150_combout ;
wire \reg1_rdata_o~151_combout ;
wire \regs[23][13]~q ;
wire \regs[31][13]~q ;
wire \regs[27][13]~q ;
wire \regs[19][13]~feeder_combout ;
wire \regs[19][13]~q ;
wire \reg1_rdata_o~155_combout ;
wire \regs[28][13]~q ;
wire \regs[16][13]~feeder_combout ;
wire \regs[16][13]~q ;
wire \regs[20][13]~q ;
wire \regs[24][13]~q ;
wire \reg1_rdata_o~152_combout ;
wire \regs[21][13]~q ;
wire \regs[29][13]~q ;
wire \regs[25][13]~q ;
wire \regs[17][13]~q ;
wire \reg1_rdata_o~153_combout ;
wire \regs[22][13]~q ;
wire \regs[30][13]~q ;
wire \regs[26][13]~q ;
wire \regs[18][13]~q ;
wire \reg1_rdata_o~154_combout ;
wire \reg1_rdata_o~156_combout ;
wire \reg1_rdata_o~157_combout ;
wire \reg_wdata_i[14]~input_o ;
wire \regs[12][14]~feeder_combout ;
wire \regs[12][14]~q ;
wire \regs[15][14]~q ;
wire \regs[14][14]~q ;
wire \regs[13][14]~feeder_combout ;
wire \regs[13][14]~q ;
wire \reg1_rdata_o~161_combout ;
wire \regs[3][14]~q ;
wire \regs[1][14]~q ;
wire \regs[2][14]~feeder_combout ;
wire \regs[2][14]~q ;
wire \reg1_rdata_o~158_combout ;
wire \regs[4][14]~q ;
wire \regs[5][14]~q ;
wire \regs[7][14]~q ;
wire \regs[6][14]~q ;
wire \reg1_rdata_o~159_combout ;
wire \regs[11][14]~q ;
wire \regs[9][14]~q ;
wire \regs[10][14]~q ;
wire \regs[8][14]~feeder_combout ;
wire \regs[8][14]~q ;
wire \reg1_rdata_o~160_combout ;
wire \reg1_rdata_o~162_combout ;
wire \regs[28][14]~q ;
wire \regs[20][14]~feeder_combout ;
wire \regs[20][14]~q ;
wire \regs[24][14]~q ;
wire \regs[16][14]~q ;
wire \reg1_rdata_o~163_combout ;
wire \regs[17][14]~q ;
wire \regs[29][14]~q ;
wire \regs[25][14]~q ;
wire \regs[21][14]~q ;
wire \reg1_rdata_o~164_combout ;
wire \regs[30][14]~q ;
wire \regs[18][14]~feeder_combout ;
wire \regs[18][14]~q ;
wire \regs[26][14]~q ;
wire \regs[22][14]~feeder_combout ;
wire \regs[22][14]~q ;
wire \reg1_rdata_o~165_combout ;
wire \regs[19][14]~feeder_combout ;
wire \regs[19][14]~q ;
wire \regs[23][14]~feeder_combout ;
wire \regs[23][14]~q ;
wire \regs[27][14]~q ;
wire \regs[31][14]~q ;
wire \reg1_rdata_o~166_combout ;
wire \reg1_rdata_o~167_combout ;
wire \reg1_rdata_o~168_combout ;
wire \reg_wdata_i[15]~input_o ;
wire \regs[20][15]~q ;
wire \regs[28][15]~q ;
wire \regs[24][15]~q ;
wire \regs[16][15]~feeder_combout ;
wire \regs[16][15]~q ;
wire \reg1_rdata_o~174_combout ;
wire \regs[18][15]~q ;
wire \regs[22][15]~q ;
wire \regs[26][15]~q ;
wire \regs[30][15]~q ;
wire \reg1_rdata_o~176_combout ;
wire \regs[21][15]~q ;
wire \regs[17][15]~q ;
wire \regs[25][15]~q ;
wire \regs[29][15]~q ;
wire \reg1_rdata_o~175_combout ;
wire \regs[23][15]~feeder_combout ;
wire \regs[23][15]~q ;
wire \regs[19][15]~feeder_combout ;
wire \regs[19][15]~q ;
wire \regs[27][15]~q ;
wire \regs[31][15]~q ;
wire \reg1_rdata_o~177_combout ;
wire \reg1_rdata_o~178_combout ;
wire \regs[7][15]~q ;
wire \regs[4][15]~q ;
wire \regs[6][15]~q ;
wire \regs[5][15]~q ;
wire \reg1_rdata_o~170_combout ;
wire \regs[2][15]~q ;
wire \regs[1][15]~q ;
wire \regs[3][15]~q ;
wire \reg1_rdata_o~169_combout ;
wire \regs[13][15]~q ;
wire \regs[12][15]~q ;
wire \regs[14][15]~q ;
wire \regs[15][15]~q ;
wire \reg1_rdata_o~172_combout ;
wire \regs[9][15]~feeder_combout ;
wire \regs[9][15]~q ;
wire \regs[8][15]~q ;
wire \regs[10][15]~q ;
wire \regs[11][15]~q ;
wire \reg1_rdata_o~171_combout ;
wire \reg1_rdata_o~173_combout ;
wire \reg1_rdata_o~179_combout ;
wire \reg_wdata_i[16]~input_o ;
wire \regs[7][16]~q ;
wire \regs[4][16]~feeder_combout ;
wire \regs[4][16]~q ;
wire \regs[6][16]~q ;
wire \regs[5][16]~q ;
wire \reg1_rdata_o~181_combout ;
wire \regs[12][16]~feeder_combout ;
wire \regs[12][16]~q ;
wire \regs[13][16]~q ;
wire \regs[14][16]~q ;
wire \regs[15][16]~q ;
wire \reg1_rdata_o~183_combout ;
wire \regs[11][16]~q ;
wire \regs[9][16]~feeder_combout ;
wire \regs[9][16]~q ;
wire \regs[8][16]~feeder_combout ;
wire \regs[8][16]~q ;
wire \regs[10][16]~q ;
wire \reg1_rdata_o~182_combout ;
wire \regs[3][16]~q ;
wire \regs[1][16]~q ;
wire \regs[2][16]~q ;
wire \reg1_rdata_o~180_combout ;
wire \reg1_rdata_o~184_combout ;
wire \regs[20][16]~q ;
wire \regs[16][16]~feeder_combout ;
wire \regs[16][16]~q ;
wire \regs[28][16]~q ;
wire \regs[24][16]~q ;
wire \reg1_rdata_o~185_combout ;
wire \regs[29][16]~q ;
wire \regs[21][16]~q ;
wire \regs[25][16]~q ;
wire \regs[17][16]~feeder_combout ;
wire \regs[17][16]~q ;
wire \reg1_rdata_o~186_combout ;
wire \regs[19][16]~feeder_combout ;
wire \regs[19][16]~q ;
wire \regs[31][16]~q ;
wire \regs[27][16]~q ;
wire \regs[23][16]~q ;
wire \reg1_rdata_o~188_combout ;
wire \regs[22][16]~feeder_combout ;
wire \regs[22][16]~q ;
wire \regs[30][16]~q ;
wire \regs[18][16]~q ;
wire \regs[26][16]~q ;
wire \reg1_rdata_o~187_combout ;
wire \reg1_rdata_o~189_combout ;
wire \reg1_rdata_o~190_combout ;
wire \reg_wdata_i[17]~input_o ;
wire \regs[9][17]~q ;
wire \regs[8][17]~q ;
wire \regs[10][17]~q ;
wire \regs[11][17]~q ;
wire \reg1_rdata_o~193_combout ;
wire \regs[3][17]~q ;
wire \regs[1][17]~q ;
wire \regs[2][17]~q ;
wire \reg1_rdata_o~191_combout ;
wire \regs[7][17]~q ;
wire \regs[4][17]~feeder_combout ;
wire \regs[4][17]~q ;
wire \regs[6][17]~q ;
wire \regs[5][17]~q ;
wire \reg1_rdata_o~192_combout ;
wire \regs[13][17]~feeder_combout ;
wire \regs[13][17]~q ;
wire \regs[15][17]~q ;
wire \regs[12][17]~feeder_combout ;
wire \regs[12][17]~q ;
wire \regs[14][17]~q ;
wire \reg1_rdata_o~194_combout ;
wire \reg1_rdata_o~195_combout ;
wire \regs[28][17]~q ;
wire \regs[16][17]~q ;
wire \regs[24][17]~q ;
wire \regs[20][17]~q ;
wire \reg1_rdata_o~196_combout ;
wire \regs[17][17]~q ;
wire \regs[29][17]~q ;
wire \regs[25][17]~q ;
wire \regs[21][17]~feeder_combout ;
wire \regs[21][17]~q ;
wire \reg1_rdata_o~197_combout ;
wire \regs[19][17]~feeder_combout ;
wire \regs[19][17]~q ;
wire \regs[31][17]~q ;
wire \regs[27][17]~q ;
wire \regs[23][17]~feeder_combout ;
wire \regs[23][17]~q ;
wire \reg1_rdata_o~199_combout ;
wire \regs[18][17]~feeder_combout ;
wire \regs[18][17]~q ;
wire \regs[30][17]~q ;
wire \regs[26][17]~q ;
wire \regs[22][17]~feeder_combout ;
wire \regs[22][17]~q ;
wire \reg1_rdata_o~198_combout ;
wire \reg1_rdata_o~200_combout ;
wire \reg1_rdata_o~201_combout ;
wire \reg_wdata_i[18]~input_o ;
wire \regs[3][18]~q ;
wire \regs[1][18]~q ;
wire \regs[2][18]~q ;
wire \reg1_rdata_o~202_combout ;
wire \regs[13][18]~feeder_combout ;
wire \regs[13][18]~q ;
wire \regs[15][18]~q ;
wire \regs[14][18]~q ;
wire \regs[12][18]~q ;
wire \reg1_rdata_o~205_combout ;
wire \regs[4][18]~feeder_combout ;
wire \regs[4][18]~q ;
wire \regs[7][18]~q ;
wire \regs[6][18]~q ;
wire \regs[5][18]~q ;
wire \reg1_rdata_o~203_combout ;
wire \regs[8][18]~q ;
wire \regs[11][18]~q ;
wire \regs[10][18]~q ;
wire \regs[9][18]~feeder_combout ;
wire \regs[9][18]~q ;
wire \reg1_rdata_o~204_combout ;
wire \reg1_rdata_o~206_combout ;
wire \regs[29][18]~q ;
wire \regs[21][18]~q ;
wire \regs[25][18]~q ;
wire \regs[17][18]~q ;
wire \reg1_rdata_o~208_combout ;
wire \regs[23][18]~q ;
wire \regs[19][18]~q ;
wire \regs[27][18]~q ;
wire \regs[31][18]~q ;
wire \reg1_rdata_o~210_combout ;
wire \regs[22][18]~feeder_combout ;
wire \regs[22][18]~q ;
wire \regs[30][18]~q ;
wire \regs[26][18]~q ;
wire \regs[18][18]~q ;
wire \reg1_rdata_o~209_combout ;
wire \regs[28][18]~q ;
wire \regs[16][18]~q ;
wire \regs[24][18]~q ;
wire \regs[20][18]~q ;
wire \reg1_rdata_o~207_combout ;
wire \reg1_rdata_o~211_combout ;
wire \reg1_rdata_o~212_combout ;
wire \reg_wdata_i[19]~input_o ;
wire \regs[29][19]~q ;
wire \regs[21][19]~q ;
wire \regs[25][19]~q ;
wire \regs[17][19]~q ;
wire \reg1_rdata_o~219_combout ;
wire \regs[19][19]~feeder_combout ;
wire \regs[19][19]~q ;
wire \regs[31][19]~q ;
wire \regs[27][19]~q ;
wire \regs[23][19]~q ;
wire \reg1_rdata_o~221_combout ;
wire \regs[18][19]~q ;
wire \regs[30][19]~q ;
wire \regs[26][19]~q ;
wire \regs[22][19]~feeder_combout ;
wire \regs[22][19]~q ;
wire \reg1_rdata_o~220_combout ;
wire \regs[20][19]~feeder_combout ;
wire \regs[20][19]~q ;
wire \regs[28][19]~q ;
wire \regs[24][19]~q ;
wire \regs[16][19]~feeder_combout ;
wire \regs[16][19]~q ;
wire \reg1_rdata_o~218_combout ;
wire \reg1_rdata_o~222_combout ;
wire \regs[2][19]~feeder_combout ;
wire \regs[2][19]~q ;
wire \regs[1][19]~q ;
wire \regs[3][19]~q ;
wire \reg1_rdata_o~213_combout ;
wire \regs[7][19]~q ;
wire \regs[4][19]~feeder_combout ;
wire \regs[4][19]~q ;
wire \regs[5][19]~feeder_combout ;
wire \regs[5][19]~q ;
wire \regs[6][19]~q ;
wire \reg1_rdata_o~214_combout ;
wire \regs[13][19]~feeder_combout ;
wire \regs[13][19]~q ;
wire \regs[12][19]~q ;
wire \regs[15][19]~q ;
wire \regs[14][19]~q ;
wire \reg1_rdata_o~216_combout ;
wire \regs[8][19]~q ;
wire \regs[11][19]~q ;
wire \regs[10][19]~q ;
wire \regs[9][19]~q ;
wire \reg1_rdata_o~215_combout ;
wire \reg1_rdata_o~217_combout ;
wire \reg1_rdata_o~223_combout ;
wire \reg_wdata_i[20]~input_o ;
wire \regs[21][20]~feeder_combout ;
wire \regs[21][20]~q ;
wire \regs[17][20]~q ;
wire \regs[29][20]~q ;
wire \regs[25][20]~q ;
wire \reg1_rdata_o~230_combout ;
wire \regs[20][20]~q ;
wire \regs[28][20]~q ;
wire \regs[24][20]~q ;
wire \regs[16][20]~feeder_combout ;
wire \regs[16][20]~q ;
wire \reg1_rdata_o~229_combout ;
wire \regs[19][20]~feeder_combout ;
wire \regs[19][20]~q ;
wire \regs[23][20]~q ;
wire \regs[27][20]~q ;
wire \regs[31][20]~q ;
wire \reg1_rdata_o~232_combout ;
wire \regs[22][20]~q ;
wire \regs[30][20]~q ;
wire \regs[26][20]~q ;
wire \regs[18][20]~q ;
wire \reg1_rdata_o~231_combout ;
wire \reg1_rdata_o~233_combout ;
wire \regs[3][20]~q ;
wire \regs[1][20]~q ;
wire \regs[2][20]~q ;
wire \reg1_rdata_o~224_combout ;
wire \regs[8][20]~feeder_combout ;
wire \regs[8][20]~q ;
wire \regs[9][20]~feeder_combout ;
wire \regs[9][20]~q ;
wire \regs[10][20]~q ;
wire \regs[11][20]~q ;
wire \reg1_rdata_o~226_combout ;
wire \regs[4][20]~q ;
wire \regs[5][20]~feeder_combout ;
wire \regs[5][20]~q ;
wire \regs[6][20]~q ;
wire \regs[7][20]~q ;
wire \reg1_rdata_o~225_combout ;
wire \regs[13][20]~q ;
wire \regs[12][20]~q ;
wire \regs[15][20]~q ;
wire \regs[14][20]~q ;
wire \reg1_rdata_o~227_combout ;
wire \reg1_rdata_o~228_combout ;
wire \reg1_rdata_o~234_combout ;
wire \reg_wdata_i[21]~input_o ;
wire \regs[8][21]~feeder_combout ;
wire \regs[8][21]~q ;
wire \regs[9][21]~q ;
wire \regs[10][21]~q ;
wire \regs[11][21]~q ;
wire \reg1_rdata_o~237_combout ;
wire \regs[5][21]~q ;
wire \regs[7][21]~q ;
wire \regs[6][21]~q ;
wire \regs[4][21]~q ;
wire \reg1_rdata_o~236_combout ;
wire \regs[3][21]~q ;
wire \regs[1][21]~q ;
wire \regs[2][21]~feeder_combout ;
wire \regs[2][21]~q ;
wire \reg1_rdata_o~235_combout ;
wire \regs[13][21]~q ;
wire \regs[12][21]~q ;
wire \regs[15][21]~q ;
wire \regs[14][21]~q ;
wire \reg1_rdata_o~238_combout ;
wire \reg1_rdata_o~239_combout ;
wire \regs[22][21]~q ;
wire \regs[18][21]~q ;
wire \regs[30][21]~q ;
wire \regs[26][21]~q ;
wire \reg1_rdata_o~242_combout ;
wire \regs[31][21]~q ;
wire \regs[19][21]~q ;
wire \regs[27][21]~q ;
wire \regs[23][21]~feeder_combout ;
wire \regs[23][21]~q ;
wire \reg1_rdata_o~243_combout ;
wire \regs[16][21]~q ;
wire \regs[20][21]~q ;
wire \regs[28][21]~q ;
wire \regs[24][21]~q ;
wire \reg1_rdata_o~240_combout ;
wire \regs[29][21]~q ;
wire \regs[21][21]~q ;
wire \regs[25][21]~q ;
wire \regs[17][21]~q ;
wire \reg1_rdata_o~241_combout ;
wire \reg1_rdata_o~244_combout ;
wire \reg1_rdata_o~245_combout ;
wire \reg_wdata_i[22]~input_o ;
wire \regs[19][22]~feeder_combout ;
wire \regs[19][22]~q ;
wire \regs[23][22]~feeder_combout ;
wire \regs[23][22]~q ;
wire \regs[31][22]~q ;
wire \regs[27][22]~q ;
wire \reg1_rdata_o~254_combout ;
wire \regs[20][22]~q ;
wire \regs[28][22]~q ;
wire \regs[24][22]~q ;
wire \regs[16][22]~q ;
wire \reg1_rdata_o~251_combout ;
wire \regs[30][22]~q ;
wire \regs[22][22]~q ;
wire \regs[18][22]~q ;
wire \regs[26][22]~q ;
wire \reg1_rdata_o~253_combout ;
wire \regs[17][22]~q ;
wire \regs[21][22]~q ;
wire \regs[29][22]~q ;
wire \regs[25][22]~q ;
wire \reg1_rdata_o~252_combout ;
wire \reg1_rdata_o~255_combout ;
wire \regs[9][22]~q ;
wire \regs[8][22]~feeder_combout ;
wire \regs[8][22]~q ;
wire \regs[10][22]~q ;
wire \regs[11][22]~q ;
wire \reg1_rdata_o~248_combout ;
wire \regs[15][22]~q ;
wire \regs[13][22]~feeder_combout ;
wire \regs[13][22]~q ;
wire \regs[14][22]~q ;
wire \regs[12][22]~q ;
wire \reg1_rdata_o~249_combout ;
wire \regs[2][22]~q ;
wire \regs[1][22]~q ;
wire \regs[3][22]~q ;
wire \reg1_rdata_o~246_combout ;
wire \regs[4][22]~q ;
wire \regs[7][22]~q ;
wire \regs[5][22]~feeder_combout ;
wire \regs[5][22]~q ;
wire \regs[6][22]~q ;
wire \reg1_rdata_o~247_combout ;
wire \reg1_rdata_o~250_combout ;
wire \reg1_rdata_o~256_combout ;
wire \reg_wdata_i[23]~input_o ;
wire \regs[30][23]~q ;
wire \regs[22][23]~q ;
wire \regs[26][23]~q ;
wire \regs[18][23]~q ;
wire \reg1_rdata_o~264_combout ;
wire \regs[19][23]~q ;
wire \regs[23][23]~feeder_combout ;
wire \regs[23][23]~q ;
wire \regs[31][23]~q ;
wire \regs[27][23]~q ;
wire \reg1_rdata_o~265_combout ;
wire \regs[29][23]~q ;
wire \regs[21][23]~feeder_combout ;
wire \regs[21][23]~q ;
wire \regs[17][23]~feeder_combout ;
wire \regs[17][23]~q ;
wire \regs[25][23]~q ;
wire \reg1_rdata_o~263_combout ;
wire \regs[28][23]~q ;
wire \regs[16][23]~q ;
wire \regs[24][23]~q ;
wire \regs[20][23]~q ;
wire \reg1_rdata_o~262_combout ;
wire \reg1_rdata_o~266_combout ;
wire \regs[5][23]~feeder_combout ;
wire \regs[5][23]~q ;
wire \regs[7][23]~q ;
wire \regs[4][23]~feeder_combout ;
wire \regs[4][23]~q ;
wire \regs[6][23]~q ;
wire \reg1_rdata_o~258_combout ;
wire \regs[15][23]~q ;
wire \regs[13][23]~feeder_combout ;
wire \regs[13][23]~q ;
wire \regs[14][23]~q ;
wire \regs[12][23]~q ;
wire \reg1_rdata_o~260_combout ;
wire \regs[8][23]~q ;
wire \regs[11][23]~q ;
wire \regs[10][23]~q ;
wire \regs[9][23]~q ;
wire \reg1_rdata_o~259_combout ;
wire \regs[2][23]~q ;
wire \regs[1][23]~q ;
wire \regs[3][23]~q ;
wire \reg1_rdata_o~257_combout ;
wire \reg1_rdata_o~261_combout ;
wire \reg1_rdata_o~267_combout ;
wire \reg_wdata_i[24]~input_o ;
wire \regs[2][24]~feeder_combout ;
wire \regs[2][24]~q ;
wire \regs[1][24]~q ;
wire \regs[3][24]~q ;
wire \reg1_rdata_o~268_combout ;
wire \regs[4][24]~q ;
wire \regs[7][24]~q ;
wire \regs[6][24]~q ;
wire \regs[5][24]~feeder_combout ;
wire \regs[5][24]~q ;
wire \reg1_rdata_o~269_combout ;
wire \regs[12][24]~q ;
wire \regs[13][24]~q ;
wire \regs[14][24]~q ;
wire \regs[15][24]~q ;
wire \reg1_rdata_o~271_combout ;
wire \regs[11][24]~q ;
wire \regs[9][24]~feeder_combout ;
wire \regs[9][24]~q ;
wire \regs[10][24]~q ;
wire \regs[8][24]~feeder_combout ;
wire \regs[8][24]~q ;
wire \reg1_rdata_o~270_combout ;
wire \reg1_rdata_o~272_combout ;
wire \regs[16][24]~feeder_combout ;
wire \regs[16][24]~q ;
wire \regs[20][24]~q ;
wire \regs[28][24]~q ;
wire \regs[24][24]~q ;
wire \reg1_rdata_o~273_combout ;
wire \regs[23][24]~q ;
wire \regs[31][24]~q ;
wire \regs[19][24]~q ;
wire \regs[27][24]~q ;
wire \reg1_rdata_o~276_combout ;
wire \regs[30][24]~q ;
wire \regs[18][24]~q ;
wire \regs[26][24]~q ;
wire \regs[22][24]~q ;
wire \reg1_rdata_o~275_combout ;
wire \regs[17][24]~feeder_combout ;
wire \regs[17][24]~q ;
wire \regs[21][24]~feeder_combout ;
wire \regs[21][24]~q ;
wire \regs[25][24]~q ;
wire \regs[29][24]~q ;
wire \reg1_rdata_o~274_combout ;
wire \reg1_rdata_o~277_combout ;
wire \reg1_rdata_o~278_combout ;
wire \reg_wdata_i[25]~input_o ;
wire \regs[15][25]~q ;
wire \regs[13][25]~feeder_combout ;
wire \regs[13][25]~q ;
wire \regs[14][25]~q ;
wire \regs[12][25]~feeder_combout ;
wire \regs[12][25]~q ;
wire \reg1_rdata_o~282_combout ;
wire \regs[3][25]~q ;
wire \regs[1][25]~q ;
wire \regs[2][25]~q ;
wire \reg1_rdata_o~279_combout ;
wire \regs[4][25]~feeder_combout ;
wire \regs[4][25]~q ;
wire \regs[5][25]~q ;
wire \regs[6][25]~q ;
wire \regs[7][25]~q ;
wire \reg1_rdata_o~280_combout ;
wire \regs[11][25]~q ;
wire \regs[8][25]~q ;
wire \regs[10][25]~q ;
wire \regs[9][25]~feeder_combout ;
wire \regs[9][25]~q ;
wire \reg1_rdata_o~281_combout ;
wire \reg1_rdata_o~283_combout ;
wire \regs[19][25]~q ;
wire \regs[23][25]~feeder_combout ;
wire \regs[23][25]~q ;
wire \regs[31][25]~q ;
wire \regs[27][25]~q ;
wire \reg1_rdata_o~287_combout ;
wire \regs[17][25]~q ;
wire \regs[29][25]~q ;
wire \regs[25][25]~q ;
wire \regs[21][25]~feeder_combout ;
wire \regs[21][25]~q ;
wire \reg1_rdata_o~285_combout ;
wire \regs[16][25]~feeder_combout ;
wire \regs[16][25]~q ;
wire \regs[20][25]~q ;
wire \regs[28][25]~q ;
wire \regs[24][25]~q ;
wire \reg1_rdata_o~284_combout ;
wire \regs[30][25]~q ;
wire \regs[18][25]~feeder_combout ;
wire \regs[18][25]~q ;
wire \regs[26][25]~q ;
wire \regs[22][25]~feeder_combout ;
wire \regs[22][25]~q ;
wire \reg1_rdata_o~286_combout ;
wire \reg1_rdata_o~288_combout ;
wire \reg1_rdata_o~289_combout ;
wire \reg_wdata_i[26]~input_o ;
wire \regs[16][26]~q ;
wire \regs[28][26]~q ;
wire \regs[24][26]~q ;
wire \regs[20][26]~feeder_combout ;
wire \regs[20][26]~q ;
wire \reg1_rdata_o~295_combout ;
wire \regs[31][26]~q ;
wire \regs[23][26]~feeder_combout ;
wire \regs[23][26]~q ;
wire \regs[19][26]~q ;
wire \regs[27][26]~q ;
wire \reg1_rdata_o~298_combout ;
wire \regs[17][26]~feeder_combout ;
wire \regs[17][26]~q ;
wire \regs[21][26]~feeder_combout ;
wire \regs[21][26]~q ;
wire \regs[25][26]~q ;
wire \regs[29][26]~q ;
wire \reg1_rdata_o~296_combout ;
wire \regs[18][26]~feeder_combout ;
wire \regs[18][26]~q ;
wire \regs[22][26]~feeder_combout ;
wire \regs[22][26]~q ;
wire \regs[26][26]~q ;
wire \regs[30][26]~q ;
wire \reg1_rdata_o~297_combout ;
wire \reg1_rdata_o~299_combout ;
wire \regs[3][26]~q ;
wire \regs[2][26]~q ;
wire \regs[1][26]~q ;
wire \reg1_rdata_o~290_combout ;
wire \regs[9][26]~q ;
wire \regs[8][26]~q ;
wire \regs[10][26]~q ;
wire \regs[11][26]~q ;
wire \reg1_rdata_o~292_combout ;
wire \regs[7][26]~q ;
wire \regs[5][26]~q ;
wire \regs[6][26]~q ;
wire \regs[4][26]~q ;
wire \reg1_rdata_o~291_combout ;
wire \regs[12][26]~q ;
wire \regs[15][26]~q ;
wire \regs[13][26]~q ;
wire \regs[14][26]~q ;
wire \reg1_rdata_o~293_combout ;
wire \reg1_rdata_o~294_combout ;
wire \reg1_rdata_o~300_combout ;
wire \reg_wdata_i[27]~input_o ;
wire \regs[23][27]~q ;
wire \regs[31][27]~q ;
wire \regs[27][27]~q ;
wire \regs[19][27]~q ;
wire \reg1_rdata_o~309_combout ;
wire \regs[16][27]~feeder_combout ;
wire \regs[16][27]~q ;
wire \regs[20][27]~q ;
wire \regs[28][27]~q ;
wire \regs[24][27]~q ;
wire \reg1_rdata_o~306_combout ;
wire \regs[29][27]~q ;
wire \regs[17][27]~q ;
wire \regs[25][27]~q ;
wire \regs[21][27]~q ;
wire \reg1_rdata_o~307_combout ;
wire \regs[18][27]~q ;
wire \regs[30][27]~q ;
wire \regs[22][27]~feeder_combout ;
wire \regs[22][27]~q ;
wire \regs[26][27]~q ;
wire \reg1_rdata_o~308_combout ;
wire \reg1_rdata_o~310_combout ;
wire \regs[9][27]~feeder_combout ;
wire \regs[9][27]~q ;
wire \regs[8][27]~feeder_combout ;
wire \regs[8][27]~q ;
wire \regs[10][27]~q ;
wire \regs[11][27]~q ;
wire \reg1_rdata_o~303_combout ;
wire \regs[4][27]~q ;
wire \regs[7][27]~q ;
wire \regs[5][27]~feeder_combout ;
wire \regs[5][27]~q ;
wire \regs[6][27]~q ;
wire \reg1_rdata_o~302_combout ;
wire \regs[13][27]~feeder_combout ;
wire \regs[13][27]~q ;
wire \regs[15][27]~q ;
wire \regs[12][27]~q ;
wire \regs[14][27]~q ;
wire \reg1_rdata_o~304_combout ;
wire \regs[2][27]~q ;
wire \regs[1][27]~q ;
wire \regs[3][27]~q ;
wire \reg1_rdata_o~301_combout ;
wire \reg1_rdata_o~305_combout ;
wire \reg1_rdata_o~311_combout ;
wire \reg_wdata_i[28]~input_o ;
wire \regs[3][28]~q ;
wire \regs[1][28]~q ;
wire \regs[2][28]~q ;
wire \reg1_rdata_o~312_combout ;
wire \regs[8][28]~q ;
wire \regs[9][28]~q ;
wire \regs[11][28]~q ;
wire \regs[10][28]~q ;
wire \reg1_rdata_o~314_combout ;
wire \regs[4][28]~feeder_combout ;
wire \regs[4][28]~q ;
wire \regs[5][28]~feeder_combout ;
wire \regs[5][28]~q ;
wire \regs[6][28]~q ;
wire \regs[7][28]~q ;
wire \reg1_rdata_o~313_combout ;
wire \regs[15][28]~q ;
wire \regs[13][28]~q ;
wire \regs[14][28]~q ;
wire \regs[12][28]~q ;
wire \reg1_rdata_o~315_combout ;
wire \reg1_rdata_o~316_combout ;
wire \regs[30][28]~q ;
wire \regs[18][28]~q ;
wire \regs[26][28]~q ;
wire \regs[22][28]~q ;
wire \reg1_rdata_o~319_combout ;
wire \regs[29][28]~q ;
wire \regs[21][28]~q ;
wire \regs[25][28]~q ;
wire \regs[17][28]~feeder_combout ;
wire \regs[17][28]~q ;
wire \reg1_rdata_o~318_combout ;
wire \regs[31][28]~q ;
wire \regs[19][28]~q ;
wire \regs[27][28]~q ;
wire \regs[23][28]~feeder_combout ;
wire \regs[23][28]~q ;
wire \reg1_rdata_o~320_combout ;
wire \regs[20][28]~feeder_combout ;
wire \regs[20][28]~q ;
wire \regs[16][28]~q ;
wire \regs[28][28]~q ;
wire \regs[24][28]~q ;
wire \reg1_rdata_o~317_combout ;
wire \reg1_rdata_o~321_combout ;
wire \reg1_rdata_o~322_combout ;
wire \reg_wdata_i[29]~input_o ;
wire \regs[23][29]~q ;
wire \regs[31][29]~q ;
wire \regs[27][29]~q ;
wire \regs[19][29]~q ;
wire \reg1_rdata_o~331_combout ;
wire \regs[17][29]~feeder_combout ;
wire \regs[17][29]~q ;
wire \regs[21][29]~q ;
wire \regs[25][29]~q ;
wire \regs[29][29]~q ;
wire \reg1_rdata_o~329_combout ;
wire \regs[28][29]~q ;
wire \regs[20][29]~feeder_combout ;
wire \regs[20][29]~q ;
wire \regs[24][29]~q ;
wire \regs[16][29]~feeder_combout ;
wire \regs[16][29]~q ;
wire \reg1_rdata_o~328_combout ;
wire \regs[30][29]~q ;
wire \regs[18][29]~q ;
wire \regs[26][29]~q ;
wire \regs[22][29]~q ;
wire \reg1_rdata_o~330_combout ;
wire \reg1_rdata_o~332_combout ;
wire \regs[8][29]~feeder_combout ;
wire \regs[8][29]~q ;
wire \regs[9][29]~q ;
wire \regs[10][29]~q ;
wire \regs[11][29]~q ;
wire \reg1_rdata_o~325_combout ;
wire \regs[5][29]~feeder_combout ;
wire \regs[5][29]~q ;
wire \regs[4][29]~q ;
wire \regs[7][29]~q ;
wire \regs[6][29]~q ;
wire \reg1_rdata_o~324_combout ;
wire \regs[12][29]~q ;
wire \regs[15][29]~q ;
wire \regs[14][29]~q ;
wire \regs[13][29]~feeder_combout ;
wire \regs[13][29]~q ;
wire \reg1_rdata_o~326_combout ;
wire \regs[2][29]~q ;
wire \regs[1][29]~q ;
wire \regs[3][29]~q ;
wire \reg1_rdata_o~323_combout ;
wire \reg1_rdata_o~327_combout ;
wire \reg1_rdata_o~333_combout ;
wire \reg_wdata_i[30]~input_o ;
wire \regs[13][30]~feeder_combout ;
wire \regs[13][30]~q ;
wire \regs[12][30]~q ;
wire \regs[14][30]~q ;
wire \regs[15][30]~q ;
wire \reg1_rdata_o~337_combout ;
wire \regs[11][30]~q ;
wire \regs[9][30]~q ;
wire \regs[10][30]~q ;
wire \regs[8][30]~q ;
wire \reg1_rdata_o~336_combout ;
wire \regs[2][30]~q ;
wire \regs[1][30]~q ;
wire \regs[3][30]~q ;
wire \reg1_rdata_o~334_combout ;
wire \regs[5][30]~q ;
wire \regs[4][30]~feeder_combout ;
wire \regs[4][30]~q ;
wire \regs[6][30]~q ;
wire \regs[7][30]~q ;
wire \reg1_rdata_o~335_combout ;
wire \reg1_rdata_o~338_combout ;
wire \regs[21][30]~q ;
wire \regs[29][30]~q ;
wire \regs[25][30]~q ;
wire \regs[17][30]~q ;
wire \reg1_rdata_o~340_combout ;
wire \regs[30][30]~q ;
wire \regs[18][30]~q ;
wire \regs[26][30]~q ;
wire \regs[22][30]~q ;
wire \reg1_rdata_o~341_combout ;
wire \regs[20][30]~feeder_combout ;
wire \regs[20][30]~q ;
wire \regs[28][30]~q ;
wire \regs[24][30]~q ;
wire \regs[16][30]~q ;
wire \reg1_rdata_o~339_combout ;
wire \regs[31][30]~q ;
wire \regs[23][30]~q ;
wire \regs[27][30]~q ;
wire \regs[19][30]~feeder_combout ;
wire \regs[19][30]~q ;
wire \reg1_rdata_o~342_combout ;
wire \reg1_rdata_o~343_combout ;
wire \reg1_rdata_o~344_combout ;
wire \reg_wdata_i[31]~input_o ;
wire \regs[4][31]~q ;
wire \regs[5][31]~q ;
wire \regs[6][31]~q ;
wire \regs[7][31]~q ;
wire \reg1_rdata_o~346_combout ;
wire \regs[12][31]~feeder_combout ;
wire \regs[12][31]~q ;
wire \regs[15][31]~q ;
wire \regs[14][31]~q ;
wire \regs[13][31]~q ;
wire \reg1_rdata_o~348_combout ;
wire \regs[8][31]~feeder_combout ;
wire \regs[8][31]~q ;
wire \regs[9][31]~q ;
wire \regs[11][31]~q ;
wire \regs[10][31]~q ;
wire \reg1_rdata_o~347_combout ;
wire \regs[3][31]~q ;
wire \regs[1][31]~q ;
wire \regs[2][31]~q ;
wire \reg1_rdata_o~345_combout ;
wire \reg1_rdata_o~349_combout ;
wire \regs[21][31]~q ;
wire \regs[17][31]~feeder_combout ;
wire \regs[17][31]~q ;
wire \regs[25][31]~q ;
wire \regs[29][31]~q ;
wire \reg1_rdata_o~351_combout ;
wire \regs[19][31]~q ;
wire \regs[23][31]~q ;
wire \regs[27][31]~q ;
wire \regs[31][31]~q ;
wire \reg1_rdata_o~353_combout ;
wire \regs[20][31]~q ;
wire \regs[28][31]~q ;
wire \regs[24][31]~q ;
wire \regs[16][31]~feeder_combout ;
wire \regs[16][31]~q ;
wire \reg1_rdata_o~350_combout ;
wire \regs[18][31]~feeder_combout ;
wire \regs[18][31]~q ;
wire \regs[22][31]~feeder_combout ;
wire \regs[22][31]~q ;
wire \regs[26][31]~q ;
wire \regs[30][31]~q ;
wire \reg1_rdata_o~352_combout ;
wire \reg1_rdata_o~354_combout ;
wire \reg1_rdata_o~355_combout ;
wire \reg2_raddr_i[2]~input_o ;
wire \reg2_raddr_i[0]~input_o ;
wire \reg2_raddr_i[1]~input_o ;
wire \reg2_rdata_o~5_combout ;
wire \reg2_rdata_o~2_combout ;
wire \reg2_rdata_o~3_combout ;
wire \reg2_raddr_i[3]~input_o ;
wire \reg2_rdata_o~4_combout ;
wire \reg2_rdata_o~6_combout ;
wire \always1~1_combout ;
wire \always1~0_combout ;
wire \reg2_raddr_i[4]~input_o ;
wire \reg2_rdata_o~0_combout ;
wire \reg2_rdata_o~7_combout ;
wire \reg2_rdata_o~1_combout ;
wire \reg2_rdata_o~13_combout ;
wire \reg2_rdata_o~11_combout ;
wire \reg2_rdata_o~9_combout ;
wire \reg2_rdata_o~10_combout ;
wire \reg2_rdata_o~8_combout ;
wire \reg2_rdata_o~12_combout ;
wire \reg2_rdata_o~14_combout ;
wire \reg2_rdata_o~18_combout ;
wire \reg2_rdata_o~17_combout ;
wire \reg2_rdata_o~16_combout ;
wire \reg2_rdata_o~15_combout ;
wire \reg2_rdata_o~19_combout ;
wire \reg2_rdata_o~21_combout ;
wire \reg2_rdata_o~22_combout ;
wire \reg2_rdata_o~23_combout ;
wire \reg2_rdata_o~20_combout ;
wire \reg2_rdata_o~24_combout ;
wire \reg2_rdata_o~25_combout ;
wire \reg2_rdata_o~28_combout ;
wire \reg2_rdata_o~26_combout ;
wire \reg2_rdata_o~29_combout ;
wire \reg2_rdata_o~27_combout ;
wire \reg2_rdata_o~30_combout ;
wire \reg2_rdata_o~32_combout ;
wire \reg2_rdata_o~34_combout ;
wire \reg2_rdata_o~31_combout ;
wire \reg2_rdata_o~33_combout ;
wire \reg2_rdata_o~35_combout ;
wire \reg2_rdata_o~36_combout ;
wire \reg2_rdata_o~45_combout ;
wire \reg2_rdata_o~44_combout ;
wire \reg2_rdata_o~42_combout ;
wire \reg2_rdata_o~43_combout ;
wire \reg2_rdata_o~46_combout ;
wire \reg2_rdata_o~38_combout ;
wire \reg2_rdata_o~40_combout ;
wire \reg2_rdata_o~37_combout ;
wire \reg2_rdata_o~39_combout ;
wire \reg2_rdata_o~41_combout ;
wire \reg2_rdata_o~47_combout ;
wire \reg2_rdata_o~51_combout ;
wire \reg2_rdata_o~49_combout ;
wire \reg2_rdata_o~50_combout ;
wire \reg2_rdata_o~48_combout ;
wire \reg2_rdata_o~52_combout ;
wire \reg2_rdata_o~54_combout ;
wire \reg2_rdata_o~53_combout ;
wire \reg2_rdata_o~55_combout ;
wire \reg2_rdata_o~56_combout ;
wire \reg2_rdata_o~57_combout ;
wire \reg2_rdata_o~58_combout ;
wire \reg2_rdata_o~64_combout ;
wire \reg2_rdata_o~67_combout ;
wire \reg2_rdata_o~66_combout ;
wire \reg2_rdata_o~65_combout ;
wire \reg2_rdata_o~68_combout ;
wire \reg2_rdata_o~60_combout ;
wire \reg2_rdata_o~62_combout ;
wire \reg2_rdata_o~61_combout ;
wire \reg2_rdata_o~59_combout ;
wire \reg2_rdata_o~63_combout ;
wire \reg2_rdata_o~69_combout ;
wire \reg2_rdata_o~75_combout ;
wire \reg2_rdata_o~76_combout ;
wire \reg2_rdata_o~78_combout ;
wire \reg2_rdata_o~77_combout ;
wire \reg2_rdata_o~79_combout ;
wire \reg2_rdata_o~71_combout ;
wire \reg2_rdata_o~72_combout ;
wire \reg2_rdata_o~73_combout ;
wire \reg2_rdata_o~70_combout ;
wire \reg2_rdata_o~74_combout ;
wire \reg2_rdata_o~80_combout ;
wire \reg2_rdata_o~88_combout ;
wire \reg2_rdata_o~89_combout ;
wire \reg2_rdata_o~86_combout ;
wire \reg2_rdata_o~87_combout ;
wire \reg2_rdata_o~90_combout ;
wire \reg2_rdata_o~84_combout ;
wire \reg2_rdata_o~81_combout ;
wire \reg2_rdata_o~83_combout ;
wire \reg2_rdata_o~82_combout ;
wire \reg2_rdata_o~85_combout ;
wire \reg2_rdata_o~91_combout ;
wire \reg2_rdata_o~99_combout ;
wire \reg2_rdata_o~100_combout ;
wire \reg2_rdata_o~98_combout ;
wire \reg2_rdata_o~97_combout ;
wire \reg2_rdata_o~101_combout ;
wire \reg2_rdata_o~92_combout ;
wire \reg2_rdata_o~93_combout ;
wire \reg2_rdata_o~94_combout ;
wire \reg2_rdata_o~95_combout ;
wire \reg2_rdata_o~96_combout ;
wire \reg2_rdata_o~102_combout ;
wire \reg2_rdata_o~110_combout ;
wire \reg2_rdata_o~108_combout ;
wire \reg2_rdata_o~111_combout ;
wire \reg2_rdata_o~109_combout ;
wire \reg2_rdata_o~112_combout ;
wire \reg2_rdata_o~103_combout ;
wire \reg2_rdata_o~106_combout ;
wire \reg2_rdata_o~104_combout ;
wire \reg2_rdata_o~105_combout ;
wire \reg2_rdata_o~107_combout ;
wire \reg2_rdata_o~113_combout ;
wire \reg2_rdata_o~116_combout ;
wire \reg2_rdata_o~115_combout ;
wire \reg2_rdata_o~114_combout ;
wire \reg2_rdata_o~117_combout ;
wire \reg2_rdata_o~118_combout ;
wire \reg2_rdata_o~120_combout ;
wire \reg2_rdata_o~119_combout ;
wire \reg2_rdata_o~122_combout ;
wire \reg2_rdata_o~121_combout ;
wire \reg2_rdata_o~123_combout ;
wire \reg2_rdata_o~124_combout ;
wire \reg2_rdata_o~125_combout ;
wire \reg2_rdata_o~128_combout ;
wire \reg2_rdata_o~126_combout ;
wire \reg2_rdata_o~127_combout ;
wire \reg2_rdata_o~129_combout ;
wire \reg2_rdata_o~130_combout ;
wire \reg2_rdata_o~131_combout ;
wire \reg2_rdata_o~133_combout ;
wire \reg2_rdata_o~132_combout ;
wire \reg2_rdata_o~134_combout ;
wire \reg2_rdata_o~135_combout ;
wire \reg2_rdata_o~139_combout ;
wire \reg2_rdata_o~136_combout ;
wire \reg2_rdata_o~138_combout ;
wire \reg2_rdata_o~137_combout ;
wire \reg2_rdata_o~140_combout ;
wire \reg2_rdata_o~142_combout ;
wire \reg2_rdata_o~144_combout ;
wire \reg2_rdata_o~141_combout ;
wire \reg2_rdata_o~143_combout ;
wire \reg2_rdata_o~145_combout ;
wire \reg2_rdata_o~146_combout ;
wire \reg2_rdata_o~147_combout ;
wire \reg2_rdata_o~150_combout ;
wire \reg2_rdata_o~149_combout ;
wire \reg2_rdata_o~148_combout ;
wire \reg2_rdata_o~151_combout ;
wire \reg2_rdata_o~152_combout ;
wire \reg2_rdata_o~155_combout ;
wire \reg2_rdata_o~153_combout ;
wire \reg2_rdata_o~154_combout ;
wire \reg2_rdata_o~156_combout ;
wire \reg2_rdata_o~157_combout ;
wire \reg2_rdata_o~159_combout ;
wire \reg2_rdata_o~161_combout ;
wire \reg2_rdata_o~158_combout ;
wire \reg2_rdata_o~160_combout ;
wire \reg2_rdata_o~162_combout ;
wire \reg2_rdata_o~166_combout ;
wire \reg2_rdata_o~164_combout ;
wire \reg2_rdata_o~165_combout ;
wire \reg2_rdata_o~163_combout ;
wire \reg2_rdata_o~167_combout ;
wire \reg2_rdata_o~168_combout ;
wire \reg2_rdata_o~169_combout ;
wire \reg2_rdata_o~171_combout ;
wire \reg2_rdata_o~172_combout ;
wire \reg2_rdata_o~170_combout ;
wire \reg2_rdata_o~173_combout ;
wire \reg2_rdata_o~175_combout ;
wire \reg2_rdata_o~174_combout ;
wire \reg2_rdata_o~176_combout ;
wire \reg2_rdata_o~177_combout ;
wire \reg2_rdata_o~178_combout ;
wire \reg2_rdata_o~179_combout ;
wire \reg2_rdata_o~180_combout ;
wire \reg2_rdata_o~181_combout ;
wire \reg2_rdata_o~182_combout ;
wire \reg2_rdata_o~183_combout ;
wire \reg2_rdata_o~184_combout ;
wire \reg2_rdata_o~186_combout ;
wire \reg2_rdata_o~187_combout ;
wire \reg2_rdata_o~185_combout ;
wire \reg2_rdata_o~188_combout ;
wire \reg2_rdata_o~189_combout ;
wire \reg2_rdata_o~190_combout ;
wire \reg2_rdata_o~191_combout ;
wire \reg2_rdata_o~194_combout ;
wire \reg2_rdata_o~192_combout ;
wire \reg2_rdata_o~193_combout ;
wire \reg2_rdata_o~195_combout ;
wire \reg2_rdata_o~197_combout ;
wire \reg2_rdata_o~196_combout ;
wire \reg2_rdata_o~199_combout ;
wire \reg2_rdata_o~198_combout ;
wire \reg2_rdata_o~200_combout ;
wire \reg2_rdata_o~201_combout ;
wire \reg2_rdata_o~205_combout ;
wire \reg2_rdata_o~204_combout ;
wire \reg2_rdata_o~203_combout ;
wire \reg2_rdata_o~202_combout ;
wire \reg2_rdata_o~206_combout ;
wire \reg2_rdata_o~210_combout ;
wire \reg2_rdata_o~207_combout ;
wire \reg2_rdata_o~209_combout ;
wire \reg2_rdata_o~208_combout ;
wire \reg2_rdata_o~211_combout ;
wire \reg2_rdata_o~212_combout ;
wire \reg2_rdata_o~214_combout ;
wire \reg2_rdata_o~216_combout ;
wire \reg2_rdata_o~213_combout ;
wire \reg2_rdata_o~215_combout ;
wire \reg2_rdata_o~217_combout ;
wire \reg2_rdata_o~219_combout ;
wire \reg2_rdata_o~218_combout ;
wire \reg2_rdata_o~221_combout ;
wire \reg2_rdata_o~220_combout ;
wire \reg2_rdata_o~222_combout ;
wire \reg2_rdata_o~223_combout ;
wire \reg2_rdata_o~224_combout ;
wire \reg2_rdata_o~227_combout ;
wire \reg2_rdata_o~225_combout ;
wire \reg2_rdata_o~226_combout ;
wire \reg2_rdata_o~228_combout ;
wire \reg2_rdata_o~229_combout ;
wire \reg2_rdata_o~232_combout ;
wire \reg2_rdata_o~231_combout ;
wire \reg2_rdata_o~230_combout ;
wire \reg2_rdata_o~233_combout ;
wire \reg2_rdata_o~234_combout ;
wire \reg2_rdata_o~243_combout ;
wire \reg2_rdata_o~240_combout ;
wire \reg2_rdata_o~241_combout ;
wire \reg2_rdata_o~242_combout ;
wire \reg2_rdata_o~244_combout ;
wire \reg2_rdata_o~235_combout ;
wire \reg2_rdata_o~236_combout ;
wire \reg2_rdata_o~237_combout ;
wire \reg2_rdata_o~238_combout ;
wire \reg2_rdata_o~239_combout ;
wire \reg2_rdata_o~245_combout ;
wire \reg2_rdata_o~246_combout ;
wire \reg2_rdata_o~248_combout ;
wire \reg2_rdata_o~249_combout ;
wire \reg2_rdata_o~247_combout ;
wire \reg2_rdata_o~250_combout ;
wire \reg2_rdata_o~251_combout ;
wire \reg2_rdata_o~253_combout ;
wire \reg2_rdata_o~254_combout ;
wire \reg2_rdata_o~252_combout ;
wire \reg2_rdata_o~255_combout ;
wire \reg2_rdata_o~256_combout ;
wire \reg2_rdata_o~258_combout ;
wire \reg2_rdata_o~260_combout ;
wire \reg2_rdata_o~259_combout ;
wire \reg2_rdata_o~257_combout ;
wire \reg2_rdata_o~261_combout ;
wire \reg2_rdata_o~265_combout ;
wire \reg2_rdata_o~263_combout ;
wire \reg2_rdata_o~264_combout ;
wire \reg2_rdata_o~262_combout ;
wire \reg2_rdata_o~266_combout ;
wire \reg2_rdata_o~267_combout ;
wire \reg2_rdata_o~270_combout ;
wire \reg2_rdata_o~269_combout ;
wire \reg2_rdata_o~271_combout ;
wire \reg2_rdata_o~268_combout ;
wire \reg2_rdata_o~272_combout ;
wire \reg2_rdata_o~274_combout ;
wire \reg2_rdata_o~273_combout ;
wire \reg2_rdata_o~275_combout ;
wire \reg2_rdata_o~276_combout ;
wire \reg2_rdata_o~277_combout ;
wire \reg2_rdata_o~278_combout ;
wire \reg2_rdata_o~285_combout ;
wire \reg2_rdata_o~287_combout ;
wire \reg2_rdata_o~284_combout ;
wire \reg2_rdata_o~286_combout ;
wire \reg2_rdata_o~288_combout ;
wire \reg2_rdata_o~281_combout ;
wire \reg2_rdata_o~282_combout ;
wire \reg2_rdata_o~280_combout ;
wire \reg2_rdata_o~279_combout ;
wire \reg2_rdata_o~283_combout ;
wire \reg2_rdata_o~289_combout ;
wire \reg2_rdata_o~297_combout ;
wire \reg2_rdata_o~296_combout ;
wire \reg2_rdata_o~298_combout ;
wire \reg2_rdata_o~295_combout ;
wire \reg2_rdata_o~299_combout ;
wire \reg2_rdata_o~291_combout ;
wire \reg2_rdata_o~290_combout ;
wire \reg2_rdata_o~292_combout ;
wire \reg2_rdata_o~293_combout ;
wire \reg2_rdata_o~294_combout ;
wire \reg2_rdata_o~300_combout ;
wire \reg2_rdata_o~307_combout ;
wire \reg2_rdata_o~306_combout ;
wire \reg2_rdata_o~308_combout ;
wire \reg2_rdata_o~309_combout ;
wire \reg2_rdata_o~310_combout ;
wire \reg2_rdata_o~301_combout ;
wire \reg2_rdata_o~303_combout ;
wire \reg2_rdata_o~304_combout ;
wire \reg2_rdata_o~302_combout ;
wire \reg2_rdata_o~305_combout ;
wire \reg2_rdata_o~311_combout ;
wire \reg2_rdata_o~315_combout ;
wire \reg2_rdata_o~314_combout ;
wire \reg2_rdata_o~313_combout ;
wire \reg2_rdata_o~312_combout ;
wire \reg2_rdata_o~316_combout ;
wire \reg2_rdata_o~320_combout ;
wire \reg2_rdata_o~318_combout ;
wire \reg2_rdata_o~317_combout ;
wire \reg2_rdata_o~319_combout ;
wire \reg2_rdata_o~321_combout ;
wire \reg2_rdata_o~322_combout ;
wire \reg2_rdata_o~325_combout ;
wire \reg2_rdata_o~326_combout ;
wire \reg2_rdata_o~323_combout ;
wire \reg2_rdata_o~324_combout ;
wire \reg2_rdata_o~327_combout ;
wire \reg2_rdata_o~328_combout ;
wire \reg2_rdata_o~331_combout ;
wire \reg2_rdata_o~329_combout ;
wire \reg2_rdata_o~330_combout ;
wire \reg2_rdata_o~332_combout ;
wire \reg2_rdata_o~333_combout ;
wire \reg2_rdata_o~336_combout ;
wire \reg2_rdata_o~334_combout ;
wire \reg2_rdata_o~335_combout ;
wire \reg2_rdata_o~337_combout ;
wire \reg2_rdata_o~338_combout ;
wire \reg2_rdata_o~342_combout ;
wire \reg2_rdata_o~341_combout ;
wire \reg2_rdata_o~340_combout ;
wire \reg2_rdata_o~339_combout ;
wire \reg2_rdata_o~343_combout ;
wire \reg2_rdata_o~344_combout ;
wire \reg2_rdata_o~350_combout ;
wire \reg2_rdata_o~351_combout ;
wire \reg2_rdata_o~353_combout ;
wire \reg2_rdata_o~352_combout ;
wire \reg2_rdata_o~354_combout ;
wire \reg2_rdata_o~346_combout ;
wire \reg2_rdata_o~348_combout ;
wire \reg2_rdata_o~347_combout ;
wire \reg2_rdata_o~345_combout ;
wire \reg2_rdata_o~349_combout ;
wire \reg2_rdata_o~355_combout ;


// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \reg1_rdata_o[0]~output (
	.i(\reg1_rdata_o~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[0]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[0]~output .bus_hold = "false";
defparam \reg1_rdata_o[0]~output .open_drain_output = "false";
defparam \reg1_rdata_o[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \reg1_rdata_o[1]~output (
	.i(\reg1_rdata_o~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[1]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[1]~output .bus_hold = "false";
defparam \reg1_rdata_o[1]~output .open_drain_output = "false";
defparam \reg1_rdata_o[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \reg1_rdata_o[2]~output (
	.i(\reg1_rdata_o~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[2]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[2]~output .bus_hold = "false";
defparam \reg1_rdata_o[2]~output .open_drain_output = "false";
defparam \reg1_rdata_o[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \reg1_rdata_o[3]~output (
	.i(\reg1_rdata_o~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[3]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[3]~output .bus_hold = "false";
defparam \reg1_rdata_o[3]~output .open_drain_output = "false";
defparam \reg1_rdata_o[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \reg1_rdata_o[4]~output (
	.i(\reg1_rdata_o~58_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[4]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[4]~output .bus_hold = "false";
defparam \reg1_rdata_o[4]~output .open_drain_output = "false";
defparam \reg1_rdata_o[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N19
cyclonev_io_obuf \reg1_rdata_o[5]~output (
	.i(\reg1_rdata_o~69_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[5]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[5]~output .bus_hold = "false";
defparam \reg1_rdata_o[5]~output .open_drain_output = "false";
defparam \reg1_rdata_o[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \reg1_rdata_o[6]~output (
	.i(\reg1_rdata_o~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[6]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[6]~output .bus_hold = "false";
defparam \reg1_rdata_o[6]~output .open_drain_output = "false";
defparam \reg1_rdata_o[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \reg1_rdata_o[7]~output (
	.i(\reg1_rdata_o~91_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[7]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[7]~output .bus_hold = "false";
defparam \reg1_rdata_o[7]~output .open_drain_output = "false";
defparam \reg1_rdata_o[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \reg1_rdata_o[8]~output (
	.i(\reg1_rdata_o~102_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[8]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[8]~output .bus_hold = "false";
defparam \reg1_rdata_o[8]~output .open_drain_output = "false";
defparam \reg1_rdata_o[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \reg1_rdata_o[9]~output (
	.i(\reg1_rdata_o~113_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[9]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[9]~output .bus_hold = "false";
defparam \reg1_rdata_o[9]~output .open_drain_output = "false";
defparam \reg1_rdata_o[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \reg1_rdata_o[10]~output (
	.i(\reg1_rdata_o~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[10]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[10]~output .bus_hold = "false";
defparam \reg1_rdata_o[10]~output .open_drain_output = "false";
defparam \reg1_rdata_o[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \reg1_rdata_o[11]~output (
	.i(\reg1_rdata_o~135_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[11]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[11]~output .bus_hold = "false";
defparam \reg1_rdata_o[11]~output .open_drain_output = "false";
defparam \reg1_rdata_o[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \reg1_rdata_o[12]~output (
	.i(\reg1_rdata_o~146_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[12]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[12]~output .bus_hold = "false";
defparam \reg1_rdata_o[12]~output .open_drain_output = "false";
defparam \reg1_rdata_o[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \reg1_rdata_o[13]~output (
	.i(\reg1_rdata_o~157_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[13]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[13]~output .bus_hold = "false";
defparam \reg1_rdata_o[13]~output .open_drain_output = "false";
defparam \reg1_rdata_o[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \reg1_rdata_o[14]~output (
	.i(\reg1_rdata_o~168_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[14]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[14]~output .bus_hold = "false";
defparam \reg1_rdata_o[14]~output .open_drain_output = "false";
defparam \reg1_rdata_o[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y81_N76
cyclonev_io_obuf \reg1_rdata_o[15]~output (
	.i(\reg1_rdata_o~179_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[15]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[15]~output .bus_hold = "false";
defparam \reg1_rdata_o[15]~output .open_drain_output = "false";
defparam \reg1_rdata_o[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \reg1_rdata_o[16]~output (
	.i(\reg1_rdata_o~190_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[16]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[16]~output .bus_hold = "false";
defparam \reg1_rdata_o[16]~output .open_drain_output = "false";
defparam \reg1_rdata_o[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \reg1_rdata_o[17]~output (
	.i(\reg1_rdata_o~201_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[17]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[17]~output .bus_hold = "false";
defparam \reg1_rdata_o[17]~output .open_drain_output = "false";
defparam \reg1_rdata_o[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \reg1_rdata_o[18]~output (
	.i(\reg1_rdata_o~212_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[18]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[18]~output .bus_hold = "false";
defparam \reg1_rdata_o[18]~output .open_drain_output = "false";
defparam \reg1_rdata_o[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \reg1_rdata_o[19]~output (
	.i(\reg1_rdata_o~223_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[19]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[19]~output .bus_hold = "false";
defparam \reg1_rdata_o[19]~output .open_drain_output = "false";
defparam \reg1_rdata_o[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \reg1_rdata_o[20]~output (
	.i(\reg1_rdata_o~234_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[20]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[20]~output .bus_hold = "false";
defparam \reg1_rdata_o[20]~output .open_drain_output = "false";
defparam \reg1_rdata_o[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \reg1_rdata_o[21]~output (
	.i(\reg1_rdata_o~245_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[21]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[21]~output .bus_hold = "false";
defparam \reg1_rdata_o[21]~output .open_drain_output = "false";
defparam \reg1_rdata_o[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \reg1_rdata_o[22]~output (
	.i(\reg1_rdata_o~256_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[22]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[22]~output .bus_hold = "false";
defparam \reg1_rdata_o[22]~output .open_drain_output = "false";
defparam \reg1_rdata_o[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \reg1_rdata_o[23]~output (
	.i(\reg1_rdata_o~267_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[23]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[23]~output .bus_hold = "false";
defparam \reg1_rdata_o[23]~output .open_drain_output = "false";
defparam \reg1_rdata_o[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \reg1_rdata_o[24]~output (
	.i(\reg1_rdata_o~278_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[24]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[24]~output .bus_hold = "false";
defparam \reg1_rdata_o[24]~output .open_drain_output = "false";
defparam \reg1_rdata_o[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \reg1_rdata_o[25]~output (
	.i(\reg1_rdata_o~289_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[25]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[25]~output .bus_hold = "false";
defparam \reg1_rdata_o[25]~output .open_drain_output = "false";
defparam \reg1_rdata_o[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \reg1_rdata_o[26]~output (
	.i(\reg1_rdata_o~300_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[26]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[26]~output .bus_hold = "false";
defparam \reg1_rdata_o[26]~output .open_drain_output = "false";
defparam \reg1_rdata_o[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \reg1_rdata_o[27]~output (
	.i(\reg1_rdata_o~311_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[27]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[27]~output .bus_hold = "false";
defparam \reg1_rdata_o[27]~output .open_drain_output = "false";
defparam \reg1_rdata_o[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \reg1_rdata_o[28]~output (
	.i(\reg1_rdata_o~322_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[28]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[28]~output .bus_hold = "false";
defparam \reg1_rdata_o[28]~output .open_drain_output = "false";
defparam \reg1_rdata_o[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \reg1_rdata_o[29]~output (
	.i(\reg1_rdata_o~333_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[29]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[29]~output .bus_hold = "false";
defparam \reg1_rdata_o[29]~output .open_drain_output = "false";
defparam \reg1_rdata_o[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \reg1_rdata_o[30]~output (
	.i(\reg1_rdata_o~344_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[30]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[30]~output .bus_hold = "false";
defparam \reg1_rdata_o[30]~output .open_drain_output = "false";
defparam \reg1_rdata_o[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \reg1_rdata_o[31]~output (
	.i(\reg1_rdata_o~355_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg1_rdata_o[31]),
	.obar());
// synopsys translate_off
defparam \reg1_rdata_o[31]~output .bus_hold = "false";
defparam \reg1_rdata_o[31]~output .open_drain_output = "false";
defparam \reg1_rdata_o[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \reg2_rdata_o[0]~output (
	.i(\reg2_rdata_o~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[0]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[0]~output .bus_hold = "false";
defparam \reg2_rdata_o[0]~output .open_drain_output = "false";
defparam \reg2_rdata_o[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \reg2_rdata_o[1]~output (
	.i(\reg2_rdata_o~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[1]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[1]~output .bus_hold = "false";
defparam \reg2_rdata_o[1]~output .open_drain_output = "false";
defparam \reg2_rdata_o[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \reg2_rdata_o[2]~output (
	.i(\reg2_rdata_o~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[2]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[2]~output .bus_hold = "false";
defparam \reg2_rdata_o[2]~output .open_drain_output = "false";
defparam \reg2_rdata_o[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \reg2_rdata_o[3]~output (
	.i(\reg2_rdata_o~47_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[3]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[3]~output .bus_hold = "false";
defparam \reg2_rdata_o[3]~output .open_drain_output = "false";
defparam \reg2_rdata_o[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \reg2_rdata_o[4]~output (
	.i(\reg2_rdata_o~58_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[4]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[4]~output .bus_hold = "false";
defparam \reg2_rdata_o[4]~output .open_drain_output = "false";
defparam \reg2_rdata_o[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \reg2_rdata_o[5]~output (
	.i(\reg2_rdata_o~69_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[5]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[5]~output .bus_hold = "false";
defparam \reg2_rdata_o[5]~output .open_drain_output = "false";
defparam \reg2_rdata_o[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \reg2_rdata_o[6]~output (
	.i(\reg2_rdata_o~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[6]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[6]~output .bus_hold = "false";
defparam \reg2_rdata_o[6]~output .open_drain_output = "false";
defparam \reg2_rdata_o[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \reg2_rdata_o[7]~output (
	.i(\reg2_rdata_o~91_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[7]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[7]~output .bus_hold = "false";
defparam \reg2_rdata_o[7]~output .open_drain_output = "false";
defparam \reg2_rdata_o[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \reg2_rdata_o[8]~output (
	.i(\reg2_rdata_o~102_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[8]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[8]~output .bus_hold = "false";
defparam \reg2_rdata_o[8]~output .open_drain_output = "false";
defparam \reg2_rdata_o[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \reg2_rdata_o[9]~output (
	.i(\reg2_rdata_o~113_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[9]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[9]~output .bus_hold = "false";
defparam \reg2_rdata_o[9]~output .open_drain_output = "false";
defparam \reg2_rdata_o[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \reg2_rdata_o[10]~output (
	.i(\reg2_rdata_o~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[10]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[10]~output .bus_hold = "false";
defparam \reg2_rdata_o[10]~output .open_drain_output = "false";
defparam \reg2_rdata_o[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \reg2_rdata_o[11]~output (
	.i(\reg2_rdata_o~135_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[11]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[11]~output .bus_hold = "false";
defparam \reg2_rdata_o[11]~output .open_drain_output = "false";
defparam \reg2_rdata_o[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \reg2_rdata_o[12]~output (
	.i(\reg2_rdata_o~146_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[12]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[12]~output .bus_hold = "false";
defparam \reg2_rdata_o[12]~output .open_drain_output = "false";
defparam \reg2_rdata_o[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \reg2_rdata_o[13]~output (
	.i(\reg2_rdata_o~157_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[13]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[13]~output .bus_hold = "false";
defparam \reg2_rdata_o[13]~output .open_drain_output = "false";
defparam \reg2_rdata_o[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \reg2_rdata_o[14]~output (
	.i(\reg2_rdata_o~168_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[14]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[14]~output .bus_hold = "false";
defparam \reg2_rdata_o[14]~output .open_drain_output = "false";
defparam \reg2_rdata_o[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \reg2_rdata_o[15]~output (
	.i(\reg2_rdata_o~179_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[15]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[15]~output .bus_hold = "false";
defparam \reg2_rdata_o[15]~output .open_drain_output = "false";
defparam \reg2_rdata_o[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \reg2_rdata_o[16]~output (
	.i(\reg2_rdata_o~190_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[16]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[16]~output .bus_hold = "false";
defparam \reg2_rdata_o[16]~output .open_drain_output = "false";
defparam \reg2_rdata_o[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \reg2_rdata_o[17]~output (
	.i(\reg2_rdata_o~201_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[17]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[17]~output .bus_hold = "false";
defparam \reg2_rdata_o[17]~output .open_drain_output = "false";
defparam \reg2_rdata_o[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \reg2_rdata_o[18]~output (
	.i(\reg2_rdata_o~212_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[18]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[18]~output .bus_hold = "false";
defparam \reg2_rdata_o[18]~output .open_drain_output = "false";
defparam \reg2_rdata_o[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \reg2_rdata_o[19]~output (
	.i(\reg2_rdata_o~223_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[19]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[19]~output .bus_hold = "false";
defparam \reg2_rdata_o[19]~output .open_drain_output = "false";
defparam \reg2_rdata_o[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \reg2_rdata_o[20]~output (
	.i(\reg2_rdata_o~234_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[20]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[20]~output .bus_hold = "false";
defparam \reg2_rdata_o[20]~output .open_drain_output = "false";
defparam \reg2_rdata_o[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \reg2_rdata_o[21]~output (
	.i(\reg2_rdata_o~245_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[21]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[21]~output .bus_hold = "false";
defparam \reg2_rdata_o[21]~output .open_drain_output = "false";
defparam \reg2_rdata_o[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \reg2_rdata_o[22]~output (
	.i(\reg2_rdata_o~256_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[22]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[22]~output .bus_hold = "false";
defparam \reg2_rdata_o[22]~output .open_drain_output = "false";
defparam \reg2_rdata_o[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \reg2_rdata_o[23]~output (
	.i(\reg2_rdata_o~267_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[23]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[23]~output .bus_hold = "false";
defparam \reg2_rdata_o[23]~output .open_drain_output = "false";
defparam \reg2_rdata_o[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \reg2_rdata_o[24]~output (
	.i(\reg2_rdata_o~278_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[24]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[24]~output .bus_hold = "false";
defparam \reg2_rdata_o[24]~output .open_drain_output = "false";
defparam \reg2_rdata_o[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \reg2_rdata_o[25]~output (
	.i(\reg2_rdata_o~289_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[25]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[25]~output .bus_hold = "false";
defparam \reg2_rdata_o[25]~output .open_drain_output = "false";
defparam \reg2_rdata_o[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \reg2_rdata_o[26]~output (
	.i(\reg2_rdata_o~300_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[26]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[26]~output .bus_hold = "false";
defparam \reg2_rdata_o[26]~output .open_drain_output = "false";
defparam \reg2_rdata_o[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \reg2_rdata_o[27]~output (
	.i(\reg2_rdata_o~311_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[27]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[27]~output .bus_hold = "false";
defparam \reg2_rdata_o[27]~output .open_drain_output = "false";
defparam \reg2_rdata_o[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \reg2_rdata_o[28]~output (
	.i(\reg2_rdata_o~322_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[28]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[28]~output .bus_hold = "false";
defparam \reg2_rdata_o[28]~output .open_drain_output = "false";
defparam \reg2_rdata_o[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \reg2_rdata_o[29]~output (
	.i(\reg2_rdata_o~333_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[29]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[29]~output .bus_hold = "false";
defparam \reg2_rdata_o[29]~output .open_drain_output = "false";
defparam \reg2_rdata_o[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \reg2_rdata_o[30]~output (
	.i(\reg2_rdata_o~344_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[30]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[30]~output .bus_hold = "false";
defparam \reg2_rdata_o[30]~output .open_drain_output = "false";
defparam \reg2_rdata_o[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \reg2_rdata_o[31]~output (
	.i(\reg2_rdata_o~355_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg2_rdata_o[31]),
	.obar());
// synopsys translate_off
defparam \reg2_rdata_o[31]~output .bus_hold = "false";
defparam \reg2_rdata_o[31]~output .open_drain_output = "false";
defparam \reg2_rdata_o[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \reg1_raddr_i[1]~input (
	.i(reg1_raddr_i[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg1_raddr_i[1]~input_o ));
// synopsys translate_off
defparam \reg1_raddr_i[1]~input .bus_hold = "false";
defparam \reg1_raddr_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \reg1_raddr_i[0]~input (
	.i(reg1_raddr_i[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg1_raddr_i[0]~input_o ));
// synopsys translate_off
defparam \reg1_raddr_i[0]~input .bus_hold = "false";
defparam \reg1_raddr_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \reg_wdata_i[0]~input (
	.i(reg_wdata_i[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[0]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[0]~input .bus_hold = "false";
defparam \reg_wdata_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \reg_waddr_i[4]~input (
	.i(reg_waddr_i[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_waddr_i[4]~input_o ));
// synopsys translate_off
defparam \reg_waddr_i[4]~input .bus_hold = "false";
defparam \reg_waddr_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \reg_waddr_i[0]~input (
	.i(reg_waddr_i[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_waddr_i[0]~input_o ));
// synopsys translate_off
defparam \reg_waddr_i[0]~input .bus_hold = "false";
defparam \reg_waddr_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \reg_waddr_i[1]~input (
	.i(reg_waddr_i[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_waddr_i[1]~input_o ));
// synopsys translate_off
defparam \reg_waddr_i[1]~input .bus_hold = "false";
defparam \reg_waddr_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \reg_write_en~input (
	.i(reg_write_en),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_write_en~input_o ));
// synopsys translate_off
defparam \reg_write_en~input .bus_hold = "false";
defparam \reg_write_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \reg_waddr_i[2]~input (
	.i(reg_waddr_i[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_waddr_i[2]~input_o ));
// synopsys translate_off
defparam \reg_waddr_i[2]~input .bus_hold = "false";
defparam \reg_waddr_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N39
cyclonev_lcell_comb \regs[2][3]~0 (
// Equation(s):
// \regs[2][3]~0_combout  = ( !\reg_waddr_i[2]~input_o  & ( (!\reg_waddr_i[0]~input_o  & (\reg_waddr_i[1]~input_o  & \reg_write_en~input_o )) ) )

	.dataa(!\reg_waddr_i[0]~input_o ),
	.datab(!\reg_waddr_i[1]~input_o ),
	.datac(!\reg_write_en~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_waddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][3]~0 .extended_lut = "off";
defparam \regs[2][3]~0 .lut_mask = 64'h0202020200000000;
defparam \regs[2][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \reg_waddr_i[3]~input (
	.i(reg_waddr_i[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_waddr_i[3]~input_o ));
// synopsys translate_off
defparam \reg_waddr_i[3]~input .bus_hold = "false";
defparam \reg_waddr_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N45
cyclonev_lcell_comb \regs[2][3]~1 (
// Equation(s):
// \regs[2][3]~1_combout  = (!\rst~input_o ) # ((!\reg_waddr_i[4]~input_o  & (\regs[2][3]~0_combout  & !\reg_waddr_i[3]~input_o )))

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\regs[2][3]~0_combout ),
	.datac(!\rst~input_o ),
	.datad(!\reg_waddr_i[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][3]~1 .extended_lut = "off";
defparam \regs[2][3]~1 .lut_mask = 64'hF2F0F2F0F2F0F2F0;
defparam \regs[2][3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N2
dffeas \regs[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][0] .is_wysiwyg = "true";
defparam \regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N48
cyclonev_lcell_comb \regs[1][1]~2 (
// Equation(s):
// \regs[1][1]~2_combout  = ( !\reg_waddr_i[2]~input_o  & ( (\reg_waddr_i[0]~input_o  & (!\reg_waddr_i[1]~input_o  & \reg_write_en~input_o )) ) )

	.dataa(!\reg_waddr_i[0]~input_o ),
	.datab(!\reg_waddr_i[1]~input_o ),
	.datac(gnd),
	.datad(!\reg_write_en~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][1]~2 .extended_lut = "off";
defparam \regs[1][1]~2 .lut_mask = 64'h0044004400000000;
defparam \regs[1][1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N51
cyclonev_lcell_comb \regs[1][1]~3 (
// Equation(s):
// \regs[1][1]~3_combout  = ( \regs[1][1]~2_combout  & ( \reg_waddr_i[4]~input_o  & ( !\rst~input_o  ) ) ) # ( !\regs[1][1]~2_combout  & ( \reg_waddr_i[4]~input_o  & ( !\rst~input_o  ) ) ) # ( \regs[1][1]~2_combout  & ( !\reg_waddr_i[4]~input_o  & ( 
// (!\reg_waddr_i[3]~input_o ) # (!\rst~input_o ) ) ) ) # ( !\regs[1][1]~2_combout  & ( !\reg_waddr_i[4]~input_o  & ( !\rst~input_o  ) ) )

	.dataa(!\reg_waddr_i[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rst~input_o ),
	.datae(!\regs[1][1]~2_combout ),
	.dataf(!\reg_waddr_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][1]~3 .extended_lut = "off";
defparam \regs[1][1]~3 .lut_mask = 64'hFF00FFAAFF00FF00;
defparam \regs[1][1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N38
dffeas \regs[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][0] .is_wysiwyg = "true";
defparam \regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N51
cyclonev_lcell_comb \regs[3][2]~4 (
// Equation(s):
// \regs[3][2]~4_combout  = ( !\reg_waddr_i[2]~input_o  & ( (\reg_waddr_i[0]~input_o  & (\reg_waddr_i[1]~input_o  & \reg_write_en~input_o )) ) )

	.dataa(!\reg_waddr_i[0]~input_o ),
	.datab(!\reg_waddr_i[1]~input_o ),
	.datac(!\reg_write_en~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_waddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][2]~4 .extended_lut = "off";
defparam \regs[3][2]~4 .lut_mask = 64'h0101010100000000;
defparam \regs[3][2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N24
cyclonev_lcell_comb \regs[3][2]~5 (
// Equation(s):
// \regs[3][2]~5_combout  = ( \reg_waddr_i[4]~input_o  & ( !\rst~input_o  ) ) # ( !\reg_waddr_i[4]~input_o  & ( (!\rst~input_o ) # ((\regs[3][2]~4_combout  & !\reg_waddr_i[3]~input_o )) ) )

	.dataa(!\regs[3][2]~4_combout ),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\reg_waddr_i[3]~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][2]~5 .extended_lut = "off";
defparam \regs[3][2]~5 .lut_mask = 64'hDDCCDDCCCCCCCCCC;
defparam \regs[3][2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N43
dffeas \regs[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0] .is_wysiwyg = "true";
defparam \regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N36
cyclonev_lcell_comb \reg1_rdata_o~2 (
// Equation(s):
// \reg1_rdata_o~2_combout  = ( \regs[3][0]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][0]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\regs[2][0]~q )) # (\reg1_raddr_i[0]~input_o ))) ) ) # ( !\regs[3][0]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][0]~q )))) # (\reg1_raddr_i[1]~input_o  & (!\reg1_raddr_i[0]~input_o  & (\regs[2][0]~q ))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[2][0]~q ),
	.datad(!\regs[1][0]~q ),
	.datae(gnd),
	.dataf(!\regs[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~2 .extended_lut = "off";
defparam \reg1_rdata_o~2 .lut_mask = 64'h0426042615371537;
defparam \reg1_rdata_o~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \reg1_raddr_i[2]~input (
	.i(reg1_raddr_i[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg1_raddr_i[2]~input_o ));
// synopsys translate_off
defparam \reg1_raddr_i[2]~input .bus_hold = "false";
defparam \reg1_raddr_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N30
cyclonev_lcell_comb \regs[9][0]~feeder (
// Equation(s):
// \regs[9][0]~feeder_combout  = ( \reg_wdata_i[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][0]~feeder .extended_lut = "off";
defparam \regs[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N9
cyclonev_lcell_comb \regs[9][8]~16 (
// Equation(s):
// \regs[9][8]~16_combout  = ( \regs[1][1]~2_combout  & ( (!\rst~input_o ) # ((!\reg_waddr_i[4]~input_o  & \reg_waddr_i[3]~input_o )) ) ) # ( !\regs[1][1]~2_combout  & ( !\rst~input_o  ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\reg_waddr_i[3]~input_o ),
	.datae(gnd),
	.dataf(!\regs[1][1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][8]~16 .extended_lut = "off";
defparam \regs[9][8]~16 .lut_mask = 64'hF0F0F0F0F0FAF0FA;
defparam \regs[9][8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N32
dffeas \regs[9][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0] .is_wysiwyg = "true";
defparam \regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N30
cyclonev_lcell_comb \regs[8][0]~feeder (
// Equation(s):
// \regs[8][0]~feeder_combout  = ( \reg_wdata_i[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][0]~feeder .extended_lut = "off";
defparam \regs[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N12
cyclonev_lcell_comb \regs[16][22]~14 (
// Equation(s):
// \regs[16][22]~14_combout  = ( \reg_write_en~input_o  & ( !\reg_waddr_i[2]~input_o  & ( (!\reg_waddr_i[0]~input_o  & (!\reg_waddr_i[1]~input_o  & ((\reg_waddr_i[3]~input_o ) # (\reg_waddr_i[4]~input_o )))) ) ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\reg_waddr_i[3]~input_o ),
	.datac(!\reg_waddr_i[0]~input_o ),
	.datad(!\reg_waddr_i[1]~input_o ),
	.datae(!\reg_write_en~input_o ),
	.dataf(!\reg_waddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][22]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][22]~14 .extended_lut = "off";
defparam \regs[16][22]~14 .lut_mask = 64'h0000700000000000;
defparam \regs[16][22]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N30
cyclonev_lcell_comb \regs[8][5]~15 (
// Equation(s):
// \regs[8][5]~15_combout  = ( \reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((!\reg_waddr_i[4]~input_o  & \regs[16][22]~14_combout )) ) ) # ( !\reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\regs[16][22]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][5]~15 .extended_lut = "off";
defparam \regs[8][5]~15 .lut_mask = 64'hCCCCCCCCCECECECE;
defparam \regs[8][5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N32
dffeas \regs[8][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N42
cyclonev_lcell_comb \regs[10][20]~17 (
// Equation(s):
// \regs[10][20]~17_combout  = ( \rst~input_o  & ( (!\reg_waddr_i[4]~input_o  & (\regs[2][3]~0_combout  & \reg_waddr_i[3]~input_o )) ) ) # ( !\rst~input_o  )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\regs[2][3]~0_combout ),
	.datac(gnd),
	.datad(!\reg_waddr_i[3]~input_o ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][20]~17 .extended_lut = "off";
defparam \regs[10][20]~17 .lut_mask = 64'hFFFFFFFF00220022;
defparam \regs[10][20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N38
dffeas \regs[10][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][0] .is_wysiwyg = "true";
defparam \regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N27
cyclonev_lcell_comb \regs[11][19]~18 (
// Equation(s):
// \regs[11][19]~18_combout  = ( \reg_waddr_i[4]~input_o  & ( !\rst~input_o  ) ) # ( !\reg_waddr_i[4]~input_o  & ( (!\rst~input_o ) # ((\regs[3][2]~4_combout  & \reg_waddr_i[3]~input_o )) ) )

	.dataa(!\regs[3][2]~4_combout ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\reg_waddr_i[3]~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][19]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][19]~18 .extended_lut = "off";
defparam \regs[11][19]~18 .lut_mask = 64'hF0F5F0F5F0F0F0F0;
defparam \regs[11][19]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N14
dffeas \regs[11][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0] .is_wysiwyg = "true";
defparam \regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N36
cyclonev_lcell_comb \reg1_rdata_o~4 (
// Equation(s):
// \reg1_rdata_o~4_combout  = ( \regs[10][0]~q  & ( \regs[11][0]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][0]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][0]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][0]~q  & ( \regs[11][0]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((\regs[8][0]~q  & !\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )) # (\regs[9][0]~q ))) ) ) ) # ( \regs[10][0]~q  & ( !\regs[11][0]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (((\reg1_raddr_i[1]~input_o ) # (\regs[8][0]~q )))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][0]~q  & ((!\reg1_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[10][0]~q  & ( !\regs[11][0]~q  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & 
// ((\regs[8][0]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][0]~q )))) ) ) )

	.dataa(!\regs[9][0]~q ),
	.datab(!\regs[8][0]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[10][0]~q ),
	.dataf(!\regs[11][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~4 .extended_lut = "off";
defparam \reg1_rdata_o~4 .lut_mask = 64'h350035F0350F35FF;
defparam \reg1_rdata_o~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \reg1_raddr_i[3]~input (
	.i(reg1_raddr_i[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg1_raddr_i[3]~input_o ));
// synopsys translate_off
defparam \reg1_raddr_i[3]~input .bus_hold = "false";
defparam \reg1_raddr_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \regs[12][0]~feeder (
// Equation(s):
// \regs[12][0]~feeder_combout  = ( \reg_wdata_i[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][0]~feeder .extended_lut = "off";
defparam \regs[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N0
cyclonev_lcell_comb \regs[4][4]~6 (
// Equation(s):
// \regs[4][4]~6_combout  = ( \reg_waddr_i[2]~input_o  & ( (!\reg_waddr_i[0]~input_o  & (!\reg_waddr_i[1]~input_o  & \reg_write_en~input_o )) ) )

	.dataa(!\reg_waddr_i[0]~input_o ),
	.datab(!\reg_waddr_i[1]~input_o ),
	.datac(gnd),
	.datad(!\reg_write_en~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][4]~6 .extended_lut = "off";
defparam \regs[4][4]~6 .lut_mask = 64'h0000000000880088;
defparam \regs[4][4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N3
cyclonev_lcell_comb \regs[12][12]~19 (
// Equation(s):
// \regs[12][12]~19_combout  = ( \regs[4][4]~6_combout  & ( (!\rst~input_o ) # ((\reg_waddr_i[3]~input_o  & !\reg_waddr_i[4]~input_o )) ) ) # ( !\regs[4][4]~6_combout  & ( !\rst~input_o  ) )

	.dataa(!\reg_waddr_i[3]~input_o ),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\reg_waddr_i[4]~input_o ),
	.datae(gnd),
	.dataf(!\regs[4][4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][12]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][12]~19 .extended_lut = "off";
defparam \regs[12][12]~19 .lut_mask = 64'hCCCCCCCCDDCCDDCC;
defparam \regs[12][12]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N1
dffeas \regs[12][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0] .is_wysiwyg = "true";
defparam \regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N3
cyclonev_lcell_comb \regs[13][0]~feeder (
// Equation(s):
// \regs[13][0]~feeder_combout  = \reg_wdata_i[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][0]~feeder .extended_lut = "off";
defparam \regs[13][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N3
cyclonev_lcell_comb \regs[5][13]~8 (
// Equation(s):
// \regs[5][13]~8_combout  = ( \reg_waddr_i[2]~input_o  & ( (\reg_waddr_i[0]~input_o  & (!\reg_waddr_i[1]~input_o  & \reg_write_en~input_o )) ) )

	.dataa(!\reg_waddr_i[0]~input_o ),
	.datab(!\reg_waddr_i[1]~input_o ),
	.datac(!\reg_write_en~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_waddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][13]~8 .extended_lut = "off";
defparam \regs[5][13]~8 .lut_mask = 64'h0000000004040404;
defparam \regs[5][13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N39
cyclonev_lcell_comb \regs[13][12]~20 (
// Equation(s):
// \regs[13][12]~20_combout  = ( \reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((!\reg_waddr_i[4]~input_o  & \regs[5][13]~8_combout )) ) ) # ( !\reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\regs[5][13]~8_combout ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][12]~20 .extended_lut = "off";
defparam \regs[13][12]~20 .lut_mask = 64'hCCCCCCCCCCEECCEE;
defparam \regs[13][12]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N5
dffeas \regs[13][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N36
cyclonev_lcell_comb \regs[31][0]~12 (
// Equation(s):
// \regs[31][0]~12_combout  = ( \reg_waddr_i[2]~input_o  & ( (\reg_waddr_i[0]~input_o  & (\reg_waddr_i[1]~input_o  & \reg_write_en~input_o )) ) )

	.dataa(!\reg_waddr_i[0]~input_o ),
	.datab(!\reg_waddr_i[1]~input_o ),
	.datac(gnd),
	.datad(!\reg_write_en~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[31][0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[31][0]~12 .extended_lut = "off";
defparam \regs[31][0]~12 .lut_mask = 64'h0000000000110011;
defparam \regs[31][0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N15
cyclonev_lcell_comb \regs[15][0]~22 (
// Equation(s):
// \regs[15][0]~22_combout  = ( \reg_waddr_i[4]~input_o  & ( !\rst~input_o  ) ) # ( !\reg_waddr_i[4]~input_o  & ( (!\rst~input_o ) # ((\regs[31][0]~12_combout  & \reg_waddr_i[3]~input_o )) ) )

	.dataa(!\regs[31][0]~12_combout ),
	.datab(!\rst~input_o ),
	.datac(!\reg_waddr_i[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_waddr_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][0]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][0]~22 .extended_lut = "off";
defparam \regs[15][0]~22 .lut_mask = 64'hCDCDCDCDCCCCCCCC;
defparam \regs[15][0]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N44
dffeas \regs[15][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N6
cyclonev_lcell_comb \regs[6][24]~10 (
// Equation(s):
// \regs[6][24]~10_combout  = ( \reg_write_en~input_o  & ( \reg_waddr_i[2]~input_o  & ( (\reg_waddr_i[1]~input_o  & !\reg_waddr_i[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\reg_waddr_i[1]~input_o ),
	.datac(!\reg_waddr_i[0]~input_o ),
	.datad(gnd),
	.datae(!\reg_write_en~input_o ),
	.dataf(!\reg_waddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][24]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][24]~10 .extended_lut = "off";
defparam \regs[6][24]~10 .lut_mask = 64'h0000000000003030;
defparam \regs[6][24]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N15
cyclonev_lcell_comb \regs[14][12]~21 (
// Equation(s):
// \regs[14][12]~21_combout  = ( \reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((\regs[6][24]~10_combout  & !\reg_waddr_i[4]~input_o )) ) ) # ( !\reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(gnd),
	.datac(!\regs[6][24]~10_combout ),
	.datad(!\reg_waddr_i[4]~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][12]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][12]~21 .extended_lut = "off";
defparam \regs[14][12]~21 .lut_mask = 64'hAAAAAAAAAFAAAFAA;
defparam \regs[14][12]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N37
dffeas \regs[14][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N36
cyclonev_lcell_comb \reg1_rdata_o~5 (
// Equation(s):
// \reg1_rdata_o~5_combout  = ( \regs[14][0]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[13][0]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][0]~q ))) ) ) ) # ( !\regs[14][0]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[13][0]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][0]~q ))) ) ) ) # ( \regs[14][0]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\reg1_raddr_i[1]~input_o ) # (\regs[12][0]~q ) ) ) ) # ( !\regs[14][0]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (\regs[12][0]~q  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\regs[12][0]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[13][0]~q ),
	.datad(!\regs[15][0]~q ),
	.datae(!\regs[14][0]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~5 .extended_lut = "off";
defparam \reg1_rdata_o~5 .lut_mask = 64'h444477770C3F0C3F;
defparam \reg1_rdata_o~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N0
cyclonev_lcell_comb \regs[4][4]~7 (
// Equation(s):
// \regs[4][4]~7_combout  = ( \regs[4][4]~6_combout  & ( (!\rst~input_o ) # ((!\reg_waddr_i[3]~input_o  & !\reg_waddr_i[4]~input_o )) ) ) # ( !\regs[4][4]~6_combout  & ( !\rst~input_o  ) )

	.dataa(!\reg_waddr_i[3]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\reg_waddr_i[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs[4][4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][4]~7 .extended_lut = "off";
defparam \regs[4][4]~7 .lut_mask = 64'hCCCCCCCCECECECEC;
defparam \regs[4][4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N2
dffeas \regs[4][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0] .is_wysiwyg = "true";
defparam \regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N24
cyclonev_lcell_comb \regs[7][26]~13 (
// Equation(s):
// \regs[7][26]~13_combout  = ( \reg_waddr_i[4]~input_o  & ( !\rst~input_o  ) ) # ( !\reg_waddr_i[4]~input_o  & ( (!\rst~input_o ) # ((!\reg_waddr_i[3]~input_o  & \regs[31][0]~12_combout )) ) )

	.dataa(gnd),
	.datab(!\reg_waddr_i[3]~input_o ),
	.datac(!\regs[31][0]~12_combout ),
	.datad(!\rst~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][26]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][26]~13 .extended_lut = "off";
defparam \regs[7][26]~13 .lut_mask = 64'hFF0CFF0CFF00FF00;
defparam \regs[7][26]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N1
dffeas \regs[7][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0] .is_wysiwyg = "true";
defparam \regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N36
cyclonev_lcell_comb \regs[5][13]~9 (
// Equation(s):
// \regs[5][13]~9_combout  = ( \reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) ) # ( !\reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((!\reg_waddr_i[4]~input_o  & \regs[5][13]~8_combout )) ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\regs[5][13]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][13]~9 .extended_lut = "off";
defparam \regs[5][13]~9 .lut_mask = 64'hCECECECECCCCCCCC;
defparam \regs[5][13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N37
dffeas \regs[5][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N12
cyclonev_lcell_comb \regs[6][24]~11 (
// Equation(s):
// \regs[6][24]~11_combout  = ( \reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) ) # ( !\reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((\regs[6][24]~10_combout  & !\reg_waddr_i[4]~input_o )) ) )

	.dataa(gnd),
	.datab(!\regs[6][24]~10_combout ),
	.datac(!\rst~input_o ),
	.datad(!\reg_waddr_i[4]~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][24]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][24]~11 .extended_lut = "off";
defparam \regs[6][24]~11 .lut_mask = 64'hF3F0F3F0F0F0F0F0;
defparam \regs[6][24]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N43
dffeas \regs[6][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N42
cyclonev_lcell_comb \reg1_rdata_o~3 (
// Equation(s):
// \reg1_rdata_o~3_combout  = ( \regs[6][0]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & ((\regs[5][0]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][0]~q )) ) ) ) # ( !\regs[6][0]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((\regs[5][0]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][0]~q )) ) ) ) # ( \regs[6][0]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\reg1_raddr_i[1]~input_o ) # (\regs[4][0]~q ) ) ) ) # ( !\regs[6][0]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (\regs[4][0]~q  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\regs[4][0]~q ),
	.datab(!\regs[7][0]~q ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[5][0]~q ),
	.datae(!\regs[6][0]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~3 .extended_lut = "off";
defparam \reg1_rdata_o~3 .lut_mask = 64'h50505F5F03F303F3;
defparam \reg1_rdata_o~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N6
cyclonev_lcell_comb \reg1_rdata_o~6 (
// Equation(s):
// \reg1_rdata_o~6_combout  = ( \reg1_rdata_o~5_combout  & ( \reg1_rdata_o~3_combout  & ( ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~2_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~4_combout )))) # (\reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// !\reg1_rdata_o~5_combout  & ( \reg1_rdata_o~3_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~2_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~4_combout ))))) # (\reg1_raddr_i[2]~input_o  & 
// (((!\reg1_raddr_i[3]~input_o )))) ) ) ) # ( \reg1_rdata_o~5_combout  & ( !\reg1_rdata_o~3_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~2_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~4_combout ))))) 
// # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\reg1_rdata_o~5_combout  & ( !\reg1_rdata_o~3_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~2_combout )) # (\reg1_raddr_i[3]~input_o  & 
// ((\reg1_rdata_o~4_combout ))))) ) ) )

	.dataa(!\reg1_rdata_o~2_combout ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_rdata_o~4_combout ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\reg1_rdata_o~5_combout ),
	.dataf(!\reg1_rdata_o~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~6 .extended_lut = "off";
defparam \reg1_rdata_o~6 .lut_mask = 64'h440C443F770C773F;
defparam \reg1_rdata_o~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \reg1_raddr_i[4]~input (
	.i(reg1_raddr_i[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg1_raddr_i[4]~input_o ));
// synopsys translate_off
defparam \reg1_raddr_i[4]~input .bus_hold = "false";
defparam \reg1_raddr_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \reg1_rdata_o~0 (
// Equation(s):
// \reg1_rdata_o~0_combout  = ( \reg1_raddr_i[4]~input_o  & ( \reg1_raddr_i[2]~input_o  & ( \rst~input_o  ) ) ) # ( !\reg1_raddr_i[4]~input_o  & ( \reg1_raddr_i[2]~input_o  & ( \rst~input_o  ) ) ) # ( \reg1_raddr_i[4]~input_o  & ( !\reg1_raddr_i[2]~input_o  
// & ( \rst~input_o  ) ) ) # ( !\reg1_raddr_i[4]~input_o  & ( !\reg1_raddr_i[2]~input_o  & ( (\rst~input_o  & (((\reg1_raddr_i[0]~input_o ) # (\reg1_raddr_i[3]~input_o )) # (\reg1_raddr_i[1]~input_o ))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\rst~input_o ),
	.datae(!\reg1_raddr_i[4]~input_o ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~0 .extended_lut = "off";
defparam \reg1_rdata_o~0 .lut_mask = 64'h007F00FF00FF00FF;
defparam \reg1_rdata_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ( \reg_waddr_i[3]~input_o  & ( \reg_waddr_i[2]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \reg1_raddr_i[3]~input_o ) ) ) ) # ( !\reg_waddr_i[3]~input_o  & ( \reg_waddr_i[2]~input_o  & ( (\reg1_raddr_i[2]~input_o  & 
// !\reg1_raddr_i[3]~input_o ) ) ) ) # ( \reg_waddr_i[3]~input_o  & ( !\reg_waddr_i[2]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & \reg1_raddr_i[3]~input_o ) ) ) ) # ( !\reg_waddr_i[3]~input_o  & ( !\reg_waddr_i[2]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// !\reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(gnd),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(gnd),
	.datae(!\reg_waddr_i[3]~input_o ),
	.dataf(!\reg_waddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'hA0A00A0A50500505;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N9
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( \reg_waddr_i[0]~input_o  & ( (\reg1_raddr_i[0]~input_o  & (\reg_write_en~input_o  & (!\reg1_raddr_i[1]~input_o  $ (\reg_waddr_i[1]~input_o )))) ) ) # ( !\reg_waddr_i[0]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & 
// (\reg_write_en~input_o  & (!\reg1_raddr_i[1]~input_o  $ (\reg_waddr_i[1]~input_o )))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg_waddr_i[1]~input_o ),
	.datad(!\reg_write_en~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'h0084008400210021;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N48
cyclonev_lcell_comb \reg1_rdata_o~1 (
// Equation(s):
// \reg1_rdata_o~1_combout  = ( \always0~0_combout  & ( (\reg1_rdata_o~0_combout  & (\always0~1_combout  & (!\reg_waddr_i[4]~input_o  $ (\reg1_raddr_i[4]~input_o )))) ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\reg1_rdata_o~0_combout ),
	.datac(!\reg1_raddr_i[4]~input_o ),
	.datad(!\always0~1_combout ),
	.datae(gnd),
	.dataf(!\always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~1 .extended_lut = "off";
defparam \reg1_rdata_o~1 .lut_mask = 64'h0000000000210021;
defparam \reg1_rdata_o~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N54
cyclonev_lcell_comb \reg1_rdata_o~7 (
// Equation(s):
// \reg1_rdata_o~7_combout  = ( \always0~1_combout  & ( \reg1_rdata_o~0_combout  & ( (!\reg1_raddr_i[4]~input_o  & ((!\always0~0_combout ) # (\reg_waddr_i[4]~input_o ))) ) ) ) # ( !\always0~1_combout  & ( \reg1_rdata_o~0_combout  & ( 
// !\reg1_raddr_i[4]~input_o  ) ) )

	.dataa(!\reg1_raddr_i[4]~input_o ),
	.datab(gnd),
	.datac(!\reg_waddr_i[4]~input_o ),
	.datad(!\always0~0_combout ),
	.datae(!\always0~1_combout ),
	.dataf(!\reg1_rdata_o~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~7 .extended_lut = "off";
defparam \reg1_rdata_o~7 .lut_mask = 64'h00000000AAAAAA0A;
defparam \reg1_rdata_o~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N51
cyclonev_lcell_comb \reg1_rdata_o~13 (
// Equation(s):
// \reg1_rdata_o~13_combout  = ( \always0~1_combout  & ( (\reg1_rdata_o~0_combout  & (\reg1_raddr_i[4]~input_o  & ((!\reg_waddr_i[4]~input_o ) # (!\always0~0_combout )))) ) ) # ( !\always0~1_combout  & ( (\reg1_rdata_o~0_combout  & \reg1_raddr_i[4]~input_o ) 
// ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\reg1_rdata_o~0_combout ),
	.datac(!\always0~0_combout ),
	.datad(!\reg1_raddr_i[4]~input_o ),
	.datae(gnd),
	.dataf(!\always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~13 .extended_lut = "off";
defparam \reg1_rdata_o~13 .lut_mask = 64'h0033003300320032;
defparam \reg1_rdata_o~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N18
cyclonev_lcell_comb \regs[18][25]~31 (
// Equation(s):
// \regs[18][25]~31_combout  = ( \rst~input_o  & ( (\reg_waddr_i[4]~input_o  & (\regs[2][3]~0_combout  & !\reg_waddr_i[3]~input_o )) ) ) # ( !\rst~input_o  )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\regs[2][3]~0_combout ),
	.datac(gnd),
	.datad(!\reg_waddr_i[3]~input_o ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[18][25]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[18][25]~31 .extended_lut = "off";
defparam \regs[18][25]~31 .lut_mask = 64'hFFFFFFFF11001100;
defparam \regs[18][25]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N41
dffeas \regs[18][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][0] .is_wysiwyg = "true";
defparam \regs[18][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N27
cyclonev_lcell_comb \regs[30][8]~34 (
// Equation(s):
// \regs[30][8]~34_combout  = ( \reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((\regs[6][24]~10_combout  & \reg_waddr_i[4]~input_o )) ) ) # ( !\reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\regs[6][24]~10_combout ),
	.datac(gnd),
	.datad(!\reg_waddr_i[4]~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[30][8]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[30][8]~34 .extended_lut = "off";
defparam \regs[30][8]~34 .lut_mask = 64'hAAAAAAAAAABBAABB;
defparam \regs[30][8]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N14
dffeas \regs[30][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][0] .is_wysiwyg = "true";
defparam \regs[30][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N21
cyclonev_lcell_comb \regs[26][21]~33 (
// Equation(s):
// \regs[26][21]~33_combout  = (!\rst~input_o ) # ((\reg_waddr_i[4]~input_o  & (\regs[2][3]~0_combout  & \reg_waddr_i[3]~input_o )))

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\regs[2][3]~0_combout ),
	.datac(!\rst~input_o ),
	.datad(!\reg_waddr_i[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[26][21]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[26][21]~33 .extended_lut = "off";
defparam \regs[26][21]~33 .lut_mask = 64'hF0F1F0F1F0F1F0F1;
defparam \regs[26][21]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N38
dffeas \regs[26][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][0] .is_wysiwyg = "true";
defparam \regs[26][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N24
cyclonev_lcell_comb \regs[22][5]~32 (
// Equation(s):
// \regs[22][5]~32_combout  = ( \reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) ) # ( !\reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((\regs[6][24]~10_combout  & \reg_waddr_i[4]~input_o )) ) )

	.dataa(gnd),
	.datab(!\regs[6][24]~10_combout ),
	.datac(!\rst~input_o ),
	.datad(!\reg_waddr_i[4]~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][5]~32 .extended_lut = "off";
defparam \regs[22][5]~32 .lut_mask = 64'hF0F3F0F3F0F0F0F0;
defparam \regs[22][5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N35
dffeas \regs[22][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][0] .is_wysiwyg = "true";
defparam \regs[22][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N36
cyclonev_lcell_comb \reg1_rdata_o~10 (
// Equation(s):
// \reg1_rdata_o~10_combout  = ( \regs[26][0]~q  & ( \regs[22][0]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[18][0]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[30][0]~q )))) ) ) ) # ( 
// !\regs[26][0]~q  & ( \regs[22][0]~q  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[18][0]~q  & ((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[30][0]~q )))) ) ) ) # ( \regs[26][0]~q  & ( !\regs[22][0]~q  
// & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[18][0]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\regs[30][0]~q  & \reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[26][0]~q  & ( !\regs[22][0]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[18][0]~q  & ((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((\regs[30][0]~q  & \reg1_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\regs[18][0]~q ),
	.datab(!\regs[30][0]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[26][0]~q ),
	.dataf(!\regs[22][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~10 .extended_lut = "off";
defparam \reg1_rdata_o~10 .lut_mask = 64'h500350F35F035FF3;
defparam \reg1_rdata_o~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N3
cyclonev_lcell_comb \regs[17][0]~feeder (
// Equation(s):
// \regs[17][0]~feeder_combout  = \reg_wdata_i[0]~input_o 

	.dataa(!\reg_wdata_i[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][0]~feeder .extended_lut = "off";
defparam \regs[17][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[17][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N48
cyclonev_lcell_comb \regs[17][14]~27 (
// Equation(s):
// \regs[17][14]~27_combout  = ( \reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) ) # ( !\reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((\reg_waddr_i[4]~input_o  & \regs[1][1]~2_combout )) ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\regs[1][1]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][14]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][14]~27 .extended_lut = "off";
defparam \regs[17][14]~27 .lut_mask = 64'hCDCDCDCDCCCCCCCC;
defparam \regs[17][14]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N5
dffeas \regs[17][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][0] .is_wysiwyg = "true";
defparam \regs[17][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N57
cyclonev_lcell_comb \regs[29][21]~30 (
// Equation(s):
// \regs[29][21]~30_combout  = ( \reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((\reg_waddr_i[4]~input_o  & \regs[5][13]~8_combout )) ) ) # ( !\reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\regs[5][13]~8_combout ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[29][21]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[29][21]~30 .extended_lut = "off";
defparam \regs[29][21]~30 .lut_mask = 64'hCCCCCCCCCCDDCCDD;
defparam \regs[29][21]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N44
dffeas \regs[29][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][0] .is_wysiwyg = "true";
defparam \regs[29][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N51
cyclonev_lcell_comb \regs[25][21]~29 (
// Equation(s):
// \regs[25][21]~29_combout  = ( \reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((\reg_waddr_i[4]~input_o  & \regs[1][1]~2_combout )) ) ) # ( !\reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\regs[1][1]~2_combout ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[25][21]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[25][21]~29 .extended_lut = "off";
defparam \regs[25][21]~29 .lut_mask = 64'hF0F0F0F0F0F5F0F5;
defparam \regs[25][21]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N38
dffeas \regs[25][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][0] .is_wysiwyg = "true";
defparam \regs[25][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N54
cyclonev_lcell_comb \regs[21][18]~28 (
// Equation(s):
// \regs[21][18]~28_combout  = ( \reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) ) # ( !\reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((\reg_waddr_i[4]~input_o  & \regs[5][13]~8_combout )) ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\regs[5][13]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][18]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][18]~28 .extended_lut = "off";
defparam \regs[21][18]~28 .lut_mask = 64'hCDCDCDCDCCCCCCCC;
defparam \regs[21][18]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N35
dffeas \regs[21][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][0] .is_wysiwyg = "true";
defparam \regs[21][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \reg1_rdata_o~9 (
// Equation(s):
// \reg1_rdata_o~9_combout  = ( \regs[25][0]~q  & ( \regs[21][0]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[17][0]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[29][0]~q )))) ) ) ) # ( 
// !\regs[25][0]~q  & ( \regs[21][0]~q  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[17][0]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[29][0]~q )))) ) ) ) # ( \regs[25][0]~q  & ( !\regs[21][0]~q  & 
// ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[17][0]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[29][0]~q )))) ) ) ) # ( !\regs[25][0]~q  & ( !\regs[21][0]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[17][0]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[29][0]~q )))) ) ) )

	.dataa(!\regs[17][0]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[29][0]~q ),
	.datae(!\regs[25][0]~q ),
	.dataf(!\regs[21][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~9 .extended_lut = "off";
defparam \reg1_rdata_o~9 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg1_rdata_o~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N0
cyclonev_lcell_comb \regs[16][0]~feeder (
// Equation(s):
// \regs[16][0]~feeder_combout  = ( \reg_wdata_i[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][0]~feeder .extended_lut = "off";
defparam \regs[16][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N33
cyclonev_lcell_comb \regs[16][22]~23 (
// Equation(s):
// \regs[16][22]~23_combout  = ( \reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) ) # ( !\reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((\reg_waddr_i[4]~input_o  & \regs[16][22]~14_combout )) ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\regs[16][22]~14_combout ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][22]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][22]~23 .extended_lut = "off";
defparam \regs[16][22]~23 .lut_mask = 64'hF0F5F0F5F0F0F0F0;
defparam \regs[16][22]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N2
dffeas \regs[16][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][0] .is_wysiwyg = "true";
defparam \regs[16][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N36
cyclonev_lcell_comb \regs[20][0]~feeder (
// Equation(s):
// \regs[20][0]~feeder_combout  = \reg_wdata_i[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][0]~feeder .extended_lut = "off";
defparam \regs[20][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[20][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N48
cyclonev_lcell_comb \regs[20][22]~24 (
// Equation(s):
// \regs[20][22]~24_combout  = (!\rst~input_o ) # ((!\reg_waddr_i[3]~input_o  & (\regs[4][4]~6_combout  & \reg_waddr_i[4]~input_o )))

	.dataa(!\reg_waddr_i[3]~input_o ),
	.datab(!\regs[4][4]~6_combout ),
	.datac(!\rst~input_o ),
	.datad(!\reg_waddr_i[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][22]~24 .extended_lut = "off";
defparam \regs[20][22]~24 .lut_mask = 64'hF0F2F0F2F0F2F0F2;
defparam \regs[20][22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N37
dffeas \regs[20][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][0] .is_wysiwyg = "true";
defparam \regs[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N6
cyclonev_lcell_comb \regs[24][21]~25 (
// Equation(s):
// \regs[24][21]~25_combout  = ( \reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((\reg_waddr_i[4]~input_o  & \regs[16][22]~14_combout )) ) ) # ( !\reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\regs[16][22]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[24][21]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[24][21]~25 .extended_lut = "off";
defparam \regs[24][21]~25 .lut_mask = 64'hCCCCCCCCCDCDCDCD;
defparam \regs[24][21]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N35
dffeas \regs[24][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][0] .is_wysiwyg = "true";
defparam \regs[24][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N51
cyclonev_lcell_comb \regs[28][21]~26 (
// Equation(s):
// \regs[28][21]~26_combout  = (!\rst~input_o ) # ((\reg_waddr_i[3]~input_o  & (\regs[4][4]~6_combout  & \reg_waddr_i[4]~input_o )))

	.dataa(!\reg_waddr_i[3]~input_o ),
	.datab(!\regs[4][4]~6_combout ),
	.datac(!\rst~input_o ),
	.datad(!\reg_waddr_i[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[28][21]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[28][21]~26 .extended_lut = "off";
defparam \regs[28][21]~26 .lut_mask = 64'hF0F1F0F1F0F1F0F1;
defparam \regs[28][21]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N8
dffeas \regs[28][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][0] .is_wysiwyg = "true";
defparam \regs[28][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N33
cyclonev_lcell_comb \reg1_rdata_o~8 (
// Equation(s):
// \reg1_rdata_o~8_combout  = ( \regs[24][0]~q  & ( \regs[28][0]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[16][0]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][0]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[24][0]~q  & ( \regs[28][0]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[16][0]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][0]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[24][0]~q  & ( !\regs[28][0]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[16][0]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][0]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[24][0]~q  & ( !\regs[28][0]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[16][0]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][0]~q ))))) ) ) )

	.dataa(!\regs[16][0]~q ),
	.datab(!\regs[20][0]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[24][0]~q ),
	.dataf(!\regs[28][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~8 .extended_lut = "off";
defparam \reg1_rdata_o~8 .lut_mask = 64'h50305F30503F5F3F;
defparam \reg1_rdata_o~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N3
cyclonev_lcell_comb \regs[19][0]~feeder (
// Equation(s):
// \regs[19][0]~feeder_combout  = ( \reg_wdata_i[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][0]~feeder .extended_lut = "off";
defparam \regs[19][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N54
cyclonev_lcell_comb \regs[19][16]~35 (
// Equation(s):
// \regs[19][16]~35_combout  = ( \reg_waddr_i[4]~input_o  & ( (!\rst~input_o ) # ((\regs[3][2]~4_combout  & !\reg_waddr_i[3]~input_o )) ) ) # ( !\reg_waddr_i[4]~input_o  & ( !\rst~input_o  ) )

	.dataa(!\regs[3][2]~4_combout ),
	.datab(!\rst~input_o ),
	.datac(gnd),
	.datad(!\reg_waddr_i[3]~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][16]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][16]~35 .extended_lut = "off";
defparam \regs[19][16]~35 .lut_mask = 64'hCCCCCCCCDDCCDDCC;
defparam \regs[19][16]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N5
dffeas \regs[19][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][0] .is_wysiwyg = "true";
defparam \regs[19][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N54
cyclonev_lcell_comb \regs[31][0]~38 (
// Equation(s):
// \regs[31][0]~38_combout  = ( \reg_waddr_i[3]~input_o  & ( (\reg_waddr_i[4]~input_o  & (\rst~input_o  & \regs[31][0]~12_combout )) ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(!\rst~input_o ),
	.datac(!\regs[31][0]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[31][0]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[31][0]~38 .extended_lut = "off";
defparam \regs[31][0]~38 .lut_mask = 64'h0000000001010101;
defparam \regs[31][0]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N8
dffeas \regs[31][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][0] .is_wysiwyg = "true";
defparam \regs[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N57
cyclonev_lcell_comb \regs[27][21]~37 (
// Equation(s):
// \regs[27][21]~37_combout  = ( \reg_waddr_i[4]~input_o  & ( (!\rst~input_o ) # ((\regs[3][2]~4_combout  & \reg_waddr_i[3]~input_o )) ) ) # ( !\reg_waddr_i[4]~input_o  & ( !\rst~input_o  ) )

	.dataa(!\regs[3][2]~4_combout ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\reg_waddr_i[3]~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[27][21]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[27][21]~37 .extended_lut = "off";
defparam \regs[27][21]~37 .lut_mask = 64'hF0F0F0F0F0F5F0F5;
defparam \regs[27][21]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N38
dffeas \regs[27][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][0] .is_wysiwyg = "true";
defparam \regs[27][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N57
cyclonev_lcell_comb \regs[23][12]~36 (
// Equation(s):
// \regs[23][12]~36_combout  = ( \reg_waddr_i[3]~input_o  & ( !\rst~input_o  ) ) # ( !\reg_waddr_i[3]~input_o  & ( (!\rst~input_o ) # ((\reg_waddr_i[4]~input_o  & \regs[31][0]~12_combout )) ) )

	.dataa(!\reg_waddr_i[4]~input_o ),
	.datab(gnd),
	.datac(!\rst~input_o ),
	.datad(!\regs[31][0]~12_combout ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][12]~36 .extended_lut = "off";
defparam \regs[23][12]~36 .lut_mask = 64'hF0F5F0F5F0F0F0F0;
defparam \regs[23][12]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N35
dffeas \regs[23][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][0] .is_wysiwyg = "true";
defparam \regs[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N36
cyclonev_lcell_comb \reg1_rdata_o~11 (
// Equation(s):
// \reg1_rdata_o~11_combout  = ( \regs[27][0]~q  & ( \regs[23][0]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[19][0]~q ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[31][0]~q )))) ) ) ) # ( 
// !\regs[27][0]~q  & ( \regs[23][0]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[19][0]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[31][0]~q )))) ) ) ) # ( \regs[27][0]~q  & ( !\regs[23][0]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & (\regs[19][0]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[31][0]~q )))) ) ) ) # ( !\regs[27][0]~q  & ( !\regs[23][0]~q  & ( (!\reg1_raddr_i[3]~input_o  & 
// (\regs[19][0]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[31][0]~q )))) ) ) )

	.dataa(!\regs[19][0]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[31][0]~q ),
	.datae(!\regs[27][0]~q ),
	.dataf(!\regs[23][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~11 .extended_lut = "off";
defparam \reg1_rdata_o~11 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N12
cyclonev_lcell_comb \reg1_rdata_o~12 (
// Equation(s):
// \reg1_rdata_o~12_combout  = ( \reg1_raddr_i[1]~input_o  & ( \reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~11_combout  ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( \reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~9_combout  ) ) ) # ( \reg1_raddr_i[1]~input_o  & ( 
// !\reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~10_combout  ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( !\reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~8_combout  ) ) )

	.dataa(!\reg1_rdata_o~10_combout ),
	.datab(!\reg1_rdata_o~9_combout ),
	.datac(!\reg1_rdata_o~8_combout ),
	.datad(!\reg1_rdata_o~11_combout ),
	.datae(!\reg1_raddr_i[1]~input_o ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~12 .extended_lut = "off";
defparam \reg1_rdata_o~12 .lut_mask = 64'h0F0F5555333300FF;
defparam \reg1_rdata_o~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N36
cyclonev_lcell_comb \reg1_rdata_o~14 (
// Equation(s):
// \reg1_rdata_o~14_combout  = ( \reg1_rdata_o~13_combout  & ( \reg1_rdata_o~12_combout  ) ) # ( !\reg1_rdata_o~13_combout  & ( \reg1_rdata_o~12_combout  & ( (!\reg1_rdata_o~6_combout  & (\reg_wdata_i[0]~input_o  & (\reg1_rdata_o~1_combout ))) # 
// (\reg1_rdata_o~6_combout  & (((\reg_wdata_i[0]~input_o  & \reg1_rdata_o~1_combout )) # (\reg1_rdata_o~7_combout ))) ) ) ) # ( \reg1_rdata_o~13_combout  & ( !\reg1_rdata_o~12_combout  & ( (!\reg1_rdata_o~6_combout  & (\reg_wdata_i[0]~input_o  & 
// (\reg1_rdata_o~1_combout ))) # (\reg1_rdata_o~6_combout  & (((\reg_wdata_i[0]~input_o  & \reg1_rdata_o~1_combout )) # (\reg1_rdata_o~7_combout ))) ) ) ) # ( !\reg1_rdata_o~13_combout  & ( !\reg1_rdata_o~12_combout  & ( (!\reg1_rdata_o~6_combout  & 
// (\reg_wdata_i[0]~input_o  & (\reg1_rdata_o~1_combout ))) # (\reg1_rdata_o~6_combout  & (((\reg_wdata_i[0]~input_o  & \reg1_rdata_o~1_combout )) # (\reg1_rdata_o~7_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~6_combout ),
	.datab(!\reg_wdata_i[0]~input_o ),
	.datac(!\reg1_rdata_o~1_combout ),
	.datad(!\reg1_rdata_o~7_combout ),
	.datae(!\reg1_rdata_o~13_combout ),
	.dataf(!\reg1_rdata_o~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~14 .extended_lut = "off";
defparam \reg1_rdata_o~14 .lut_mask = 64'h035703570357FFFF;
defparam \reg1_rdata_o~14 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \reg_wdata_i[1]~input (
	.i(reg_wdata_i[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[1]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[1]~input .bus_hold = "false";
defparam \reg_wdata_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y4_N32
dffeas \regs[19][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][1] .is_wysiwyg = "true";
defparam \regs[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N25
dffeas \regs[31][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][1] .is_wysiwyg = "true";
defparam \regs[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N38
dffeas \regs[27][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][1] .is_wysiwyg = "true";
defparam \regs[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N5
dffeas \regs[23][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][1] .is_wysiwyg = "true";
defparam \regs[23][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \reg1_rdata_o~23 (
// Equation(s):
// \reg1_rdata_o~23_combout  = ( \regs[27][1]~q  & ( \regs[23][1]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[19][1]~q ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[31][1]~q )))) ) ) ) # ( 
// !\regs[27][1]~q  & ( \regs[23][1]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[19][1]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[31][1]~q )))) ) ) ) # ( \regs[27][1]~q  & ( !\regs[23][1]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & (\regs[19][1]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[31][1]~q )))) ) ) ) # ( !\regs[27][1]~q  & ( !\regs[23][1]~q  & ( (!\reg1_raddr_i[3]~input_o  & 
// (\regs[19][1]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[31][1]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\regs[19][1]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[31][1]~q ),
	.datae(!\regs[27][1]~q ),
	.dataf(!\regs[23][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~23 .extended_lut = "off";
defparam \reg1_rdata_o~23 .lut_mask = 64'h202570752A2F7A7F;
defparam \reg1_rdata_o~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N37
dffeas \regs[29][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][1] .is_wysiwyg = "true";
defparam \regs[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N31
dffeas \regs[21][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][1] .is_wysiwyg = "true";
defparam \regs[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N32
dffeas \regs[25][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][1] .is_wysiwyg = "true";
defparam \regs[25][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N33
cyclonev_lcell_comb \regs[17][1]~feeder (
// Equation(s):
// \regs[17][1]~feeder_combout  = ( \reg_wdata_i[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][1]~feeder .extended_lut = "off";
defparam \regs[17][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N35
dffeas \regs[17][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][1] .is_wysiwyg = "true";
defparam \regs[17][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N30
cyclonev_lcell_comb \reg1_rdata_o~21 (
// Equation(s):
// \reg1_rdata_o~21_combout  = ( \regs[25][1]~q  & ( \regs[17][1]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][1]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][1]~q ))) ) ) ) # ( !\regs[25][1]~q  & ( \regs[17][1]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][1]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][1]~q )))) ) ) ) # ( \regs[25][1]~q  & ( !\regs[17][1]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][1]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][1]~q )))) ) ) ) # ( !\regs[25][1]~q  & ( !\regs[17][1]~q  & ( 
// (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][1]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][1]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[29][1]~q ),
	.datac(!\regs[21][1]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[25][1]~q ),
	.dataf(!\regs[17][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~21 .extended_lut = "off";
defparam \reg1_rdata_o~21 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg1_rdata_o~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N43
dffeas \regs[30][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][1] .is_wysiwyg = "true";
defparam \regs[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N5
dffeas \regs[22][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][1] .is_wysiwyg = "true";
defparam \regs[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N31
dffeas \regs[18][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][1] .is_wysiwyg = "true";
defparam \regs[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N38
dffeas \regs[26][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][1] .is_wysiwyg = "true";
defparam \regs[26][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N36
cyclonev_lcell_comb \reg1_rdata_o~22 (
// Equation(s):
// \reg1_rdata_o~22_combout  = ( \regs[26][1]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[30][1]~q ) ) ) ) # ( !\regs[26][1]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \regs[30][1]~q ) ) ) ) # ( 
// \regs[26][1]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[18][1]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][1]~q )) ) ) ) # ( !\regs[26][1]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[18][1]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][1]~q )) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[30][1]~q ),
	.datac(!\regs[22][1]~q ),
	.datad(!\regs[18][1]~q ),
	.datae(!\regs[26][1]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~22 .extended_lut = "off";
defparam \reg1_rdata_o~22 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \reg1_rdata_o~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N2
dffeas \regs[28][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][1] .is_wysiwyg = "true";
defparam \regs[28][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N36
cyclonev_lcell_comb \regs[20][1]~feeder (
// Equation(s):
// \regs[20][1]~feeder_combout  = ( \reg_wdata_i[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][1]~feeder .extended_lut = "off";
defparam \regs[20][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[20][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N37
dffeas \regs[20][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][1] .is_wysiwyg = "true";
defparam \regs[20][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N3
cyclonev_lcell_comb \regs[16][1]~feeder (
// Equation(s):
// \regs[16][1]~feeder_combout  = ( \reg_wdata_i[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][1]~feeder .extended_lut = "off";
defparam \regs[16][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N5
dffeas \regs[16][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][1] .is_wysiwyg = "true";
defparam \regs[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N43
dffeas \regs[24][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][1] .is_wysiwyg = "true";
defparam \regs[24][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N42
cyclonev_lcell_comb \reg1_rdata_o~20 (
// Equation(s):
// \reg1_rdata_o~20_combout  = ( \regs[24][1]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[28][1]~q ) ) ) ) # ( !\regs[24][1]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[28][1]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[24][1]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[16][1]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[20][1]~q )) ) ) ) # ( !\regs[24][1]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[16][1]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[20][1]~q )) ) ) )

	.dataa(!\regs[28][1]~q ),
	.datab(!\regs[20][1]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[16][1]~q ),
	.datae(!\regs[24][1]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~20 .extended_lut = "off";
defparam \reg1_rdata_o~20 .lut_mask = 64'h03F303F30505F5F5;
defparam \reg1_rdata_o~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \reg1_rdata_o~24 (
// Equation(s):
// \reg1_rdata_o~24_combout  = ( \reg1_rdata_o~22_combout  & ( \reg1_rdata_o~20_combout  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~21_combout ))) # (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~23_combout ))) ) ) ) # ( 
// !\reg1_rdata_o~22_combout  & ( \reg1_rdata_o~20_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~21_combout )))) # (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~23_combout  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( 
// \reg1_rdata_o~22_combout  & ( !\reg1_rdata_o~20_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \reg1_rdata_o~21_combout )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\reg1_rdata_o~23_combout ))) ) ) ) # 
// ( !\reg1_rdata_o~22_combout  & ( !\reg1_rdata_o~20_combout  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~21_combout ))) # (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~23_combout )))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_rdata_o~23_combout ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_rdata_o~21_combout ),
	.datae(!\reg1_rdata_o~22_combout ),
	.dataf(!\reg1_rdata_o~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~24 .extended_lut = "off";
defparam \reg1_rdata_o~24 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg1_rdata_o~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N14
dffeas \regs[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][1] .is_wysiwyg = "true";
defparam \regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N7
dffeas \regs[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][1] .is_wysiwyg = "true";
defparam \regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N32
dffeas \regs[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1] .is_wysiwyg = "true";
defparam \regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N6
cyclonev_lcell_comb \reg1_rdata_o~15 (
// Equation(s):
// \reg1_rdata_o~15_combout  = ( \regs[2][1]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][1]~q )))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\regs[3][1]~q )))) ) ) # ( !\regs[2][1]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][1]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][1]~q )))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[3][1]~q ),
	.datad(!\regs[1][1]~q ),
	.datae(gnd),
	.dataf(!\regs[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~15 .extended_lut = "off";
defparam \reg1_rdata_o~15 .lut_mask = 64'h0123012345674567;
defparam \reg1_rdata_o~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N44
dffeas \regs[15][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N2
dffeas \regs[12][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1] .is_wysiwyg = "true";
defparam \regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N8
dffeas \regs[14][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N35
dffeas \regs[13][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N6
cyclonev_lcell_comb \reg1_rdata_o~18 (
// Equation(s):
// \reg1_rdata_o~18_combout  = ( \regs[14][1]~q  & ( \regs[13][1]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[12][1]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[15][1]~q ))) ) ) ) # ( 
// !\regs[14][1]~q  & ( \regs[13][1]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[12][1]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][1]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[14][1]~q  & ( !\regs[13][1]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o  & \regs[12][1]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[15][1]~q ))) ) ) ) # ( !\regs[14][1]~q  & ( !\regs[13][1]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((!\reg1_raddr_i[0]~input_o  & \regs[12][1]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][1]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[15][1]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[12][1]~q ),
	.datae(!\regs[14][1]~q ),
	.dataf(!\regs[13][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~18 .extended_lut = "off";
defparam \reg1_rdata_o~18 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \reg1_rdata_o~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N13
dffeas \regs[11][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][1] .is_wysiwyg = "true";
defparam \regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N3
cyclonev_lcell_comb \regs[8][1]~feeder (
// Equation(s):
// \regs[8][1]~feeder_combout  = ( \reg_wdata_i[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][1]~feeder .extended_lut = "off";
defparam \regs[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N5
dffeas \regs[8][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N38
dffeas \regs[10][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1] .is_wysiwyg = "true";
defparam \regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N39
cyclonev_lcell_comb \regs[9][1]~feeder (
// Equation(s):
// \regs[9][1]~feeder_combout  = ( \reg_wdata_i[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][1]~feeder .extended_lut = "off";
defparam \regs[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N41
dffeas \regs[9][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1] .is_wysiwyg = "true";
defparam \regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \reg1_rdata_o~17 (
// Equation(s):
// \reg1_rdata_o~17_combout  = ( \regs[10][1]~q  & ( \regs[9][1]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[8][1]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[11][1]~q ))) ) ) ) # ( 
// !\regs[10][1]~q  & ( \regs[9][1]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[8][1]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][1]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[10][1]~q  & ( !\regs[9][1]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o  & \regs[8][1]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[11][1]~q ))) ) ) ) # ( !\regs[10][1]~q  & ( !\regs[9][1]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((!\reg1_raddr_i[0]~input_o  & \regs[8][1]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][1]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[11][1]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[8][1]~q ),
	.datae(!\regs[10][1]~q ),
	.dataf(!\regs[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~17 .extended_lut = "off";
defparam \reg1_rdata_o~17 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \reg1_rdata_o~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N31
dffeas \regs[7][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1] .is_wysiwyg = "true";
defparam \regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N35
dffeas \regs[4][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][1] .is_wysiwyg = "true";
defparam \regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N30
cyclonev_lcell_comb \regs[5][1]~feeder (
// Equation(s):
// \regs[5][1]~feeder_combout  = ( \reg_wdata_i[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][1]~feeder .extended_lut = "off";
defparam \regs[5][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N32
dffeas \regs[5][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N31
dffeas \regs[6][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N30
cyclonev_lcell_comb \reg1_rdata_o~16 (
// Equation(s):
// \reg1_rdata_o~16_combout  = ( \regs[6][1]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & ((\regs[5][1]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][1]~q )) ) ) ) # ( !\regs[6][1]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((\regs[5][1]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][1]~q )) ) ) ) # ( \regs[6][1]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\reg1_raddr_i[1]~input_o ) # (\regs[4][1]~q ) ) ) ) # ( !\regs[6][1]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (\regs[4][1]~q  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\regs[7][1]~q ),
	.datab(!\regs[4][1]~q ),
	.datac(!\regs[5][1]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[6][1]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~16 .extended_lut = "off";
defparam \reg1_rdata_o~16 .lut_mask = 64'h330033FF0F550F55;
defparam \reg1_rdata_o~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N33
cyclonev_lcell_comb \reg1_rdata_o~19 (
// Equation(s):
// \reg1_rdata_o~19_combout  = ( \reg1_rdata_o~17_combout  & ( \reg1_rdata_o~16_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\reg1_rdata_o~15_combout ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # 
// (\reg1_rdata_o~18_combout )))) ) ) ) # ( !\reg1_rdata_o~17_combout  & ( \reg1_rdata_o~16_combout  & ( (!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~15_combout  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # 
// (\reg1_rdata_o~18_combout )))) ) ) ) # ( \reg1_rdata_o~17_combout  & ( !\reg1_rdata_o~16_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\reg1_rdata_o~15_combout ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  
// & \reg1_rdata_o~18_combout )))) ) ) ) # ( !\reg1_rdata_o~17_combout  & ( !\reg1_rdata_o~16_combout  & ( (!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~15_combout  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & 
// \reg1_rdata_o~18_combout )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\reg1_rdata_o~15_combout ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_rdata_o~18_combout ),
	.datae(!\reg1_rdata_o~17_combout ),
	.dataf(!\reg1_rdata_o~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~19 .extended_lut = "off";
defparam \reg1_rdata_o~19 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg1_rdata_o~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N18
cyclonev_lcell_comb \reg1_rdata_o~25 (
// Equation(s):
// \reg1_rdata_o~25_combout  = ( \reg1_rdata_o~24_combout  & ( \reg1_rdata_o~19_combout  & ( (((\reg1_rdata_o~1_combout  & \reg_wdata_i[1]~input_o )) # (\reg1_rdata_o~13_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( !\reg1_rdata_o~24_combout  & ( 
// \reg1_rdata_o~19_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[1]~input_o )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( \reg1_rdata_o~24_combout  & ( !\reg1_rdata_o~19_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[1]~input_o )) # 
// (\reg1_rdata_o~13_combout ) ) ) ) # ( !\reg1_rdata_o~24_combout  & ( !\reg1_rdata_o~19_combout  & ( (\reg1_rdata_o~1_combout  & \reg_wdata_i[1]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~7_combout ),
	.datab(!\reg1_rdata_o~1_combout ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg_wdata_i[1]~input_o ),
	.datae(!\reg1_rdata_o~24_combout ),
	.dataf(!\reg1_rdata_o~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~25 .extended_lut = "off";
defparam \reg1_rdata_o~25 .lut_mask = 64'h00330F3F55775F7F;
defparam \reg1_rdata_o~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \reg_wdata_i[2]~input (
	.i(reg_wdata_i[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[2]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[2]~input .bus_hold = "false";
defparam \reg_wdata_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N6
cyclonev_lcell_comb \regs[21][2]~feeder (
// Equation(s):
// \regs[21][2]~feeder_combout  = \reg_wdata_i[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][2]~feeder .extended_lut = "off";
defparam \regs[21][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[21][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N7
dffeas \regs[21][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][2] .is_wysiwyg = "true";
defparam \regs[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N43
dffeas \regs[29][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][2] .is_wysiwyg = "true";
defparam \regs[29][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N30
cyclonev_lcell_comb \regs[17][2]~feeder (
// Equation(s):
// \regs[17][2]~feeder_combout  = ( \reg_wdata_i[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][2]~feeder .extended_lut = "off";
defparam \regs[17][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N32
dffeas \regs[17][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][2] .is_wysiwyg = "true";
defparam \regs[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N37
dffeas \regs[25][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][2] .is_wysiwyg = "true";
defparam \regs[25][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N36
cyclonev_lcell_comb \reg1_rdata_o~32 (
// Equation(s):
// \reg1_rdata_o~32_combout  = ( \regs[25][2]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[29][2]~q ) ) ) ) # ( !\regs[25][2]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[29][2]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[25][2]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[17][2]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][2]~q )) ) ) ) # ( !\regs[25][2]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[17][2]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][2]~q )) ) ) )

	.dataa(!\regs[21][2]~q ),
	.datab(!\regs[29][2]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[17][2]~q ),
	.datae(!\regs[25][2]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~32 .extended_lut = "off";
defparam \reg1_rdata_o~32 .lut_mask = 64'h05F505F50303F3F3;
defparam \reg1_rdata_o~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \regs[23][2]~feeder (
// Equation(s):
// \regs[23][2]~feeder_combout  = ( \reg_wdata_i[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][2]~feeder .extended_lut = "off";
defparam \regs[23][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[23][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N8
dffeas \regs[23][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][2] .is_wysiwyg = "true";
defparam \regs[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N4
dffeas \regs[19][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][2] .is_wysiwyg = "true";
defparam \regs[19][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N32
dffeas \regs[31][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][2] .is_wysiwyg = "true";
defparam \regs[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N8
dffeas \regs[27][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][2] .is_wysiwyg = "true";
defparam \regs[27][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N6
cyclonev_lcell_comb \reg1_rdata_o~34 (
// Equation(s):
// \reg1_rdata_o~34_combout  = ( \regs[27][2]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[23][2]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][2]~q ))) ) ) ) # ( !\regs[27][2]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[23][2]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][2]~q ))) ) ) ) # ( \regs[27][2]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\reg1_raddr_i[3]~input_o ) # (\regs[19][2]~q ) ) ) ) # ( !\regs[27][2]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (\regs[19][2]~q  & !\reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\regs[23][2]~q ),
	.datab(!\regs[19][2]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[31][2]~q ),
	.datae(!\regs[27][2]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~34 .extended_lut = "off";
defparam \reg1_rdata_o~34 .lut_mask = 64'h30303F3F505F505F;
defparam \reg1_rdata_o~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N3
cyclonev_lcell_comb \regs[22][2]~feeder (
// Equation(s):
// \regs[22][2]~feeder_combout  = \reg_wdata_i[2]~input_o 

	.dataa(!\reg_wdata_i[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][2]~feeder .extended_lut = "off";
defparam \regs[22][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[22][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N4
dffeas \regs[22][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][2] .is_wysiwyg = "true";
defparam \regs[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N38
dffeas \regs[30][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][2] .is_wysiwyg = "true";
defparam \regs[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N32
dffeas \regs[26][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][2] .is_wysiwyg = "true";
defparam \regs[26][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N39
cyclonev_lcell_comb \regs[18][2]~feeder (
// Equation(s):
// \regs[18][2]~feeder_combout  = ( \reg_wdata_i[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[18][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[18][2]~feeder .extended_lut = "off";
defparam \regs[18][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[18][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N41
dffeas \regs[18][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[18][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][2] .is_wysiwyg = "true";
defparam \regs[18][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \reg1_rdata_o~33 (
// Equation(s):
// \reg1_rdata_o~33_combout  = ( \regs[26][2]~q  & ( \regs[18][2]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[22][2]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][2]~q )))) ) ) ) # ( !\regs[26][2]~q  & ( \regs[18][2]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[22][2]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\regs[30][2]~q  & \reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[26][2]~q  & ( !\regs[18][2]~q  & ( (!\reg1_raddr_i[3]~input_o  & 
// (\regs[22][2]~q  & ((\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[30][2]~q )))) ) ) ) # ( !\regs[26][2]~q  & ( !\regs[18][2]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & 
// (\regs[22][2]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][2]~q ))))) ) ) )

	.dataa(!\regs[22][2]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[30][2]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[26][2]~q ),
	.dataf(!\regs[18][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~33 .extended_lut = "off";
defparam \reg1_rdata_o~33 .lut_mask = 64'h00473347CC47FF47;
defparam \reg1_rdata_o~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N31
dffeas \regs[28][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][2] .is_wysiwyg = "true";
defparam \regs[28][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N39
cyclonev_lcell_comb \regs[20][2]~feeder (
// Equation(s):
// \regs[20][2]~feeder_combout  = ( \reg_wdata_i[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][2]~feeder .extended_lut = "off";
defparam \regs[20][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[20][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N41
dffeas \regs[20][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][2] .is_wysiwyg = "true";
defparam \regs[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N56
dffeas \regs[24][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][2] .is_wysiwyg = "true";
defparam \regs[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N48
cyclonev_lcell_comb \regs[16][2]~feeder (
// Equation(s):
// \regs[16][2]~feeder_combout  = ( \reg_wdata_i[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][2]~feeder .extended_lut = "off";
defparam \regs[16][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N50
dffeas \regs[16][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][2] .is_wysiwyg = "true";
defparam \regs[16][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N54
cyclonev_lcell_comb \reg1_rdata_o~31 (
// Equation(s):
// \reg1_rdata_o~31_combout  = ( \regs[24][2]~q  & ( \regs[16][2]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][2]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][2]~q ))) ) ) ) # ( !\regs[24][2]~q  & ( \regs[16][2]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][2]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][2]~q )))) ) ) ) # ( \regs[24][2]~q  & ( !\regs[16][2]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][2]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][2]~q )))) ) ) ) # ( !\regs[24][2]~q  & ( !\regs[16][2]~q  & ( 
// (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][2]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][2]~q )))) ) ) )

	.dataa(!\regs[28][2]~q ),
	.datab(!\regs[20][2]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[24][2]~q ),
	.dataf(!\regs[16][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~31 .extended_lut = "off";
defparam \reg1_rdata_o~31 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg1_rdata_o~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N30
cyclonev_lcell_comb \reg1_rdata_o~35 (
// Equation(s):
// \reg1_rdata_o~35_combout  = ( \reg1_rdata_o~33_combout  & ( \reg1_rdata_o~31_combout  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~32_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~34_combout )))) ) ) ) # ( 
// !\reg1_rdata_o~33_combout  & ( \reg1_rdata_o~31_combout  & ( (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~32_combout )) # (\reg1_raddr_i[1]~input_o  & 
// ((\reg1_rdata_o~34_combout ))))) ) ) ) # ( \reg1_rdata_o~33_combout  & ( !\reg1_rdata_o~31_combout  & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~32_combout 
// )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~34_combout ))))) ) ) ) # ( !\reg1_rdata_o~33_combout  & ( !\reg1_rdata_o~31_combout  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~32_combout )) # (\reg1_raddr_i[1]~input_o 
//  & ((\reg1_rdata_o~34_combout ))))) ) ) )

	.dataa(!\reg1_rdata_o~32_combout ),
	.datab(!\reg1_rdata_o~34_combout ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\reg1_rdata_o~33_combout ),
	.dataf(!\reg1_rdata_o~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~35 .extended_lut = "off";
defparam \reg1_rdata_o~35 .lut_mask = 64'h050305F3F503F5F3;
defparam \reg1_rdata_o~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N19
dffeas \regs[13][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N2
dffeas \regs[15][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N26
dffeas \regs[14][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N39
cyclonev_lcell_comb \regs[12][2]~feeder (
// Equation(s):
// \regs[12][2]~feeder_combout  = ( \reg_wdata_i[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][2]~feeder .extended_lut = "off";
defparam \regs[12][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N41
dffeas \regs[12][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2] .is_wysiwyg = "true";
defparam \regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N24
cyclonev_lcell_comb \reg1_rdata_o~29 (
// Equation(s):
// \reg1_rdata_o~29_combout  = ( \regs[14][2]~q  & ( \regs[12][2]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\regs[13][2]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][2]~q )))) ) ) ) # ( !\regs[14][2]~q  & ( \regs[12][2]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[13][2]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][2]~q ))))) ) ) ) # ( \regs[14][2]~q  & ( !\regs[12][2]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[13][2]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][2]~q ))))) ) ) ) # ( !\regs[14][2]~q  & ( !\regs[12][2]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[13][2]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][2]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\regs[13][2]~q ),
	.datac(!\regs[15][2]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[14][2]~q ),
	.dataf(!\regs[12][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~29 .extended_lut = "off";
defparam \reg1_rdata_o~29 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg1_rdata_o~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N17
dffeas \regs[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][2] .is_wysiwyg = "true";
defparam \regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N41
dffeas \regs[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][2] .is_wysiwyg = "true";
defparam \regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N32
dffeas \regs[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][2] .is_wysiwyg = "true";
defparam \regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N39
cyclonev_lcell_comb \reg1_rdata_o~26 (
// Equation(s):
// \reg1_rdata_o~26_combout  = ( \regs[1][2]~q  & ( \regs[2][2]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ) # (\regs[3][2]~q ))) ) ) ) # ( !\regs[1][2]~q  & ( \regs[2][2]~q  & 
// ( (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # (\regs[3][2]~q ))) ) ) ) # ( \regs[1][2]~q  & ( !\regs[2][2]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ) # (\regs[3][2]~q ))) ) ) ) # ( !\regs[1][2]~q  & ( !\regs[2][2]~q 
//  & ( (\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o  & \regs[3][2]~q )) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[3][2]~q ),
	.datad(gnd),
	.datae(!\regs[1][2]~q ),
	.dataf(!\regs[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~26 .extended_lut = "off";
defparam \reg1_rdata_o~26 .lut_mask = 64'h0101454523236767;
defparam \reg1_rdata_o~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N19
dffeas \regs[7][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][2] .is_wysiwyg = "true";
defparam \regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N8
dffeas \regs[4][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][2] .is_wysiwyg = "true";
defparam \regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N19
dffeas \regs[6][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N44
dffeas \regs[5][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N18
cyclonev_lcell_comb \reg1_rdata_o~27 (
// Equation(s):
// \reg1_rdata_o~27_combout  = ( \regs[6][2]~q  & ( \regs[5][2]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[4][2]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[7][2]~q ))) ) ) ) # ( 
// !\regs[6][2]~q  & ( \regs[5][2]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[4][2]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][2]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[6][2]~q  & ( !\regs[5][2]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o  & \regs[4][2]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[7][2]~q ))) ) ) ) # ( !\regs[6][2]~q  & ( !\regs[5][2]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((!\reg1_raddr_i[0]~input_o  & \regs[4][2]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][2]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\regs[7][2]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[4][2]~q ),
	.datae(!\regs[6][2]~q ),
	.dataf(!\regs[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~27 .extended_lut = "off";
defparam \reg1_rdata_o~27 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg1_rdata_o~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N2
dffeas \regs[11][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2] .is_wysiwyg = "true";
defparam \regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N35
dffeas \regs[8][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N41
dffeas \regs[9][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2] .is_wysiwyg = "true";
defparam \regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N26
dffeas \regs[10][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2] .is_wysiwyg = "true";
defparam \regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N24
cyclonev_lcell_comb \reg1_rdata_o~28 (
// Equation(s):
// \reg1_rdata_o~28_combout  = ( \regs[10][2]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & ((\regs[9][2]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][2]~q )) ) ) ) # ( !\regs[10][2]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((\regs[9][2]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][2]~q )) ) ) ) # ( \regs[10][2]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\reg1_raddr_i[1]~input_o ) # (\regs[8][2]~q ) ) ) ) # ( !\regs[10][2]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (\regs[8][2]~q  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\regs[11][2]~q ),
	.datab(!\regs[8][2]~q ),
	.datac(!\regs[9][2]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[10][2]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~28 .extended_lut = "off";
defparam \reg1_rdata_o~28 .lut_mask = 64'h330033FF0F550F55;
defparam \reg1_rdata_o~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N9
cyclonev_lcell_comb \reg1_rdata_o~30 (
// Equation(s):
// \reg1_rdata_o~30_combout  = ( \reg1_rdata_o~28_combout  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\reg1_rdata_o~29_combout ) ) ) ) # ( !\reg1_rdata_o~28_combout  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_rdata_o~29_combout  & 
// \reg1_raddr_i[2]~input_o ) ) ) ) # ( \reg1_rdata_o~28_combout  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~26_combout )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~27_combout ))) ) ) ) # ( !\reg1_rdata_o~28_combout  
// & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~26_combout )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~27_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~29_combout ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_rdata_o~26_combout ),
	.datad(!\reg1_rdata_o~27_combout ),
	.datae(!\reg1_rdata_o~28_combout ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~30 .extended_lut = "off";
defparam \reg1_rdata_o~30 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \reg1_rdata_o~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N45
cyclonev_lcell_comb \reg1_rdata_o~36 (
// Equation(s):
// \reg1_rdata_o~36_combout  = ( \reg_wdata_i[2]~input_o  & ( \reg1_rdata_o~30_combout  & ( (((\reg1_rdata_o~35_combout  & \reg1_rdata_o~13_combout )) # (\reg1_rdata_o~7_combout )) # (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[2]~input_o  & ( 
// \reg1_rdata_o~30_combout  & ( ((\reg1_rdata_o~35_combout  & \reg1_rdata_o~13_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( \reg_wdata_i[2]~input_o  & ( !\reg1_rdata_o~30_combout  & ( ((\reg1_rdata_o~35_combout  & \reg1_rdata_o~13_combout )) # 
// (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[2]~input_o  & ( !\reg1_rdata_o~30_combout  & ( (\reg1_rdata_o~35_combout  & \reg1_rdata_o~13_combout ) ) ) )

	.dataa(!\reg1_rdata_o~1_combout ),
	.datab(!\reg1_rdata_o~7_combout ),
	.datac(!\reg1_rdata_o~35_combout ),
	.datad(!\reg1_rdata_o~13_combout ),
	.datae(!\reg_wdata_i[2]~input_o ),
	.dataf(!\reg1_rdata_o~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~36 .extended_lut = "off";
defparam \reg1_rdata_o~36 .lut_mask = 64'h000F555F333F777F;
defparam \reg1_rdata_o~36 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \reg_wdata_i[3]~input (
	.i(reg_wdata_i[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[3]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[3]~input .bus_hold = "false";
defparam \reg_wdata_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \regs[9][3]~feeder (
// Equation(s):
// \regs[9][3]~feeder_combout  = ( \reg_wdata_i[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][3]~feeder .extended_lut = "off";
defparam \regs[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N49
dffeas \regs[9][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][3] .is_wysiwyg = "true";
defparam \regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N37
dffeas \regs[11][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][3] .is_wysiwyg = "true";
defparam \regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \regs[8][3]~feeder (
// Equation(s):
// \regs[8][3]~feeder_combout  = ( \reg_wdata_i[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][3]~feeder .extended_lut = "off";
defparam \regs[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N44
dffeas \regs[8][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N1
dffeas \regs[10][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][3] .is_wysiwyg = "true";
defparam \regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N0
cyclonev_lcell_comb \reg1_rdata_o~39 (
// Equation(s):
// \reg1_rdata_o~39_combout  = ( \regs[10][3]~q  & ( \reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o ) # (\regs[11][3]~q ) ) ) ) # ( !\regs[10][3]~q  & ( \reg1_raddr_i[1]~input_o  & ( (\regs[11][3]~q  & \reg1_raddr_i[0]~input_o ) ) ) ) # ( 
// \regs[10][3]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & ((\regs[8][3]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][3]~q )) ) ) ) # ( !\regs[10][3]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & 
// ((\regs[8][3]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][3]~q )) ) ) )

	.dataa(!\regs[9][3]~q ),
	.datab(!\regs[11][3]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[8][3]~q ),
	.datae(!\regs[10][3]~q ),
	.dataf(!\reg1_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~39 .extended_lut = "off";
defparam \reg1_rdata_o~39 .lut_mask = 64'h05F505F50303F3F3;
defparam \reg1_rdata_o~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N4
dffeas \regs[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][3] .is_wysiwyg = "true";
defparam \regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N28
dffeas \regs[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3] .is_wysiwyg = "true";
defparam \regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N23
dffeas \regs[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3] .is_wysiwyg = "true";
defparam \regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N27
cyclonev_lcell_comb \reg1_rdata_o~37 (
// Equation(s):
// \reg1_rdata_o~37_combout  = ( \regs[2][3]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][3]~q )))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\regs[3][3]~q )))) ) ) # ( !\regs[2][3]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][3]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][3]~q )))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[3][3]~q ),
	.datad(!\regs[1][3]~q ),
	.datae(gnd),
	.dataf(!\regs[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~37 .extended_lut = "off";
defparam \reg1_rdata_o~37 .lut_mask = 64'h0123012345674567;
defparam \reg1_rdata_o~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \regs[5][3]~feeder (
// Equation(s):
// \regs[5][3]~feeder_combout  = ( \reg_wdata_i[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][3]~feeder .extended_lut = "off";
defparam \regs[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N32
dffeas \regs[5][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N14
dffeas \regs[7][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][3] .is_wysiwyg = "true";
defparam \regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N8
dffeas \regs[6][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \regs[4][3]~feeder (
// Equation(s):
// \regs[4][3]~feeder_combout  = ( \reg_wdata_i[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][3]~feeder .extended_lut = "off";
defparam \regs[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N32
dffeas \regs[4][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3] .is_wysiwyg = "true";
defparam \regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \reg1_rdata_o~38 (
// Equation(s):
// \reg1_rdata_o~38_combout  = ( \regs[6][3]~q  & ( \regs[4][3]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\regs[5][3]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][3]~q )))) ) ) ) # ( !\regs[6][3]~q  & ( \regs[4][3]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[5][3]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][3]~q ))))) ) ) ) # ( \regs[6][3]~q  & ( !\regs[4][3]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[5][3]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][3]~q ))))) ) ) ) # ( !\regs[6][3]~q  & ( !\regs[4][3]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[5][3]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][3]~q ))))) ) ) )

	.dataa(!\regs[5][3]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[7][3]~q ),
	.datae(!\regs[6][3]~q ),
	.dataf(!\regs[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~38 .extended_lut = "off";
defparam \reg1_rdata_o~38 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg1_rdata_o~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N14
dffeas \regs[15][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N23
dffeas \regs[13][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N42
cyclonev_lcell_comb \regs[12][3]~feeder (
// Equation(s):
// \regs[12][3]~feeder_combout  = ( \reg_wdata_i[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][3]~feeder .extended_lut = "off";
defparam \regs[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N44
dffeas \regs[12][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3] .is_wysiwyg = "true";
defparam \regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N38
dffeas \regs[14][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N36
cyclonev_lcell_comb \reg1_rdata_o~40 (
// Equation(s):
// \reg1_rdata_o~40_combout  = ( \regs[14][3]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & ((\regs[13][3]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][3]~q )) ) ) ) # ( !\regs[14][3]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((\regs[13][3]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][3]~q )) ) ) ) # ( \regs[14][3]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\regs[12][3]~q ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][3]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & \regs[12][3]~q ) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[15][3]~q ),
	.datac(!\regs[13][3]~q ),
	.datad(!\regs[12][3]~q ),
	.datae(!\regs[14][3]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~40 .extended_lut = "off";
defparam \reg1_rdata_o~40 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \reg1_rdata_o~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N45
cyclonev_lcell_comb \reg1_rdata_o~41 (
// Equation(s):
// \reg1_rdata_o~41_combout  = ( \reg1_raddr_i[3]~input_o  & ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~40_combout  ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~38_combout  ) ) ) # ( \reg1_raddr_i[3]~input_o  & ( 
// !\reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~39_combout  ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( !\reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~37_combout  ) ) )

	.dataa(!\reg1_rdata_o~39_combout ),
	.datab(!\reg1_rdata_o~37_combout ),
	.datac(!\reg1_rdata_o~38_combout ),
	.datad(!\reg1_rdata_o~40_combout ),
	.datae(!\reg1_raddr_i[3]~input_o ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~41 .extended_lut = "off";
defparam \reg1_rdata_o~41 .lut_mask = 64'h333355550F0F00FF;
defparam \reg1_rdata_o~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N26
dffeas \regs[30][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][3] .is_wysiwyg = "true";
defparam \regs[30][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N45
cyclonev_lcell_comb \regs[22][3]~feeder (
// Equation(s):
// \regs[22][3]~feeder_combout  = ( \reg_wdata_i[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][3]~feeder .extended_lut = "off";
defparam \regs[22][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[22][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N47
dffeas \regs[22][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][3] .is_wysiwyg = "true";
defparam \regs[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N1
dffeas \regs[18][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][3] .is_wysiwyg = "true";
defparam \regs[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N20
dffeas \regs[26][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][3] .is_wysiwyg = "true";
defparam \regs[26][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N18
cyclonev_lcell_comb \reg1_rdata_o~44 (
// Equation(s):
// \reg1_rdata_o~44_combout  = ( \regs[26][3]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[30][3]~q ) ) ) ) # ( !\regs[26][3]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[30][3]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[26][3]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[18][3]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][3]~q )) ) ) ) # ( !\regs[26][3]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[18][3]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][3]~q )) ) ) )

	.dataa(!\regs[30][3]~q ),
	.datab(!\regs[22][3]~q ),
	.datac(!\regs[18][3]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[26][3]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~44 .extended_lut = "off";
defparam \reg1_rdata_o~44 .lut_mask = 64'h0F330F330055FF55;
defparam \reg1_rdata_o~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N51
cyclonev_lcell_comb \regs[16][3]~feeder (
// Equation(s):
// \regs[16][3]~feeder_combout  = \reg_wdata_i[3]~input_o 

	.dataa(!\reg_wdata_i[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][3]~feeder .extended_lut = "off";
defparam \regs[16][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[16][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N53
dffeas \regs[16][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][3] .is_wysiwyg = "true";
defparam \regs[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N32
dffeas \regs[20][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][3] .is_wysiwyg = "true";
defparam \regs[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N7
dffeas \regs[28][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][3] .is_wysiwyg = "true";
defparam \regs[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N7
dffeas \regs[24][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][3] .is_wysiwyg = "true";
defparam \regs[24][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N6
cyclonev_lcell_comb \reg1_rdata_o~42 (
// Equation(s):
// \reg1_rdata_o~42_combout  = ( \regs[24][3]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[28][3]~q ) ) ) ) # ( !\regs[24][3]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \regs[28][3]~q ) ) ) ) # ( 
// \regs[24][3]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[16][3]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][3]~q ))) ) ) ) # ( !\regs[24][3]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[16][3]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][3]~q ))) ) ) )

	.dataa(!\regs[16][3]~q ),
	.datab(!\regs[20][3]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[28][3]~q ),
	.datae(!\regs[24][3]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~42 .extended_lut = "off";
defparam \reg1_rdata_o~42 .lut_mask = 64'h53535353000FF0FF;
defparam \reg1_rdata_o~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N0
cyclonev_lcell_comb \regs[19][3]~feeder (
// Equation(s):
// \regs[19][3]~feeder_combout  = \reg_wdata_i[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][3]~feeder .extended_lut = "off";
defparam \regs[19][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[19][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N1
dffeas \regs[19][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][3] .is_wysiwyg = "true";
defparam \regs[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N37
dffeas \regs[31][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][3] .is_wysiwyg = "true";
defparam \regs[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N11
dffeas \regs[23][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][3] .is_wysiwyg = "true";
defparam \regs[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N14
dffeas \regs[27][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][3] .is_wysiwyg = "true";
defparam \regs[27][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \reg1_rdata_o~45 (
// Equation(s):
// \reg1_rdata_o~45_combout  = ( \regs[27][3]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[31][3]~q ) ) ) ) # ( !\regs[27][3]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \regs[31][3]~q ) ) ) ) # ( 
// \regs[27][3]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[19][3]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][3]~q ))) ) ) ) # ( !\regs[27][3]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[19][3]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][3]~q ))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[19][3]~q ),
	.datac(!\regs[31][3]~q ),
	.datad(!\regs[23][3]~q ),
	.datae(!\regs[27][3]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~45 .extended_lut = "off";
defparam \reg1_rdata_o~45 .lut_mask = 64'h227722770505AFAF;
defparam \reg1_rdata_o~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N35
dffeas \regs[17][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][3] .is_wysiwyg = "true";
defparam \regs[17][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N33
cyclonev_lcell_comb \regs[21][3]~feeder (
// Equation(s):
// \regs[21][3]~feeder_combout  = ( \reg_wdata_i[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][3]~feeder .extended_lut = "off";
defparam \regs[21][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N34
dffeas \regs[21][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][3] .is_wysiwyg = "true";
defparam \regs[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N19
dffeas \regs[29][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][3] .is_wysiwyg = "true";
defparam \regs[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N14
dffeas \regs[25][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][3] .is_wysiwyg = "true";
defparam \regs[25][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N12
cyclonev_lcell_comb \reg1_rdata_o~43 (
// Equation(s):
// \reg1_rdata_o~43_combout  = ( \regs[25][3]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[29][3]~q ) ) ) ) # ( !\regs[25][3]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \regs[29][3]~q ) ) ) ) # ( 
// \regs[25][3]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[17][3]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][3]~q ))) ) ) ) # ( !\regs[25][3]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[17][3]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][3]~q ))) ) ) )

	.dataa(!\regs[17][3]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[21][3]~q ),
	.datad(!\regs[29][3]~q ),
	.datae(!\regs[25][3]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~43 .extended_lut = "off";
defparam \reg1_rdata_o~43 .lut_mask = 64'h474747470033CCFF;
defparam \reg1_rdata_o~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N33
cyclonev_lcell_comb \reg1_rdata_o~46 (
// Equation(s):
// \reg1_rdata_o~46_combout  = ( \reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~43_combout  & ( (!\reg1_raddr_i[1]~input_o ) # (\reg1_rdata_o~45_combout ) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~43_combout  & ( (!\reg1_raddr_i[1]~input_o  & 
// ((\reg1_rdata_o~42_combout ))) # (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~44_combout )) ) ) ) # ( \reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~43_combout  & ( (\reg1_raddr_i[1]~input_o  & \reg1_rdata_o~45_combout ) ) ) ) # ( !\reg1_raddr_i[0]~input_o  
// & ( !\reg1_rdata_o~43_combout  & ( (!\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~42_combout ))) # (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~44_combout )) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_rdata_o~44_combout ),
	.datac(!\reg1_rdata_o~42_combout ),
	.datad(!\reg1_rdata_o~45_combout ),
	.datae(!\reg1_raddr_i[0]~input_o ),
	.dataf(!\reg1_rdata_o~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~46 .extended_lut = "off";
defparam \reg1_rdata_o~46 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \reg1_rdata_o~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N54
cyclonev_lcell_comb \reg1_rdata_o~47 (
// Equation(s):
// \reg1_rdata_o~47_combout  = ( \reg1_rdata_o~46_combout  & ( \reg_wdata_i[3]~input_o  & ( (((\reg1_rdata_o~41_combout  & \reg1_rdata_o~7_combout )) # (\reg1_rdata_o~13_combout )) # (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg1_rdata_o~46_combout  & ( 
// \reg_wdata_i[3]~input_o  & ( ((\reg1_rdata_o~41_combout  & \reg1_rdata_o~7_combout )) # (\reg1_rdata_o~1_combout ) ) ) ) # ( \reg1_rdata_o~46_combout  & ( !\reg_wdata_i[3]~input_o  & ( ((\reg1_rdata_o~41_combout  & \reg1_rdata_o~7_combout )) # 
// (\reg1_rdata_o~13_combout ) ) ) ) # ( !\reg1_rdata_o~46_combout  & ( !\reg_wdata_i[3]~input_o  & ( (\reg1_rdata_o~41_combout  & \reg1_rdata_o~7_combout ) ) ) )

	.dataa(!\reg1_rdata_o~41_combout ),
	.datab(!\reg1_rdata_o~1_combout ),
	.datac(!\reg1_rdata_o~7_combout ),
	.datad(!\reg1_rdata_o~13_combout ),
	.datae(!\reg1_rdata_o~46_combout ),
	.dataf(!\reg_wdata_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~47 .extended_lut = "off";
defparam \reg1_rdata_o~47 .lut_mask = 64'h050505FF373737FF;
defparam \reg1_rdata_o~47 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \reg_wdata_i[4]~input (
	.i(reg_wdata_i[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[4]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[4]~input .bus_hold = "false";
defparam \reg_wdata_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N36
cyclonev_lcell_comb \regs[9][4]~feeder (
// Equation(s):
// \regs[9][4]~feeder_combout  = ( \reg_wdata_i[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][4]~feeder .extended_lut = "off";
defparam \regs[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N38
dffeas \regs[9][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4] .is_wysiwyg = "true";
defparam \regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N47
dffeas \regs[11][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][4] .is_wysiwyg = "true";
defparam \regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N37
dffeas \regs[10][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][4] .is_wysiwyg = "true";
defparam \regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N32
dffeas \regs[8][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \reg1_rdata_o~50 (
// Equation(s):
// \reg1_rdata_o~50_combout  = ( \regs[10][4]~q  & ( \regs[8][4]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\regs[9][4]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[11][4]~q )))) ) ) ) # ( !\regs[10][4]~q  & ( \regs[8][4]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[9][4]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[11][4]~q )))) ) ) ) # ( \regs[10][4]~q  & ( !\regs[8][4]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (\regs[9][4]~q  & (\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[11][4]~q )))) ) ) ) # ( !\regs[10][4]~q  & ( !\regs[8][4]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & 
// (\regs[9][4]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[11][4]~q ))))) ) ) )

	.dataa(!\regs[9][4]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[11][4]~q ),
	.datae(!\regs[10][4]~q ),
	.dataf(!\regs[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~50 .extended_lut = "off";
defparam \reg1_rdata_o~50 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg1_rdata_o~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \regs[7][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][4] .is_wysiwyg = "true";
defparam \regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N21
cyclonev_lcell_comb \regs[4][4]~feeder (
// Equation(s):
// \regs[4][4]~feeder_combout  = ( \reg_wdata_i[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][4]~feeder .extended_lut = "off";
defparam \regs[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N23
dffeas \regs[4][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4] .is_wysiwyg = "true";
defparam \regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N39
cyclonev_lcell_comb \regs[5][4]~feeder (
// Equation(s):
// \regs[5][4]~feeder_combout  = ( \reg_wdata_i[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][4]~feeder .extended_lut = "off";
defparam \regs[5][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N41
dffeas \regs[5][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N26
dffeas \regs[6][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \reg1_rdata_o~49 (
// Equation(s):
// \reg1_rdata_o~49_combout  = ( \regs[6][4]~q  & ( \reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o ) # (\regs[7][4]~q ) ) ) ) # ( !\regs[6][4]~q  & ( \reg1_raddr_i[1]~input_o  & ( (\regs[7][4]~q  & \reg1_raddr_i[0]~input_o ) ) ) ) # ( \regs[6][4]~q 
//  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & (\regs[4][4]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][4]~q ))) ) ) ) # ( !\regs[6][4]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & (\regs[4][4]~q )) # 
// (\reg1_raddr_i[0]~input_o  & ((\regs[5][4]~q ))) ) ) )

	.dataa(!\regs[7][4]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[4][4]~q ),
	.datad(!\regs[5][4]~q ),
	.datae(!\regs[6][4]~q ),
	.dataf(!\reg1_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~49 .extended_lut = "off";
defparam \reg1_rdata_o~49 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \reg1_rdata_o~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N44
dffeas \regs[15][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N3
cyclonev_lcell_comb \regs[12][4]~feeder (
// Equation(s):
// \regs[12][4]~feeder_combout  = \reg_wdata_i[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][4]~feeder .extended_lut = "off";
defparam \regs[12][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N5
dffeas \regs[12][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][4] .is_wysiwyg = "true";
defparam \regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N8
dffeas \regs[14][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N31
dffeas \regs[13][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N6
cyclonev_lcell_comb \reg1_rdata_o~51 (
// Equation(s):
// \reg1_rdata_o~51_combout  = ( \regs[14][4]~q  & ( \regs[13][4]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o ) # (\regs[12][4]~q )))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )) # (\regs[15][4]~q ))) ) ) ) # ( 
// !\regs[14][4]~q  & ( \regs[13][4]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((\regs[12][4]~q  & !\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )) # (\regs[15][4]~q ))) ) ) ) # ( \regs[14][4]~q  & ( !\regs[13][4]~q  
// & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o ) # (\regs[12][4]~q )))) # (\reg1_raddr_i[0]~input_o  & (\regs[15][4]~q  & ((\reg1_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[14][4]~q  & ( !\regs[13][4]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (((\regs[12][4]~q  & !\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (\regs[15][4]~q  & ((\reg1_raddr_i[1]~input_o )))) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\regs[15][4]~q ),
	.datac(!\regs[12][4]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[14][4]~q ),
	.dataf(!\regs[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~51 .extended_lut = "off";
defparam \reg1_rdata_o~51 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \reg1_rdata_o~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N2
dffeas \regs[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][4] .is_wysiwyg = "true";
defparam \regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N26
dffeas \regs[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][4] .is_wysiwyg = "true";
defparam \regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N41
dffeas \regs[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4] .is_wysiwyg = "true";
defparam \regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N24
cyclonev_lcell_comb \reg1_rdata_o~48 (
// Equation(s):
// \reg1_rdata_o~48_combout  = ( \regs[2][4]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][4]~q )))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\regs[3][4]~q )))) ) ) # ( !\regs[2][4]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][4]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][4]~q )))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[3][4]~q ),
	.datad(!\regs[1][4]~q ),
	.datae(gnd),
	.dataf(!\regs[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~48 .extended_lut = "off";
defparam \reg1_rdata_o~48 .lut_mask = 64'h0123012345674567;
defparam \reg1_rdata_o~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N33
cyclonev_lcell_comb \reg1_rdata_o~52 (
// Equation(s):
// \reg1_rdata_o~52_combout  = ( \reg1_rdata_o~51_combout  & ( \reg1_rdata_o~48_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\reg1_rdata_o~50_combout ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # 
// (\reg1_rdata_o~49_combout )))) ) ) ) # ( !\reg1_rdata_o~51_combout  & ( \reg1_rdata_o~48_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\reg1_rdata_o~50_combout ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_rdata_o~49_combout  
// & !\reg1_raddr_i[3]~input_o )))) ) ) ) # ( \reg1_rdata_o~51_combout  & ( !\reg1_rdata_o~48_combout  & ( (!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~50_combout  & ((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) 
// # (\reg1_rdata_o~49_combout )))) ) ) ) # ( !\reg1_rdata_o~51_combout  & ( !\reg1_rdata_o~48_combout  & ( (!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~50_combout  & ((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_rdata_o~49_combout  
// & !\reg1_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\reg1_rdata_o~50_combout ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_rdata_o~49_combout ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\reg1_rdata_o~51_combout ),
	.dataf(!\reg1_rdata_o~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~52 .extended_lut = "off";
defparam \reg1_rdata_o~52 .lut_mask = 64'h03440377CF44CF77;
defparam \reg1_rdata_o~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N1
dffeas \regs[16][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][4] .is_wysiwyg = "true";
defparam \regs[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N13
dffeas \regs[28][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][4] .is_wysiwyg = "true";
defparam \regs[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N38
dffeas \regs[24][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][4] .is_wysiwyg = "true";
defparam \regs[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N38
dffeas \regs[20][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][4] .is_wysiwyg = "true";
defparam \regs[20][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \reg1_rdata_o~53 (
// Equation(s):
// \reg1_rdata_o~53_combout  = ( \regs[24][4]~q  & ( \regs[20][4]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\regs[16][4]~q )) # (\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o ) # ((\regs[28][4]~q )))) ) ) ) # ( 
// !\regs[24][4]~q  & ( \regs[20][4]~q  & ( (!\reg1_raddr_i[2]~input_o  & (!\reg1_raddr_i[3]~input_o  & (\regs[16][4]~q ))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o ) # ((\regs[28][4]~q )))) ) ) ) # ( \regs[24][4]~q  & ( !\regs[20][4]~q  & 
// ( (!\reg1_raddr_i[2]~input_o  & (((\regs[16][4]~q )) # (\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_raddr_i[3]~input_o  & ((\regs[28][4]~q )))) ) ) ) # ( !\regs[24][4]~q  & ( !\regs[20][4]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (!\reg1_raddr_i[3]~input_o  & (\regs[16][4]~q ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_raddr_i[3]~input_o  & ((\regs[28][4]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[16][4]~q ),
	.datad(!\regs[28][4]~q ),
	.datae(!\regs[24][4]~q ),
	.dataf(!\regs[20][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~53 .extended_lut = "off";
defparam \reg1_rdata_o~53 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg1_rdata_o~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N36
cyclonev_lcell_comb \regs[18][4]~feeder (
// Equation(s):
// \regs[18][4]~feeder_combout  = ( \reg_wdata_i[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[18][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[18][4]~feeder .extended_lut = "off";
defparam \regs[18][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[18][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N38
dffeas \regs[18][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][4] .is_wysiwyg = "true";
defparam \regs[18][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N0
cyclonev_lcell_comb \regs[22][4]~feeder (
// Equation(s):
// \regs[22][4]~feeder_combout  = ( \reg_wdata_i[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][4]~feeder .extended_lut = "off";
defparam \regs[22][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[22][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N2
dffeas \regs[22][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][4] .is_wysiwyg = "true";
defparam \regs[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N8
dffeas \regs[26][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][4] .is_wysiwyg = "true";
defparam \regs[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N14
dffeas \regs[30][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][4] .is_wysiwyg = "true";
defparam \regs[30][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N6
cyclonev_lcell_comb \reg1_rdata_o~55 (
// Equation(s):
// \reg1_rdata_o~55_combout  = ( \regs[26][4]~q  & ( \regs[30][4]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[18][4]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][4]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[26][4]~q  & ( \regs[30][4]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[18][4]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][4]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[26][4]~q  & ( !\regs[30][4]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[18][4]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][4]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[26][4]~q  & ( !\regs[30][4]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[18][4]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][4]~q ))))) ) ) )

	.dataa(!\regs[18][4]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[22][4]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[26][4]~q ),
	.dataf(!\regs[30][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~55 .extended_lut = "off";
defparam \reg1_rdata_o~55 .lut_mask = 64'h440C770C443F773F;
defparam \reg1_rdata_o~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N26
dffeas \regs[29][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][4] .is_wysiwyg = "true";
defparam \regs[29][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N9
cyclonev_lcell_comb \regs[21][4]~feeder (
// Equation(s):
// \regs[21][4]~feeder_combout  = ( \reg_wdata_i[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][4]~feeder .extended_lut = "off";
defparam \regs[21][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N10
dffeas \regs[21][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][4] .is_wysiwyg = "true";
defparam \regs[21][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N12
cyclonev_lcell_comb \regs[17][4]~feeder (
// Equation(s):
// \regs[17][4]~feeder_combout  = ( \reg_wdata_i[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][4]~feeder .extended_lut = "off";
defparam \regs[17][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N14
dffeas \regs[17][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][4] .is_wysiwyg = "true";
defparam \regs[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N50
dffeas \regs[25][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][4] .is_wysiwyg = "true";
defparam \regs[25][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N48
cyclonev_lcell_comb \reg1_rdata_o~54 (
// Equation(s):
// \reg1_rdata_o~54_combout  = ( \regs[25][4]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[29][4]~q ) ) ) ) # ( !\regs[25][4]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[29][4]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[25][4]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[17][4]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][4]~q )) ) ) ) # ( !\regs[25][4]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[17][4]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][4]~q )) ) ) )

	.dataa(!\regs[29][4]~q ),
	.datab(!\regs[21][4]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[17][4]~q ),
	.datae(!\regs[25][4]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~54 .extended_lut = "off";
defparam \reg1_rdata_o~54 .lut_mask = 64'h03F303F30505F5F5;
defparam \reg1_rdata_o~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N20
dffeas \regs[23][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][4] .is_wysiwyg = "true";
defparam \regs[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N25
dffeas \regs[31][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][4] .is_wysiwyg = "true";
defparam \regs[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N8
dffeas \regs[27][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][4] .is_wysiwyg = "true";
defparam \regs[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N32
dffeas \regs[19][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][4] .is_wysiwyg = "true";
defparam \regs[19][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N6
cyclonev_lcell_comb \reg1_rdata_o~56 (
// Equation(s):
// \reg1_rdata_o~56_combout  = ( \regs[27][4]~q  & ( \regs[19][4]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[23][4]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][4]~q )))) ) ) ) # ( !\regs[27][4]~q  & ( \regs[19][4]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[23][4]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[31][4]~q )))) ) ) ) # ( \regs[27][4]~q  & ( !\regs[19][4]~q  & ( (!\reg1_raddr_i[3]~input_o  & 
// (\regs[23][4]~q  & (\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[31][4]~q )))) ) ) ) # ( !\regs[27][4]~q  & ( !\regs[19][4]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & 
// (\regs[23][4]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][4]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\regs[23][4]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[31][4]~q ),
	.datae(!\regs[27][4]~q ),
	.dataf(!\regs[19][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~56 .extended_lut = "off";
defparam \reg1_rdata_o~56 .lut_mask = 64'h02075257A2A7F2F7;
defparam \reg1_rdata_o~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N42
cyclonev_lcell_comb \reg1_rdata_o~57 (
// Equation(s):
// \reg1_rdata_o~57_combout  = ( \reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~56_combout  & ( (\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~55_combout ) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~56_combout  & ( (!\reg1_raddr_i[0]~input_o  & 
// (\reg1_rdata_o~53_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~54_combout ))) ) ) ) # ( \reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~56_combout  & ( (\reg1_rdata_o~55_combout  & !\reg1_raddr_i[0]~input_o ) ) ) ) # ( !\reg1_raddr_i[1]~input_o  
// & ( !\reg1_rdata_o~56_combout  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~53_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~54_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~53_combout ),
	.datab(!\reg1_rdata_o~55_combout ),
	.datac(!\reg1_rdata_o~54_combout ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\reg1_raddr_i[1]~input_o ),
	.dataf(!\reg1_rdata_o~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~57 .extended_lut = "off";
defparam \reg1_rdata_o~57 .lut_mask = 64'h550F3300550F33FF;
defparam \reg1_rdata_o~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N21
cyclonev_lcell_comb \reg1_rdata_o~58 (
// Equation(s):
// \reg1_rdata_o~58_combout  = ( \reg1_rdata_o~52_combout  & ( \reg1_rdata_o~57_combout  & ( (((\reg1_rdata_o~1_combout  & \reg_wdata_i[4]~input_o )) # (\reg1_rdata_o~13_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( !\reg1_rdata_o~52_combout  & ( 
// \reg1_rdata_o~57_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[4]~input_o )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( \reg1_rdata_o~52_combout  & ( !\reg1_rdata_o~57_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[4]~input_o )) # 
// (\reg1_rdata_o~7_combout ) ) ) ) # ( !\reg1_rdata_o~52_combout  & ( !\reg1_rdata_o~57_combout  & ( (\reg1_rdata_o~1_combout  & \reg_wdata_i[4]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~1_combout ),
	.datab(!\reg1_rdata_o~7_combout ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg_wdata_i[4]~input_o ),
	.datae(!\reg1_rdata_o~52_combout ),
	.dataf(!\reg1_rdata_o~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~58 .extended_lut = "off";
defparam \reg1_rdata_o~58 .lut_mask = 64'h005533770F5F3F7F;
defparam \reg1_rdata_o~58 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \reg_wdata_i[5]~input (
	.i(reg_wdata_i[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[5]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[5]~input .bus_hold = "false";
defparam \reg_wdata_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y6_N47
dffeas \regs[18][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][5] .is_wysiwyg = "true";
defparam \regs[18][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N44
dffeas \regs[30][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][5] .is_wysiwyg = "true";
defparam \regs[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N8
dffeas \regs[26][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][5] .is_wysiwyg = "true";
defparam \regs[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N32
dffeas \regs[22][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][5] .is_wysiwyg = "true";
defparam \regs[22][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \reg1_rdata_o~66 (
// Equation(s):
// \reg1_rdata_o~66_combout  = ( \regs[26][5]~q  & ( \regs[22][5]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[18][5]~q ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[30][5]~q )))) ) ) ) # ( 
// !\regs[26][5]~q  & ( \regs[22][5]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[18][5]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[30][5]~q )))) ) ) ) # ( \regs[26][5]~q  & ( !\regs[22][5]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & (\regs[18][5]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[30][5]~q )))) ) ) ) # ( !\regs[26][5]~q  & ( !\regs[22][5]~q  & ( (!\reg1_raddr_i[3]~input_o  & 
// (\regs[18][5]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[30][5]~q )))) ) ) )

	.dataa(!\regs[18][5]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[30][5]~q ),
	.datae(!\regs[26][5]~q ),
	.dataf(!\regs[22][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~66 .extended_lut = "off";
defparam \reg1_rdata_o~66 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N1
dffeas \regs[31][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][5] .is_wysiwyg = "true";
defparam \regs[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N47
dffeas \regs[19][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][5] .is_wysiwyg = "true";
defparam \regs[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N23
dffeas \regs[23][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][5] .is_wysiwyg = "true";
defparam \regs[23][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N50
dffeas \regs[27][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][5] .is_wysiwyg = "true";
defparam \regs[27][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \reg1_rdata_o~67 (
// Equation(s):
// \reg1_rdata_o~67_combout  = ( \regs[27][5]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[31][5]~q ) ) ) ) # ( !\regs[27][5]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[31][5]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[27][5]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[19][5]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][5]~q ))) ) ) ) # ( !\regs[27][5]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[19][5]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][5]~q ))) ) ) )

	.dataa(!\regs[31][5]~q ),
	.datab(!\regs[19][5]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[23][5]~q ),
	.datae(!\regs[27][5]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~67 .extended_lut = "off";
defparam \reg1_rdata_o~67 .lut_mask = 64'h303F303F0505F5F5;
defparam \reg1_rdata_o~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \regs[21][5]~feeder (
// Equation(s):
// \regs[21][5]~feeder_combout  = ( \reg_wdata_i[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][5]~feeder .extended_lut = "off";
defparam \regs[21][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N32
dffeas \regs[21][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][5] .is_wysiwyg = "true";
defparam \regs[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N17
dffeas \regs[17][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][5] .is_wysiwyg = "true";
defparam \regs[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N49
dffeas \regs[29][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][5] .is_wysiwyg = "true";
defparam \regs[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N44
dffeas \regs[25][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][5] .is_wysiwyg = "true";
defparam \regs[25][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \reg1_rdata_o~65 (
// Equation(s):
// \reg1_rdata_o~65_combout  = ( \regs[25][5]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[21][5]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][5]~q ))) ) ) ) # ( !\regs[25][5]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[21][5]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][5]~q ))) ) ) ) # ( \regs[25][5]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\regs[17][5]~q ) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[25][5]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & \regs[17][5]~q ) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\regs[21][5]~q ),
	.datac(!\regs[17][5]~q ),
	.datad(!\regs[29][5]~q ),
	.datae(!\regs[25][5]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~65 .extended_lut = "off";
defparam \reg1_rdata_o~65 .lut_mask = 64'h0A0A5F5F22772277;
defparam \reg1_rdata_o~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N13
dffeas \regs[28][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][5] .is_wysiwyg = "true";
defparam \regs[28][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N33
cyclonev_lcell_comb \regs[20][5]~feeder (
// Equation(s):
// \regs[20][5]~feeder_combout  = ( \reg_wdata_i[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][5]~feeder .extended_lut = "off";
defparam \regs[20][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[20][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N34
dffeas \regs[20][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][5] .is_wysiwyg = "true";
defparam \regs[20][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N30
cyclonev_lcell_comb \regs[16][5]~feeder (
// Equation(s):
// \regs[16][5]~feeder_combout  = \reg_wdata_i[5]~input_o 

	.dataa(gnd),
	.datab(!\reg_wdata_i[5]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][5]~feeder .extended_lut = "off";
defparam \regs[16][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[16][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N32
dffeas \regs[16][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][5] .is_wysiwyg = "true";
defparam \regs[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N8
dffeas \regs[24][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][5] .is_wysiwyg = "true";
defparam \regs[24][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N6
cyclonev_lcell_comb \reg1_rdata_o~64 (
// Equation(s):
// \reg1_rdata_o~64_combout  = ( \regs[24][5]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[28][5]~q ) ) ) ) # ( !\regs[24][5]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[28][5]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[24][5]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[16][5]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[20][5]~q )) ) ) ) # ( !\regs[24][5]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[16][5]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[20][5]~q )) ) ) )

	.dataa(!\regs[28][5]~q ),
	.datab(!\regs[20][5]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[16][5]~q ),
	.datae(!\regs[24][5]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~64 .extended_lut = "off";
defparam \reg1_rdata_o~64 .lut_mask = 64'h03F303F30505F5F5;
defparam \reg1_rdata_o~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N18
cyclonev_lcell_comb \reg1_rdata_o~68 (
// Equation(s):
// \reg1_rdata_o~68_combout  = ( \reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~64_combout  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~66_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~67_combout ))) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( 
// \reg1_rdata_o~64_combout  & ( (!\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~65_combout ) ) ) ) # ( \reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~64_combout  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~66_combout )) # (\reg1_raddr_i[0]~input_o  & 
// ((\reg1_rdata_o~67_combout ))) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~64_combout  & ( (\reg1_raddr_i[0]~input_o  & \reg1_rdata_o~65_combout ) ) ) )

	.dataa(!\reg1_rdata_o~66_combout ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_rdata_o~67_combout ),
	.datad(!\reg1_rdata_o~65_combout ),
	.datae(!\reg1_raddr_i[1]~input_o ),
	.dataf(!\reg1_rdata_o~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~68 .extended_lut = "off";
defparam \reg1_rdata_o~68 .lut_mask = 64'h00334747CCFF4747;
defparam \reg1_rdata_o~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N39
cyclonev_lcell_comb \regs[9][5]~feeder (
// Equation(s):
// \regs[9][5]~feeder_combout  = \reg_wdata_i[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][5]~feeder .extended_lut = "off";
defparam \regs[9][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[9][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N40
dffeas \regs[9][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5] .is_wysiwyg = "true";
defparam \regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N31
dffeas \regs[8][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N14
dffeas \regs[10][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][5] .is_wysiwyg = "true";
defparam \regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N20
dffeas \regs[11][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5] .is_wysiwyg = "true";
defparam \regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N12
cyclonev_lcell_comb \reg1_rdata_o~61 (
// Equation(s):
// \reg1_rdata_o~61_combout  = ( \regs[10][5]~q  & ( \regs[11][5]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][5]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][5]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][5]~q  & ( \regs[11][5]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][5]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][5]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[10][5]~q  & ( !\regs[11][5]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][5]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][5]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[10][5]~q  & ( !\regs[11][5]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][5]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][5]~q )))) ) ) )

	.dataa(!\regs[9][5]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[8][5]~q ),
	.datae(!\regs[10][5]~q ),
	.dataf(!\regs[11][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~61 .extended_lut = "off";
defparam \reg1_rdata_o~61 .lut_mask = 64'h04C434F407C737F7;
defparam \reg1_rdata_o~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N35
dffeas \regs[12][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5] .is_wysiwyg = "true";
defparam \regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N44
dffeas \regs[15][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N7
dffeas \regs[14][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N30
cyclonev_lcell_comb \regs[13][5]~feeder (
// Equation(s):
// \regs[13][5]~feeder_combout  = \reg_wdata_i[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][5]~feeder .extended_lut = "off";
defparam \regs[13][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[13][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N32
dffeas \regs[13][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N6
cyclonev_lcell_comb \reg1_rdata_o~62 (
// Equation(s):
// \reg1_rdata_o~62_combout  = ( \regs[14][5]~q  & ( \regs[13][5]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[12][5]~q ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[15][5]~q )))) ) ) ) # ( 
// !\regs[14][5]~q  & ( \regs[13][5]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[12][5]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[15][5]~q )))) ) ) ) # ( \regs[14][5]~q  & ( !\regs[13][5]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & (\regs[12][5]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[15][5]~q )))) ) ) ) # ( !\regs[14][5]~q  & ( !\regs[13][5]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (\regs[12][5]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[15][5]~q )))) ) ) )

	.dataa(!\regs[12][5]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[15][5]~q ),
	.datae(!\regs[14][5]~q ),
	.dataf(!\regs[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~62 .extended_lut = "off";
defparam \reg1_rdata_o~62 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N12
cyclonev_lcell_comb \regs[5][5]~feeder (
// Equation(s):
// \regs[5][5]~feeder_combout  = ( \reg_wdata_i[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][5]~feeder .extended_lut = "off";
defparam \regs[5][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N13
dffeas \regs[5][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N8
dffeas \regs[7][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5] .is_wysiwyg = "true";
defparam \regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N32
dffeas \regs[6][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N19
dffeas \regs[4][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5] .is_wysiwyg = "true";
defparam \regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \reg1_rdata_o~60 (
// Equation(s):
// \reg1_rdata_o~60_combout  = ( \regs[6][5]~q  & ( \regs[4][5]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\regs[5][5]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][5]~q )))) ) ) ) # ( !\regs[6][5]~q  & ( \regs[4][5]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[5][5]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[7][5]~q )))) ) ) ) # ( \regs[6][5]~q  & ( !\regs[4][5]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (\regs[5][5]~q  & (\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[7][5]~q )))) ) ) ) # ( !\regs[6][5]~q  & ( !\regs[4][5]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & 
// (\regs[5][5]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][5]~q ))))) ) ) )

	.dataa(!\regs[5][5]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[7][5]~q ),
	.datae(!\regs[6][5]~q ),
	.dataf(!\regs[4][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~60 .extended_lut = "off";
defparam \reg1_rdata_o~60 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg1_rdata_o~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N43
dffeas \regs[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][5] .is_wysiwyg = "true";
defparam \regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N7
dffeas \regs[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][5] .is_wysiwyg = "true";
defparam \regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N32
dffeas \regs[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][5] .is_wysiwyg = "true";
defparam \regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N6
cyclonev_lcell_comb \reg1_rdata_o~59 (
// Equation(s):
// \reg1_rdata_o~59_combout  = ( \regs[2][5]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][5]~q )))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\regs[3][5]~q )))) ) ) # ( !\regs[2][5]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][5]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][5]~q )))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[3][5]~q ),
	.datad(!\regs[1][5]~q ),
	.datae(gnd),
	.dataf(!\regs[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~59 .extended_lut = "off";
defparam \reg1_rdata_o~59 .lut_mask = 64'h0123012345674567;
defparam \reg1_rdata_o~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N33
cyclonev_lcell_comb \reg1_rdata_o~63 (
// Equation(s):
// \reg1_rdata_o~63_combout  = ( \reg1_rdata_o~60_combout  & ( \reg1_rdata_o~59_combout  & ( (!\reg1_raddr_i[3]~input_o ) # ((!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~61_combout )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~62_combout )))) ) ) ) # ( 
// !\reg1_rdata_o~60_combout  & ( \reg1_rdata_o~59_combout  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~61_combout )) # (\reg1_raddr_i[2]~input_o  & 
// ((\reg1_rdata_o~62_combout ))))) ) ) ) # ( \reg1_rdata_o~60_combout  & ( !\reg1_rdata_o~59_combout  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~61_combout 
// )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~62_combout ))))) ) ) ) # ( !\reg1_rdata_o~60_combout  & ( !\reg1_rdata_o~59_combout  & ( (\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~61_combout )) # (\reg1_raddr_i[2]~input_o 
//  & ((\reg1_rdata_o~62_combout ))))) ) ) )

	.dataa(!\reg1_rdata_o~61_combout ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\reg1_rdata_o~62_combout ),
	.datae(!\reg1_rdata_o~60_combout ),
	.dataf(!\reg1_rdata_o~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~63 .extended_lut = "off";
defparam \reg1_rdata_o~63 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg1_rdata_o~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N24
cyclonev_lcell_comb \reg1_rdata_o~69 (
// Equation(s):
// \reg1_rdata_o~69_combout  = ( \reg1_rdata_o~13_combout  & ( \reg1_rdata_o~1_combout  & ( (((\reg1_rdata_o~63_combout  & \reg1_rdata_o~7_combout )) # (\reg_wdata_i[5]~input_o )) # (\reg1_rdata_o~68_combout ) ) ) ) # ( !\reg1_rdata_o~13_combout  & ( 
// \reg1_rdata_o~1_combout  & ( ((\reg1_rdata_o~63_combout  & \reg1_rdata_o~7_combout )) # (\reg_wdata_i[5]~input_o ) ) ) ) # ( \reg1_rdata_o~13_combout  & ( !\reg1_rdata_o~1_combout  & ( ((\reg1_rdata_o~63_combout  & \reg1_rdata_o~7_combout )) # 
// (\reg1_rdata_o~68_combout ) ) ) ) # ( !\reg1_rdata_o~13_combout  & ( !\reg1_rdata_o~1_combout  & ( (\reg1_rdata_o~63_combout  & \reg1_rdata_o~7_combout ) ) ) )

	.dataa(!\reg1_rdata_o~68_combout ),
	.datab(!\reg_wdata_i[5]~input_o ),
	.datac(!\reg1_rdata_o~63_combout ),
	.datad(!\reg1_rdata_o~7_combout ),
	.datae(!\reg1_rdata_o~13_combout ),
	.dataf(!\reg1_rdata_o~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~69 .extended_lut = "off";
defparam \reg1_rdata_o~69 .lut_mask = 64'h000F555F333F777F;
defparam \reg1_rdata_o~69 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \reg_wdata_i[6]~input (
	.i(reg_wdata_i[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[6]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[6]~input .bus_hold = "false";
defparam \reg_wdata_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y2_N56
dffeas \regs[28][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][6] .is_wysiwyg = "true";
defparam \regs[28][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N9
cyclonev_lcell_comb \regs[20][6]~feeder (
// Equation(s):
// \regs[20][6]~feeder_combout  = ( \reg_wdata_i[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][6]~feeder .extended_lut = "off";
defparam \regs[20][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[20][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N11
dffeas \regs[20][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][6] .is_wysiwyg = "true";
defparam \regs[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N49
dffeas \regs[24][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][6] .is_wysiwyg = "true";
defparam \regs[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N35
dffeas \regs[16][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][6] .is_wysiwyg = "true";
defparam \regs[16][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N48
cyclonev_lcell_comb \reg1_rdata_o~75 (
// Equation(s):
// \reg1_rdata_o~75_combout  = ( \regs[24][6]~q  & ( \regs[16][6]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][6]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][6]~q ))) ) ) ) # ( !\regs[24][6]~q  & ( \regs[16][6]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][6]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][6]~q )))) ) ) ) # ( \regs[24][6]~q  & ( !\regs[16][6]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][6]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][6]~q )))) ) ) ) # ( !\regs[24][6]~q  & ( !\regs[16][6]~q  & ( 
// (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][6]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][6]~q )))) ) ) )

	.dataa(!\regs[28][6]~q ),
	.datab(!\regs[20][6]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[24][6]~q ),
	.dataf(!\regs[16][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~75 .extended_lut = "off";
defparam \reg1_rdata_o~75 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg1_rdata_o~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N53
dffeas \regs[22][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][6] .is_wysiwyg = "true";
defparam \regs[22][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N30
cyclonev_lcell_comb \regs[18][6]~feeder (
// Equation(s):
// \regs[18][6]~feeder_combout  = ( \reg_wdata_i[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[18][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[18][6]~feeder .extended_lut = "off";
defparam \regs[18][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[18][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N32
dffeas \regs[18][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][6] .is_wysiwyg = "true";
defparam \regs[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N20
dffeas \regs[26][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][6] .is_wysiwyg = "true";
defparam \regs[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N25
dffeas \regs[30][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][6] .is_wysiwyg = "true";
defparam \regs[30][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N18
cyclonev_lcell_comb \reg1_rdata_o~77 (
// Equation(s):
// \reg1_rdata_o~77_combout  = ( \regs[26][6]~q  & ( \regs[30][6]~q  & ( ((!\reg1_raddr_i[2]~input_o  & ((\regs[18][6]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][6]~q ))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[26][6]~q  & ( \regs[30][6]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[18][6]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][6]~q )))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[26][6]~q  & ( !\regs[30][6]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[18][6]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][6]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[26][6]~q  & ( !\regs[30][6]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[18][6]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][6]~q )))) ) ) )

	.dataa(!\regs[22][6]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[18][6]~q ),
	.datae(!\regs[26][6]~q ),
	.dataf(!\regs[30][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~77 .extended_lut = "off";
defparam \reg1_rdata_o~77 .lut_mask = 64'h04C434F407C737F7;
defparam \reg1_rdata_o~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N35
dffeas \regs[21][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][6] .is_wysiwyg = "true";
defparam \regs[21][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N0
cyclonev_lcell_comb \regs[17][6]~feeder (
// Equation(s):
// \regs[17][6]~feeder_combout  = ( \reg_wdata_i[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][6]~feeder .extended_lut = "off";
defparam \regs[17][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N2
dffeas \regs[17][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][6] .is_wysiwyg = "true";
defparam \regs[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N2
dffeas \regs[29][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][6] .is_wysiwyg = "true";
defparam \regs[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N26
dffeas \regs[25][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][6] .is_wysiwyg = "true";
defparam \regs[25][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N24
cyclonev_lcell_comb \reg1_rdata_o~76 (
// Equation(s):
// \reg1_rdata_o~76_combout  = ( \regs[25][6]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[21][6]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][6]~q ))) ) ) ) # ( !\regs[25][6]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[21][6]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][6]~q ))) ) ) ) # ( \regs[25][6]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\reg1_raddr_i[3]~input_o ) # (\regs[17][6]~q ) ) ) ) # ( !\regs[25][6]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (\regs[17][6]~q  & !\reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\regs[21][6]~q ),
	.datab(!\regs[17][6]~q ),
	.datac(!\regs[29][6]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[25][6]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~76 .extended_lut = "off";
defparam \reg1_rdata_o~76 .lut_mask = 64'h330033FF550F550F;
defparam \reg1_rdata_o~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N2
dffeas \regs[31][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][6] .is_wysiwyg = "true";
defparam \regs[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N17
dffeas \regs[19][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][6] .is_wysiwyg = "true";
defparam \regs[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N23
dffeas \regs[23][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][6] .is_wysiwyg = "true";
defparam \regs[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N50
dffeas \regs[27][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][6] .is_wysiwyg = "true";
defparam \regs[27][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N48
cyclonev_lcell_comb \reg1_rdata_o~78 (
// Equation(s):
// \reg1_rdata_o~78_combout  = ( \regs[27][6]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[31][6]~q ) ) ) ) # ( !\regs[27][6]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[31][6]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[27][6]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[19][6]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][6]~q ))) ) ) ) # ( !\regs[27][6]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[19][6]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][6]~q ))) ) ) )

	.dataa(!\regs[31][6]~q ),
	.datab(!\regs[19][6]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[23][6]~q ),
	.datae(!\regs[27][6]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~78 .extended_lut = "off";
defparam \reg1_rdata_o~78 .lut_mask = 64'h303F303F0505F5F5;
defparam \reg1_rdata_o~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N0
cyclonev_lcell_comb \reg1_rdata_o~79 (
// Equation(s):
// \reg1_rdata_o~79_combout  = ( \reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~78_combout  & ( (\reg1_rdata_o~77_combout ) # (\reg1_raddr_i[0]~input_o ) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~78_combout  & ( (!\reg1_raddr_i[0]~input_o  & 
// (\reg1_rdata_o~75_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~76_combout ))) ) ) ) # ( \reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~78_combout  & ( (!\reg1_raddr_i[0]~input_o  & \reg1_rdata_o~77_combout ) ) ) ) # ( !\reg1_raddr_i[1]~input_o  
// & ( !\reg1_rdata_o~78_combout  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~75_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~76_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~75_combout ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_rdata_o~77_combout ),
	.datad(!\reg1_rdata_o~76_combout ),
	.datae(!\reg1_raddr_i[1]~input_o ),
	.dataf(!\reg1_rdata_o~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~79 .extended_lut = "off";
defparam \reg1_rdata_o~79 .lut_mask = 64'h44770C0C44773F3F;
defparam \reg1_rdata_o~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N0
cyclonev_lcell_comb \regs[9][6]~feeder (
// Equation(s):
// \regs[9][6]~feeder_combout  = ( \reg_wdata_i[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][6]~feeder .extended_lut = "off";
defparam \regs[9][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N1
dffeas \regs[9][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][6] .is_wysiwyg = "true";
defparam \regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N27
cyclonev_lcell_comb \regs[8][6]~feeder (
// Equation(s):
// \regs[8][6]~feeder_combout  = ( \reg_wdata_i[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][6]~feeder .extended_lut = "off";
defparam \regs[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N28
dffeas \regs[8][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N37
dffeas \regs[10][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6] .is_wysiwyg = "true";
defparam \regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N14
dffeas \regs[11][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6] .is_wysiwyg = "true";
defparam \regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N36
cyclonev_lcell_comb \reg1_rdata_o~72 (
// Equation(s):
// \reg1_rdata_o~72_combout  = ( \regs[10][6]~q  & ( \regs[11][6]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][6]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][6]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][6]~q  & ( \regs[11][6]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][6]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][6]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[10][6]~q  & ( !\regs[11][6]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][6]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][6]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[10][6]~q  & ( !\regs[11][6]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][6]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][6]~q )))) ) ) )

	.dataa(!\regs[9][6]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[8][6]~q ),
	.datae(!\regs[10][6]~q ),
	.dataf(!\regs[11][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~72 .extended_lut = "off";
defparam \reg1_rdata_o~72 .lut_mask = 64'h04C434F407C737F7;
defparam \reg1_rdata_o~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N20
dffeas \regs[7][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6] .is_wysiwyg = "true";
defparam \regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N35
dffeas \regs[4][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][6] .is_wysiwyg = "true";
defparam \regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N44
dffeas \regs[6][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N41
dffeas \regs[5][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N42
cyclonev_lcell_comb \reg1_rdata_o~71 (
// Equation(s):
// \reg1_rdata_o~71_combout  = ( \regs[6][6]~q  & ( \regs[5][6]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[4][6]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[7][6]~q ))) ) ) ) # ( 
// !\regs[6][6]~q  & ( \regs[5][6]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[4][6]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][6]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[6][6]~q  & ( !\regs[5][6]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o  & \regs[4][6]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[7][6]~q ))) ) ) ) # ( !\regs[6][6]~q  & ( !\regs[5][6]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((!\reg1_raddr_i[0]~input_o  & \regs[4][6]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][6]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\regs[7][6]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[4][6]~q ),
	.datae(!\regs[6][6]~q ),
	.dataf(!\regs[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~71 .extended_lut = "off";
defparam \reg1_rdata_o~71 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg1_rdata_o~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N56
dffeas \regs[15][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N19
dffeas \regs[12][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][6] .is_wysiwyg = "true";
defparam \regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N20
dffeas \regs[14][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N35
dffeas \regs[13][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N18
cyclonev_lcell_comb \reg1_rdata_o~73 (
// Equation(s):
// \reg1_rdata_o~73_combout  = ( \regs[14][6]~q  & ( \regs[13][6]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[12][6]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[15][6]~q ))) ) ) ) # ( 
// !\regs[14][6]~q  & ( \regs[13][6]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[12][6]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][6]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[14][6]~q  & ( !\regs[13][6]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o  & \regs[12][6]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[15][6]~q ))) ) ) ) # ( !\regs[14][6]~q  & ( !\regs[13][6]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((!\reg1_raddr_i[0]~input_o  & \regs[12][6]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][6]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\regs[15][6]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[12][6]~q ),
	.datae(!\regs[14][6]~q ),
	.dataf(!\regs[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~73 .extended_lut = "off";
defparam \reg1_rdata_o~73 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg1_rdata_o~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N47
dffeas \regs[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6] .is_wysiwyg = "true";
defparam \regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N11
dffeas \regs[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][6] .is_wysiwyg = "true";
defparam \regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \regs[2][6]~feeder (
// Equation(s):
// \regs[2][6]~feeder_combout  = ( \reg_wdata_i[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][6]~feeder .extended_lut = "off";
defparam \regs[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N53
dffeas \regs[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6] .is_wysiwyg = "true";
defparam \regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N9
cyclonev_lcell_comb \reg1_rdata_o~70 (
// Equation(s):
// \reg1_rdata_o~70_combout  = ( \regs[2][6]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][6]~q )))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\regs[3][6]~q )))) ) ) # ( !\regs[2][6]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][6]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][6]~q )))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[3][6]~q ),
	.datad(!\regs[1][6]~q ),
	.datae(gnd),
	.dataf(!\regs[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~70 .extended_lut = "off";
defparam \reg1_rdata_o~70 .lut_mask = 64'h0123012345674567;
defparam \reg1_rdata_o~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \reg1_rdata_o~74 (
// Equation(s):
// \reg1_rdata_o~74_combout  = ( \reg1_rdata_o~73_combout  & ( \reg1_rdata_o~70_combout  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\reg1_rdata_o~71_combout )))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # 
// (\reg1_rdata_o~72_combout ))) ) ) ) # ( !\reg1_rdata_o~73_combout  & ( \reg1_rdata_o~70_combout  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\reg1_rdata_o~71_combout )))) # (\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~72_combout  & 
// ((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \reg1_rdata_o~73_combout  & ( !\reg1_rdata_o~70_combout  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_rdata_o~71_combout  & \reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o 
// )) # (\reg1_rdata_o~72_combout ))) ) ) ) # ( !\reg1_rdata_o~73_combout  & ( !\reg1_rdata_o~70_combout  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_rdata_o~71_combout  & \reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~72_combout  
// & ((!\reg1_raddr_i[2]~input_o )))) ) ) )

	.dataa(!\reg1_rdata_o~72_combout ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_rdata_o~71_combout ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\reg1_rdata_o~73_combout ),
	.dataf(!\reg1_rdata_o~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~74 .extended_lut = "off";
defparam \reg1_rdata_o~74 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \reg1_rdata_o~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N36
cyclonev_lcell_comb \reg1_rdata_o~80 (
// Equation(s):
// \reg1_rdata_o~80_combout  = ( \reg1_rdata_o~79_combout  & ( \reg1_rdata_o~74_combout  & ( (((\reg_wdata_i[6]~input_o  & \reg1_rdata_o~1_combout )) # (\reg1_rdata_o~13_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( !\reg1_rdata_o~79_combout  & ( 
// \reg1_rdata_o~74_combout  & ( ((\reg_wdata_i[6]~input_o  & \reg1_rdata_o~1_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( \reg1_rdata_o~79_combout  & ( !\reg1_rdata_o~74_combout  & ( ((\reg_wdata_i[6]~input_o  & \reg1_rdata_o~1_combout )) # 
// (\reg1_rdata_o~13_combout ) ) ) ) # ( !\reg1_rdata_o~79_combout  & ( !\reg1_rdata_o~74_combout  & ( (\reg_wdata_i[6]~input_o  & \reg1_rdata_o~1_combout ) ) ) )

	.dataa(!\reg_wdata_i[6]~input_o ),
	.datab(!\reg1_rdata_o~7_combout ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg1_rdata_o~1_combout ),
	.datae(!\reg1_rdata_o~79_combout ),
	.dataf(!\reg1_rdata_o~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~80 .extended_lut = "off";
defparam \reg1_rdata_o~80 .lut_mask = 64'h00550F5F33773F7F;
defparam \reg1_rdata_o~80 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \reg_wdata_i[7]~input (
	.i(reg_wdata_i[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[7]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[7]~input .bus_hold = "false";
defparam \reg_wdata_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y5_N31
dffeas \regs[18][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][7] .is_wysiwyg = "true";
defparam \regs[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N2
dffeas \regs[30][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][7] .is_wysiwyg = "true";
defparam \regs[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N56
dffeas \regs[26][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][7] .is_wysiwyg = "true";
defparam \regs[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N20
dffeas \regs[22][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][7] .is_wysiwyg = "true";
defparam \regs[22][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N54
cyclonev_lcell_comb \reg1_rdata_o~88 (
// Equation(s):
// \reg1_rdata_o~88_combout  = ( \regs[26][7]~q  & ( \regs[22][7]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[18][7]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[30][7]~q )))) ) ) ) # ( 
// !\regs[26][7]~q  & ( \regs[22][7]~q  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[18][7]~q  & ((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[30][7]~q )))) ) ) ) # ( \regs[26][7]~q  & ( !\regs[22][7]~q  
// & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[18][7]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\regs[30][7]~q  & \reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[26][7]~q  & ( !\regs[22][7]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[18][7]~q  & ((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((\regs[30][7]~q  & \reg1_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[18][7]~q ),
	.datac(!\regs[30][7]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[26][7]~q ),
	.dataf(!\regs[22][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~88 .extended_lut = "off";
defparam \reg1_rdata_o~88 .lut_mask = 64'h220522AF770577AF;
defparam \reg1_rdata_o~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N9
cyclonev_lcell_comb \regs[19][7]~feeder (
// Equation(s):
// \regs[19][7]~feeder_combout  = ( \reg_wdata_i[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][7]~feeder .extended_lut = "off";
defparam \regs[19][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N11
dffeas \regs[19][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][7] .is_wysiwyg = "true";
defparam \regs[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N14
dffeas \regs[23][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][7] .is_wysiwyg = "true";
defparam \regs[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N20
dffeas \regs[27][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][7] .is_wysiwyg = "true";
defparam \regs[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N43
dffeas \regs[31][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][7] .is_wysiwyg = "true";
defparam \regs[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N18
cyclonev_lcell_comb \reg1_rdata_o~89 (
// Equation(s):
// \reg1_rdata_o~89_combout  = ( \regs[27][7]~q  & ( \regs[31][7]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[19][7]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][7]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[27][7]~q  & ( \regs[31][7]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[19][7]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][7]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[27][7]~q  & ( !\regs[31][7]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[19][7]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][7]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[27][7]~q  & ( !\regs[31][7]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[19][7]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][7]~q ))))) ) ) )

	.dataa(!\regs[19][7]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[23][7]~q ),
	.datae(!\regs[27][7]~q ),
	.dataf(!\regs[31][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~89 .extended_lut = "off";
defparam \reg1_rdata_o~89 .lut_mask = 64'h404C707C434F737F;
defparam \reg1_rdata_o~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N12
cyclonev_lcell_comb \regs[16][7]~feeder (
// Equation(s):
// \regs[16][7]~feeder_combout  = ( \reg_wdata_i[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][7]~feeder .extended_lut = "off";
defparam \regs[16][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N14
dffeas \regs[16][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][7] .is_wysiwyg = "true";
defparam \regs[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N41
dffeas \regs[20][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][7] .is_wysiwyg = "true";
defparam \regs[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N44
dffeas \regs[24][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][7] .is_wysiwyg = "true";
defparam \regs[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N20
dffeas \regs[28][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][7] .is_wysiwyg = "true";
defparam \regs[28][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N42
cyclonev_lcell_comb \reg1_rdata_o~86 (
// Equation(s):
// \reg1_rdata_o~86_combout  = ( \regs[24][7]~q  & ( \regs[28][7]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[16][7]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][7]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[24][7]~q  & ( \regs[28][7]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[16][7]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][7]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[24][7]~q  & ( !\regs[28][7]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[16][7]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][7]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[24][7]~q  & ( !\regs[28][7]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[16][7]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][7]~q ))))) ) ) )

	.dataa(!\regs[16][7]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[20][7]~q ),
	.datae(!\regs[24][7]~q ),
	.dataf(!\regs[28][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~86 .extended_lut = "off";
defparam \reg1_rdata_o~86 .lut_mask = 64'h404C707C434F737F;
defparam \reg1_rdata_o~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N33
cyclonev_lcell_comb \regs[21][7]~feeder (
// Equation(s):
// \regs[21][7]~feeder_combout  = ( \reg_wdata_i[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][7]~feeder .extended_lut = "off";
defparam \regs[21][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N35
dffeas \regs[21][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][7] .is_wysiwyg = "true";
defparam \regs[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N37
dffeas \regs[29][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][7] .is_wysiwyg = "true";
defparam \regs[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N2
dffeas \regs[25][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][7] .is_wysiwyg = "true";
defparam \regs[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y3_N2
dffeas \regs[17][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][7] .is_wysiwyg = "true";
defparam \regs[17][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N0
cyclonev_lcell_comb \reg1_rdata_o~87 (
// Equation(s):
// \reg1_rdata_o~87_combout  = ( \regs[25][7]~q  & ( \regs[17][7]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[21][7]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][7]~q )))) ) ) ) # ( !\regs[25][7]~q  & ( \regs[17][7]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[21][7]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][7]~q ))))) ) ) ) # ( \regs[25][7]~q  & ( !\regs[17][7]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[21][7]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][7]~q ))))) ) ) ) # ( !\regs[25][7]~q  & ( !\regs[17][7]~q  & ( 
// (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[21][7]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][7]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[21][7]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[29][7]~q ),
	.datae(!\regs[25][7]~q ),
	.dataf(!\regs[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~87 .extended_lut = "off";
defparam \reg1_rdata_o~87 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg1_rdata_o~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N54
cyclonev_lcell_comb \reg1_rdata_o~90 (
// Equation(s):
// \reg1_rdata_o~90_combout  = ( \reg1_rdata_o~86_combout  & ( \reg1_rdata_o~87_combout  & ( (!\reg1_raddr_i[1]~input_o ) # ((!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~88_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~89_combout )))) ) ) ) # ( 
// !\reg1_rdata_o~86_combout  & ( \reg1_rdata_o~87_combout  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~88_combout  & (\reg1_raddr_i[1]~input_o ))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o ) # (\reg1_rdata_o~89_combout )))) ) ) ) # ( 
// \reg1_rdata_o~86_combout  & ( !\reg1_rdata_o~87_combout  & ( (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )) # (\reg1_rdata_o~88_combout ))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o  & \reg1_rdata_o~89_combout )))) ) ) ) # 
// ( !\reg1_rdata_o~86_combout  & ( !\reg1_rdata_o~87_combout  & ( (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~88_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~89_combout ))))) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_rdata_o~88_combout ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\reg1_rdata_o~89_combout ),
	.datae(!\reg1_rdata_o~86_combout ),
	.dataf(!\reg1_rdata_o~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~90 .extended_lut = "off";
defparam \reg1_rdata_o~90 .lut_mask = 64'h0207A2A75257F2F7;
defparam \reg1_rdata_o~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N34
dffeas \regs[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][7] .is_wysiwyg = "true";
defparam \regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N59
dffeas \regs[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7] .is_wysiwyg = "true";
defparam \regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N53
dffeas \regs[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][7] .is_wysiwyg = "true";
defparam \regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N57
cyclonev_lcell_comb \reg1_rdata_o~81 (
// Equation(s):
// \reg1_rdata_o~81_combout  = ( \regs[2][7]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][7]~q )))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\regs[3][7]~q )))) ) ) # ( !\regs[2][7]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][7]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][7]~q )))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[3][7]~q ),
	.datad(!\regs[1][7]~q ),
	.datae(gnd),
	.dataf(!\regs[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~81 .extended_lut = "off";
defparam \reg1_rdata_o~81 .lut_mask = 64'h0123012345674567;
defparam \reg1_rdata_o~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N56
dffeas \regs[5][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N50
dffeas \regs[4][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][7] .is_wysiwyg = "true";
defparam \regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N31
dffeas \regs[6][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N37
dffeas \regs[7][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][7] .is_wysiwyg = "true";
defparam \regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N30
cyclonev_lcell_comb \reg1_rdata_o~82 (
// Equation(s):
// \reg1_rdata_o~82_combout  = ( \regs[6][7]~q  & ( \regs[7][7]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[4][7]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[5][7]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[6][7]~q  & ( \regs[7][7]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[4][7]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[5][7]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[6][7]~q  & ( !\regs[7][7]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[4][7]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[5][7]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[6][7]~q  & ( !\regs[7][7]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[4][7]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[5][7]~q )))) ) ) )

	.dataa(!\regs[5][7]~q ),
	.datab(!\regs[4][7]~q ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\regs[6][7]~q ),
	.dataf(!\regs[7][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~82 .extended_lut = "off";
defparam \reg1_rdata_o~82 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg1_rdata_o~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N8
dffeas \regs[12][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7] .is_wysiwyg = "true";
defparam \regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N49
dffeas \regs[13][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N26
dffeas \regs[14][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N32
dffeas \regs[15][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N24
cyclonev_lcell_comb \reg1_rdata_o~84 (
// Equation(s):
// \reg1_rdata_o~84_combout  = ( \regs[14][7]~q  & ( \regs[15][7]~q  & ( ((!\reg1_raddr_i[0]~input_o  & (\regs[12][7]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][7]~q )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][7]~q  & ( \regs[15][7]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[12][7]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][7]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[14][7]~q  & ( !\regs[15][7]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[12][7]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][7]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[14][7]~q  & ( !\regs[15][7]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[12][7]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][7]~q ))))) ) ) )

	.dataa(!\regs[12][7]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[13][7]~q ),
	.datae(!\regs[14][7]~q ),
	.dataf(!\regs[15][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~84 .extended_lut = "off";
defparam \reg1_rdata_o~84 .lut_mask = 64'h404C707C434F737F;
defparam \reg1_rdata_o~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N48
cyclonev_lcell_comb \regs[8][7]~feeder (
// Equation(s):
// \regs[8][7]~feeder_combout  = ( \reg_wdata_i[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][7]~feeder .extended_lut = "off";
defparam \regs[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N50
dffeas \regs[8][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N5
dffeas \regs[11][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][7] .is_wysiwyg = "true";
defparam \regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N29
dffeas \regs[10][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][7] .is_wysiwyg = "true";
defparam \regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N38
dffeas \regs[9][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][7] .is_wysiwyg = "true";
defparam \regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N27
cyclonev_lcell_comb \reg1_rdata_o~83 (
// Equation(s):
// \reg1_rdata_o~83_combout  = ( \regs[10][7]~q  & ( \regs[9][7]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[8][7]~q ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[11][7]~q )))) ) ) ) # ( 
// !\regs[10][7]~q  & ( \regs[9][7]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[8][7]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[11][7]~q )))) ) ) ) # ( \regs[10][7]~q  & ( !\regs[9][7]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[8][7]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[11][7]~q )))) ) ) ) # ( !\regs[10][7]~q  & ( !\regs[9][7]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (\regs[8][7]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[11][7]~q )))) ) ) )

	.dataa(!\regs[8][7]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[11][7]~q ),
	.datae(!\regs[10][7]~q ),
	.dataf(!\regs[9][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~83 .extended_lut = "off";
defparam \reg1_rdata_o~83 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N48
cyclonev_lcell_comb \reg1_rdata_o~85 (
// Equation(s):
// \reg1_rdata_o~85_combout  = ( \reg1_raddr_i[2]~input_o  & ( \reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~84_combout  ) ) ) # ( !\reg1_raddr_i[2]~input_o  & ( \reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~83_combout  ) ) ) # ( \reg1_raddr_i[2]~input_o  & ( 
// !\reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~82_combout  ) ) ) # ( !\reg1_raddr_i[2]~input_o  & ( !\reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~81_combout  ) ) )

	.dataa(!\reg1_rdata_o~81_combout ),
	.datab(!\reg1_rdata_o~82_combout ),
	.datac(!\reg1_rdata_o~84_combout ),
	.datad(!\reg1_rdata_o~83_combout ),
	.datae(!\reg1_raddr_i[2]~input_o ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~85 .extended_lut = "off";
defparam \reg1_rdata_o~85 .lut_mask = 64'h5555333300FF0F0F;
defparam \reg1_rdata_o~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N18
cyclonev_lcell_comb \reg1_rdata_o~91 (
// Equation(s):
// \reg1_rdata_o~91_combout  = ( \reg_wdata_i[7]~input_o  & ( \reg1_rdata_o~85_combout  & ( (((\reg1_rdata_o~13_combout  & \reg1_rdata_o~90_combout )) # (\reg1_rdata_o~7_combout )) # (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[7]~input_o  & ( 
// \reg1_rdata_o~85_combout  & ( ((\reg1_rdata_o~13_combout  & \reg1_rdata_o~90_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( \reg_wdata_i[7]~input_o  & ( !\reg1_rdata_o~85_combout  & ( ((\reg1_rdata_o~13_combout  & \reg1_rdata_o~90_combout )) # 
// (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[7]~input_o  & ( !\reg1_rdata_o~85_combout  & ( (\reg1_rdata_o~13_combout  & \reg1_rdata_o~90_combout ) ) ) )

	.dataa(!\reg1_rdata_o~1_combout ),
	.datab(!\reg1_rdata_o~13_combout ),
	.datac(!\reg1_rdata_o~7_combout ),
	.datad(!\reg1_rdata_o~90_combout ),
	.datae(!\reg_wdata_i[7]~input_o ),
	.dataf(!\reg1_rdata_o~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~91 .extended_lut = "off";
defparam \reg1_rdata_o~91 .lut_mask = 64'h003355770F3F5F7F;
defparam \reg1_rdata_o~91 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \reg_wdata_i[8]~input (
	.i(reg_wdata_i[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[8]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[8]~input .bus_hold = "false";
defparam \reg_wdata_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N18
cyclonev_lcell_comb \regs[13][8]~feeder (
// Equation(s):
// \regs[13][8]~feeder_combout  = \reg_wdata_i[8]~input_o 

	.dataa(gnd),
	.datab(!\reg_wdata_i[8]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][8]~feeder .extended_lut = "off";
defparam \regs[13][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[13][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N20
dffeas \regs[13][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N31
dffeas \regs[15][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N26
dffeas \regs[14][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N18
cyclonev_lcell_comb \regs[12][8]~feeder (
// Equation(s):
// \regs[12][8]~feeder_combout  = ( \reg_wdata_i[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][8]~feeder .extended_lut = "off";
defparam \regs[12][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N20
dffeas \regs[12][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][8] .is_wysiwyg = "true";
defparam \regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N24
cyclonev_lcell_comb \reg1_rdata_o~95 (
// Equation(s):
// \reg1_rdata_o~95_combout  = ( \regs[14][8]~q  & ( \regs[12][8]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\regs[13][8]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][8]~q )))) ) ) ) # ( !\regs[14][8]~q  & ( \regs[12][8]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[13][8]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][8]~q ))))) ) ) ) # ( \regs[14][8]~q  & ( !\regs[12][8]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[13][8]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][8]~q ))))) ) ) ) # ( !\regs[14][8]~q  & ( !\regs[12][8]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[13][8]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][8]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\regs[13][8]~q ),
	.datac(!\regs[15][8]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[14][8]~q ),
	.dataf(!\regs[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~95 .extended_lut = "off";
defparam \reg1_rdata_o~95 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg1_rdata_o~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y5_N25
dffeas \regs[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][8] .is_wysiwyg = "true";
defparam \regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N47
dffeas \regs[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8] .is_wysiwyg = "true";
defparam \regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y5_N50
dffeas \regs[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][8] .is_wysiwyg = "true";
defparam \regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N48
cyclonev_lcell_comb \reg1_rdata_o~92 (
// Equation(s):
// \reg1_rdata_o~92_combout  = ( \regs[1][8]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o ) # (\regs[3][8]~q ) ) ) ) # ( !\regs[1][8]~q  & ( \reg1_raddr_i[0]~input_o  & ( (\regs[3][8]~q  & \reg1_raddr_i[1]~input_o ) ) ) ) # ( \regs[1][8]~q 
//  & ( !\reg1_raddr_i[0]~input_o  & ( (\regs[2][8]~q  & \reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[1][8]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\regs[2][8]~q  & \reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\regs[3][8]~q ),
	.datac(!\regs[2][8]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[1][8]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~92 .extended_lut = "off";
defparam \reg1_rdata_o~92 .lut_mask = 64'h000F000F0033FF33;
defparam \reg1_rdata_o~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N51
cyclonev_lcell_comb \regs[9][8]~feeder (
// Equation(s):
// \regs[9][8]~feeder_combout  = \reg_wdata_i[8]~input_o 

	.dataa(!\reg_wdata_i[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][8]~feeder .extended_lut = "off";
defparam \regs[9][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N52
dffeas \regs[9][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8] .is_wysiwyg = "true";
defparam \regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N47
dffeas \regs[8][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N55
dffeas \regs[10][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][8] .is_wysiwyg = "true";
defparam \regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N49
dffeas \regs[11][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][8] .is_wysiwyg = "true";
defparam \regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N54
cyclonev_lcell_comb \reg1_rdata_o~94 (
// Equation(s):
// \reg1_rdata_o~94_combout  = ( \regs[10][8]~q  & ( \regs[11][8]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][8]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][8]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][8]~q  & ( \regs[11][8]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][8]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][8]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[10][8]~q  & ( !\regs[11][8]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][8]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][8]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[10][8]~q  & ( !\regs[11][8]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][8]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][8]~q )))) ) ) )

	.dataa(!\regs[9][8]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[8][8]~q ),
	.datae(!\regs[10][8]~q ),
	.dataf(!\regs[11][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~94 .extended_lut = "off";
defparam \reg1_rdata_o~94 .lut_mask = 64'h04C434F407C737F7;
defparam \reg1_rdata_o~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N50
dffeas \regs[7][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][8] .is_wysiwyg = "true";
defparam \regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N50
dffeas \regs[5][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N44
dffeas \regs[6][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \regs[4][8]~feeder (
// Equation(s):
// \regs[4][8]~feeder_combout  = \reg_wdata_i[8]~input_o 

	.dataa(!\reg_wdata_i[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][8]~feeder .extended_lut = "off";
defparam \regs[4][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N41
dffeas \regs[4][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][8] .is_wysiwyg = "true";
defparam \regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \reg1_rdata_o~93 (
// Equation(s):
// \reg1_rdata_o~93_combout  = ( \regs[6][8]~q  & ( \regs[4][8]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\regs[5][8]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][8]~q ))) ) ) ) # ( !\regs[6][8]~q  & ( \regs[4][8]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[5][8]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][8]~q )))) ) ) ) # ( \regs[6][8]~q  & ( !\regs[4][8]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[5][8]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][8]~q )))) ) ) ) # ( !\regs[6][8]~q  & ( !\regs[4][8]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[5][8]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][8]~q )))) ) ) )

	.dataa(!\regs[7][8]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[5][8]~q ),
	.datae(!\regs[6][8]~q ),
	.dataf(!\regs[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~93 .extended_lut = "off";
defparam \reg1_rdata_o~93 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg1_rdata_o~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N48
cyclonev_lcell_comb \reg1_rdata_o~96 (
// Equation(s):
// \reg1_rdata_o~96_combout  = ( \reg1_raddr_i[3]~input_o  & ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~95_combout  ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~93_combout  ) ) ) # ( \reg1_raddr_i[3]~input_o  & ( 
// !\reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~94_combout  ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( !\reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~92_combout  ) ) )

	.dataa(!\reg1_rdata_o~95_combout ),
	.datab(!\reg1_rdata_o~92_combout ),
	.datac(!\reg1_rdata_o~94_combout ),
	.datad(!\reg1_rdata_o~93_combout ),
	.datae(!\reg1_raddr_i[3]~input_o ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~96 .extended_lut = "off";
defparam \reg1_rdata_o~96 .lut_mask = 64'h33330F0F00FF5555;
defparam \reg1_rdata_o~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N20
dffeas \regs[20][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][8] .is_wysiwyg = "true";
defparam \regs[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N26
dffeas \regs[28][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][8] .is_wysiwyg = "true";
defparam \regs[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N14
dffeas \regs[16][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][8] .is_wysiwyg = "true";
defparam \regs[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N25
dffeas \regs[24][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][8] .is_wysiwyg = "true";
defparam \regs[24][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N24
cyclonev_lcell_comb \reg1_rdata_o~97 (
// Equation(s):
// \reg1_rdata_o~97_combout  = ( \regs[24][8]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[28][8]~q ) ) ) ) # ( !\regs[24][8]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[28][8]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[24][8]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[16][8]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[20][8]~q )) ) ) ) # ( !\regs[24][8]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[16][8]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[20][8]~q )) ) ) )

	.dataa(!\regs[20][8]~q ),
	.datab(!\regs[28][8]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[16][8]~q ),
	.datae(!\regs[24][8]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~97 .extended_lut = "off";
defparam \reg1_rdata_o~97 .lut_mask = 64'h05F505F50303F3F3;
defparam \reg1_rdata_o~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N27
cyclonev_lcell_comb \regs[23][8]~feeder (
// Equation(s):
// \regs[23][8]~feeder_combout  = ( \reg_wdata_i[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][8]~feeder .extended_lut = "off";
defparam \regs[23][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[23][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N29
dffeas \regs[23][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][8] .is_wysiwyg = "true";
defparam \regs[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N14
dffeas \regs[31][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][8] .is_wysiwyg = "true";
defparam \regs[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N44
dffeas \regs[27][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][8] .is_wysiwyg = "true";
defparam \regs[27][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N0
cyclonev_lcell_comb \regs[19][8]~feeder (
// Equation(s):
// \regs[19][8]~feeder_combout  = ( \reg_wdata_i[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][8]~feeder .extended_lut = "off";
defparam \regs[19][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N2
dffeas \regs[19][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][8] .is_wysiwyg = "true";
defparam \regs[19][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N42
cyclonev_lcell_comb \reg1_rdata_o~100 (
// Equation(s):
// \reg1_rdata_o~100_combout  = ( \regs[27][8]~q  & ( \regs[19][8]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[23][8]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][8]~q )))) ) ) ) # ( !\regs[27][8]~q  & ( \regs[19][8]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (!\reg1_raddr_i[3]~input_o )) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[23][8]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][8]~q ))))) ) ) ) # ( \regs[27][8]~q  & ( !\regs[19][8]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (\reg1_raddr_i[3]~input_o )) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[23][8]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][8]~q ))))) ) ) ) # ( !\regs[27][8]~q  & ( !\regs[19][8]~q  & ( 
// (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[23][8]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][8]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[23][8]~q ),
	.datad(!\regs[31][8]~q ),
	.datae(!\regs[27][8]~q ),
	.dataf(!\regs[19][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~100 .extended_lut = "off";
defparam \reg1_rdata_o~100 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg1_rdata_o~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N24
cyclonev_lcell_comb \regs[18][8]~feeder (
// Equation(s):
// \regs[18][8]~feeder_combout  = ( \reg_wdata_i[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[18][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[18][8]~feeder .extended_lut = "off";
defparam \regs[18][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[18][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N26
dffeas \regs[18][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[18][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][8] .is_wysiwyg = "true";
defparam \regs[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N56
dffeas \regs[30][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][8] .is_wysiwyg = "true";
defparam \regs[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N32
dffeas \regs[26][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][8] .is_wysiwyg = "true";
defparam \regs[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N22
dffeas \regs[22][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][8] .is_wysiwyg = "true";
defparam \regs[22][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N30
cyclonev_lcell_comb \reg1_rdata_o~99 (
// Equation(s):
// \reg1_rdata_o~99_combout  = ( \regs[26][8]~q  & ( \regs[22][8]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[18][8]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[30][8]~q )))) ) ) ) # ( 
// !\regs[26][8]~q  & ( \regs[22][8]~q  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[18][8]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[30][8]~q )))) ) ) ) # ( \regs[26][8]~q  & ( !\regs[22][8]~q  & 
// ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[18][8]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[30][8]~q )))) ) ) ) # ( !\regs[26][8]~q  & ( !\regs[22][8]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[18][8]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[30][8]~q )))) ) ) )

	.dataa(!\regs[18][8]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[30][8]~q ),
	.datae(!\regs[26][8]~q ),
	.dataf(!\regs[22][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~99 .extended_lut = "off";
defparam \reg1_rdata_o~99 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg1_rdata_o~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \regs[17][8]~feeder (
// Equation(s):
// \regs[17][8]~feeder_combout  = ( \reg_wdata_i[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][8]~feeder .extended_lut = "off";
defparam \regs[17][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N14
dffeas \regs[17][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][8] .is_wysiwyg = "true";
defparam \regs[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N37
dffeas \regs[29][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][8] .is_wysiwyg = "true";
defparam \regs[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N32
dffeas \regs[25][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][8] .is_wysiwyg = "true";
defparam \regs[25][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N18
cyclonev_lcell_comb \regs[21][8]~feeder (
// Equation(s):
// \regs[21][8]~feeder_combout  = ( \reg_wdata_i[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][8]~feeder .extended_lut = "off";
defparam \regs[21][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N20
dffeas \regs[21][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][8] .is_wysiwyg = "true";
defparam \regs[21][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N30
cyclonev_lcell_comb \reg1_rdata_o~98 (
// Equation(s):
// \reg1_rdata_o~98_combout  = ( \regs[25][8]~q  & ( \regs[21][8]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[17][8]~q ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[29][8]~q )))) ) ) ) # ( 
// !\regs[25][8]~q  & ( \regs[21][8]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[17][8]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\regs[29][8]~q  & \reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[25][8]~q  & ( !\regs[21][8]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & (\regs[17][8]~q  & ((!\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[29][8]~q )))) ) ) ) # ( !\regs[25][8]~q  & ( !\regs[21][8]~q  & ( (!\reg1_raddr_i[3]~input_o  & 
// (\regs[17][8]~q  & ((!\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((\regs[29][8]~q  & \reg1_raddr_i[2]~input_o )))) ) ) )

	.dataa(!\regs[17][8]~q ),
	.datab(!\regs[29][8]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[25][8]~q ),
	.dataf(!\regs[21][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~98 .extended_lut = "off";
defparam \reg1_rdata_o~98 .lut_mask = 64'h50035F0350F35FF3;
defparam \reg1_rdata_o~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N15
cyclonev_lcell_comb \reg1_rdata_o~101 (
// Equation(s):
// \reg1_rdata_o~101_combout  = ( \reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~98_combout  & ( (!\reg1_raddr_i[1]~input_o ) # (\reg1_rdata_o~100_combout ) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~98_combout  & ( (!\reg1_raddr_i[1]~input_o  & 
// (\reg1_rdata_o~97_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~99_combout ))) ) ) ) # ( \reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~98_combout  & ( (\reg1_raddr_i[1]~input_o  & \reg1_rdata_o~100_combout ) ) ) ) # ( !\reg1_raddr_i[0]~input_o  
// & ( !\reg1_rdata_o~98_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~97_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~99_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~97_combout ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_rdata_o~100_combout ),
	.datad(!\reg1_rdata_o~99_combout ),
	.datae(!\reg1_raddr_i[0]~input_o ),
	.dataf(!\reg1_rdata_o~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~101 .extended_lut = "off";
defparam \reg1_rdata_o~101 .lut_mask = 64'h447703034477CFCF;
defparam \reg1_rdata_o~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N21
cyclonev_lcell_comb \reg1_rdata_o~102 (
// Equation(s):
// \reg1_rdata_o~102_combout  = ( \reg1_rdata_o~13_combout  & ( \reg1_rdata_o~101_combout  ) ) # ( !\reg1_rdata_o~13_combout  & ( \reg1_rdata_o~101_combout  & ( (!\reg1_rdata_o~7_combout  & (((\reg1_rdata_o~1_combout  & \reg_wdata_i[8]~input_o )))) # 
// (\reg1_rdata_o~7_combout  & (((\reg1_rdata_o~1_combout  & \reg_wdata_i[8]~input_o )) # (\reg1_rdata_o~96_combout ))) ) ) ) # ( \reg1_rdata_o~13_combout  & ( !\reg1_rdata_o~101_combout  & ( (!\reg1_rdata_o~7_combout  & (((\reg1_rdata_o~1_combout  & 
// \reg_wdata_i[8]~input_o )))) # (\reg1_rdata_o~7_combout  & (((\reg1_rdata_o~1_combout  & \reg_wdata_i[8]~input_o )) # (\reg1_rdata_o~96_combout ))) ) ) ) # ( !\reg1_rdata_o~13_combout  & ( !\reg1_rdata_o~101_combout  & ( (!\reg1_rdata_o~7_combout  & 
// (((\reg1_rdata_o~1_combout  & \reg_wdata_i[8]~input_o )))) # (\reg1_rdata_o~7_combout  & (((\reg1_rdata_o~1_combout  & \reg_wdata_i[8]~input_o )) # (\reg1_rdata_o~96_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~7_combout ),
	.datab(!\reg1_rdata_o~96_combout ),
	.datac(!\reg1_rdata_o~1_combout ),
	.datad(!\reg_wdata_i[8]~input_o ),
	.datae(!\reg1_rdata_o~13_combout ),
	.dataf(!\reg1_rdata_o~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~102 .extended_lut = "off";
defparam \reg1_rdata_o~102 .lut_mask = 64'h111F111F111FFFFF;
defparam \reg1_rdata_o~102 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \reg_wdata_i[9]~input (
	.i(reg_wdata_i[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[9]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[9]~input .bus_hold = "false";
defparam \reg_wdata_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y3_N38
dffeas \regs[7][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][9] .is_wysiwyg = "true";
defparam \regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N15
cyclonev_lcell_comb \regs[5][9]~feeder (
// Equation(s):
// \regs[5][9]~feeder_combout  = ( \reg_wdata_i[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][9]~feeder .extended_lut = "off";
defparam \regs[5][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N16
dffeas \regs[5][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N2
dffeas \regs[6][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N30
cyclonev_lcell_comb \regs[4][9]~feeder (
// Equation(s):
// \regs[4][9]~feeder_combout  = ( \reg_wdata_i[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][9]~feeder .extended_lut = "off";
defparam \regs[4][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N32
dffeas \regs[4][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9] .is_wysiwyg = "true";
defparam \regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \reg1_rdata_o~104 (
// Equation(s):
// \reg1_rdata_o~104_combout  = ( \regs[6][9]~q  & ( \regs[4][9]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\regs[5][9]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][9]~q ))) ) ) ) # ( !\regs[6][9]~q  & ( \regs[4][9]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[5][9]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][9]~q )))) ) ) ) # ( \regs[6][9]~q  & ( !\regs[4][9]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[5][9]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][9]~q )))) ) ) ) # ( !\regs[6][9]~q  & ( !\regs[4][9]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[5][9]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][9]~q )))) ) ) )

	.dataa(!\regs[7][9]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[5][9]~q ),
	.datae(!\regs[6][9]~q ),
	.dataf(!\regs[4][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~104 .extended_lut = "off";
defparam \reg1_rdata_o~104 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg1_rdata_o~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N47
dffeas \regs[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][9] .is_wysiwyg = "true";
defparam \regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N11
dffeas \regs[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][9] .is_wysiwyg = "true";
defparam \regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N32
dffeas \regs[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][9] .is_wysiwyg = "true";
defparam \regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N9
cyclonev_lcell_comb \reg1_rdata_o~103 (
// Equation(s):
// \reg1_rdata_o~103_combout  = ( \regs[2][9]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][9]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][9]~q )))) ) ) # ( 
// !\regs[2][9]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][9]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][9]~q )))) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[3][9]~q ),
	.datad(!\regs[1][9]~q ),
	.datae(gnd),
	.dataf(!\regs[2][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~103 .extended_lut = "off";
defparam \reg1_rdata_o~103 .lut_mask = 64'h0145014523672367;
defparam \reg1_rdata_o~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N33
cyclonev_lcell_comb \regs[9][9]~feeder (
// Equation(s):
// \regs[9][9]~feeder_combout  = ( \reg_wdata_i[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][9]~feeder .extended_lut = "off";
defparam \regs[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y5_N35
dffeas \regs[9][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9] .is_wysiwyg = "true";
defparam \regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N5
dffeas \regs[8][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N44
dffeas \regs[11][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][9] .is_wysiwyg = "true";
defparam \regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N8
dffeas \regs[10][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][9] .is_wysiwyg = "true";
defparam \regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N6
cyclonev_lcell_comb \reg1_rdata_o~105 (
// Equation(s):
// \reg1_rdata_o~105_combout  = ( \regs[10][9]~q  & ( \reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o ) # (\regs[11][9]~q ) ) ) ) # ( !\regs[10][9]~q  & ( \reg1_raddr_i[1]~input_o  & ( (\reg1_raddr_i[0]~input_o  & \regs[11][9]~q ) ) ) ) # ( 
// \regs[10][9]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & ((\regs[8][9]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][9]~q )) ) ) ) # ( !\regs[10][9]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & 
// ((\regs[8][9]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][9]~q )) ) ) )

	.dataa(!\regs[9][9]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[8][9]~q ),
	.datad(!\regs[11][9]~q ),
	.datae(!\regs[10][9]~q ),
	.dataf(!\reg1_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~105 .extended_lut = "off";
defparam \reg1_rdata_o~105 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \reg1_rdata_o~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N0
cyclonev_lcell_comb \regs[13][9]~feeder (
// Equation(s):
// \regs[13][9]~feeder_combout  = ( \reg_wdata_i[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][9]~feeder .extended_lut = "off";
defparam \regs[13][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N2
dffeas \regs[13][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N32
dffeas \regs[12][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9] .is_wysiwyg = "true";
defparam \regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N7
dffeas \regs[14][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N44
dffeas \regs[15][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N6
cyclonev_lcell_comb \reg1_rdata_o~106 (
// Equation(s):
// \reg1_rdata_o~106_combout  = ( \regs[14][9]~q  & ( \regs[15][9]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[12][9]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][9]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][9]~q  & ( \regs[15][9]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[12][9]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][9]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[14][9]~q  & ( !\regs[15][9]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[12][9]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][9]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[14][9]~q  & ( !\regs[15][9]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[12][9]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][9]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[13][9]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[12][9]~q ),
	.datae(!\regs[14][9]~q ),
	.dataf(!\regs[15][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~106 .extended_lut = "off";
defparam \reg1_rdata_o~106 .lut_mask = 64'h02A252F207A757F7;
defparam \reg1_rdata_o~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N33
cyclonev_lcell_comb \reg1_rdata_o~107 (
// Equation(s):
// \reg1_rdata_o~107_combout  = ( \reg1_rdata_o~105_combout  & ( \reg1_rdata_o~106_combout  & ( ((!\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~103_combout ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~104_combout ))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # 
// ( !\reg1_rdata_o~105_combout  & ( \reg1_rdata_o~106_combout  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~103_combout ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~104_combout )))) # (\reg1_raddr_i[3]~input_o  & 
// (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \reg1_rdata_o~105_combout  & ( !\reg1_rdata_o~106_combout  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~103_combout ))) # (\reg1_raddr_i[2]~input_o  & 
// (\reg1_rdata_o~104_combout )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\reg1_rdata_o~105_combout  & ( !\reg1_rdata_o~106_combout  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// ((\reg1_rdata_o~103_combout ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~104_combout )))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\reg1_rdata_o~104_combout ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\reg1_rdata_o~103_combout ),
	.datae(!\reg1_rdata_o~105_combout ),
	.dataf(!\reg1_rdata_o~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~107 .extended_lut = "off";
defparam \reg1_rdata_o~107 .lut_mask = 64'h02A252F207A757F7;
defparam \reg1_rdata_o~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N35
dffeas \regs[21][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][9] .is_wysiwyg = "true";
defparam \regs[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N4
dffeas \regs[17][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][9] .is_wysiwyg = "true";
defparam \regs[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N8
dffeas \regs[25][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][9] .is_wysiwyg = "true";
defparam \regs[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N44
dffeas \regs[29][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][9] .is_wysiwyg = "true";
defparam \regs[29][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N6
cyclonev_lcell_comb \reg1_rdata_o~109 (
// Equation(s):
// \reg1_rdata_o~109_combout  = ( \regs[25][9]~q  & ( \regs[29][9]~q  & ( ((!\reg1_raddr_i[2]~input_o  & ((\regs[17][9]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][9]~q ))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[25][9]~q  & ( \regs[29][9]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[17][9]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][9]~q )))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[25][9]~q  & ( !\regs[29][9]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[17][9]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][9]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[25][9]~q  & ( !\regs[29][9]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[17][9]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][9]~q )))) ) ) )

	.dataa(!\regs[21][9]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[17][9]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[25][9]~q ),
	.dataf(!\regs[29][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~109 .extended_lut = "off";
defparam \reg1_rdata_o~109 .lut_mask = 64'h0C443F440C773F77;
defparam \reg1_rdata_o~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N37
dffeas \regs[31][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][9] .is_wysiwyg = "true";
defparam \regs[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N5
dffeas \regs[23][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][9] .is_wysiwyg = "true";
defparam \regs[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N8
dffeas \regs[27][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][9] .is_wysiwyg = "true";
defparam \regs[27][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N3
cyclonev_lcell_comb \regs[19][9]~feeder (
// Equation(s):
// \regs[19][9]~feeder_combout  = ( \reg_wdata_i[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][9]~feeder .extended_lut = "off";
defparam \regs[19][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N4
dffeas \regs[19][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][9] .is_wysiwyg = "true";
defparam \regs[19][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N6
cyclonev_lcell_comb \reg1_rdata_o~111 (
// Equation(s):
// \reg1_rdata_o~111_combout  = ( \regs[27][9]~q  & ( \regs[19][9]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[23][9]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[31][9]~q ))) ) ) ) # ( !\regs[27][9]~q  & ( \regs[19][9]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[23][9]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[31][9]~q )))) ) ) ) # ( \regs[27][9]~q  & ( !\regs[19][9]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[23][9]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[31][9]~q )))) ) ) ) # ( !\regs[27][9]~q  & ( !\regs[19][9]~q  & ( 
// (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[23][9]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[31][9]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[31][9]~q ),
	.datac(!\regs[23][9]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[27][9]~q ),
	.dataf(!\regs[19][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~111 .extended_lut = "off";
defparam \reg1_rdata_o~111 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg1_rdata_o~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N19
dffeas \regs[30][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][9] .is_wysiwyg = "true";
defparam \regs[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N41
dffeas \regs[18][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][9] .is_wysiwyg = "true";
defparam \regs[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N44
dffeas \regs[26][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][9] .is_wysiwyg = "true";
defparam \regs[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N2
dffeas \regs[22][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][9] .is_wysiwyg = "true";
defparam \regs[22][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N42
cyclonev_lcell_comb \reg1_rdata_o~110 (
// Equation(s):
// \reg1_rdata_o~110_combout  = ( \regs[26][9]~q  & ( \regs[22][9]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\regs[18][9]~q ) # (\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[30][9]~q ))) ) ) ) # ( 
// !\regs[26][9]~q  & ( \regs[22][9]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o  & \regs[18][9]~q )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[30][9]~q ))) ) ) ) # ( \regs[26][9]~q  & ( !\regs[22][9]~q  
// & ( (!\reg1_raddr_i[2]~input_o  & (((\regs[18][9]~q ) # (\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (\regs[30][9]~q  & (\reg1_raddr_i[3]~input_o ))) ) ) ) # ( !\regs[26][9]~q  & ( !\regs[22][9]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (((!\reg1_raddr_i[3]~input_o  & \regs[18][9]~q )))) # (\reg1_raddr_i[2]~input_o  & (\regs[30][9]~q  & (\reg1_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[30][9]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[18][9]~q ),
	.datae(!\regs[26][9]~q ),
	.dataf(!\regs[22][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~110 .extended_lut = "off";
defparam \reg1_rdata_o~110 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \reg1_rdata_o~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N43
dffeas \regs[28][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][9] .is_wysiwyg = "true";
defparam \regs[28][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N30
cyclonev_lcell_comb \regs[20][9]~feeder (
// Equation(s):
// \regs[20][9]~feeder_combout  = ( \reg_wdata_i[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][9]~feeder .extended_lut = "off";
defparam \regs[20][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[20][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N32
dffeas \regs[20][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][9] .is_wysiwyg = "true";
defparam \regs[20][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N18
cyclonev_lcell_comb \regs[16][9]~feeder (
// Equation(s):
// \regs[16][9]~feeder_combout  = ( \reg_wdata_i[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][9]~feeder .extended_lut = "off";
defparam \regs[16][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N19
dffeas \regs[16][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][9] .is_wysiwyg = "true";
defparam \regs[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N38
dffeas \regs[24][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][9] .is_wysiwyg = "true";
defparam \regs[24][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N36
cyclonev_lcell_comb \reg1_rdata_o~108 (
// Equation(s):
// \reg1_rdata_o~108_combout  = ( \regs[24][9]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & ((\regs[20][9]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][9]~q )) ) ) ) # ( !\regs[24][9]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((\regs[20][9]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][9]~q )) ) ) ) # ( \regs[24][9]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\regs[16][9]~q ) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[24][9]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & \regs[16][9]~q ) ) ) )

	.dataa(!\regs[28][9]~q ),
	.datab(!\regs[20][9]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[16][9]~q ),
	.datae(!\regs[24][9]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~108 .extended_lut = "off";
defparam \reg1_rdata_o~108 .lut_mask = 64'h00F00FFF35353535;
defparam \reg1_rdata_o~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N0
cyclonev_lcell_comb \reg1_rdata_o~112 (
// Equation(s):
// \reg1_rdata_o~112_combout  = ( \reg1_rdata_o~108_combout  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~109_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~111_combout ))) ) ) ) # ( !\reg1_rdata_o~108_combout  & 
// ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~109_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~111_combout ))) ) ) ) # ( \reg1_rdata_o~108_combout  & ( !\reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o ) 
// # (\reg1_rdata_o~110_combout ) ) ) ) # ( !\reg1_rdata_o~108_combout  & ( !\reg1_raddr_i[0]~input_o  & ( (\reg1_rdata_o~110_combout  & \reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~109_combout ),
	.datab(!\reg1_rdata_o~111_combout ),
	.datac(!\reg1_rdata_o~110_combout ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\reg1_rdata_o~108_combout ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~112 .extended_lut = "off";
defparam \reg1_rdata_o~112 .lut_mask = 64'h000FFF0F55335533;
defparam \reg1_rdata_o~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \reg1_rdata_o~113 (
// Equation(s):
// \reg1_rdata_o~113_combout  = ( \reg1_rdata_o~112_combout  & ( \reg_wdata_i[9]~input_o  & ( (((\reg1_rdata_o~7_combout  & \reg1_rdata_o~107_combout )) # (\reg1_rdata_o~13_combout )) # (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg1_rdata_o~112_combout  & ( 
// \reg_wdata_i[9]~input_o  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~107_combout )) # (\reg1_rdata_o~1_combout ) ) ) ) # ( \reg1_rdata_o~112_combout  & ( !\reg_wdata_i[9]~input_o  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~107_combout )) # 
// (\reg1_rdata_o~13_combout ) ) ) ) # ( !\reg1_rdata_o~112_combout  & ( !\reg_wdata_i[9]~input_o  & ( (\reg1_rdata_o~7_combout  & \reg1_rdata_o~107_combout ) ) ) )

	.dataa(!\reg1_rdata_o~7_combout ),
	.datab(!\reg1_rdata_o~1_combout ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg1_rdata_o~107_combout ),
	.datae(!\reg1_rdata_o~112_combout ),
	.dataf(!\reg_wdata_i[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~113 .extended_lut = "off";
defparam \reg1_rdata_o~113 .lut_mask = 64'h00550F5F33773F7F;
defparam \reg1_rdata_o~113 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \reg_wdata_i[10]~input (
	.i(reg_wdata_i[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[10]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[10]~input .bus_hold = "false";
defparam \reg_wdata_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y3_N53
dffeas \regs[21][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][10] .is_wysiwyg = "true";
defparam \regs[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N2
dffeas \regs[29][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][10] .is_wysiwyg = "true";
defparam \regs[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N26
dffeas \regs[25][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][10] .is_wysiwyg = "true";
defparam \regs[25][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N30
cyclonev_lcell_comb \regs[17][10]~feeder (
// Equation(s):
// \regs[17][10]~feeder_combout  = ( \reg_wdata_i[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][10]~feeder .extended_lut = "off";
defparam \regs[17][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y3_N32
dffeas \regs[17][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][10] .is_wysiwyg = "true";
defparam \regs[17][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \reg1_rdata_o~120 (
// Equation(s):
// \reg1_rdata_o~120_combout  = ( \regs[25][10]~q  & ( \regs[17][10]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[21][10]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][10]~q )))) ) ) ) # ( !\regs[25][10]~q  & ( 
// \regs[17][10]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[21][10]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\regs[29][10]~q  & \reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[25][10]~q  & ( !\regs[17][10]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[21][10]~q  & ((\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[29][10]~q )))) ) ) ) # ( !\regs[25][10]~q  & ( !\regs[17][10]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & (\regs[21][10]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][10]~q ))))) ) ) )

	.dataa(!\regs[21][10]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[29][10]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[25][10]~q ),
	.dataf(!\regs[17][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~120 .extended_lut = "off";
defparam \reg1_rdata_o~120 .lut_mask = 64'h00473347CC47FF47;
defparam \reg1_rdata_o~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N26
dffeas \regs[28][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][10] .is_wysiwyg = "true";
defparam \regs[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N58
dffeas \regs[16][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][10] .is_wysiwyg = "true";
defparam \regs[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N20
dffeas \regs[24][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][10] .is_wysiwyg = "true";
defparam \regs[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N35
dffeas \regs[20][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][10] .is_wysiwyg = "true";
defparam \regs[20][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N18
cyclonev_lcell_comb \reg1_rdata_o~119 (
// Equation(s):
// \reg1_rdata_o~119_combout  = ( \regs[24][10]~q  & ( \regs[20][10]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o ) # (\regs[16][10]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[28][10]~q ))) ) ) ) # ( 
// !\regs[24][10]~q  & ( \regs[20][10]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o ) # (\regs[16][10]~q )))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][10]~q  & ((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[24][10]~q  & ( 
// !\regs[20][10]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[16][10]~q  & !\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[28][10]~q ))) ) ) ) # ( !\regs[24][10]~q  & ( !\regs[20][10]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (((\regs[16][10]~q  & !\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][10]~q  & ((\reg1_raddr_i[2]~input_o )))) ) ) )

	.dataa(!\regs[28][10]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[16][10]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[24][10]~q ),
	.dataf(!\regs[20][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~119 .extended_lut = "off";
defparam \reg1_rdata_o~119 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \reg1_rdata_o~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N32
dffeas \regs[19][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][10] .is_wysiwyg = "true";
defparam \regs[19][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N3
cyclonev_lcell_comb \regs[23][10]~feeder (
// Equation(s):
// \regs[23][10]~feeder_combout  = ( \reg_wdata_i[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][10]~feeder .extended_lut = "off";
defparam \regs[23][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[23][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N5
dffeas \regs[23][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][10] .is_wysiwyg = "true";
defparam \regs[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N37
dffeas \regs[27][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][10] .is_wysiwyg = "true";
defparam \regs[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N8
dffeas \regs[31][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][10] .is_wysiwyg = "true";
defparam \regs[31][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N36
cyclonev_lcell_comb \reg1_rdata_o~122 (
// Equation(s):
// \reg1_rdata_o~122_combout  = ( \regs[27][10]~q  & ( \regs[31][10]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[19][10]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][10]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[27][10]~q  & ( \regs[31][10]~q 
//  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[19][10]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\regs[23][10]~q ) # (\reg1_raddr_i[3]~input_o )))) ) ) ) # ( \regs[27][10]~q  & ( !\regs[31][10]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (((\reg1_raddr_i[3]~input_o )) # (\regs[19][10]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o  & \regs[23][10]~q )))) ) ) ) # ( !\regs[27][10]~q  & ( !\regs[31][10]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// (\regs[19][10]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][10]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[19][10]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[23][10]~q ),
	.datae(!\regs[27][10]~q ),
	.dataf(!\regs[31][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~122 .extended_lut = "off";
defparam \reg1_rdata_o~122 .lut_mask = 64'h20702A7A25752F7F;
defparam \reg1_rdata_o~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N4
dffeas \regs[18][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][10] .is_wysiwyg = "true";
defparam \regs[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N1
dffeas \regs[30][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][10] .is_wysiwyg = "true";
defparam \regs[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N11
dffeas \regs[22][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][10] .is_wysiwyg = "true";
defparam \regs[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N56
dffeas \regs[26][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][10] .is_wysiwyg = "true";
defparam \regs[26][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N54
cyclonev_lcell_comb \reg1_rdata_o~121 (
// Equation(s):
// \reg1_rdata_o~121_combout  = ( \regs[26][10]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[30][10]~q ) ) ) ) # ( !\regs[26][10]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \regs[30][10]~q ) ) ) ) # ( 
// \regs[26][10]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[18][10]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][10]~q ))) ) ) ) # ( !\regs[26][10]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[18][10]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][10]~q ))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[18][10]~q ),
	.datac(!\regs[30][10]~q ),
	.datad(!\regs[22][10]~q ),
	.datae(!\regs[26][10]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~121 .extended_lut = "off";
defparam \reg1_rdata_o~121 .lut_mask = 64'h227722770505AFAF;
defparam \reg1_rdata_o~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N33
cyclonev_lcell_comb \reg1_rdata_o~123 (
// Equation(s):
// \reg1_rdata_o~123_combout  = ( \reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~121_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~120_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~122_combout ))) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( 
// \reg1_rdata_o~121_combout  & ( (\reg1_raddr_i[1]~input_o ) # (\reg1_rdata_o~119_combout ) ) ) ) # ( \reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~121_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~120_combout )) # (\reg1_raddr_i[1]~input_o  & 
// ((\reg1_rdata_o~122_combout ))) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~121_combout  & ( (\reg1_rdata_o~119_combout  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~120_combout ),
	.datab(!\reg1_rdata_o~119_combout ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\reg1_rdata_o~122_combout ),
	.datae(!\reg1_raddr_i[0]~input_o ),
	.dataf(!\reg1_rdata_o~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~123 .extended_lut = "off";
defparam \reg1_rdata_o~123 .lut_mask = 64'h3030505F3F3F505F;
defparam \reg1_rdata_o~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N38
dffeas \regs[11][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10] .is_wysiwyg = "true";
defparam \regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N52
dffeas \regs[8][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N2
dffeas \regs[10][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][10] .is_wysiwyg = "true";
defparam \regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N45
cyclonev_lcell_comb \regs[9][10]~feeder (
// Equation(s):
// \regs[9][10]~feeder_combout  = ( \reg_wdata_i[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][10]~feeder .extended_lut = "off";
defparam \regs[9][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N46
dffeas \regs[9][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10] .is_wysiwyg = "true";
defparam \regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N0
cyclonev_lcell_comb \reg1_rdata_o~116 (
// Equation(s):
// \reg1_rdata_o~116_combout  = ( \regs[10][10]~q  & ( \regs[9][10]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[8][10]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[11][10]~q ))) ) ) ) # ( 
// !\regs[10][10]~q  & ( \regs[9][10]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[8][10]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][10]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[10][10]~q  & ( !\regs[9][10]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o  & \regs[8][10]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[11][10]~q ))) ) ) ) # ( !\regs[10][10]~q  & ( !\regs[9][10]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((!\reg1_raddr_i[0]~input_o  & \regs[8][10]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][10]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\regs[11][10]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[8][10]~q ),
	.datae(!\regs[10][10]~q ),
	.dataf(!\regs[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~116 .extended_lut = "off";
defparam \reg1_rdata_o~116 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg1_rdata_o~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N36
cyclonev_lcell_comb \regs[5][10]~feeder (
// Equation(s):
// \regs[5][10]~feeder_combout  = \reg_wdata_i[10]~input_o 

	.dataa(gnd),
	.datab(!\reg_wdata_i[10]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][10]~feeder .extended_lut = "off";
defparam \regs[5][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N38
dffeas \regs[5][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y5_N37
dffeas \regs[7][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][10] .is_wysiwyg = "true";
defparam \regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y5_N32
dffeas \regs[6][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N11
dffeas \regs[4][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10] .is_wysiwyg = "true";
defparam \regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N30
cyclonev_lcell_comb \reg1_rdata_o~115 (
// Equation(s):
// \reg1_rdata_o~115_combout  = ( \regs[6][10]~q  & ( \regs[4][10]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\regs[5][10]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][10]~q )))) ) ) ) # ( !\regs[6][10]~q  & ( \regs[4][10]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[5][10]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][10]~q ))))) ) ) ) # ( \regs[6][10]~q  & ( !\regs[4][10]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[5][10]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][10]~q ))))) ) ) ) # ( !\regs[6][10]~q  & ( !\regs[4][10]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[5][10]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][10]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\regs[5][10]~q ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[7][10]~q ),
	.datae(!\regs[6][10]~q ),
	.dataf(!\regs[4][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~115 .extended_lut = "off";
defparam \reg1_rdata_o~115 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg1_rdata_o~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N50
dffeas \regs[15][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N4
dffeas \regs[13][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N11
dffeas \regs[12][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][10] .is_wysiwyg = "true";
defparam \regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N14
dffeas \regs[14][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \reg1_rdata_o~117 (
// Equation(s):
// \reg1_rdata_o~117_combout  = ( \regs[14][10]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & ((\regs[13][10]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][10]~q )) ) ) ) # ( !\regs[14][10]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((\regs[13][10]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][10]~q )) ) ) ) # ( \regs[14][10]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\regs[12][10]~q ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][10]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & \regs[12][10]~q ) ) ) )

	.dataa(!\regs[15][10]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[13][10]~q ),
	.datad(!\regs[12][10]~q ),
	.datae(!\regs[14][10]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~117 .extended_lut = "off";
defparam \reg1_rdata_o~117 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \reg1_rdata_o~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N42
cyclonev_lcell_comb \regs[2][10]~feeder (
// Equation(s):
// \regs[2][10]~feeder_combout  = ( \reg_wdata_i[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][10]~feeder .extended_lut = "off";
defparam \regs[2][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N44
dffeas \regs[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][10] .is_wysiwyg = "true";
defparam \regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N50
dffeas \regs[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10] .is_wysiwyg = "true";
defparam \regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N44
dffeas \regs[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][10] .is_wysiwyg = "true";
defparam \regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N48
cyclonev_lcell_comb \reg1_rdata_o~114 (
// Equation(s):
// \reg1_rdata_o~114_combout  = ( \regs[3][10]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o  & (\regs[2][10]~q ))) # (\reg1_raddr_i[0]~input_o  & (((\regs[1][10]~q )) # (\reg1_raddr_i[1]~input_o ))) ) ) # ( !\regs[3][10]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o  & (\regs[2][10]~q ))) # (\reg1_raddr_i[0]~input_o  & (!\reg1_raddr_i[1]~input_o  & ((\regs[1][10]~q )))) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[2][10]~q ),
	.datad(!\regs[1][10]~q ),
	.datae(gnd),
	.dataf(!\regs[3][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~114 .extended_lut = "off";
defparam \reg1_rdata_o~114 .lut_mask = 64'h0246024613571357;
defparam \reg1_rdata_o~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N0
cyclonev_lcell_comb \reg1_rdata_o~118 (
// Equation(s):
// \reg1_rdata_o~118_combout  = ( \reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~114_combout  & ( (!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~116_combout )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~117_combout ))) ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( 
// \reg1_rdata_o~114_combout  & ( (!\reg1_raddr_i[2]~input_o ) # (\reg1_rdata_o~115_combout ) ) ) ) # ( \reg1_raddr_i[3]~input_o  & ( !\reg1_rdata_o~114_combout  & ( (!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~116_combout )) # (\reg1_raddr_i[2]~input_o  & 
// ((\reg1_rdata_o~117_combout ))) ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( !\reg1_rdata_o~114_combout  & ( (\reg1_raddr_i[2]~input_o  & \reg1_rdata_o~115_combout ) ) ) )

	.dataa(!\reg1_rdata_o~116_combout ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_rdata_o~115_combout ),
	.datad(!\reg1_rdata_o~117_combout ),
	.datae(!\reg1_raddr_i[3]~input_o ),
	.dataf(!\reg1_rdata_o~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~118 .extended_lut = "off";
defparam \reg1_rdata_o~118 .lut_mask = 64'h03034477CFCF4477;
defparam \reg1_rdata_o~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N45
cyclonev_lcell_comb \reg1_rdata_o~124 (
// Equation(s):
// \reg1_rdata_o~124_combout  = ( \reg1_rdata_o~118_combout  & ( \reg1_rdata_o~7_combout  ) ) # ( !\reg1_rdata_o~118_combout  & ( \reg1_rdata_o~7_combout  & ( (!\reg1_rdata_o~123_combout  & (\reg_wdata_i[10]~input_o  & ((\reg1_rdata_o~1_combout )))) # 
// (\reg1_rdata_o~123_combout  & (((\reg_wdata_i[10]~input_o  & \reg1_rdata_o~1_combout )) # (\reg1_rdata_o~13_combout ))) ) ) ) # ( \reg1_rdata_o~118_combout  & ( !\reg1_rdata_o~7_combout  & ( (!\reg1_rdata_o~123_combout  & (\reg_wdata_i[10]~input_o  & 
// ((\reg1_rdata_o~1_combout )))) # (\reg1_rdata_o~123_combout  & (((\reg_wdata_i[10]~input_o  & \reg1_rdata_o~1_combout )) # (\reg1_rdata_o~13_combout ))) ) ) ) # ( !\reg1_rdata_o~118_combout  & ( !\reg1_rdata_o~7_combout  & ( (!\reg1_rdata_o~123_combout  & 
// (\reg_wdata_i[10]~input_o  & ((\reg1_rdata_o~1_combout )))) # (\reg1_rdata_o~123_combout  & (((\reg_wdata_i[10]~input_o  & \reg1_rdata_o~1_combout )) # (\reg1_rdata_o~13_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~123_combout ),
	.datab(!\reg_wdata_i[10]~input_o ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg1_rdata_o~1_combout ),
	.datae(!\reg1_rdata_o~118_combout ),
	.dataf(!\reg1_rdata_o~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~124 .extended_lut = "off";
defparam \reg1_rdata_o~124 .lut_mask = 64'h053705370537FFFF;
defparam \reg1_rdata_o~124 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \reg_wdata_i[11]~input (
	.i(reg_wdata_i[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[11]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[11]~input .bus_hold = "false";
defparam \reg_wdata_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y5_N59
dffeas \regs[5][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N19
dffeas \regs[7][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][11] .is_wysiwyg = "true";
defparam \regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N14
dffeas \regs[6][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N53
dffeas \regs[4][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][11] .is_wysiwyg = "true";
defparam \regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N12
cyclonev_lcell_comb \reg1_rdata_o~126 (
// Equation(s):
// \reg1_rdata_o~126_combout  = ( \regs[6][11]~q  & ( \regs[4][11]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\regs[5][11]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][11]~q )))) ) ) ) # ( !\regs[6][11]~q  & ( \regs[4][11]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[5][11]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[7][11]~q )))) ) ) ) # ( \regs[6][11]~q  & ( !\regs[4][11]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (\regs[5][11]~q  & (\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[7][11]~q )))) ) ) ) # ( !\regs[6][11]~q  & ( !\regs[4][11]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & 
// (\regs[5][11]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][11]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[5][11]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[7][11]~q ),
	.datae(!\regs[6][11]~q ),
	.dataf(!\regs[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~126 .extended_lut = "off";
defparam \reg1_rdata_o~126 .lut_mask = 64'h02075257A2A7F2F7;
defparam \reg1_rdata_o~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N40
dffeas \regs[11][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11] .is_wysiwyg = "true";
defparam \regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N11
dffeas \regs[8][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N43
dffeas \regs[10][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][11] .is_wysiwyg = "true";
defparam \regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N48
cyclonev_lcell_comb \regs[9][11]~feeder (
// Equation(s):
// \regs[9][11]~feeder_combout  = ( \reg_wdata_i[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][11]~feeder .extended_lut = "off";
defparam \regs[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N50
dffeas \regs[9][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][11] .is_wysiwyg = "true";
defparam \regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N42
cyclonev_lcell_comb \reg1_rdata_o~127 (
// Equation(s):
// \reg1_rdata_o~127_combout  = ( \regs[10][11]~q  & ( \regs[9][11]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((\regs[8][11]~q )) # (\reg1_raddr_i[1]~input_o ))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ) # ((\regs[11][11]~q )))) ) ) ) # ( 
// !\regs[10][11]~q  & ( \regs[9][11]~q  & ( (!\reg1_raddr_i[0]~input_o  & (!\reg1_raddr_i[1]~input_o  & ((\regs[8][11]~q )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ) # ((\regs[11][11]~q )))) ) ) ) # ( \regs[10][11]~q  & ( 
// !\regs[9][11]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((\regs[8][11]~q )) # (\reg1_raddr_i[1]~input_o ))) # (\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o  & (\regs[11][11]~q ))) ) ) ) # ( !\regs[10][11]~q  & ( !\regs[9][11]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (!\reg1_raddr_i[1]~input_o  & ((\regs[8][11]~q )))) # (\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o  & (\regs[11][11]~q ))) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[11][11]~q ),
	.datad(!\regs[8][11]~q ),
	.datae(!\regs[10][11]~q ),
	.dataf(!\regs[9][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~127 .extended_lut = "off";
defparam \reg1_rdata_o~127 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg1_rdata_o~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N4
dffeas \regs[12][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11] .is_wysiwyg = "true";
defparam \regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N14
dffeas \regs[15][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N8
dffeas \regs[14][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N53
dffeas \regs[13][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N6
cyclonev_lcell_comb \reg1_rdata_o~128 (
// Equation(s):
// \reg1_rdata_o~128_combout  = ( \regs[14][11]~q  & ( \regs[13][11]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[12][11]~q ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[15][11]~q )))) ) ) ) # ( 
// !\regs[14][11]~q  & ( \regs[13][11]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[12][11]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[15][11]~q )))) ) ) ) # ( \regs[14][11]~q  & ( 
// !\regs[13][11]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[12][11]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[15][11]~q )))) ) ) ) # ( !\regs[14][11]~q  & ( !\regs[13][11]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[12][11]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[15][11]~q )))) ) ) )

	.dataa(!\regs[12][11]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[15][11]~q ),
	.datae(!\regs[14][11]~q ),
	.dataf(!\regs[13][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~128 .extended_lut = "off";
defparam \reg1_rdata_o~128 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N4
dffeas \regs[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11] .is_wysiwyg = "true";
defparam \regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N53
dffeas \regs[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][11] .is_wysiwyg = "true";
defparam \regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N35
dffeas \regs[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11] .is_wysiwyg = "true";
defparam \regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N51
cyclonev_lcell_comb \reg1_rdata_o~125 (
// Equation(s):
// \reg1_rdata_o~125_combout  = ( \regs[2][11]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][11]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][11]~q )))) ) ) # ( 
// !\regs[2][11]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][11]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][11]~q )))) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[3][11]~q ),
	.datad(!\regs[1][11]~q ),
	.datae(gnd),
	.dataf(!\regs[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~125 .extended_lut = "off";
defparam \reg1_rdata_o~125 .lut_mask = 64'h0145014523672367;
defparam \reg1_rdata_o~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N6
cyclonev_lcell_comb \reg1_rdata_o~129 (
// Equation(s):
// \reg1_rdata_o~129_combout  = ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~125_combout  & ( (!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~126_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~128_combout ))) ) ) ) # ( !\reg1_raddr_i[2]~input_o  & ( 
// \reg1_rdata_o~125_combout  & ( (!\reg1_raddr_i[3]~input_o ) # (\reg1_rdata_o~127_combout ) ) ) ) # ( \reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~125_combout  & ( (!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~126_combout )) # (\reg1_raddr_i[3]~input_o  & 
// ((\reg1_rdata_o~128_combout ))) ) ) ) # ( !\reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~125_combout  & ( (\reg1_raddr_i[3]~input_o  & \reg1_rdata_o~127_combout ) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\reg1_rdata_o~126_combout ),
	.datac(!\reg1_rdata_o~127_combout ),
	.datad(!\reg1_rdata_o~128_combout ),
	.datae(!\reg1_raddr_i[2]~input_o ),
	.dataf(!\reg1_rdata_o~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~129 .extended_lut = "off";
defparam \reg1_rdata_o~129 .lut_mask = 64'h05052277AFAF2277;
defparam \reg1_rdata_o~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N32
dffeas \regs[16][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][11] .is_wysiwyg = "true";
defparam \regs[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N43
dffeas \regs[28][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][11] .is_wysiwyg = "true";
defparam \regs[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N25
dffeas \regs[24][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][11] .is_wysiwyg = "true";
defparam \regs[24][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N6
cyclonev_lcell_comb \regs[20][11]~feeder (
// Equation(s):
// \regs[20][11]~feeder_combout  = \reg_wdata_i[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][11]~feeder .extended_lut = "off";
defparam \regs[20][11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[20][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N8
dffeas \regs[20][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][11] .is_wysiwyg = "true";
defparam \regs[20][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N24
cyclonev_lcell_comb \reg1_rdata_o~130 (
// Equation(s):
// \reg1_rdata_o~130_combout  = ( \regs[24][11]~q  & ( \regs[20][11]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[16][11]~q ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[28][11]~q )))) ) ) ) # ( 
// !\regs[24][11]~q  & ( \regs[20][11]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[16][11]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[28][11]~q )))) ) ) ) # ( \regs[24][11]~q  & ( 
// !\regs[20][11]~q  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[16][11]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[28][11]~q )))) ) ) ) # ( !\regs[24][11]~q  & ( !\regs[20][11]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[16][11]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[28][11]~q )))) ) ) )

	.dataa(!\regs[16][11]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[28][11]~q ),
	.datae(!\regs[24][11]~q ),
	.dataf(!\regs[20][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~130 .extended_lut = "off";
defparam \reg1_rdata_o~130 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N50
dffeas \regs[17][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][11] .is_wysiwyg = "true";
defparam \regs[17][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N48
cyclonev_lcell_comb \regs[21][11]~feeder (
// Equation(s):
// \regs[21][11]~feeder_combout  = ( \reg_wdata_i[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][11]~feeder .extended_lut = "off";
defparam \regs[21][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N50
dffeas \regs[21][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][11] .is_wysiwyg = "true";
defparam \regs[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N56
dffeas \regs[25][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][11] .is_wysiwyg = "true";
defparam \regs[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N31
dffeas \regs[29][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][11] .is_wysiwyg = "true";
defparam \regs[29][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N54
cyclonev_lcell_comb \reg1_rdata_o~131 (
// Equation(s):
// \reg1_rdata_o~131_combout  = ( \regs[25][11]~q  & ( \regs[29][11]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[17][11]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][11]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[25][11]~q  & ( \regs[29][11]~q 
//  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[17][11]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\regs[21][11]~q ) # (\reg1_raddr_i[3]~input_o )))) ) ) ) # ( \regs[25][11]~q  & ( !\regs[29][11]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (((\reg1_raddr_i[3]~input_o )) # (\regs[17][11]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o  & \regs[21][11]~q )))) ) ) ) # ( !\regs[25][11]~q  & ( !\regs[29][11]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// (\regs[17][11]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][11]~q ))))) ) ) )

	.dataa(!\regs[17][11]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[21][11]~q ),
	.datae(!\regs[25][11]~q ),
	.dataf(!\regs[29][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~131 .extended_lut = "off";
defparam \reg1_rdata_o~131 .lut_mask = 64'h40704C7C43734F7F;
defparam \reg1_rdata_o~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N59
dffeas \regs[23][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][11] .is_wysiwyg = "true";
defparam \regs[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N49
dffeas \regs[31][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][11] .is_wysiwyg = "true";
defparam \regs[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N19
dffeas \regs[27][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][11] .is_wysiwyg = "true";
defparam \regs[27][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N15
cyclonev_lcell_comb \regs[19][11]~feeder (
// Equation(s):
// \regs[19][11]~feeder_combout  = ( \reg_wdata_i[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][11]~feeder .extended_lut = "off";
defparam \regs[19][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N17
dffeas \regs[19][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][11] .is_wysiwyg = "true";
defparam \regs[19][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N18
cyclonev_lcell_comb \reg1_rdata_o~133 (
// Equation(s):
// \reg1_rdata_o~133_combout  = ( \regs[27][11]~q  & ( \regs[19][11]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[23][11]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][11]~q )))) ) ) ) # ( !\regs[27][11]~q  & ( 
// \regs[19][11]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[23][11]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][11]~q ))))) ) ) ) # ( \regs[27][11]~q  & ( 
// !\regs[19][11]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[23][11]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][11]~q ))))) ) ) ) # ( !\regs[27][11]~q  & ( 
// !\regs[19][11]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[23][11]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][11]~q ))))) ) ) )

	.dataa(!\regs[23][11]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[31][11]~q ),
	.datae(!\regs[27][11]~q ),
	.dataf(!\regs[19][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~133 .extended_lut = "off";
defparam \reg1_rdata_o~133 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg1_rdata_o~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N34
dffeas \regs[18][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][11] .is_wysiwyg = "true";
defparam \regs[18][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N23
dffeas \regs[22][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][11] .is_wysiwyg = "true";
defparam \regs[22][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N43
dffeas \regs[30][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][11] .is_wysiwyg = "true";
defparam \regs[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N7
dffeas \regs[26][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][11] .is_wysiwyg = "true";
defparam \regs[26][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N6
cyclonev_lcell_comb \reg1_rdata_o~132 (
// Equation(s):
// \reg1_rdata_o~132_combout  = ( \regs[26][11]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[30][11]~q ) ) ) ) # ( !\regs[26][11]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \regs[30][11]~q ) ) ) ) # ( 
// \regs[26][11]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[18][11]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][11]~q ))) ) ) ) # ( !\regs[26][11]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[18][11]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][11]~q ))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[18][11]~q ),
	.datac(!\regs[22][11]~q ),
	.datad(!\regs[30][11]~q ),
	.datae(!\regs[26][11]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~132 .extended_lut = "off";
defparam \reg1_rdata_o~132 .lut_mask = 64'h272727270055AAFF;
defparam \reg1_rdata_o~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N33
cyclonev_lcell_comb \reg1_rdata_o~134 (
// Equation(s):
// \reg1_rdata_o~134_combout  = ( \reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~132_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~131_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~133_combout ))) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( 
// \reg1_rdata_o~132_combout  & ( (\reg1_rdata_o~130_combout ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( \reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~132_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~131_combout )) # (\reg1_raddr_i[1]~input_o  & 
// ((\reg1_rdata_o~133_combout ))) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~132_combout  & ( (!\reg1_raddr_i[1]~input_o  & \reg1_rdata_o~130_combout ) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_rdata_o~130_combout ),
	.datac(!\reg1_rdata_o~131_combout ),
	.datad(!\reg1_rdata_o~133_combout ),
	.datae(!\reg1_raddr_i[0]~input_o ),
	.dataf(!\reg1_rdata_o~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~134 .extended_lut = "off";
defparam \reg1_rdata_o~134 .lut_mask = 64'h22220A5F77770A5F;
defparam \reg1_rdata_o~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N24
cyclonev_lcell_comb \reg1_rdata_o~135 (
// Equation(s):
// \reg1_rdata_o~135_combout  = ( \reg1_rdata_o~134_combout  & ( \reg1_rdata_o~13_combout  ) ) # ( !\reg1_rdata_o~134_combout  & ( \reg1_rdata_o~13_combout  & ( (!\reg1_rdata_o~1_combout  & (((\reg1_rdata_o~7_combout  & \reg1_rdata_o~129_combout )))) # 
// (\reg1_rdata_o~1_combout  & (((\reg1_rdata_o~7_combout  & \reg1_rdata_o~129_combout )) # (\reg_wdata_i[11]~input_o ))) ) ) ) # ( \reg1_rdata_o~134_combout  & ( !\reg1_rdata_o~13_combout  & ( (!\reg1_rdata_o~1_combout  & (((\reg1_rdata_o~7_combout  & 
// \reg1_rdata_o~129_combout )))) # (\reg1_rdata_o~1_combout  & (((\reg1_rdata_o~7_combout  & \reg1_rdata_o~129_combout )) # (\reg_wdata_i[11]~input_o ))) ) ) ) # ( !\reg1_rdata_o~134_combout  & ( !\reg1_rdata_o~13_combout  & ( (!\reg1_rdata_o~1_combout  & 
// (((\reg1_rdata_o~7_combout  & \reg1_rdata_o~129_combout )))) # (\reg1_rdata_o~1_combout  & (((\reg1_rdata_o~7_combout  & \reg1_rdata_o~129_combout )) # (\reg_wdata_i[11]~input_o ))) ) ) )

	.dataa(!\reg1_rdata_o~1_combout ),
	.datab(!\reg_wdata_i[11]~input_o ),
	.datac(!\reg1_rdata_o~7_combout ),
	.datad(!\reg1_rdata_o~129_combout ),
	.datae(!\reg1_rdata_o~134_combout ),
	.dataf(!\reg1_rdata_o~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~135 .extended_lut = "off";
defparam \reg1_rdata_o~135 .lut_mask = 64'h111F111F111FFFFF;
defparam \reg1_rdata_o~135 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \reg_wdata_i[12]~input (
	.i(reg_wdata_i[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[12]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[12]~input .bus_hold = "false";
defparam \reg_wdata_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N39
cyclonev_lcell_comb \regs[19][12]~feeder (
// Equation(s):
// \regs[19][12]~feeder_combout  = ( \reg_wdata_i[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][12]~feeder .extended_lut = "off";
defparam \regs[19][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N40
dffeas \regs[19][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][12] .is_wysiwyg = "true";
defparam \regs[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N38
dffeas \regs[23][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][12] .is_wysiwyg = "true";
defparam \regs[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N13
dffeas \regs[27][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][12] .is_wysiwyg = "true";
defparam \regs[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N43
dffeas \regs[31][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][12] .is_wysiwyg = "true";
defparam \regs[31][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N12
cyclonev_lcell_comb \reg1_rdata_o~144 (
// Equation(s):
// \reg1_rdata_o~144_combout  = ( \regs[27][12]~q  & ( \regs[31][12]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[19][12]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][12]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[27][12]~q  & ( \regs[31][12]~q 
//  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[19][12]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][12]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[27][12]~q  & ( !\regs[31][12]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[19][12]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][12]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[27][12]~q  & ( !\regs[31][12]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[19][12]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][12]~q ))))) ) ) )

	.dataa(!\regs[19][12]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[23][12]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[27][12]~q ),
	.dataf(!\regs[31][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~144 .extended_lut = "off";
defparam \reg1_rdata_o~144 .lut_mask = 64'h440C770C443F773F;
defparam \reg1_rdata_o~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N5
dffeas \regs[22][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][12] .is_wysiwyg = "true";
defparam \regs[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N40
dffeas \regs[18][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][12] .is_wysiwyg = "true";
defparam \regs[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N8
dffeas \regs[30][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][12] .is_wysiwyg = "true";
defparam \regs[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N2
dffeas \regs[26][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][12] .is_wysiwyg = "true";
defparam \regs[26][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N0
cyclonev_lcell_comb \reg1_rdata_o~143 (
// Equation(s):
// \reg1_rdata_o~143_combout  = ( \regs[26][12]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[22][12]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][12]~q ))) ) ) ) # ( !\regs[26][12]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[22][12]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][12]~q ))) ) ) ) # ( \regs[26][12]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\reg1_raddr_i[3]~input_o ) # (\regs[18][12]~q ) ) ) ) # ( !\regs[26][12]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (\regs[18][12]~q  & !\reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\regs[22][12]~q ),
	.datab(!\regs[18][12]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[30][12]~q ),
	.datae(!\regs[26][12]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~143 .extended_lut = "off";
defparam \reg1_rdata_o~143 .lut_mask = 64'h30303F3F505F505F;
defparam \reg1_rdata_o~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N30
cyclonev_lcell_comb \regs[17][12]~feeder (
// Equation(s):
// \regs[17][12]~feeder_combout  = \reg_wdata_i[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[12]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][12]~feeder .extended_lut = "off";
defparam \regs[17][12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[17][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N31
dffeas \regs[17][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][12] .is_wysiwyg = "true";
defparam \regs[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N5
dffeas \regs[21][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][12] .is_wysiwyg = "true";
defparam \regs[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N14
dffeas \regs[29][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][12] .is_wysiwyg = "true";
defparam \regs[29][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N37
dffeas \regs[25][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][12] .is_wysiwyg = "true";
defparam \regs[25][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \reg1_rdata_o~142 (
// Equation(s):
// \reg1_rdata_o~142_combout  = ( \regs[25][12]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[29][12]~q ) ) ) ) # ( !\regs[25][12]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \regs[29][12]~q ) ) ) ) # ( 
// \regs[25][12]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[17][12]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][12]~q ))) ) ) ) # ( !\regs[25][12]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[17][12]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][12]~q ))) ) ) )

	.dataa(!\regs[17][12]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[21][12]~q ),
	.datad(!\regs[29][12]~q ),
	.datae(!\regs[25][12]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~142 .extended_lut = "off";
defparam \reg1_rdata_o~142 .lut_mask = 64'h474747470033CCFF;
defparam \reg1_rdata_o~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N5
dffeas \regs[16][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][12] .is_wysiwyg = "true";
defparam \regs[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N44
dffeas \regs[28][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][12] .is_wysiwyg = "true";
defparam \regs[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N38
dffeas \regs[24][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][12] .is_wysiwyg = "true";
defparam \regs[24][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \regs[20][12]~feeder (
// Equation(s):
// \regs[20][12]~feeder_combout  = ( \reg_wdata_i[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][12]~feeder .extended_lut = "off";
defparam \regs[20][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[20][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N1
dffeas \regs[20][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][12] .is_wysiwyg = "true";
defparam \regs[20][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \reg1_rdata_o~141 (
// Equation(s):
// \reg1_rdata_o~141_combout  = ( \regs[24][12]~q  & ( \regs[20][12]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[16][12]~q )) # (\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[28][12]~q )))) ) ) ) # ( 
// !\regs[24][12]~q  & ( \regs[20][12]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[16][12]~q )) # (\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & ((\regs[28][12]~q )))) ) ) ) # ( \regs[24][12]~q  & ( 
// !\regs[20][12]~q  & ( (!\reg1_raddr_i[3]~input_o  & (!\reg1_raddr_i[2]~input_o  & (\regs[16][12]~q ))) # (\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[28][12]~q )))) ) ) ) # ( !\regs[24][12]~q  & ( !\regs[20][12]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (!\reg1_raddr_i[2]~input_o  & (\regs[16][12]~q ))) # (\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & ((\regs[28][12]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[16][12]~q ),
	.datad(!\regs[28][12]~q ),
	.datae(!\regs[24][12]~q ),
	.dataf(!\regs[20][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~141 .extended_lut = "off";
defparam \reg1_rdata_o~141 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg1_rdata_o~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \reg1_rdata_o~145 (
// Equation(s):
// \reg1_rdata_o~145_combout  = ( \reg1_rdata_o~142_combout  & ( \reg1_rdata_o~141_combout  & ( (!\reg1_raddr_i[1]~input_o ) # ((!\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~143_combout ))) # (\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~144_combout ))) ) ) ) 
// # ( !\reg1_rdata_o~142_combout  & ( \reg1_rdata_o~141_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~143_combout ))) # (\reg1_raddr_i[0]~input_o  & 
// (\reg1_rdata_o~144_combout )))) ) ) ) # ( \reg1_rdata_o~142_combout  & ( !\reg1_rdata_o~141_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & 
// ((\reg1_rdata_o~143_combout ))) # (\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~144_combout )))) ) ) ) # ( !\reg1_rdata_o~142_combout  & ( !\reg1_rdata_o~141_combout  & ( (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & 
// ((\reg1_rdata_o~143_combout ))) # (\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~144_combout )))) ) ) )

	.dataa(!\reg1_rdata_o~144_combout ),
	.datab(!\reg1_rdata_o~143_combout ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\reg1_rdata_o~142_combout ),
	.dataf(!\reg1_rdata_o~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~145 .extended_lut = "off";
defparam \reg1_rdata_o~145 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg1_rdata_o~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N9
cyclonev_lcell_comb \regs[2][12]~feeder (
// Equation(s):
// \regs[2][12]~feeder_combout  = ( \reg_wdata_i[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][12]~feeder .extended_lut = "off";
defparam \regs[2][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N11
dffeas \regs[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12] .is_wysiwyg = "true";
defparam \regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N17
dffeas \regs[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12] .is_wysiwyg = "true";
defparam \regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N22
dffeas \regs[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12] .is_wysiwyg = "true";
defparam \regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N15
cyclonev_lcell_comb \reg1_rdata_o~136 (
// Equation(s):
// \reg1_rdata_o~136_combout  = ( \regs[3][12]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][12]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\regs[2][12]~q )) # (\reg1_raddr_i[0]~input_o ))) ) ) # ( !\regs[3][12]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][12]~q )))) # (\reg1_raddr_i[1]~input_o  & (!\reg1_raddr_i[0]~input_o  & (\regs[2][12]~q ))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[2][12]~q ),
	.datad(!\regs[1][12]~q ),
	.datae(gnd),
	.dataf(!\regs[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~136 .extended_lut = "off";
defparam \reg1_rdata_o~136 .lut_mask = 64'h0426042615371537;
defparam \reg1_rdata_o~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N0
cyclonev_lcell_comb \regs[5][12]~feeder (
// Equation(s):
// \regs[5][12]~feeder_combout  = ( \reg_wdata_i[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][12]~feeder .extended_lut = "off";
defparam \regs[5][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N2
dffeas \regs[5][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N43
dffeas \regs[7][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][12] .is_wysiwyg = "true";
defparam \regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N33
cyclonev_lcell_comb \regs[4][12]~feeder (
// Equation(s):
// \regs[4][12]~feeder_combout  = ( \reg_wdata_i[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][12]~feeder .extended_lut = "off";
defparam \regs[4][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N35
dffeas \regs[4][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][12] .is_wysiwyg = "true";
defparam \regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N8
dffeas \regs[6][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N6
cyclonev_lcell_comb \reg1_rdata_o~137 (
// Equation(s):
// \reg1_rdata_o~137_combout  = ( \regs[6][12]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[5][12]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][12]~q ))) ) ) ) # ( !\regs[6][12]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[5][12]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][12]~q ))) ) ) ) # ( \regs[6][12]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\reg1_raddr_i[1]~input_o ) # (\regs[4][12]~q ) ) ) ) # ( !\regs[6][12]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (\regs[4][12]~q  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\regs[5][12]~q ),
	.datab(!\regs[7][12]~q ),
	.datac(!\regs[4][12]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[6][12]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~137 .extended_lut = "off";
defparam \reg1_rdata_o~137 .lut_mask = 64'h0F000FFF55335533;
defparam \reg1_rdata_o~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N33
cyclonev_lcell_comb \regs[12][12]~feeder (
// Equation(s):
// \regs[12][12]~feeder_combout  = ( \reg_wdata_i[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][12]~feeder .extended_lut = "off";
defparam \regs[12][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N35
dffeas \regs[12][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][12] .is_wysiwyg = "true";
defparam \regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N3
cyclonev_lcell_comb \regs[13][12]~feeder (
// Equation(s):
// \regs[13][12]~feeder_combout  = ( \reg_wdata_i[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][12]~feeder .extended_lut = "off";
defparam \regs[13][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N4
dffeas \regs[13][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N32
dffeas \regs[14][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N8
dffeas \regs[15][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N30
cyclonev_lcell_comb \reg1_rdata_o~139 (
// Equation(s):
// \reg1_rdata_o~139_combout  = ( \regs[14][12]~q  & ( \regs[15][12]~q  & ( ((!\reg1_raddr_i[0]~input_o  & (\regs[12][12]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][12]~q )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][12]~q  & ( \regs[15][12]~q 
//  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[12][12]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][12]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[14][12]~q  & ( !\regs[15][12]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[12][12]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][12]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[14][12]~q  & ( !\regs[15][12]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[12][12]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][12]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[12][12]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[13][12]~q ),
	.datae(!\regs[14][12]~q ),
	.dataf(!\regs[15][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~139 .extended_lut = "off";
defparam \reg1_rdata_o~139 .lut_mask = 64'h202A707A252F757F;
defparam \reg1_rdata_o~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N48
cyclonev_lcell_comb \regs[9][12]~feeder (
// Equation(s):
// \regs[9][12]~feeder_combout  = ( \reg_wdata_i[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][12]~feeder .extended_lut = "off";
defparam \regs[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y6_N50
dffeas \regs[9][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12] .is_wysiwyg = "true";
defparam \regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N32
dffeas \regs[11][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12] .is_wysiwyg = "true";
defparam \regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N25
dffeas \regs[10][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][12] .is_wysiwyg = "true";
defparam \regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N1
dffeas \regs[8][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N24
cyclonev_lcell_comb \reg1_rdata_o~138 (
// Equation(s):
// \reg1_rdata_o~138_combout  = ( \regs[10][12]~q  & ( \regs[8][12]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\regs[9][12]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[11][12]~q )))) ) ) ) # ( !\regs[10][12]~q  & ( \regs[8][12]~q  
// & ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[9][12]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[11][12]~q )))) ) ) ) # ( \regs[10][12]~q  & ( !\regs[8][12]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (\regs[9][12]~q  & (\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[11][12]~q )))) ) ) ) # ( !\regs[10][12]~q  & ( !\regs[8][12]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & 
// (\regs[9][12]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[11][12]~q ))))) ) ) )

	.dataa(!\regs[9][12]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[11][12]~q ),
	.datae(!\regs[10][12]~q ),
	.dataf(!\regs[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~138 .extended_lut = "off";
defparam \reg1_rdata_o~138 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg1_rdata_o~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N36
cyclonev_lcell_comb \reg1_rdata_o~140 (
// Equation(s):
// \reg1_rdata_o~140_combout  = ( \reg1_raddr_i[3]~input_o  & ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~139_combout  ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~137_combout  ) ) ) # ( \reg1_raddr_i[3]~input_o  & ( 
// !\reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~138_combout  ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( !\reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~136_combout  ) ) )

	.dataa(!\reg1_rdata_o~136_combout ),
	.datab(!\reg1_rdata_o~137_combout ),
	.datac(!\reg1_rdata_o~139_combout ),
	.datad(!\reg1_rdata_o~138_combout ),
	.datae(!\reg1_raddr_i[3]~input_o ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~140 .extended_lut = "off";
defparam \reg1_rdata_o~140 .lut_mask = 64'h555500FF33330F0F;
defparam \reg1_rdata_o~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N57
cyclonev_lcell_comb \reg1_rdata_o~146 (
// Equation(s):
// \reg1_rdata_o~146_combout  = ( \reg1_rdata_o~1_combout  & ( \reg1_rdata_o~140_combout  & ( (((\reg1_rdata_o~145_combout  & \reg1_rdata_o~13_combout )) # (\reg1_rdata_o~7_combout )) # (\reg_wdata_i[12]~input_o ) ) ) ) # ( !\reg1_rdata_o~1_combout  & ( 
// \reg1_rdata_o~140_combout  & ( ((\reg1_rdata_o~145_combout  & \reg1_rdata_o~13_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( \reg1_rdata_o~1_combout  & ( !\reg1_rdata_o~140_combout  & ( ((\reg1_rdata_o~145_combout  & \reg1_rdata_o~13_combout )) # 
// (\reg_wdata_i[12]~input_o ) ) ) ) # ( !\reg1_rdata_o~1_combout  & ( !\reg1_rdata_o~140_combout  & ( (\reg1_rdata_o~145_combout  & \reg1_rdata_o~13_combout ) ) ) )

	.dataa(!\reg_wdata_i[12]~input_o ),
	.datab(!\reg1_rdata_o~145_combout ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg1_rdata_o~7_combout ),
	.datae(!\reg1_rdata_o~1_combout ),
	.dataf(!\reg1_rdata_o~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~146 .extended_lut = "off";
defparam \reg1_rdata_o~146 .lut_mask = 64'h0303575703FF57FF;
defparam \reg1_rdata_o~146 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \reg_wdata_i[13]~input (
	.i(reg_wdata_i[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[13]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[13]~input .bus_hold = "false";
defparam \reg_wdata_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y3_N32
dffeas \regs[7][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][13] .is_wysiwyg = "true";
defparam \regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N38
dffeas \regs[4][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][13] .is_wysiwyg = "true";
defparam \regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N26
dffeas \regs[6][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N51
cyclonev_lcell_comb \regs[5][13]~feeder (
// Equation(s):
// \regs[5][13]~feeder_combout  = \reg_wdata_i[13]~input_o 

	.dataa(!\reg_wdata_i[13]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][13]~feeder .extended_lut = "off";
defparam \regs[5][13]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[5][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N53
dffeas \regs[5][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N24
cyclonev_lcell_comb \reg1_rdata_o~148 (
// Equation(s):
// \reg1_rdata_o~148_combout  = ( \regs[6][13]~q  & ( \regs[5][13]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o ) # (\regs[4][13]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[7][13]~q ))) ) ) ) # ( 
// !\regs[6][13]~q  & ( \regs[5][13]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o ) # (\regs[4][13]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][13]~q  & ((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[6][13]~q  & ( !\regs[5][13]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & (((\regs[4][13]~q  & !\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[7][13]~q ))) ) ) ) # ( !\regs[6][13]~q  & ( !\regs[5][13]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((\regs[4][13]~q  & !\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][13]~q  & ((\reg1_raddr_i[0]~input_o )))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[7][13]~q ),
	.datac(!\regs[4][13]~q ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\regs[6][13]~q ),
	.dataf(!\regs[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~148 .extended_lut = "off";
defparam \reg1_rdata_o~148 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \reg1_rdata_o~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N6
cyclonev_lcell_comb \regs[2][13]~feeder (
// Equation(s):
// \regs[2][13]~feeder_combout  = ( \reg_wdata_i[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][13]~feeder .extended_lut = "off";
defparam \regs[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N8
dffeas \regs[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13] .is_wysiwyg = "true";
defparam \regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N14
dffeas \regs[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][13] .is_wysiwyg = "true";
defparam \regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N20
dffeas \regs[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][13] .is_wysiwyg = "true";
defparam \regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N12
cyclonev_lcell_comb \reg1_rdata_o~147 (
// Equation(s):
// \reg1_rdata_o~147_combout  = ( \regs[3][13]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][13]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\regs[2][13]~q )) # (\reg1_raddr_i[0]~input_o ))) ) ) # ( !\regs[3][13]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][13]~q )))) # (\reg1_raddr_i[1]~input_o  & (!\reg1_raddr_i[0]~input_o  & (\regs[2][13]~q ))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[2][13]~q ),
	.datad(!\regs[1][13]~q ),
	.datae(gnd),
	.dataf(!\regs[3][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~147 .extended_lut = "off";
defparam \reg1_rdata_o~147 .lut_mask = 64'h0426042615371537;
defparam \reg1_rdata_o~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N50
dffeas \regs[8][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \regs[9][13]~feeder (
// Equation(s):
// \regs[9][13]~feeder_combout  = ( \reg_wdata_i[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][13]~feeder .extended_lut = "off";
defparam \regs[9][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N44
dffeas \regs[9][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][13] .is_wysiwyg = "true";
defparam \regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N32
dffeas \regs[11][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][13] .is_wysiwyg = "true";
defparam \regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N56
dffeas \regs[10][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][13] .is_wysiwyg = "true";
defparam \regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N54
cyclonev_lcell_comb \reg1_rdata_o~149 (
// Equation(s):
// \reg1_rdata_o~149_combout  = ( \regs[10][13]~q  & ( \reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o ) # (\regs[11][13]~q ) ) ) ) # ( !\regs[10][13]~q  & ( \reg1_raddr_i[1]~input_o  & ( (\reg1_raddr_i[0]~input_o  & \regs[11][13]~q ) ) ) ) # ( 
// \regs[10][13]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & (\regs[8][13]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[9][13]~q ))) ) ) ) # ( !\regs[10][13]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & 
// (\regs[8][13]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[9][13]~q ))) ) ) )

	.dataa(!\regs[8][13]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[9][13]~q ),
	.datad(!\regs[11][13]~q ),
	.datae(!\regs[10][13]~q ),
	.dataf(!\reg1_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~149 .extended_lut = "off";
defparam \reg1_rdata_o~149 .lut_mask = 64'h474747470033CCFF;
defparam \reg1_rdata_o~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N26
dffeas \regs[15][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N3
cyclonev_lcell_comb \regs[12][13]~feeder (
// Equation(s):
// \regs[12][13]~feeder_combout  = ( \reg_wdata_i[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][13]~feeder .extended_lut = "off";
defparam \regs[12][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N5
dffeas \regs[12][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][13] .is_wysiwyg = "true";
defparam \regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N17
dffeas \regs[13][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N20
dffeas \regs[14][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N18
cyclonev_lcell_comb \reg1_rdata_o~150 (
// Equation(s):
// \reg1_rdata_o~150_combout  = ( \regs[14][13]~q  & ( \reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o ) # (\regs[15][13]~q ) ) ) ) # ( !\regs[14][13]~q  & ( \reg1_raddr_i[1]~input_o  & ( (\regs[15][13]~q  & \reg1_raddr_i[0]~input_o ) ) ) ) # ( 
// \regs[14][13]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & (\regs[12][13]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][13]~q ))) ) ) ) # ( !\regs[14][13]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & 
// (\regs[12][13]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][13]~q ))) ) ) )

	.dataa(!\regs[15][13]~q ),
	.datab(!\regs[12][13]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[13][13]~q ),
	.datae(!\regs[14][13]~q ),
	.dataf(!\reg1_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~150 .extended_lut = "off";
defparam \reg1_rdata_o~150 .lut_mask = 64'h303F303F0505F5F5;
defparam \reg1_rdata_o~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N42
cyclonev_lcell_comb \reg1_rdata_o~151 (
// Equation(s):
// \reg1_rdata_o~151_combout  = ( \reg1_rdata_o~149_combout  & ( \reg1_rdata_o~150_combout  & ( ((!\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~147_combout ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~148_combout ))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # 
// ( !\reg1_rdata_o~149_combout  & ( \reg1_rdata_o~150_combout  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~147_combout ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~148_combout )))) # (\reg1_raddr_i[3]~input_o  & 
// (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \reg1_rdata_o~149_combout  & ( !\reg1_rdata_o~150_combout  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~147_combout ))) # (\reg1_raddr_i[2]~input_o  & 
// (\reg1_rdata_o~148_combout )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\reg1_rdata_o~149_combout  & ( !\reg1_rdata_o~150_combout  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// ((\reg1_rdata_o~147_combout ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~148_combout )))) ) ) )

	.dataa(!\reg1_rdata_o~148_combout ),
	.datab(!\reg1_rdata_o~147_combout ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\reg1_rdata_o~149_combout ),
	.dataf(!\reg1_rdata_o~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~151 .extended_lut = "off";
defparam \reg1_rdata_o~151 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg1_rdata_o~151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N53
dffeas \regs[23][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][13] .is_wysiwyg = "true";
defparam \regs[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N20
dffeas \regs[31][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][13] .is_wysiwyg = "true";
defparam \regs[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N25
dffeas \regs[27][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][13] .is_wysiwyg = "true";
defparam \regs[27][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N45
cyclonev_lcell_comb \regs[19][13]~feeder (
// Equation(s):
// \regs[19][13]~feeder_combout  = ( \reg_wdata_i[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][13]~feeder .extended_lut = "off";
defparam \regs[19][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N47
dffeas \regs[19][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][13] .is_wysiwyg = "true";
defparam \regs[19][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N24
cyclonev_lcell_comb \reg1_rdata_o~155 (
// Equation(s):
// \reg1_rdata_o~155_combout  = ( \regs[27][13]~q  & ( \regs[19][13]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[23][13]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][13]~q )))) ) ) ) # ( !\regs[27][13]~q  & ( 
// \regs[19][13]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[23][13]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\regs[31][13]~q  & \reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[27][13]~q  & ( !\regs[19][13]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[23][13]~q  & ((\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[31][13]~q )))) ) ) ) # ( !\regs[27][13]~q  & ( !\regs[19][13]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & (\regs[23][13]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][13]~q ))))) ) ) )

	.dataa(!\regs[23][13]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[31][13]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[27][13]~q ),
	.dataf(!\regs[19][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~155 .extended_lut = "off";
defparam \reg1_rdata_o~155 .lut_mask = 64'h00473347CC47FF47;
defparam \reg1_rdata_o~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N20
dffeas \regs[28][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][13] .is_wysiwyg = "true";
defparam \regs[28][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N51
cyclonev_lcell_comb \regs[16][13]~feeder (
// Equation(s):
// \regs[16][13]~feeder_combout  = ( \reg_wdata_i[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][13]~feeder .extended_lut = "off";
defparam \regs[16][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N52
dffeas \regs[16][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][13] .is_wysiwyg = "true";
defparam \regs[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N41
dffeas \regs[20][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][13] .is_wysiwyg = "true";
defparam \regs[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N44
dffeas \regs[24][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][13] .is_wysiwyg = "true";
defparam \regs[24][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N42
cyclonev_lcell_comb \reg1_rdata_o~152 (
// Equation(s):
// \reg1_rdata_o~152_combout  = ( \regs[24][13]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[28][13]~q ) ) ) ) # ( !\regs[24][13]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[28][13]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[24][13]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[16][13]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][13]~q ))) ) ) ) # ( !\regs[24][13]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[16][13]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][13]~q ))) ) ) )

	.dataa(!\regs[28][13]~q ),
	.datab(!\regs[16][13]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[20][13]~q ),
	.datae(!\regs[24][13]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~152 .extended_lut = "off";
defparam \reg1_rdata_o~152 .lut_mask = 64'h303F303F0505F5F5;
defparam \reg1_rdata_o~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N20
dffeas \regs[21][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][13] .is_wysiwyg = "true";
defparam \regs[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N32
dffeas \regs[29][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][13] .is_wysiwyg = "true";
defparam \regs[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N25
dffeas \regs[25][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][13] .is_wysiwyg = "true";
defparam \regs[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N41
dffeas \regs[17][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][13] .is_wysiwyg = "true";
defparam \regs[17][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \reg1_rdata_o~153 (
// Equation(s):
// \reg1_rdata_o~153_combout  = ( \regs[25][13]~q  & ( \regs[17][13]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[21][13]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][13]~q )))) ) ) ) # ( !\regs[25][13]~q  & ( 
// \regs[17][13]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[21][13]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][13]~q ))))) ) ) ) # ( \regs[25][13]~q  & ( 
// !\regs[17][13]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[21][13]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][13]~q ))))) ) ) ) # ( !\regs[25][13]~q  & ( 
// !\regs[17][13]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[21][13]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][13]~q ))))) ) ) )

	.dataa(!\regs[21][13]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[29][13]~q ),
	.datae(!\regs[25][13]~q ),
	.dataf(!\regs[17][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~153 .extended_lut = "off";
defparam \reg1_rdata_o~153 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg1_rdata_o~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N41
dffeas \regs[22][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][13] .is_wysiwyg = "true";
defparam \regs[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N20
dffeas \regs[30][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][13] .is_wysiwyg = "true";
defparam \regs[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N14
dffeas \regs[26][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][13] .is_wysiwyg = "true";
defparam \regs[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N47
dffeas \regs[18][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][13] .is_wysiwyg = "true";
defparam \regs[18][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N12
cyclonev_lcell_comb \reg1_rdata_o~154 (
// Equation(s):
// \reg1_rdata_o~154_combout  = ( \regs[26][13]~q  & ( \regs[18][13]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[22][13]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][13]~q )))) ) ) ) # ( !\regs[26][13]~q  & ( 
// \regs[18][13]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[22][13]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\regs[30][13]~q  & \reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[26][13]~q  & ( !\regs[18][13]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[22][13]~q  & ((\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[30][13]~q )))) ) ) ) # ( !\regs[26][13]~q  & ( !\regs[18][13]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & (\regs[22][13]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][13]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\regs[22][13]~q ),
	.datac(!\regs[30][13]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[26][13]~q ),
	.dataf(!\regs[18][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~154 .extended_lut = "off";
defparam \reg1_rdata_o~154 .lut_mask = 64'h00275527AA27FF27;
defparam \reg1_rdata_o~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N30
cyclonev_lcell_comb \reg1_rdata_o~156 (
// Equation(s):
// \reg1_rdata_o~156_combout  = ( \reg1_rdata_o~153_combout  & ( \reg1_rdata_o~154_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_rdata_o~152_combout ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # 
// (\reg1_rdata_o~155_combout ))) ) ) ) # ( !\reg1_rdata_o~153_combout  & ( \reg1_rdata_o~154_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o  & \reg1_rdata_o~152_combout )))) # (\reg1_raddr_i[1]~input_o  & 
// (((!\reg1_raddr_i[0]~input_o )) # (\reg1_rdata_o~155_combout ))) ) ) ) # ( \reg1_rdata_o~153_combout  & ( !\reg1_rdata_o~154_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_rdata_o~152_combout ) # (\reg1_raddr_i[0]~input_o )))) # 
// (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~155_combout  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( !\reg1_rdata_o~153_combout  & ( !\reg1_rdata_o~154_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o  & \reg1_rdata_o~152_combout )))) 
// # (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~155_combout  & (\reg1_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\reg1_rdata_o~155_combout ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_rdata_o~152_combout ),
	.datae(!\reg1_rdata_o~153_combout ),
	.dataf(!\reg1_rdata_o~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~156 .extended_lut = "off";
defparam \reg1_rdata_o~156 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \reg1_rdata_o~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N51
cyclonev_lcell_comb \reg1_rdata_o~157 (
// Equation(s):
// \reg1_rdata_o~157_combout  = ( \reg_wdata_i[13]~input_o  & ( \reg1_rdata_o~156_combout  & ( (((\reg1_rdata_o~151_combout  & \reg1_rdata_o~7_combout )) # (\reg1_rdata_o~1_combout )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( !\reg_wdata_i[13]~input_o  & ( 
// \reg1_rdata_o~156_combout  & ( ((\reg1_rdata_o~151_combout  & \reg1_rdata_o~7_combout )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( \reg_wdata_i[13]~input_o  & ( !\reg1_rdata_o~156_combout  & ( ((\reg1_rdata_o~151_combout  & \reg1_rdata_o~7_combout )) # 
// (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[13]~input_o  & ( !\reg1_rdata_o~156_combout  & ( (\reg1_rdata_o~151_combout  & \reg1_rdata_o~7_combout ) ) ) )

	.dataa(!\reg1_rdata_o~13_combout ),
	.datab(!\reg1_rdata_o~151_combout ),
	.datac(!\reg1_rdata_o~1_combout ),
	.datad(!\reg1_rdata_o~7_combout ),
	.datae(!\reg_wdata_i[13]~input_o ),
	.dataf(!\reg1_rdata_o~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~157 .extended_lut = "off";
defparam \reg1_rdata_o~157 .lut_mask = 64'h00330F3F55775F7F;
defparam \reg1_rdata_o~157 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \reg_wdata_i[14]~input (
	.i(reg_wdata_i[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[14]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[14]~input .bus_hold = "false";
defparam \reg_wdata_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N3
cyclonev_lcell_comb \regs[12][14]~feeder (
// Equation(s):
// \regs[12][14]~feeder_combout  = \reg_wdata_i[14]~input_o 

	.dataa(!\reg_wdata_i[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][14]~feeder .extended_lut = "off";
defparam \regs[12][14]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N5
dffeas \regs[12][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14] .is_wysiwyg = "true";
defparam \regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N32
dffeas \regs[15][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N56
dffeas \regs[14][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N0
cyclonev_lcell_comb \regs[13][14]~feeder (
// Equation(s):
// \regs[13][14]~feeder_combout  = ( \reg_wdata_i[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][14]~feeder .extended_lut = "off";
defparam \regs[13][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N2
dffeas \regs[13][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N54
cyclonev_lcell_comb \reg1_rdata_o~161 (
// Equation(s):
// \reg1_rdata_o~161_combout  = ( \regs[14][14]~q  & ( \regs[13][14]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[12][14]~q ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[15][14]~q )))) ) ) ) # ( 
// !\regs[14][14]~q  & ( \regs[13][14]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[12][14]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[15][14]~q )))) ) ) ) # ( \regs[14][14]~q  & ( 
// !\regs[13][14]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[12][14]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[15][14]~q )))) ) ) ) # ( !\regs[14][14]~q  & ( !\regs[13][14]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[12][14]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[15][14]~q )))) ) ) )

	.dataa(!\regs[12][14]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[15][14]~q ),
	.datae(!\regs[14][14]~q ),
	.dataf(!\regs[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~161 .extended_lut = "off";
defparam \reg1_rdata_o~161 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N13
dffeas \regs[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14] .is_wysiwyg = "true";
defparam \regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N2
dffeas \regs[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14] .is_wysiwyg = "true";
defparam \regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N24
cyclonev_lcell_comb \regs[2][14]~feeder (
// Equation(s):
// \regs[2][14]~feeder_combout  = ( \reg_wdata_i[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][14]~feeder .extended_lut = "off";
defparam \regs[2][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N26
dffeas \regs[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][14] .is_wysiwyg = "true";
defparam \regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N0
cyclonev_lcell_comb \reg1_rdata_o~158 (
// Equation(s):
// \reg1_rdata_o~158_combout  = ( \regs[2][14]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][14]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][14]~q )))) ) ) # ( 
// !\regs[2][14]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][14]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][14]~q )))) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[3][14]~q ),
	.datad(!\regs[1][14]~q ),
	.datae(gnd),
	.dataf(!\regs[2][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~158 .extended_lut = "off";
defparam \reg1_rdata_o~158 .lut_mask = 64'h0145014523672367;
defparam \reg1_rdata_o~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N23
dffeas \regs[4][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][14] .is_wysiwyg = "true";
defparam \regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N29
dffeas \regs[5][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N32
dffeas \regs[7][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14] .is_wysiwyg = "true";
defparam \regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N56
dffeas \regs[6][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N54
cyclonev_lcell_comb \reg1_rdata_o~159 (
// Equation(s):
// \reg1_rdata_o~159_combout  = ( \regs[6][14]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[5][14]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][14]~q ))) ) ) ) # ( !\regs[6][14]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[5][14]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][14]~q ))) ) ) ) # ( \regs[6][14]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\reg1_raddr_i[1]~input_o ) # (\regs[4][14]~q ) ) ) ) # ( !\regs[6][14]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (\regs[4][14]~q  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\regs[4][14]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[5][14]~q ),
	.datad(!\regs[7][14]~q ),
	.datae(!\regs[6][14]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~159 .extended_lut = "off";
defparam \reg1_rdata_o~159 .lut_mask = 64'h444477770C3F0C3F;
defparam \reg1_rdata_o~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N19
dffeas \regs[11][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][14] .is_wysiwyg = "true";
defparam \regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N2
dffeas \regs[9][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][14] .is_wysiwyg = "true";
defparam \regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N7
dffeas \regs[10][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][14] .is_wysiwyg = "true";
defparam \regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N24
cyclonev_lcell_comb \regs[8][14]~feeder (
// Equation(s):
// \regs[8][14]~feeder_combout  = ( \reg_wdata_i[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][14]~feeder .extended_lut = "off";
defparam \regs[8][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N26
dffeas \regs[8][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N6
cyclonev_lcell_comb \reg1_rdata_o~160 (
// Equation(s):
// \reg1_rdata_o~160_combout  = ( \regs[10][14]~q  & ( \regs[8][14]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\regs[9][14]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][14]~q ))) ) ) ) # ( !\regs[10][14]~q  & ( \regs[8][14]~q  
// & ( (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[9][14]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][14]~q )))) ) ) ) # ( \regs[10][14]~q  & ( !\regs[8][14]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[9][14]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][14]~q )))) ) ) ) # ( !\regs[10][14]~q  & ( !\regs[8][14]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[9][14]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][14]~q )))) ) ) )

	.dataa(!\regs[11][14]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[9][14]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[10][14]~q ),
	.dataf(!\regs[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~160 .extended_lut = "off";
defparam \reg1_rdata_o~160 .lut_mask = 64'h031103DDCF11CFDD;
defparam \reg1_rdata_o~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N54
cyclonev_lcell_comb \reg1_rdata_o~162 (
// Equation(s):
// \reg1_rdata_o~162_combout  = ( \reg1_rdata_o~159_combout  & ( \reg1_rdata_o~160_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_rdata_o~158_combout )) # (\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o ) # 
// ((\reg1_rdata_o~161_combout )))) ) ) ) # ( !\reg1_rdata_o~159_combout  & ( \reg1_rdata_o~160_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_rdata_o~158_combout )) # (\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & 
// (\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~161_combout ))) ) ) ) # ( \reg1_rdata_o~159_combout  & ( !\reg1_rdata_o~160_combout  & ( (!\reg1_raddr_i[2]~input_o  & (!\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~158_combout )))) # (\reg1_raddr_i[2]~input_o  
// & ((!\reg1_raddr_i[3]~input_o ) # ((\reg1_rdata_o~161_combout )))) ) ) ) # ( !\reg1_rdata_o~159_combout  & ( !\reg1_rdata_o~160_combout  & ( (!\reg1_raddr_i[2]~input_o  & (!\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~158_combout )))) # 
// (\reg1_raddr_i[2]~input_o  & (\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~161_combout ))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_rdata_o~161_combout ),
	.datad(!\reg1_rdata_o~158_combout ),
	.datae(!\reg1_rdata_o~159_combout ),
	.dataf(!\reg1_rdata_o~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~162 .extended_lut = "off";
defparam \reg1_rdata_o~162 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg1_rdata_o~162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y6_N38
dffeas \regs[28][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][14] .is_wysiwyg = "true";
defparam \regs[28][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N9
cyclonev_lcell_comb \regs[20][14]~feeder (
// Equation(s):
// \regs[20][14]~feeder_combout  = \reg_wdata_i[14]~input_o 

	.dataa(!\reg_wdata_i[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][14]~feeder .extended_lut = "off";
defparam \regs[20][14]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[20][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N11
dffeas \regs[20][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][14] .is_wysiwyg = "true";
defparam \regs[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N5
dffeas \regs[24][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][14] .is_wysiwyg = "true";
defparam \regs[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N50
dffeas \regs[16][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][14] .is_wysiwyg = "true";
defparam \regs[16][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N3
cyclonev_lcell_comb \reg1_rdata_o~163 (
// Equation(s):
// \reg1_rdata_o~163_combout  = ( \regs[24][14]~q  & ( \regs[16][14]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][14]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][14]~q ))) ) ) ) # ( !\regs[24][14]~q  & ( 
// \regs[16][14]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[20][14]~q )))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][14]~q  & ((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[24][14]~q  & ( !\regs[16][14]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (((\regs[20][14]~q  & \reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[28][14]~q ))) ) ) ) # ( !\regs[24][14]~q  & ( !\regs[16][14]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][14]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][14]~q )))) ) ) )

	.dataa(!\regs[28][14]~q ),
	.datab(!\regs[20][14]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[24][14]~q ),
	.dataf(!\regs[16][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~163 .extended_lut = "off";
defparam \reg1_rdata_o~163 .lut_mask = 64'h00350F35F035FF35;
defparam \reg1_rdata_o~163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N47
dffeas \regs[17][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][14] .is_wysiwyg = "true";
defparam \regs[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N55
dffeas \regs[29][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][14] .is_wysiwyg = "true";
defparam \regs[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N20
dffeas \regs[25][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][14] .is_wysiwyg = "true";
defparam \regs[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y3_N41
dffeas \regs[21][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][14] .is_wysiwyg = "true";
defparam \regs[21][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N18
cyclonev_lcell_comb \reg1_rdata_o~164 (
// Equation(s):
// \reg1_rdata_o~164_combout  = ( \regs[25][14]~q  & ( \regs[21][14]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[17][14]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[29][14]~q )))) ) ) ) # ( 
// !\regs[25][14]~q  & ( \regs[21][14]~q  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[17][14]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[29][14]~q )))) ) ) ) # ( \regs[25][14]~q  & ( 
// !\regs[21][14]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[17][14]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[29][14]~q )))) ) ) ) # ( !\regs[25][14]~q  & ( !\regs[21][14]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (\regs[17][14]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[29][14]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[17][14]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[29][14]~q ),
	.datae(!\regs[25][14]~q ),
	.dataf(!\regs[21][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~164 .extended_lut = "off";
defparam \reg1_rdata_o~164 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg1_rdata_o~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N14
dffeas \regs[30][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][14] .is_wysiwyg = "true";
defparam \regs[30][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N33
cyclonev_lcell_comb \regs[18][14]~feeder (
// Equation(s):
// \regs[18][14]~feeder_combout  = \reg_wdata_i[14]~input_o 

	.dataa(!\reg_wdata_i[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[18][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[18][14]~feeder .extended_lut = "off";
defparam \regs[18][14]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[18][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N35
dffeas \regs[18][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[18][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][14] .is_wysiwyg = "true";
defparam \regs[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N8
dffeas \regs[26][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][14] .is_wysiwyg = "true";
defparam \regs[26][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N30
cyclonev_lcell_comb \regs[22][14]~feeder (
// Equation(s):
// \regs[22][14]~feeder_combout  = ( \reg_wdata_i[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][14]~feeder .extended_lut = "off";
defparam \regs[22][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[22][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N32
dffeas \regs[22][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][14] .is_wysiwyg = "true";
defparam \regs[22][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N6
cyclonev_lcell_comb \reg1_rdata_o~165 (
// Equation(s):
// \reg1_rdata_o~165_combout  = ( \regs[26][14]~q  & ( \regs[22][14]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[18][14]~q )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[30][14]~q ))) ) ) ) # ( 
// !\regs[26][14]~q  & ( \regs[22][14]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\regs[18][14]~q  & !\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[30][14]~q ))) ) ) ) # ( \regs[26][14]~q  & ( 
// !\regs[22][14]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[18][14]~q )))) # (\reg1_raddr_i[2]~input_o  & (\regs[30][14]~q  & ((\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[26][14]~q  & ( !\regs[22][14]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((\regs[18][14]~q  & !\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (\regs[30][14]~q  & ((\reg1_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[30][14]~q ),
	.datac(!\regs[18][14]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[26][14]~q ),
	.dataf(!\regs[22][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~165 .extended_lut = "off";
defparam \reg1_rdata_o~165 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \reg1_rdata_o~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N12
cyclonev_lcell_comb \regs[19][14]~feeder (
// Equation(s):
// \regs[19][14]~feeder_combout  = ( \reg_wdata_i[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][14]~feeder .extended_lut = "off";
defparam \regs[19][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N14
dffeas \regs[19][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][14] .is_wysiwyg = "true";
defparam \regs[19][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N30
cyclonev_lcell_comb \regs[23][14]~feeder (
// Equation(s):
// \regs[23][14]~feeder_combout  = \reg_wdata_i[14]~input_o 

	.dataa(gnd),
	.datab(!\reg_wdata_i[14]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][14]~feeder .extended_lut = "off";
defparam \regs[23][14]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[23][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N31
dffeas \regs[23][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][14] .is_wysiwyg = "true";
defparam \regs[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N26
dffeas \regs[27][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][14] .is_wysiwyg = "true";
defparam \regs[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N50
dffeas \regs[31][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][14] .is_wysiwyg = "true";
defparam \regs[31][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N24
cyclonev_lcell_comb \reg1_rdata_o~166 (
// Equation(s):
// \reg1_rdata_o~166_combout  = ( \regs[27][14]~q  & ( \regs[31][14]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[19][14]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][14]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[27][14]~q  & ( \regs[31][14]~q 
//  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[19][14]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\regs[23][14]~q ) # (\reg1_raddr_i[3]~input_o )))) ) ) ) # ( \regs[27][14]~q  & ( !\regs[31][14]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (((\reg1_raddr_i[3]~input_o )) # (\regs[19][14]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o  & \regs[23][14]~q )))) ) ) ) # ( !\regs[27][14]~q  & ( !\regs[31][14]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// (\regs[19][14]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][14]~q ))))) ) ) )

	.dataa(!\regs[19][14]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[23][14]~q ),
	.datae(!\regs[27][14]~q ),
	.dataf(!\regs[31][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~166 .extended_lut = "off";
defparam \reg1_rdata_o~166 .lut_mask = 64'h40704C7C43734F7F;
defparam \reg1_rdata_o~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N51
cyclonev_lcell_comb \reg1_rdata_o~167 (
// Equation(s):
// \reg1_rdata_o~167_combout  = ( \reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~166_combout  & ( (\reg1_rdata_o~164_combout ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~166_combout  & ( (!\reg1_raddr_i[1]~input_o  & 
// (\reg1_rdata_o~163_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~165_combout ))) ) ) ) # ( \reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~166_combout  & ( (!\reg1_raddr_i[1]~input_o  & \reg1_rdata_o~164_combout ) ) ) ) # ( 
// !\reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~166_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~163_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~165_combout ))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_rdata_o~163_combout ),
	.datac(!\reg1_rdata_o~164_combout ),
	.datad(!\reg1_rdata_o~165_combout ),
	.datae(!\reg1_raddr_i[0]~input_o ),
	.dataf(!\reg1_rdata_o~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~167 .extended_lut = "off";
defparam \reg1_rdata_o~167 .lut_mask = 64'h22770A0A22775F5F;
defparam \reg1_rdata_o~167 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N3
cyclonev_lcell_comb \reg1_rdata_o~168 (
// Equation(s):
// \reg1_rdata_o~168_combout  = ( \reg1_rdata_o~7_combout  & ( \reg1_rdata_o~167_combout  & ( (((\reg1_rdata_o~1_combout  & \reg_wdata_i[14]~input_o )) # (\reg1_rdata_o~162_combout )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( !\reg1_rdata_o~7_combout  & ( 
// \reg1_rdata_o~167_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[14]~input_o )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( \reg1_rdata_o~7_combout  & ( !\reg1_rdata_o~167_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[14]~input_o )) # 
// (\reg1_rdata_o~162_combout ) ) ) ) # ( !\reg1_rdata_o~7_combout  & ( !\reg1_rdata_o~167_combout  & ( (\reg1_rdata_o~1_combout  & \reg_wdata_i[14]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~13_combout ),
	.datab(!\reg1_rdata_o~1_combout ),
	.datac(!\reg_wdata_i[14]~input_o ),
	.datad(!\reg1_rdata_o~162_combout ),
	.datae(!\reg1_rdata_o~7_combout ),
	.dataf(!\reg1_rdata_o~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~168 .extended_lut = "off";
defparam \reg1_rdata_o~168 .lut_mask = 64'h030303FF575757FF;
defparam \reg1_rdata_o~168 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \reg_wdata_i[15]~input (
	.i(reg_wdata_i[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[15]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[15]~input .bus_hold = "false";
defparam \reg_wdata_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y2_N29
dffeas \regs[20][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][15] .is_wysiwyg = "true";
defparam \regs[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N8
dffeas \regs[28][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][15] .is_wysiwyg = "true";
defparam \regs[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N32
dffeas \regs[24][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][15] .is_wysiwyg = "true";
defparam \regs[24][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N24
cyclonev_lcell_comb \regs[16][15]~feeder (
// Equation(s):
// \regs[16][15]~feeder_combout  = ( \reg_wdata_i[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][15]~feeder .extended_lut = "off";
defparam \regs[16][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N25
dffeas \regs[16][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][15] .is_wysiwyg = "true";
defparam \regs[16][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \reg1_rdata_o~174 (
// Equation(s):
// \reg1_rdata_o~174_combout  = ( \regs[24][15]~q  & ( \regs[16][15]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[20][15]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][15]~q )))) ) ) ) # ( !\regs[24][15]~q  & ( 
// \regs[16][15]~q  & ( (!\reg1_raddr_i[2]~input_o  & (!\reg1_raddr_i[3]~input_o )) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[20][15]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][15]~q ))))) ) ) ) # ( \regs[24][15]~q  & ( 
// !\regs[16][15]~q  & ( (!\reg1_raddr_i[2]~input_o  & (\reg1_raddr_i[3]~input_o )) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[20][15]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][15]~q ))))) ) ) ) # ( !\regs[24][15]~q  & ( 
// !\regs[16][15]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[20][15]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][15]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[20][15]~q ),
	.datad(!\regs[28][15]~q ),
	.datae(!\regs[24][15]~q ),
	.dataf(!\regs[16][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~174 .extended_lut = "off";
defparam \reg1_rdata_o~174 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg1_rdata_o~174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N17
dffeas \regs[18][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][15] .is_wysiwyg = "true";
defparam \regs[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N2
dffeas \regs[22][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][15] .is_wysiwyg = "true";
defparam \regs[22][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N25
dffeas \regs[26][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][15] .is_wysiwyg = "true";
defparam \regs[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N32
dffeas \regs[30][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][15] .is_wysiwyg = "true";
defparam \regs[30][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N24
cyclonev_lcell_comb \reg1_rdata_o~176 (
// Equation(s):
// \reg1_rdata_o~176_combout  = ( \regs[26][15]~q  & ( \regs[30][15]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[18][15]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][15]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[26][15]~q  & ( \regs[30][15]~q 
//  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[18][15]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][15]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[26][15]~q  & ( !\regs[30][15]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[18][15]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][15]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[26][15]~q  & ( !\regs[30][15]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[18][15]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][15]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\regs[18][15]~q ),
	.datac(!\regs[22][15]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[26][15]~q ),
	.dataf(!\regs[30][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~176 .extended_lut = "off";
defparam \reg1_rdata_o~176 .lut_mask = 64'h220A770A225F775F;
defparam \reg1_rdata_o~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N23
dffeas \regs[21][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][15] .is_wysiwyg = "true";
defparam \regs[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N34
dffeas \regs[17][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][15] .is_wysiwyg = "true";
defparam \regs[17][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N44
dffeas \regs[25][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][15] .is_wysiwyg = "true";
defparam \regs[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N50
dffeas \regs[29][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][15] .is_wysiwyg = "true";
defparam \regs[29][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N42
cyclonev_lcell_comb \reg1_rdata_o~175 (
// Equation(s):
// \reg1_rdata_o~175_combout  = ( \regs[25][15]~q  & ( \regs[29][15]~q  & ( ((!\reg1_raddr_i[2]~input_o  & ((\regs[17][15]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][15]~q ))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[25][15]~q  & ( \regs[29][15]~q 
//  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o  & \regs[17][15]~q )))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[21][15]~q ))) ) ) ) # ( \regs[25][15]~q  & ( !\regs[29][15]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (((\regs[17][15]~q ) # (\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][15]~q  & (!\reg1_raddr_i[3]~input_o ))) ) ) ) # ( !\regs[25][15]~q  & ( !\regs[29][15]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// ((\regs[17][15]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][15]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[21][15]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[17][15]~q ),
	.datae(!\regs[25][15]~q ),
	.dataf(!\regs[29][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~175 .extended_lut = "off";
defparam \reg1_rdata_o~175 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \reg1_rdata_o~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N33
cyclonev_lcell_comb \regs[23][15]~feeder (
// Equation(s):
// \regs[23][15]~feeder_combout  = ( \reg_wdata_i[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][15]~feeder .extended_lut = "off";
defparam \regs[23][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[23][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N35
dffeas \regs[23][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][15] .is_wysiwyg = "true";
defparam \regs[23][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \regs[19][15]~feeder (
// Equation(s):
// \regs[19][15]~feeder_combout  = ( \reg_wdata_i[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][15]~feeder .extended_lut = "off";
defparam \regs[19][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N50
dffeas \regs[19][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][15] .is_wysiwyg = "true";
defparam \regs[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N8
dffeas \regs[27][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][15] .is_wysiwyg = "true";
defparam \regs[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N26
dffeas \regs[31][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][15] .is_wysiwyg = "true";
defparam \regs[31][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N6
cyclonev_lcell_comb \reg1_rdata_o~177 (
// Equation(s):
// \reg1_rdata_o~177_combout  = ( \regs[27][15]~q  & ( \regs[31][15]~q  & ( ((!\reg1_raddr_i[2]~input_o  & ((\regs[19][15]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[23][15]~q ))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[27][15]~q  & ( \regs[31][15]~q 
//  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[19][15]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[23][15]~q )))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[27][15]~q  & ( !\regs[31][15]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[19][15]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[23][15]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[27][15]~q  & ( !\regs[31][15]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[19][15]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[23][15]~q )))) ) ) )

	.dataa(!\regs[23][15]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[19][15]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[27][15]~q ),
	.dataf(!\regs[31][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~177 .extended_lut = "off";
defparam \reg1_rdata_o~177 .lut_mask = 64'h0C443F440C773F77;
defparam \reg1_rdata_o~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N36
cyclonev_lcell_comb \reg1_rdata_o~178 (
// Equation(s):
// \reg1_rdata_o~178_combout  = ( \reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~177_combout  & ( (\reg1_rdata_o~175_combout ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~177_combout  & ( (!\reg1_raddr_i[1]~input_o  & 
// (\reg1_rdata_o~174_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~176_combout ))) ) ) ) # ( \reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~177_combout  & ( (!\reg1_raddr_i[1]~input_o  & \reg1_rdata_o~175_combout ) ) ) ) # ( 
// !\reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~177_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~174_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~176_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~174_combout ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_rdata_o~176_combout ),
	.datad(!\reg1_rdata_o~175_combout ),
	.datae(!\reg1_raddr_i[0]~input_o ),
	.dataf(!\reg1_rdata_o~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~178 .extended_lut = "off";
defparam \reg1_rdata_o~178 .lut_mask = 64'h474700CC474733FF;
defparam \reg1_rdata_o~178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N56
dffeas \regs[7][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][15] .is_wysiwyg = "true";
defparam \regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N53
dffeas \regs[4][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][15] .is_wysiwyg = "true";
defparam \regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N50
dffeas \regs[6][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N52
dffeas \regs[5][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N48
cyclonev_lcell_comb \reg1_rdata_o~170 (
// Equation(s):
// \reg1_rdata_o~170_combout  = ( \regs[6][15]~q  & ( \regs[5][15]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((\regs[4][15]~q ) # (\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )) # (\regs[7][15]~q ))) ) ) ) # ( 
// !\regs[6][15]~q  & ( \regs[5][15]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o  & \regs[4][15]~q )))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )) # (\regs[7][15]~q ))) ) ) ) # ( \regs[6][15]~q  & ( !\regs[5][15]~q  
// & ( (!\reg1_raddr_i[0]~input_o  & (((\regs[4][15]~q ) # (\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (\regs[7][15]~q  & (\reg1_raddr_i[1]~input_o ))) ) ) ) # ( !\regs[6][15]~q  & ( !\regs[5][15]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (((!\reg1_raddr_i[1]~input_o  & \regs[4][15]~q )))) # (\reg1_raddr_i[0]~input_o  & (\regs[7][15]~q  & (\reg1_raddr_i[1]~input_o ))) ) ) )

	.dataa(!\regs[7][15]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[4][15]~q ),
	.datae(!\regs[6][15]~q ),
	.dataf(!\regs[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~170 .extended_lut = "off";
defparam \reg1_rdata_o~170 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \reg1_rdata_o~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N47
dffeas \regs[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15] .is_wysiwyg = "true";
defparam \regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N16
dffeas \regs[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][15] .is_wysiwyg = "true";
defparam \regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N35
dffeas \regs[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15] .is_wysiwyg = "true";
defparam \regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N15
cyclonev_lcell_comb \reg1_rdata_o~169 (
// Equation(s):
// \reg1_rdata_o~169_combout  = ( \regs[1][15]~q  & ( \regs[3][15]~q  & ( ((\reg1_raddr_i[1]~input_o  & \regs[2][15]~q )) # (\reg1_raddr_i[0]~input_o ) ) ) ) # ( !\regs[1][15]~q  & ( \regs[3][15]~q  & ( (\reg1_raddr_i[1]~input_o  & ((\reg1_raddr_i[0]~input_o 
// ) # (\regs[2][15]~q ))) ) ) ) # ( \regs[1][15]~q  & ( !\regs[3][15]~q  & ( (!\reg1_raddr_i[1]~input_o  & ((\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (\regs[2][15]~q  & !\reg1_raddr_i[0]~input_o )) ) ) ) # ( !\regs[1][15]~q  & ( 
// !\regs[3][15]~q  & ( (\reg1_raddr_i[1]~input_o  & (\regs[2][15]~q  & !\reg1_raddr_i[0]~input_o )) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[2][15]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(gnd),
	.datae(!\regs[1][15]~q ),
	.dataf(!\regs[3][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~169 .extended_lut = "off";
defparam \reg1_rdata_o~169 .lut_mask = 64'h10101A1A15151F1F;
defparam \reg1_rdata_o~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N8
dffeas \regs[13][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N49
dffeas \regs[12][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][15] .is_wysiwyg = "true";
defparam \regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N44
dffeas \regs[14][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N20
dffeas \regs[15][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N42
cyclonev_lcell_comb \reg1_rdata_o~172 (
// Equation(s):
// \reg1_rdata_o~172_combout  = ( \regs[14][15]~q  & ( \regs[15][15]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[12][15]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][15]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][15]~q  & ( \regs[15][15]~q 
//  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[12][15]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][15]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[14][15]~q  & ( !\regs[15][15]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[12][15]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][15]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[14][15]~q  & ( !\regs[15][15]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[12][15]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][15]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[13][15]~q ),
	.datac(!\regs[12][15]~q ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\regs[14][15]~q ),
	.dataf(!\regs[15][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~172 .extended_lut = "off";
defparam \reg1_rdata_o~172 .lut_mask = 64'h0A225F220A775F77;
defparam \reg1_rdata_o~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N9
cyclonev_lcell_comb \regs[9][15]~feeder (
// Equation(s):
// \regs[9][15]~feeder_combout  = \reg_wdata_i[15]~input_o 

	.dataa(!\reg_wdata_i[15]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][15]~feeder .extended_lut = "off";
defparam \regs[9][15]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N11
dffeas \regs[9][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15] .is_wysiwyg = "true";
defparam \regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N5
dffeas \regs[8][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N38
dffeas \regs[10][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15] .is_wysiwyg = "true";
defparam \regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N14
dffeas \regs[11][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][15] .is_wysiwyg = "true";
defparam \regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N36
cyclonev_lcell_comb \reg1_rdata_o~171 (
// Equation(s):
// \reg1_rdata_o~171_combout  = ( \regs[10][15]~q  & ( \regs[11][15]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][15]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][15]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][15]~q  & ( \regs[11][15]~q  
// & ( (!\reg1_raddr_i[0]~input_o  & (((\regs[8][15]~q  & !\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )) # (\regs[9][15]~q ))) ) ) ) # ( \regs[10][15]~q  & ( !\regs[11][15]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (((\reg1_raddr_i[1]~input_o ) # (\regs[8][15]~q )))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][15]~q  & ((!\reg1_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[10][15]~q  & ( !\regs[11][15]~q  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & 
// ((\regs[8][15]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][15]~q )))) ) ) )

	.dataa(!\regs[9][15]~q ),
	.datab(!\regs[8][15]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[10][15]~q ),
	.dataf(!\regs[11][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~171 .extended_lut = "off";
defparam \reg1_rdata_o~171 .lut_mask = 64'h350035F0350F35FF;
defparam \reg1_rdata_o~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N0
cyclonev_lcell_comb \reg1_rdata_o~173 (
// Equation(s):
// \reg1_rdata_o~173_combout  = ( \reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~171_combout  & ( (!\reg1_raddr_i[2]~input_o ) # (\reg1_rdata_o~172_combout ) ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~171_combout  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\reg1_rdata_o~169_combout ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~170_combout )) ) ) ) # ( \reg1_raddr_i[3]~input_o  & ( !\reg1_rdata_o~171_combout  & ( (\reg1_rdata_o~172_combout  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// !\reg1_raddr_i[3]~input_o  & ( !\reg1_rdata_o~171_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~169_combout ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~170_combout )) ) ) )

	.dataa(!\reg1_rdata_o~170_combout ),
	.datab(!\reg1_rdata_o~169_combout ),
	.datac(!\reg1_rdata_o~172_combout ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\reg1_raddr_i[3]~input_o ),
	.dataf(!\reg1_rdata_o~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~173 .extended_lut = "off";
defparam \reg1_rdata_o~173 .lut_mask = 64'h3355000F3355FF0F;
defparam \reg1_rdata_o~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N42
cyclonev_lcell_comb \reg1_rdata_o~179 (
// Equation(s):
// \reg1_rdata_o~179_combout  = ( \reg1_rdata_o~173_combout  & ( \reg1_rdata_o~7_combout  ) ) # ( !\reg1_rdata_o~173_combout  & ( \reg1_rdata_o~7_combout  & ( (!\reg1_rdata_o~13_combout  & (\reg1_rdata_o~1_combout  & ((\reg_wdata_i[15]~input_o )))) # 
// (\reg1_rdata_o~13_combout  & (((\reg1_rdata_o~1_combout  & \reg_wdata_i[15]~input_o )) # (\reg1_rdata_o~178_combout ))) ) ) ) # ( \reg1_rdata_o~173_combout  & ( !\reg1_rdata_o~7_combout  & ( (!\reg1_rdata_o~13_combout  & (\reg1_rdata_o~1_combout  & 
// ((\reg_wdata_i[15]~input_o )))) # (\reg1_rdata_o~13_combout  & (((\reg1_rdata_o~1_combout  & \reg_wdata_i[15]~input_o )) # (\reg1_rdata_o~178_combout ))) ) ) ) # ( !\reg1_rdata_o~173_combout  & ( !\reg1_rdata_o~7_combout  & ( (!\reg1_rdata_o~13_combout  & 
// (\reg1_rdata_o~1_combout  & ((\reg_wdata_i[15]~input_o )))) # (\reg1_rdata_o~13_combout  & (((\reg1_rdata_o~1_combout  & \reg_wdata_i[15]~input_o )) # (\reg1_rdata_o~178_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~13_combout ),
	.datab(!\reg1_rdata_o~1_combout ),
	.datac(!\reg1_rdata_o~178_combout ),
	.datad(!\reg_wdata_i[15]~input_o ),
	.datae(!\reg1_rdata_o~173_combout ),
	.dataf(!\reg1_rdata_o~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~179 .extended_lut = "off";
defparam \reg1_rdata_o~179 .lut_mask = 64'h053705370537FFFF;
defparam \reg1_rdata_o~179 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \reg_wdata_i[16]~input (
	.i(reg_wdata_i[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[16]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[16]~input .bus_hold = "false";
defparam \reg_wdata_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y3_N14
dffeas \regs[7][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][16] .is_wysiwyg = "true";
defparam \regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N3
cyclonev_lcell_comb \regs[4][16]~feeder (
// Equation(s):
// \regs[4][16]~feeder_combout  = ( \reg_wdata_i[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][16]~feeder .extended_lut = "off";
defparam \regs[4][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N5
dffeas \regs[4][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][16] .is_wysiwyg = "true";
defparam \regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N38
dffeas \regs[6][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N50
dffeas \regs[5][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N36
cyclonev_lcell_comb \reg1_rdata_o~181 (
// Equation(s):
// \reg1_rdata_o~181_combout  = ( \regs[6][16]~q  & ( \regs[5][16]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o ) # (\regs[4][16]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[7][16]~q ))) ) ) ) # ( 
// !\regs[6][16]~q  & ( \regs[5][16]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o ) # (\regs[4][16]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][16]~q  & ((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[6][16]~q  & ( !\regs[5][16]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & (((\regs[4][16]~q  & !\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[7][16]~q ))) ) ) ) # ( !\regs[6][16]~q  & ( !\regs[5][16]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((\regs[4][16]~q  & !\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][16]~q  & ((\reg1_raddr_i[0]~input_o )))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[7][16]~q ),
	.datac(!\regs[4][16]~q ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\regs[6][16]~q ),
	.dataf(!\regs[5][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~181 .extended_lut = "off";
defparam \reg1_rdata_o~181 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \reg1_rdata_o~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N27
cyclonev_lcell_comb \regs[12][16]~feeder (
// Equation(s):
// \regs[12][16]~feeder_combout  = ( \reg_wdata_i[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][16]~feeder .extended_lut = "off";
defparam \regs[12][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N28
dffeas \regs[12][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][16] .is_wysiwyg = "true";
defparam \regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N2
dffeas \regs[13][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N56
dffeas \regs[14][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N32
dffeas \regs[15][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N54
cyclonev_lcell_comb \reg1_rdata_o~183 (
// Equation(s):
// \reg1_rdata_o~183_combout  = ( \regs[14][16]~q  & ( \regs[15][16]~q  & ( ((!\reg1_raddr_i[0]~input_o  & (\regs[12][16]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][16]~q )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][16]~q  & ( \regs[15][16]~q 
//  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[12][16]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][16]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[14][16]~q  & ( !\regs[15][16]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[12][16]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][16]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[14][16]~q  & ( !\regs[15][16]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[12][16]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][16]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[12][16]~q ),
	.datac(!\regs[13][16]~q ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\regs[14][16]~q ),
	.dataf(!\regs[15][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~183 .extended_lut = "off";
defparam \reg1_rdata_o~183 .lut_mask = 64'h220A770A225F775F;
defparam \reg1_rdata_o~183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N38
dffeas \regs[11][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][16] .is_wysiwyg = "true";
defparam \regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N30
cyclonev_lcell_comb \regs[9][16]~feeder (
// Equation(s):
// \regs[9][16]~feeder_combout  = ( \reg_wdata_i[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][16]~feeder .extended_lut = "off";
defparam \regs[9][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N32
dffeas \regs[9][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16] .is_wysiwyg = "true";
defparam \regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N3
cyclonev_lcell_comb \regs[8][16]~feeder (
// Equation(s):
// \regs[8][16]~feeder_combout  = \reg_wdata_i[16]~input_o 

	.dataa(!\reg_wdata_i[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][16]~feeder .extended_lut = "off";
defparam \regs[8][16]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N4
dffeas \regs[8][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N2
dffeas \regs[10][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][16] .is_wysiwyg = "true";
defparam \regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N0
cyclonev_lcell_comb \reg1_rdata_o~182 (
// Equation(s):
// \reg1_rdata_o~182_combout  = ( \regs[10][16]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & ((\regs[9][16]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][16]~q )) ) ) ) # ( !\regs[10][16]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((\regs[9][16]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][16]~q )) ) ) ) # ( \regs[10][16]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\regs[8][16]~q ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][16]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & \regs[8][16]~q ) ) ) )

	.dataa(!\regs[11][16]~q ),
	.datab(!\regs[9][16]~q ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[8][16]~q ),
	.datae(!\regs[10][16]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~182 .extended_lut = "off";
defparam \reg1_rdata_o~182 .lut_mask = 64'h00F00FFF35353535;
defparam \reg1_rdata_o~182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N2
dffeas \regs[3][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][16] .is_wysiwyg = "true";
defparam \regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N35
dffeas \regs[1][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][16] .is_wysiwyg = "true";
defparam \regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N41
dffeas \regs[2][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16] .is_wysiwyg = "true";
defparam \regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N33
cyclonev_lcell_comb \reg1_rdata_o~180 (
// Equation(s):
// \reg1_rdata_o~180_combout  = ( \regs[1][16]~q  & ( \regs[2][16]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o )) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # (\regs[3][16]~q ))) ) ) ) # ( !\regs[1][16]~q  & ( 
// \regs[2][16]~q  & ( (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # (\regs[3][16]~q ))) ) ) ) # ( \regs[1][16]~q  & ( !\regs[2][16]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ) # (\regs[3][16]~q ))) ) ) ) # ( 
// !\regs[1][16]~q  & ( !\regs[2][16]~q  & ( (\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & \regs[3][16]~q )) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(gnd),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[3][16]~q ),
	.datae(!\regs[1][16]~q ),
	.dataf(!\regs[2][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~180 .extended_lut = "off";
defparam \reg1_rdata_o~180 .lut_mask = 64'h00050A0F50555A5F;
defparam \reg1_rdata_o~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N0
cyclonev_lcell_comb \reg1_rdata_o~184 (
// Equation(s):
// \reg1_rdata_o~184_combout  = ( \reg1_rdata_o~182_combout  & ( \reg1_rdata_o~180_combout  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~181_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~183_combout )))) ) ) ) 
// # ( !\reg1_rdata_o~182_combout  & ( \reg1_rdata_o~180_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~181_combout )) # (\reg1_raddr_i[3]~input_o  & 
// ((\reg1_rdata_o~183_combout ))))) ) ) ) # ( \reg1_rdata_o~182_combout  & ( !\reg1_rdata_o~180_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & 
// (\reg1_rdata_o~181_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~183_combout ))))) ) ) ) # ( !\reg1_rdata_o~182_combout  & ( !\reg1_rdata_o~180_combout  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~181_combout 
// )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~183_combout ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\reg1_rdata_o~181_combout ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_rdata_o~183_combout ),
	.datae(!\reg1_rdata_o~182_combout ),
	.dataf(!\reg1_rdata_o~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~184 .extended_lut = "off";
defparam \reg1_rdata_o~184 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg1_rdata_o~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N2
dffeas \regs[20][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][16] .is_wysiwyg = "true";
defparam \regs[20][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N36
cyclonev_lcell_comb \regs[16][16]~feeder (
// Equation(s):
// \regs[16][16]~feeder_combout  = ( \reg_wdata_i[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][16]~feeder .extended_lut = "off";
defparam \regs[16][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N38
dffeas \regs[16][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][16] .is_wysiwyg = "true";
defparam \regs[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N14
dffeas \regs[28][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][16] .is_wysiwyg = "true";
defparam \regs[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N8
dffeas \regs[24][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][16] .is_wysiwyg = "true";
defparam \regs[24][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N6
cyclonev_lcell_comb \reg1_rdata_o~185 (
// Equation(s):
// \reg1_rdata_o~185_combout  = ( \regs[24][16]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[20][16]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][16]~q ))) ) ) ) # ( !\regs[24][16]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[20][16]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][16]~q ))) ) ) ) # ( \regs[24][16]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\regs[16][16]~q ) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[24][16]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & \regs[16][16]~q ) ) ) )

	.dataa(!\regs[20][16]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[16][16]~q ),
	.datad(!\regs[28][16]~q ),
	.datae(!\regs[24][16]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~185 .extended_lut = "off";
defparam \reg1_rdata_o~185 .lut_mask = 64'h0C0C3F3F44774477;
defparam \reg1_rdata_o~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N8
dffeas \regs[29][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][16] .is_wysiwyg = "true";
defparam \regs[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N10
dffeas \regs[21][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][16] .is_wysiwyg = "true";
defparam \regs[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N32
dffeas \regs[25][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][16] .is_wysiwyg = "true";
defparam \regs[25][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N33
cyclonev_lcell_comb \regs[17][16]~feeder (
// Equation(s):
// \regs[17][16]~feeder_combout  = ( \reg_wdata_i[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][16]~feeder .extended_lut = "off";
defparam \regs[17][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N35
dffeas \regs[17][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][16] .is_wysiwyg = "true";
defparam \regs[17][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N30
cyclonev_lcell_comb \reg1_rdata_o~186 (
// Equation(s):
// \reg1_rdata_o~186_combout  = ( \regs[25][16]~q  & ( \regs[17][16]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][16]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][16]~q ))) ) ) ) # ( !\regs[25][16]~q  & ( 
// \regs[17][16]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][16]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][16]~q )))) ) ) ) # ( \regs[25][16]~q  & ( 
// !\regs[17][16]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][16]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][16]~q )))) ) ) ) # ( !\regs[25][16]~q  & ( 
// !\regs[17][16]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][16]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][16]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[29][16]~q ),
	.datac(!\regs[21][16]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[25][16]~q ),
	.dataf(!\regs[17][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~186 .extended_lut = "off";
defparam \reg1_rdata_o~186 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg1_rdata_o~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N6
cyclonev_lcell_comb \regs[19][16]~feeder (
// Equation(s):
// \regs[19][16]~feeder_combout  = ( \reg_wdata_i[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][16]~feeder .extended_lut = "off";
defparam \regs[19][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N8
dffeas \regs[19][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][16] .is_wysiwyg = "true";
defparam \regs[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N13
dffeas \regs[31][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][16] .is_wysiwyg = "true";
defparam \regs[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N20
dffeas \regs[27][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][16] .is_wysiwyg = "true";
defparam \regs[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N44
dffeas \regs[23][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][16] .is_wysiwyg = "true";
defparam \regs[23][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \reg1_rdata_o~188 (
// Equation(s):
// \reg1_rdata_o~188_combout  = ( \regs[27][16]~q  & ( \regs[23][16]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[19][16]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[31][16]~q )))) ) ) ) # ( 
// !\regs[27][16]~q  & ( \regs[23][16]~q  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[19][16]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[31][16]~q )))) ) ) ) # ( \regs[27][16]~q  & ( 
// !\regs[23][16]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[19][16]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[31][16]~q )))) ) ) ) # ( !\regs[27][16]~q  & ( !\regs[23][16]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (\regs[19][16]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[31][16]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[19][16]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[31][16]~q ),
	.datae(!\regs[27][16]~q ),
	.dataf(!\regs[23][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~188 .extended_lut = "off";
defparam \reg1_rdata_o~188 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg1_rdata_o~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N6
cyclonev_lcell_comb \regs[22][16]~feeder (
// Equation(s):
// \regs[22][16]~feeder_combout  = ( \reg_wdata_i[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][16]~feeder .extended_lut = "off";
defparam \regs[22][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[22][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N7
dffeas \regs[22][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][16] .is_wysiwyg = "true";
defparam \regs[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N56
dffeas \regs[30][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][16] .is_wysiwyg = "true";
defparam \regs[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N44
dffeas \regs[18][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][16] .is_wysiwyg = "true";
defparam \regs[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N19
dffeas \regs[26][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][16] .is_wysiwyg = "true";
defparam \regs[26][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N18
cyclonev_lcell_comb \reg1_rdata_o~187 (
// Equation(s):
// \reg1_rdata_o~187_combout  = ( \regs[26][16]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[30][16]~q ) ) ) ) # ( !\regs[26][16]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \regs[30][16]~q ) ) ) ) # ( 
// \regs[26][16]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[18][16]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][16]~q )) ) ) ) # ( !\regs[26][16]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[18][16]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][16]~q )) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[22][16]~q ),
	.datac(!\regs[30][16]~q ),
	.datad(!\regs[18][16]~q ),
	.datae(!\regs[26][16]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~187 .extended_lut = "off";
defparam \reg1_rdata_o~187 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \reg1_rdata_o~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N30
cyclonev_lcell_comb \reg1_rdata_o~189 (
// Equation(s):
// \reg1_rdata_o~189_combout  = ( \reg1_rdata_o~188_combout  & ( \reg1_rdata_o~187_combout  & ( ((!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~185_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~186_combout )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # 
// ( !\reg1_rdata_o~188_combout  & ( \reg1_rdata_o~187_combout  & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )) # (\reg1_rdata_o~185_combout ))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_rdata_o~186_combout  & !\reg1_raddr_i[1]~input_o )))) ) 
// ) ) # ( \reg1_rdata_o~188_combout  & ( !\reg1_rdata_o~187_combout  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~185_combout  & ((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o ) # (\reg1_rdata_o~186_combout 
// )))) ) ) ) # ( !\reg1_rdata_o~188_combout  & ( !\reg1_rdata_o~187_combout  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~185_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~186_combout ))))) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_rdata_o~185_combout ),
	.datac(!\reg1_rdata_o~186_combout ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\reg1_rdata_o~188_combout ),
	.dataf(!\reg1_rdata_o~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~189 .extended_lut = "off";
defparam \reg1_rdata_o~189 .lut_mask = 64'h2700275527AA27FF;
defparam \reg1_rdata_o~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N42
cyclonev_lcell_comb \reg1_rdata_o~190 (
// Equation(s):
// \reg1_rdata_o~190_combout  = ( \reg1_rdata_o~7_combout  & ( \reg1_rdata_o~1_combout  & ( (((\reg1_rdata_o~13_combout  & \reg1_rdata_o~189_combout )) # (\reg1_rdata_o~184_combout )) # (\reg_wdata_i[16]~input_o ) ) ) ) # ( !\reg1_rdata_o~7_combout  & ( 
// \reg1_rdata_o~1_combout  & ( ((\reg1_rdata_o~13_combout  & \reg1_rdata_o~189_combout )) # (\reg_wdata_i[16]~input_o ) ) ) ) # ( \reg1_rdata_o~7_combout  & ( !\reg1_rdata_o~1_combout  & ( ((\reg1_rdata_o~13_combout  & \reg1_rdata_o~189_combout )) # 
// (\reg1_rdata_o~184_combout ) ) ) ) # ( !\reg1_rdata_o~7_combout  & ( !\reg1_rdata_o~1_combout  & ( (\reg1_rdata_o~13_combout  & \reg1_rdata_o~189_combout ) ) ) )

	.dataa(!\reg_wdata_i[16]~input_o ),
	.datab(!\reg1_rdata_o~13_combout ),
	.datac(!\reg1_rdata_o~184_combout ),
	.datad(!\reg1_rdata_o~189_combout ),
	.datae(!\reg1_rdata_o~7_combout ),
	.dataf(!\reg1_rdata_o~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~190 .extended_lut = "off";
defparam \reg1_rdata_o~190 .lut_mask = 64'h00330F3F55775F7F;
defparam \reg1_rdata_o~190 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \reg_wdata_i[17]~input (
	.i(reg_wdata_i[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[17]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[17]~input .bus_hold = "false";
defparam \reg_wdata_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y2_N38
dffeas \regs[9][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][17] .is_wysiwyg = "true";
defparam \regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N14
dffeas \regs[8][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N31
dffeas \regs[10][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17] .is_wysiwyg = "true";
defparam \regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N8
dffeas \regs[11][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][17] .is_wysiwyg = "true";
defparam \regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N30
cyclonev_lcell_comb \reg1_rdata_o~193 (
// Equation(s):
// \reg1_rdata_o~193_combout  = ( \regs[10][17]~q  & ( \regs[11][17]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][17]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][17]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][17]~q  & ( \regs[11][17]~q  
// & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][17]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][17]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[10][17]~q  & ( !\regs[11][17]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][17]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][17]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[10][17]~q  & ( !\regs[11][17]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][17]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][17]~q )))) ) ) )

	.dataa(!\regs[9][17]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[8][17]~q ),
	.datae(!\regs[10][17]~q ),
	.dataf(!\regs[11][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~193 .extended_lut = "off";
defparam \reg1_rdata_o~193 .lut_mask = 64'h04C434F407C737F7;
defparam \reg1_rdata_o~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N44
dffeas \regs[3][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17] .is_wysiwyg = "true";
defparam \regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N7
dffeas \regs[1][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][17] .is_wysiwyg = "true";
defparam \regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N32
dffeas \regs[2][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][17] .is_wysiwyg = "true";
defparam \regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N6
cyclonev_lcell_comb \reg1_rdata_o~191 (
// Equation(s):
// \reg1_rdata_o~191_combout  = ( \regs[1][17]~q  & ( \regs[2][17]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ) # (\regs[3][17]~q ))) ) ) ) # ( !\regs[1][17]~q  & ( 
// \regs[2][17]~q  & ( (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # (\regs[3][17]~q ))) ) ) ) # ( \regs[1][17]~q  & ( !\regs[2][17]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ) # (\regs[3][17]~q ))) ) ) ) # ( 
// !\regs[1][17]~q  & ( !\regs[2][17]~q  & ( (\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o  & \regs[3][17]~q )) ) ) )

	.dataa(gnd),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[3][17]~q ),
	.datae(!\regs[1][17]~q ),
	.dataf(!\regs[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~191 .extended_lut = "off";
defparam \reg1_rdata_o~191 .lut_mask = 64'h000330330C0F3C3F;
defparam \reg1_rdata_o~191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N10
dffeas \regs[7][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][17] .is_wysiwyg = "true";
defparam \regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N57
cyclonev_lcell_comb \regs[4][17]~feeder (
// Equation(s):
// \regs[4][17]~feeder_combout  = ( \reg_wdata_i[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][17]~feeder .extended_lut = "off";
defparam \regs[4][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N59
dffeas \regs[4][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][17] .is_wysiwyg = "true";
defparam \regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N2
dffeas \regs[6][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N26
dffeas \regs[5][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N0
cyclonev_lcell_comb \reg1_rdata_o~192 (
// Equation(s):
// \reg1_rdata_o~192_combout  = ( \regs[6][17]~q  & ( \regs[5][17]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[4][17]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[7][17]~q ))) ) ) ) # ( 
// !\regs[6][17]~q  & ( \regs[5][17]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[4][17]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][17]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[6][17]~q  & ( !\regs[5][17]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o  & \regs[4][17]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[7][17]~q ))) ) ) ) # ( !\regs[6][17]~q  & ( !\regs[5][17]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((!\reg1_raddr_i[0]~input_o  & \regs[4][17]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][17]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[7][17]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[4][17]~q ),
	.datae(!\regs[6][17]~q ),
	.dataf(!\regs[5][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~192 .extended_lut = "off";
defparam \reg1_rdata_o~192 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \reg1_rdata_o~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N30
cyclonev_lcell_comb \regs[13][17]~feeder (
// Equation(s):
// \regs[13][17]~feeder_combout  = ( \reg_wdata_i[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][17]~feeder .extended_lut = "off";
defparam \regs[13][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N32
dffeas \regs[13][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N56
dffeas \regs[15][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N18
cyclonev_lcell_comb \regs[12][17]~feeder (
// Equation(s):
// \regs[12][17]~feeder_combout  = ( \reg_wdata_i[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][17]~feeder .extended_lut = "off";
defparam \regs[12][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N20
dffeas \regs[12][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17] .is_wysiwyg = "true";
defparam \regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N50
dffeas \regs[14][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N48
cyclonev_lcell_comb \reg1_rdata_o~194 (
// Equation(s):
// \reg1_rdata_o~194_combout  = ( \regs[14][17]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[13][17]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][17]~q ))) ) ) ) # ( !\regs[14][17]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[13][17]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][17]~q ))) ) ) ) # ( \regs[14][17]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\regs[12][17]~q ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][17]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & \regs[12][17]~q ) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[13][17]~q ),
	.datac(!\regs[15][17]~q ),
	.datad(!\regs[12][17]~q ),
	.datae(!\regs[14][17]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~194 .extended_lut = "off";
defparam \reg1_rdata_o~194 .lut_mask = 64'h00AA55FF27272727;
defparam \reg1_rdata_o~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N33
cyclonev_lcell_comb \reg1_rdata_o~195 (
// Equation(s):
// \reg1_rdata_o~195_combout  = ( \reg1_rdata_o~194_combout  & ( \reg1_raddr_i[2]~input_o  & ( (\reg1_rdata_o~192_combout ) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\reg1_rdata_o~194_combout  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & 
// \reg1_rdata_o~192_combout ) ) ) ) # ( \reg1_rdata_o~194_combout  & ( !\reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~191_combout ))) # (\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~193_combout )) ) ) ) # ( 
// !\reg1_rdata_o~194_combout  & ( !\reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~191_combout ))) # (\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~193_combout )) ) ) )

	.dataa(!\reg1_rdata_o~193_combout ),
	.datab(!\reg1_rdata_o~191_combout ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_rdata_o~192_combout ),
	.datae(!\reg1_rdata_o~194_combout ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~195 .extended_lut = "off";
defparam \reg1_rdata_o~195 .lut_mask = 64'h3535353500F00FFF;
defparam \reg1_rdata_o~195 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N26
dffeas \regs[28][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][17] .is_wysiwyg = "true";
defparam \regs[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N52
dffeas \regs[16][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][17] .is_wysiwyg = "true";
defparam \regs[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N50
dffeas \regs[24][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][17] .is_wysiwyg = "true";
defparam \regs[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N40
dffeas \regs[20][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][17] .is_wysiwyg = "true";
defparam \regs[20][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \reg1_rdata_o~196 (
// Equation(s):
// \reg1_rdata_o~196_combout  = ( \regs[24][17]~q  & ( \regs[20][17]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[16][17]~q ) # (\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[28][17]~q ))) ) ) ) # ( 
// !\regs[24][17]~q  & ( \regs[20][17]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[16][17]~q ) # (\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][17]~q  & (\reg1_raddr_i[2]~input_o ))) ) ) ) # ( \regs[24][17]~q  & ( !\regs[20][17]~q 
//  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o  & \regs[16][17]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[28][17]~q ))) ) ) ) # ( !\regs[24][17]~q  & ( !\regs[20][17]~q  & ( (!\reg1_raddr_i[3]~input_o  
// & (((!\reg1_raddr_i[2]~input_o  & \regs[16][17]~q )))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][17]~q  & (\reg1_raddr_i[2]~input_o ))) ) ) )

	.dataa(!\regs[28][17]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[16][17]~q ),
	.datae(!\regs[24][17]~q ),
	.dataf(!\regs[20][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~196 .extended_lut = "off";
defparam \reg1_rdata_o~196 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg1_rdata_o~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N5
dffeas \regs[17][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][17] .is_wysiwyg = "true";
defparam \regs[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N43
dffeas \regs[29][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][17] .is_wysiwyg = "true";
defparam \regs[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N8
dffeas \regs[25][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][17] .is_wysiwyg = "true";
defparam \regs[25][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N21
cyclonev_lcell_comb \regs[21][17]~feeder (
// Equation(s):
// \regs[21][17]~feeder_combout  = ( \reg_wdata_i[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][17]~feeder .extended_lut = "off";
defparam \regs[21][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N23
dffeas \regs[21][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][17] .is_wysiwyg = "true";
defparam \regs[21][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N6
cyclonev_lcell_comb \reg1_rdata_o~197 (
// Equation(s):
// \reg1_rdata_o~197_combout  = ( \regs[25][17]~q  & ( \regs[21][17]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[17][17]~q ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[29][17]~q )))) ) ) ) # ( 
// !\regs[25][17]~q  & ( \regs[21][17]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[17][17]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[29][17]~q )))) ) ) ) # ( \regs[25][17]~q  & ( 
// !\regs[21][17]~q  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[17][17]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[29][17]~q )))) ) ) ) # ( !\regs[25][17]~q  & ( !\regs[21][17]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[17][17]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[29][17]~q )))) ) ) )

	.dataa(!\regs[17][17]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[29][17]~q ),
	.datae(!\regs[25][17]~q ),
	.dataf(!\regs[21][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~197 .extended_lut = "off";
defparam \reg1_rdata_o~197 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N3
cyclonev_lcell_comb \regs[19][17]~feeder (
// Equation(s):
// \regs[19][17]~feeder_combout  = ( \reg_wdata_i[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][17]~feeder .extended_lut = "off";
defparam \regs[19][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N4
dffeas \regs[19][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][17] .is_wysiwyg = "true";
defparam \regs[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N55
dffeas \regs[31][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][17] .is_wysiwyg = "true";
defparam \regs[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N32
dffeas \regs[27][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][17] .is_wysiwyg = "true";
defparam \regs[27][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \regs[23][17]~feeder (
// Equation(s):
// \regs[23][17]~feeder_combout  = ( \reg_wdata_i[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][17]~feeder .extended_lut = "off";
defparam \regs[23][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[23][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N26
dffeas \regs[23][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][17] .is_wysiwyg = "true";
defparam \regs[23][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \reg1_rdata_o~199 (
// Equation(s):
// \reg1_rdata_o~199_combout  = ( \regs[27][17]~q  & ( \regs[23][17]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[19][17]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[31][17]~q )))) ) ) ) # ( 
// !\regs[27][17]~q  & ( \regs[23][17]~q  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[19][17]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[31][17]~q )))) ) ) ) # ( \regs[27][17]~q  & ( 
// !\regs[23][17]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[19][17]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[31][17]~q )))) ) ) ) # ( !\regs[27][17]~q  & ( !\regs[23][17]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (\regs[19][17]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[31][17]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[19][17]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[31][17]~q ),
	.datae(!\regs[27][17]~q ),
	.dataf(!\regs[23][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~199 .extended_lut = "off";
defparam \reg1_rdata_o~199 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg1_rdata_o~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N33
cyclonev_lcell_comb \regs[18][17]~feeder (
// Equation(s):
// \regs[18][17]~feeder_combout  = \reg_wdata_i[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[17]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[18][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[18][17]~feeder .extended_lut = "off";
defparam \regs[18][17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[18][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N35
dffeas \regs[18][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[18][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][17] .is_wysiwyg = "true";
defparam \regs[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N56
dffeas \regs[30][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][17] .is_wysiwyg = "true";
defparam \regs[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N50
dffeas \regs[26][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][17] .is_wysiwyg = "true";
defparam \regs[26][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \regs[22][17]~feeder (
// Equation(s):
// \regs[22][17]~feeder_combout  = ( \reg_wdata_i[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][17]~feeder .extended_lut = "off";
defparam \regs[22][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[22][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N44
dffeas \regs[22][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][17] .is_wysiwyg = "true";
defparam \regs[22][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N48
cyclonev_lcell_comb \reg1_rdata_o~198 (
// Equation(s):
// \reg1_rdata_o~198_combout  = ( \regs[26][17]~q  & ( \regs[22][17]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[18][17]~q ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[30][17]~q )))) ) ) ) # ( 
// !\regs[26][17]~q  & ( \regs[22][17]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[18][17]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\regs[30][17]~q  & \reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[26][17]~q  & ( 
// !\regs[22][17]~q  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[18][17]~q  & ((!\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[30][17]~q )))) ) ) ) # ( !\regs[26][17]~q  & ( !\regs[22][17]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[18][17]~q  & ((!\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((\regs[30][17]~q  & \reg1_raddr_i[2]~input_o )))) ) ) )

	.dataa(!\regs[18][17]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[30][17]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[26][17]~q ),
	.dataf(!\regs[22][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~198 .extended_lut = "off";
defparam \reg1_rdata_o~198 .lut_mask = 64'h4403770344CF77CF;
defparam \reg1_rdata_o~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \reg1_rdata_o~200 (
// Equation(s):
// \reg1_rdata_o~200_combout  = ( \reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~198_combout  & ( (!\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~199_combout ) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~198_combout  & ( (!\reg1_raddr_i[0]~input_o  & 
// (\reg1_rdata_o~196_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~197_combout ))) ) ) ) # ( \reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~198_combout  & ( (\reg1_raddr_i[0]~input_o  & \reg1_rdata_o~199_combout ) ) ) ) # ( 
// !\reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~198_combout  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~196_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~197_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~196_combout ),
	.datab(!\reg1_rdata_o~197_combout ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_rdata_o~199_combout ),
	.datae(!\reg1_raddr_i[1]~input_o ),
	.dataf(!\reg1_rdata_o~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~200 .extended_lut = "off";
defparam \reg1_rdata_o~200 .lut_mask = 64'h5353000F5353F0FF;
defparam \reg1_rdata_o~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N12
cyclonev_lcell_comb \reg1_rdata_o~201 (
// Equation(s):
// \reg1_rdata_o~201_combout  = ( \reg1_rdata_o~200_combout  & ( \reg1_rdata_o~1_combout  & ( (((\reg1_rdata_o~195_combout  & \reg1_rdata_o~7_combout )) # (\reg_wdata_i[17]~input_o )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( !\reg1_rdata_o~200_combout  & ( 
// \reg1_rdata_o~1_combout  & ( ((\reg1_rdata_o~195_combout  & \reg1_rdata_o~7_combout )) # (\reg_wdata_i[17]~input_o ) ) ) ) # ( \reg1_rdata_o~200_combout  & ( !\reg1_rdata_o~1_combout  & ( ((\reg1_rdata_o~195_combout  & \reg1_rdata_o~7_combout )) # 
// (\reg1_rdata_o~13_combout ) ) ) ) # ( !\reg1_rdata_o~200_combout  & ( !\reg1_rdata_o~1_combout  & ( (\reg1_rdata_o~195_combout  & \reg1_rdata_o~7_combout ) ) ) )

	.dataa(!\reg1_rdata_o~195_combout ),
	.datab(!\reg1_rdata_o~7_combout ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg_wdata_i[17]~input_o ),
	.datae(!\reg1_rdata_o~200_combout ),
	.dataf(!\reg1_rdata_o~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~201 .extended_lut = "off";
defparam \reg1_rdata_o~201 .lut_mask = 64'h11111F1F11FF1FFF;
defparam \reg1_rdata_o~201 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \reg_wdata_i[18]~input (
	.i(reg_wdata_i[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[18]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[18]~input .bus_hold = "false";
defparam \reg_wdata_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N46
dffeas \regs[3][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][18] .is_wysiwyg = "true";
defparam \regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N41
dffeas \regs[1][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][18] .is_wysiwyg = "true";
defparam \regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N17
dffeas \regs[2][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][18] .is_wysiwyg = "true";
defparam \regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N39
cyclonev_lcell_comb \reg1_rdata_o~202 (
// Equation(s):
// \reg1_rdata_o~202_combout  = ( \regs[2][18]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][18]~q )))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\regs[3][18]~q )))) ) ) # ( !\regs[2][18]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][18]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][18]~q )))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[3][18]~q ),
	.datad(!\regs[1][18]~q ),
	.datae(gnd),
	.dataf(!\regs[2][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~202 .extended_lut = "off";
defparam \reg1_rdata_o~202 .lut_mask = 64'h0123012345674567;
defparam \reg1_rdata_o~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N9
cyclonev_lcell_comb \regs[13][18]~feeder (
// Equation(s):
// \regs[13][18]~feeder_combout  = ( \reg_wdata_i[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][18]~feeder .extended_lut = "off";
defparam \regs[13][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N11
dffeas \regs[13][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N38
dffeas \regs[15][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N2
dffeas \regs[14][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N53
dffeas \regs[12][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18] .is_wysiwyg = "true";
defparam \regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N0
cyclonev_lcell_comb \reg1_rdata_o~205 (
// Equation(s):
// \reg1_rdata_o~205_combout  = ( \regs[14][18]~q  & ( \regs[12][18]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\regs[13][18]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][18]~q )))) ) ) ) # ( !\regs[14][18]~q  & ( 
// \regs[12][18]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[13][18]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\regs[15][18]~q  & \reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[14][18]~q  & ( !\regs[12][18]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[13][18]~q  & ((\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[15][18]~q )))) ) ) ) # ( !\regs[14][18]~q  & ( !\regs[12][18]~q  & ( (\reg1_raddr_i[0]~input_o  & 
// ((!\reg1_raddr_i[1]~input_o  & (\regs[13][18]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][18]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[13][18]~q ),
	.datac(!\regs[15][18]~q ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\regs[14][18]~q ),
	.dataf(!\regs[12][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~205 .extended_lut = "off";
defparam \reg1_rdata_o~205 .lut_mask = 64'h00275527AA27FF27;
defparam \reg1_rdata_o~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N0
cyclonev_lcell_comb \regs[4][18]~feeder (
// Equation(s):
// \regs[4][18]~feeder_combout  = \reg_wdata_i[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][18]~feeder .extended_lut = "off";
defparam \regs[4][18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[4][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N1
dffeas \regs[4][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][18] .is_wysiwyg = "true";
defparam \regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y5_N49
dffeas \regs[7][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][18] .is_wysiwyg = "true";
defparam \regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y5_N44
dffeas \regs[6][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N40
dffeas \regs[5][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N42
cyclonev_lcell_comb \reg1_rdata_o~203 (
// Equation(s):
// \reg1_rdata_o~203_combout  = ( \regs[6][18]~q  & ( \regs[5][18]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[4][18]~q )) # (\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\regs[7][18]~q )))) ) ) ) # ( 
// !\regs[6][18]~q  & ( \regs[5][18]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[4][18]~q )) # (\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[7][18]~q )))) ) ) ) # ( \regs[6][18]~q  & ( !\regs[5][18]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & (!\reg1_raddr_i[0]~input_o  & (\regs[4][18]~q ))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\regs[7][18]~q )))) ) ) ) # ( !\regs[6][18]~q  & ( !\regs[5][18]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (!\reg1_raddr_i[0]~input_o  & (\regs[4][18]~q ))) # (\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[7][18]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[4][18]~q ),
	.datad(!\regs[7][18]~q ),
	.datae(!\regs[6][18]~q ),
	.dataf(!\regs[5][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~203 .extended_lut = "off";
defparam \reg1_rdata_o~203 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg1_rdata_o~203 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N28
dffeas \regs[8][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N14
dffeas \regs[11][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18] .is_wysiwyg = "true";
defparam \regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N38
dffeas \regs[10][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][18] .is_wysiwyg = "true";
defparam \regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N12
cyclonev_lcell_comb \regs[9][18]~feeder (
// Equation(s):
// \regs[9][18]~feeder_combout  = ( \reg_wdata_i[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][18]~feeder .extended_lut = "off";
defparam \regs[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N13
dffeas \regs[9][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][18] .is_wysiwyg = "true";
defparam \regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N36
cyclonev_lcell_comb \reg1_rdata_o~204 (
// Equation(s):
// \reg1_rdata_o~204_combout  = ( \regs[10][18]~q  & ( \regs[9][18]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )) # (\regs[8][18]~q ))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o ) # (\regs[11][18]~q )))) ) ) ) # ( 
// !\regs[10][18]~q  & ( \regs[9][18]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\regs[8][18]~q  & (!\reg1_raddr_i[1]~input_o ))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o ) # (\regs[11][18]~q )))) ) ) ) # ( \regs[10][18]~q  & ( !\regs[9][18]~q  
// & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )) # (\regs[8][18]~q ))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o  & \regs[11][18]~q )))) ) ) ) # ( !\regs[10][18]~q  & ( !\regs[9][18]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (\regs[8][18]~q  & (!\reg1_raddr_i[1]~input_o ))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o  & \regs[11][18]~q )))) ) ) )

	.dataa(!\regs[8][18]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[11][18]~q ),
	.datae(!\regs[10][18]~q ),
	.dataf(!\regs[9][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~204 .extended_lut = "off";
defparam \reg1_rdata_o~204 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg1_rdata_o~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N12
cyclonev_lcell_comb \reg1_rdata_o~206 (
// Equation(s):
// \reg1_rdata_o~206_combout  = ( \reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~204_combout  & ( (!\reg1_raddr_i[2]~input_o ) # (\reg1_rdata_o~205_combout ) ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~204_combout  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\reg1_rdata_o~202_combout )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~203_combout ))) ) ) ) # ( \reg1_raddr_i[3]~input_o  & ( !\reg1_rdata_o~204_combout  & ( (\reg1_rdata_o~205_combout  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// !\reg1_raddr_i[3]~input_o  & ( !\reg1_rdata_o~204_combout  & ( (!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~202_combout )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~203_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~202_combout ),
	.datab(!\reg1_rdata_o~205_combout ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\reg1_rdata_o~203_combout ),
	.datae(!\reg1_raddr_i[3]~input_o ),
	.dataf(!\reg1_rdata_o~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~206 .extended_lut = "off";
defparam \reg1_rdata_o~206 .lut_mask = 64'h505F0303505FF3F3;
defparam \reg1_rdata_o~206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N25
dffeas \regs[29][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][18] .is_wysiwyg = "true";
defparam \regs[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y3_N50
dffeas \regs[21][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][18] .is_wysiwyg = "true";
defparam \regs[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N50
dffeas \regs[25][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][18] .is_wysiwyg = "true";
defparam \regs[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N14
dffeas \regs[17][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][18] .is_wysiwyg = "true";
defparam \regs[17][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N48
cyclonev_lcell_comb \reg1_rdata_o~208 (
// Equation(s):
// \reg1_rdata_o~208_combout  = ( \regs[25][18]~q  & ( \regs[17][18]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][18]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][18]~q ))) ) ) ) # ( !\regs[25][18]~q  & ( 
// \regs[17][18]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][18]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][18]~q )))) ) ) ) # ( \regs[25][18]~q  & ( 
// !\regs[17][18]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][18]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][18]~q )))) ) ) ) # ( !\regs[25][18]~q  & ( 
// !\regs[17][18]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][18]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][18]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[29][18]~q ),
	.datac(!\regs[21][18]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[25][18]~q ),
	.dataf(!\regs[17][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~208 .extended_lut = "off";
defparam \reg1_rdata_o~208 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg1_rdata_o~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y3_N35
dffeas \regs[23][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][18] .is_wysiwyg = "true";
defparam \regs[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N41
dffeas \regs[19][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][18] .is_wysiwyg = "true";
defparam \regs[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N56
dffeas \regs[27][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][18] .is_wysiwyg = "true";
defparam \regs[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N14
dffeas \regs[31][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][18] .is_wysiwyg = "true";
defparam \regs[31][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \reg1_rdata_o~210 (
// Equation(s):
// \reg1_rdata_o~210_combout  = ( \regs[27][18]~q  & ( \regs[31][18]~q  & ( ((!\reg1_raddr_i[2]~input_o  & ((\regs[19][18]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[23][18]~q ))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[27][18]~q  & ( \regs[31][18]~q 
//  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o  & \regs[19][18]~q )))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[23][18]~q ))) ) ) ) # ( \regs[27][18]~q  & ( !\regs[31][18]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (((\regs[19][18]~q ) # (\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (\regs[23][18]~q  & (!\reg1_raddr_i[3]~input_o ))) ) ) ) # ( !\regs[27][18]~q  & ( !\regs[31][18]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// ((\regs[19][18]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[23][18]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[23][18]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[19][18]~q ),
	.datae(!\regs[27][18]~q ),
	.dataf(!\regs[31][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~210 .extended_lut = "off";
defparam \reg1_rdata_o~210 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \reg1_rdata_o~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N21
cyclonev_lcell_comb \regs[22][18]~feeder (
// Equation(s):
// \regs[22][18]~feeder_combout  = ( \reg_wdata_i[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][18]~feeder .extended_lut = "off";
defparam \regs[22][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[22][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N22
dffeas \regs[22][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][18] .is_wysiwyg = "true";
defparam \regs[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N14
dffeas \regs[30][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][18] .is_wysiwyg = "true";
defparam \regs[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N8
dffeas \regs[26][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][18] .is_wysiwyg = "true";
defparam \regs[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N35
dffeas \regs[18][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][18] .is_wysiwyg = "true";
defparam \regs[18][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N6
cyclonev_lcell_comb \reg1_rdata_o~209 (
// Equation(s):
// \reg1_rdata_o~209_combout  = ( \regs[26][18]~q  & ( \regs[18][18]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[22][18]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][18]~q )))) ) ) ) # ( !\regs[26][18]~q  & ( 
// \regs[18][18]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[22][18]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][18]~q ))))) ) ) ) # ( \regs[26][18]~q  & ( 
// !\regs[18][18]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[22][18]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][18]~q ))))) ) ) ) # ( !\regs[26][18]~q  & ( 
// !\regs[18][18]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[22][18]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][18]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[22][18]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[30][18]~q ),
	.datae(!\regs[26][18]~q ),
	.dataf(!\regs[18][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~209 .extended_lut = "off";
defparam \reg1_rdata_o~209 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg1_rdata_o~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N56
dffeas \regs[28][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][18] .is_wysiwyg = "true";
defparam \regs[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N22
dffeas \regs[16][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][18] .is_wysiwyg = "true";
defparam \regs[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N19
dffeas \regs[24][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][18] .is_wysiwyg = "true";
defparam \regs[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N10
dffeas \regs[20][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][18] .is_wysiwyg = "true";
defparam \regs[20][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \reg1_rdata_o~207 (
// Equation(s):
// \reg1_rdata_o~207_combout  = ( \regs[24][18]~q  & ( \regs[20][18]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[16][18]~q )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[28][18]~q ))) ) ) ) # ( 
// !\regs[24][18]~q  & ( \regs[20][18]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\regs[16][18]~q  & !\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[28][18]~q ))) ) ) ) # ( \regs[24][18]~q  & ( 
// !\regs[20][18]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[16][18]~q )))) # (\reg1_raddr_i[2]~input_o  & (\regs[28][18]~q  & ((\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[24][18]~q  & ( !\regs[20][18]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((\regs[16][18]~q  & !\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (\regs[28][18]~q  & ((\reg1_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\regs[28][18]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[16][18]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[24][18]~q ),
	.dataf(!\regs[20][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~207 .extended_lut = "off";
defparam \reg1_rdata_o~207 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg1_rdata_o~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N0
cyclonev_lcell_comb \reg1_rdata_o~211 (
// Equation(s):
// \reg1_rdata_o~211_combout  = ( \reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~207_combout  & ( (!\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~209_combout ))) # (\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~210_combout )) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( 
// \reg1_rdata_o~207_combout  & ( (!\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~208_combout ) ) ) ) # ( \reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~207_combout  & ( (!\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~209_combout ))) # (\reg1_raddr_i[0]~input_o  & 
// (\reg1_rdata_o~210_combout )) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~207_combout  & ( (\reg1_rdata_o~208_combout  & \reg1_raddr_i[0]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~208_combout ),
	.datab(!\reg1_rdata_o~210_combout ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_rdata_o~209_combout ),
	.datae(!\reg1_raddr_i[1]~input_o ),
	.dataf(!\reg1_rdata_o~207_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~211 .extended_lut = "off";
defparam \reg1_rdata_o~211 .lut_mask = 64'h050503F3F5F503F3;
defparam \reg1_rdata_o~211 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N48
cyclonev_lcell_comb \reg1_rdata_o~212 (
// Equation(s):
// \reg1_rdata_o~212_combout  = ( \reg1_rdata_o~1_combout  & ( \reg1_rdata_o~211_combout  & ( (((\reg1_rdata_o~7_combout  & \reg1_rdata_o~206_combout )) # (\reg1_rdata_o~13_combout )) # (\reg_wdata_i[18]~input_o ) ) ) ) # ( !\reg1_rdata_o~1_combout  & ( 
// \reg1_rdata_o~211_combout  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~206_combout )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( \reg1_rdata_o~1_combout  & ( !\reg1_rdata_o~211_combout  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~206_combout )) # 
// (\reg_wdata_i[18]~input_o ) ) ) ) # ( !\reg1_rdata_o~1_combout  & ( !\reg1_rdata_o~211_combout  & ( (\reg1_rdata_o~7_combout  & \reg1_rdata_o~206_combout ) ) ) )

	.dataa(!\reg1_rdata_o~7_combout ),
	.datab(!\reg_wdata_i[18]~input_o ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg1_rdata_o~206_combout ),
	.datae(!\reg1_rdata_o~1_combout ),
	.dataf(!\reg1_rdata_o~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~212 .extended_lut = "off";
defparam \reg1_rdata_o~212 .lut_mask = 64'h005533770F5F3F7F;
defparam \reg1_rdata_o~212 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \reg_wdata_i[19]~input (
	.i(reg_wdata_i[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[19]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[19]~input .bus_hold = "false";
defparam \reg_wdata_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y4_N50
dffeas \regs[29][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][19] .is_wysiwyg = "true";
defparam \regs[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N2
dffeas \regs[21][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][19] .is_wysiwyg = "true";
defparam \regs[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N44
dffeas \regs[25][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][19] .is_wysiwyg = "true";
defparam \regs[25][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N59
dffeas \regs[17][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][19] .is_wysiwyg = "true";
defparam \regs[17][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \reg1_rdata_o~219 (
// Equation(s):
// \reg1_rdata_o~219_combout  = ( \regs[25][19]~q  & ( \regs[17][19]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][19]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][19]~q ))) ) ) ) # ( !\regs[25][19]~q  & ( 
// \regs[17][19]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][19]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][19]~q )))) ) ) ) # ( \regs[25][19]~q  & ( 
// !\regs[17][19]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][19]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][19]~q )))) ) ) ) # ( !\regs[25][19]~q  & ( 
// !\regs[17][19]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][19]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][19]~q )))) ) ) )

	.dataa(!\regs[29][19]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[21][19]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[25][19]~q ),
	.dataf(!\regs[17][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~219 .extended_lut = "off";
defparam \reg1_rdata_o~219 .lut_mask = 64'h031103DDCF11CFDD;
defparam \reg1_rdata_o~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \regs[19][19]~feeder (
// Equation(s):
// \regs[19][19]~feeder_combout  = ( \reg_wdata_i[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][19]~feeder .extended_lut = "off";
defparam \regs[19][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N44
dffeas \regs[19][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][19] .is_wysiwyg = "true";
defparam \regs[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N20
dffeas \regs[31][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][19] .is_wysiwyg = "true";
defparam \regs[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N32
dffeas \regs[27][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][19] .is_wysiwyg = "true";
defparam \regs[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N44
dffeas \regs[23][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][19] .is_wysiwyg = "true";
defparam \regs[23][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \reg1_rdata_o~221 (
// Equation(s):
// \reg1_rdata_o~221_combout  = ( \regs[27][19]~q  & ( \regs[23][19]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[19][19]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[31][19]~q )))) ) ) ) # ( 
// !\regs[27][19]~q  & ( \regs[23][19]~q  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[19][19]~q  & ((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[31][19]~q )))) ) ) ) # ( \regs[27][19]~q  & ( 
// !\regs[23][19]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[19][19]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\regs[31][19]~q  & \reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[27][19]~q  & ( !\regs[23][19]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (\regs[19][19]~q  & ((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((\regs[31][19]~q  & \reg1_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[19][19]~q ),
	.datac(!\regs[31][19]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[27][19]~q ),
	.dataf(!\regs[23][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~221 .extended_lut = "off";
defparam \reg1_rdata_o~221 .lut_mask = 64'h220522AF770577AF;
defparam \reg1_rdata_o~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N23
dffeas \regs[18][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][19] .is_wysiwyg = "true";
defparam \regs[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N32
dffeas \regs[30][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][19] .is_wysiwyg = "true";
defparam \regs[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N55
dffeas \regs[26][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][19] .is_wysiwyg = "true";
defparam \regs[26][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N9
cyclonev_lcell_comb \regs[22][19]~feeder (
// Equation(s):
// \regs[22][19]~feeder_combout  = ( \reg_wdata_i[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][19]~feeder .extended_lut = "off";
defparam \regs[22][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[22][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N10
dffeas \regs[22][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][19] .is_wysiwyg = "true";
defparam \regs[22][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N54
cyclonev_lcell_comb \reg1_rdata_o~220 (
// Equation(s):
// \reg1_rdata_o~220_combout  = ( \regs[26][19]~q  & ( \regs[22][19]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[18][19]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[30][19]~q )))) ) ) ) # ( 
// !\regs[26][19]~q  & ( \regs[22][19]~q  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[18][19]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[30][19]~q )))) ) ) ) # ( \regs[26][19]~q  & ( 
// !\regs[22][19]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[18][19]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[30][19]~q )))) ) ) ) # ( !\regs[26][19]~q  & ( !\regs[22][19]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (\regs[18][19]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[30][19]~q )))) ) ) )

	.dataa(!\regs[18][19]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[30][19]~q ),
	.datae(!\regs[26][19]~q ),
	.dataf(!\regs[22][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~220 .extended_lut = "off";
defparam \reg1_rdata_o~220 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg1_rdata_o~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N3
cyclonev_lcell_comb \regs[20][19]~feeder (
// Equation(s):
// \regs[20][19]~feeder_combout  = ( \reg_wdata_i[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][19]~feeder .extended_lut = "off";
defparam \regs[20][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[20][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N4
dffeas \regs[20][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][19] .is_wysiwyg = "true";
defparam \regs[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N14
dffeas \regs[28][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][19] .is_wysiwyg = "true";
defparam \regs[28][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N8
dffeas \regs[24][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][19] .is_wysiwyg = "true";
defparam \regs[24][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \regs[16][19]~feeder (
// Equation(s):
// \regs[16][19]~feeder_combout  = ( \reg_wdata_i[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][19]~feeder .extended_lut = "off";
defparam \regs[16][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N32
dffeas \regs[16][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][19] .is_wysiwyg = "true";
defparam \regs[16][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \reg1_rdata_o~218 (
// Equation(s):
// \reg1_rdata_o~218_combout  = ( \regs[24][19]~q  & ( \regs[16][19]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[20][19]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][19]~q )))) ) ) ) # ( !\regs[24][19]~q  & ( 
// \regs[16][19]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[20][19]~q )))) # (\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & ((\regs[28][19]~q )))) ) ) ) # ( \regs[24][19]~q  & ( !\regs[16][19]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & (\regs[20][19]~q ))) # (\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[28][19]~q )))) ) ) ) # ( !\regs[24][19]~q  & ( !\regs[16][19]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & (\regs[20][19]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][19]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[20][19]~q ),
	.datad(!\regs[28][19]~q ),
	.datae(!\regs[24][19]~q ),
	.dataf(!\regs[16][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~218 .extended_lut = "off";
defparam \reg1_rdata_o~218 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg1_rdata_o~218 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N12
cyclonev_lcell_comb \reg1_rdata_o~222 (
// Equation(s):
// \reg1_rdata_o~222_combout  = ( \reg1_rdata_o~220_combout  & ( \reg1_rdata_o~218_combout  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~219_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~221_combout )))) ) ) ) 
// # ( !\reg1_rdata_o~220_combout  & ( \reg1_rdata_o~218_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\reg1_rdata_o~219_combout ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \reg1_rdata_o~221_combout )))) 
// ) ) ) # ( \reg1_rdata_o~220_combout  & ( !\reg1_rdata_o~218_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~219_combout  & (\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~221_combout 
// )))) ) ) ) # ( !\reg1_rdata_o~220_combout  & ( !\reg1_rdata_o~218_combout  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~219_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~221_combout ))))) ) ) )

	.dataa(!\reg1_rdata_o~219_combout ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_rdata_o~221_combout ),
	.datae(!\reg1_rdata_o~220_combout ),
	.dataf(!\reg1_rdata_o~218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~222 .extended_lut = "off";
defparam \reg1_rdata_o~222 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg1_rdata_o~222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N0
cyclonev_lcell_comb \regs[2][19]~feeder (
// Equation(s):
// \regs[2][19]~feeder_combout  = ( \reg_wdata_i[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][19]~feeder .extended_lut = "off";
defparam \regs[2][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N2
dffeas \regs[2][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][19] .is_wysiwyg = "true";
defparam \regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N7
dffeas \regs[1][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][19] .is_wysiwyg = "true";
defparam \regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N46
dffeas \regs[3][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19] .is_wysiwyg = "true";
defparam \regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N6
cyclonev_lcell_comb \reg1_rdata_o~213 (
// Equation(s):
// \reg1_rdata_o~213_combout  = ( \regs[3][19]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o  & (\regs[2][19]~q ))) # (\reg1_raddr_i[0]~input_o  & (((\regs[1][19]~q )) # (\reg1_raddr_i[1]~input_o ))) ) ) # ( !\regs[3][19]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o  & (\regs[2][19]~q ))) # (\reg1_raddr_i[0]~input_o  & (!\reg1_raddr_i[1]~input_o  & ((\regs[1][19]~q )))) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[2][19]~q ),
	.datad(!\regs[1][19]~q ),
	.datae(gnd),
	.dataf(!\regs[3][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~213 .extended_lut = "off";
defparam \reg1_rdata_o~213 .lut_mask = 64'h0246024613571357;
defparam \reg1_rdata_o~213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y4_N2
dffeas \regs[7][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][19] .is_wysiwyg = "true";
defparam \regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N39
cyclonev_lcell_comb \regs[4][19]~feeder (
// Equation(s):
// \regs[4][19]~feeder_combout  = ( \reg_wdata_i[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][19]~feeder .extended_lut = "off";
defparam \regs[4][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N41
dffeas \regs[4][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][19] .is_wysiwyg = "true";
defparam \regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N12
cyclonev_lcell_comb \regs[5][19]~feeder (
// Equation(s):
// \regs[5][19]~feeder_combout  = ( \reg_wdata_i[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][19]~feeder .extended_lut = "off";
defparam \regs[5][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N14
dffeas \regs[5][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N26
dffeas \regs[6][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N24
cyclonev_lcell_comb \reg1_rdata_o~214 (
// Equation(s):
// \reg1_rdata_o~214_combout  = ( \regs[6][19]~q  & ( \reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o ) # (\regs[7][19]~q ) ) ) ) # ( !\regs[6][19]~q  & ( \reg1_raddr_i[1]~input_o  & ( (\regs[7][19]~q  & \reg1_raddr_i[0]~input_o ) ) ) ) # ( 
// \regs[6][19]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & (\regs[4][19]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][19]~q ))) ) ) ) # ( !\regs[6][19]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & 
// (\regs[4][19]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][19]~q ))) ) ) )

	.dataa(!\regs[7][19]~q ),
	.datab(!\regs[4][19]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[5][19]~q ),
	.datae(!\regs[6][19]~q ),
	.dataf(!\reg1_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~214 .extended_lut = "off";
defparam \reg1_rdata_o~214 .lut_mask = 64'h303F303F0505F5F5;
defparam \reg1_rdata_o~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N33
cyclonev_lcell_comb \regs[13][19]~feeder (
// Equation(s):
// \regs[13][19]~feeder_combout  = \reg_wdata_i[19]~input_o 

	.dataa(!\reg_wdata_i[19]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][19]~feeder .extended_lut = "off";
defparam \regs[13][19]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[13][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N34
dffeas \regs[13][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N4
dffeas \regs[12][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][19] .is_wysiwyg = "true";
defparam \regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N37
dffeas \regs[15][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y3_N2
dffeas \regs[14][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N0
cyclonev_lcell_comb \reg1_rdata_o~216 (
// Equation(s):
// \reg1_rdata_o~216_combout  = ( \regs[14][19]~q  & ( \reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o ) # (\regs[15][19]~q ) ) ) ) # ( !\regs[14][19]~q  & ( \reg1_raddr_i[1]~input_o  & ( (\reg1_raddr_i[0]~input_o  & \regs[15][19]~q ) ) ) ) # ( 
// \regs[14][19]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & ((\regs[12][19]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][19]~q )) ) ) ) # ( !\regs[14][19]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & 
// ((\regs[12][19]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][19]~q )) ) ) )

	.dataa(!\regs[13][19]~q ),
	.datab(!\regs[12][19]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[15][19]~q ),
	.datae(!\regs[14][19]~q ),
	.dataf(!\reg1_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~216 .extended_lut = "off";
defparam \reg1_rdata_o~216 .lut_mask = 64'h35353535000FF0FF;
defparam \reg1_rdata_o~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N20
dffeas \regs[8][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N25
dffeas \regs[11][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][19] .is_wysiwyg = "true";
defparam \regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N50
dffeas \regs[10][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][19] .is_wysiwyg = "true";
defparam \regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N50
dffeas \regs[9][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19] .is_wysiwyg = "true";
defparam \regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N48
cyclonev_lcell_comb \reg1_rdata_o~215 (
// Equation(s):
// \reg1_rdata_o~215_combout  = ( \regs[10][19]~q  & ( \regs[9][19]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )) # (\regs[8][19]~q ))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o ) # (\regs[11][19]~q )))) ) ) ) # ( 
// !\regs[10][19]~q  & ( \regs[9][19]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\regs[8][19]~q  & (!\reg1_raddr_i[1]~input_o ))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o ) # (\regs[11][19]~q )))) ) ) ) # ( \regs[10][19]~q  & ( !\regs[9][19]~q  
// & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )) # (\regs[8][19]~q ))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o  & \regs[11][19]~q )))) ) ) ) # ( !\regs[10][19]~q  & ( !\regs[9][19]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (\regs[8][19]~q  & (!\reg1_raddr_i[1]~input_o ))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o  & \regs[11][19]~q )))) ) ) )

	.dataa(!\regs[8][19]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[11][19]~q ),
	.datae(!\regs[10][19]~q ),
	.dataf(!\regs[9][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~215 .extended_lut = "off";
defparam \reg1_rdata_o~215 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg1_rdata_o~215 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N48
cyclonev_lcell_comb \reg1_rdata_o~217 (
// Equation(s):
// \reg1_rdata_o~217_combout  = ( \reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~215_combout  & ( (!\reg1_raddr_i[2]~input_o ) # (\reg1_rdata_o~216_combout ) ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~215_combout  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\reg1_rdata_o~213_combout )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~214_combout ))) ) ) ) # ( \reg1_raddr_i[3]~input_o  & ( !\reg1_rdata_o~215_combout  & ( (\reg1_rdata_o~216_combout  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// !\reg1_raddr_i[3]~input_o  & ( !\reg1_rdata_o~215_combout  & ( (!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~213_combout )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~214_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~213_combout ),
	.datab(!\reg1_rdata_o~214_combout ),
	.datac(!\reg1_rdata_o~216_combout ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\reg1_raddr_i[3]~input_o ),
	.dataf(!\reg1_rdata_o~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~217 .extended_lut = "off";
defparam \reg1_rdata_o~217 .lut_mask = 64'h5533000F5533FF0F;
defparam \reg1_rdata_o~217 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N24
cyclonev_lcell_comb \reg1_rdata_o~223 (
// Equation(s):
// \reg1_rdata_o~223_combout  = ( \reg_wdata_i[19]~input_o  & ( \reg1_rdata_o~217_combout  & ( (((\reg1_rdata_o~13_combout  & \reg1_rdata_o~222_combout )) # (\reg1_rdata_o~7_combout )) # (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[19]~input_o  & ( 
// \reg1_rdata_o~217_combout  & ( ((\reg1_rdata_o~13_combout  & \reg1_rdata_o~222_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( \reg_wdata_i[19]~input_o  & ( !\reg1_rdata_o~217_combout  & ( ((\reg1_rdata_o~13_combout  & \reg1_rdata_o~222_combout )) # 
// (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[19]~input_o  & ( !\reg1_rdata_o~217_combout  & ( (\reg1_rdata_o~13_combout  & \reg1_rdata_o~222_combout ) ) ) )

	.dataa(!\reg1_rdata_o~1_combout ),
	.datab(!\reg1_rdata_o~7_combout ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg1_rdata_o~222_combout ),
	.datae(!\reg_wdata_i[19]~input_o ),
	.dataf(!\reg1_rdata_o~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~223 .extended_lut = "off";
defparam \reg1_rdata_o~223 .lut_mask = 64'h000F555F333F777F;
defparam \reg1_rdata_o~223 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \reg_wdata_i[20]~input (
	.i(reg_wdata_i[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[20]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[20]~input .bus_hold = "false";
defparam \reg_wdata_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N18
cyclonev_lcell_comb \regs[21][20]~feeder (
// Equation(s):
// \regs[21][20]~feeder_combout  = ( \reg_wdata_i[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][20]~feeder .extended_lut = "off";
defparam \regs[21][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N19
dffeas \regs[21][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][20] .is_wysiwyg = "true";
defparam \regs[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N2
dffeas \regs[17][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][20] .is_wysiwyg = "true";
defparam \regs[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N14
dffeas \regs[29][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][20] .is_wysiwyg = "true";
defparam \regs[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N7
dffeas \regs[25][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][20] .is_wysiwyg = "true";
defparam \regs[25][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N6
cyclonev_lcell_comb \reg1_rdata_o~230 (
// Equation(s):
// \reg1_rdata_o~230_combout  = ( \regs[25][20]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[29][20]~q ) ) ) ) # ( !\regs[25][20]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \regs[29][20]~q ) ) ) ) # ( 
// \regs[25][20]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[17][20]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][20]~q )) ) ) ) # ( !\regs[25][20]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[17][20]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][20]~q )) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[21][20]~q ),
	.datac(!\regs[17][20]~q ),
	.datad(!\regs[29][20]~q ),
	.datae(!\regs[25][20]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~230 .extended_lut = "off";
defparam \reg1_rdata_o~230 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \reg1_rdata_o~230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N14
dffeas \regs[20][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][20] .is_wysiwyg = "true";
defparam \regs[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N25
dffeas \regs[28][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][20] .is_wysiwyg = "true";
defparam \regs[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N50
dffeas \regs[24][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][20] .is_wysiwyg = "true";
defparam \regs[24][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N33
cyclonev_lcell_comb \regs[16][20]~feeder (
// Equation(s):
// \regs[16][20]~feeder_combout  = ( \reg_wdata_i[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][20]~feeder .extended_lut = "off";
defparam \regs[16][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N35
dffeas \regs[16][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][20] .is_wysiwyg = "true";
defparam \regs[16][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \reg1_rdata_o~229 (
// Equation(s):
// \reg1_rdata_o~229_combout  = ( \regs[24][20]~q  & ( \regs[16][20]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[20][20]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][20]~q )))) ) ) ) # ( !\regs[24][20]~q  & ( 
// \regs[16][20]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[20][20]~q )))) # (\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & ((\regs[28][20]~q )))) ) ) ) # ( \regs[24][20]~q  & ( !\regs[16][20]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & (\regs[20][20]~q ))) # (\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[28][20]~q )))) ) ) ) # ( !\regs[24][20]~q  & ( !\regs[16][20]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & (\regs[20][20]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][20]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[20][20]~q ),
	.datad(!\regs[28][20]~q ),
	.datae(!\regs[24][20]~q ),
	.dataf(!\regs[16][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~229 .extended_lut = "off";
defparam \reg1_rdata_o~229 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg1_rdata_o~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \regs[19][20]~feeder (
// Equation(s):
// \regs[19][20]~feeder_combout  = ( \reg_wdata_i[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][20]~feeder .extended_lut = "off";
defparam \regs[19][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N2
dffeas \regs[19][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][20] .is_wysiwyg = "true";
defparam \regs[19][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N29
dffeas \regs[23][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][20] .is_wysiwyg = "true";
defparam \regs[23][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N32
dffeas \regs[27][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][20] .is_wysiwyg = "true";
defparam \regs[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N50
dffeas \regs[31][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][20] .is_wysiwyg = "true";
defparam \regs[31][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \reg1_rdata_o~232 (
// Equation(s):
// \reg1_rdata_o~232_combout  = ( \regs[27][20]~q  & ( \regs[31][20]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[19][20]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][20]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[27][20]~q  & ( \regs[31][20]~q 
//  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[19][20]~q  & ((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[23][20]~q )))) ) ) ) # ( \regs[27][20]~q  & ( !\regs[31][20]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (((\reg1_raddr_i[3]~input_o )) # (\regs[19][20]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\regs[23][20]~q  & !\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[27][20]~q  & ( !\regs[31][20]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// (\regs[19][20]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][20]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[19][20]~q ),
	.datac(!\regs[23][20]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[27][20]~q ),
	.dataf(!\regs[31][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~232 .extended_lut = "off";
defparam \reg1_rdata_o~232 .lut_mask = 64'h270027AA275527FF;
defparam \reg1_rdata_o~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N47
dffeas \regs[22][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][20] .is_wysiwyg = "true";
defparam \regs[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N44
dffeas \regs[30][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][20] .is_wysiwyg = "true";
defparam \regs[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N38
dffeas \regs[26][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][20] .is_wysiwyg = "true";
defparam \regs[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N20
dffeas \regs[18][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][20] .is_wysiwyg = "true";
defparam \regs[18][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N36
cyclonev_lcell_comb \reg1_rdata_o~231 (
// Equation(s):
// \reg1_rdata_o~231_combout  = ( \regs[26][20]~q  & ( \regs[18][20]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[22][20]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][20]~q )))) ) ) ) # ( !\regs[26][20]~q  & ( 
// \regs[18][20]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[22][20]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][20]~q ))))) ) ) ) # ( \regs[26][20]~q  & ( 
// !\regs[18][20]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[22][20]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][20]~q ))))) ) ) ) # ( !\regs[26][20]~q  & ( 
// !\regs[18][20]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[22][20]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[30][20]~q ))))) ) ) )

	.dataa(!\regs[22][20]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[30][20]~q ),
	.datae(!\regs[26][20]~q ),
	.dataf(!\regs[18][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~231 .extended_lut = "off";
defparam \reg1_rdata_o~231 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg1_rdata_o~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N3
cyclonev_lcell_comb \reg1_rdata_o~233 (
// Equation(s):
// \reg1_rdata_o~233_combout  = ( \reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~231_combout  & ( (!\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~232_combout ) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~231_combout  & ( (!\reg1_raddr_i[0]~input_o  & 
// ((\reg1_rdata_o~229_combout ))) # (\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~230_combout )) ) ) ) # ( \reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~231_combout  & ( (\reg1_raddr_i[0]~input_o  & \reg1_rdata_o~232_combout ) ) ) ) # ( 
// !\reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~231_combout  & ( (!\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~229_combout ))) # (\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~230_combout )) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_rdata_o~230_combout ),
	.datac(!\reg1_rdata_o~229_combout ),
	.datad(!\reg1_rdata_o~232_combout ),
	.datae(!\reg1_raddr_i[1]~input_o ),
	.dataf(!\reg1_rdata_o~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~233 .extended_lut = "off";
defparam \reg1_rdata_o~233 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \reg1_rdata_o~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N17
dffeas \regs[3][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20] .is_wysiwyg = "true";
defparam \regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N8
dffeas \regs[1][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20] .is_wysiwyg = "true";
defparam \regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y1_N26
dffeas \regs[2][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][20] .is_wysiwyg = "true";
defparam \regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N6
cyclonev_lcell_comb \reg1_rdata_o~224 (
// Equation(s):
// \reg1_rdata_o~224_combout  = ( \regs[1][20]~q  & ( \regs[2][20]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ) # (\regs[3][20]~q ))) ) ) ) # ( !\regs[1][20]~q  & ( 
// \regs[2][20]~q  & ( (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # (\regs[3][20]~q ))) ) ) ) # ( \regs[1][20]~q  & ( !\regs[2][20]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ) # (\regs[3][20]~q ))) ) ) ) # ( 
// !\regs[1][20]~q  & ( !\regs[2][20]~q  & ( (\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o  & \regs[3][20]~q )) ) ) )

	.dataa(gnd),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[3][20]~q ),
	.datae(!\regs[1][20]~q ),
	.dataf(!\regs[2][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~224 .extended_lut = "off";
defparam \reg1_rdata_o~224 .lut_mask = 64'h000330330C0F3C3F;
defparam \reg1_rdata_o~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \regs[8][20]~feeder (
// Equation(s):
// \regs[8][20]~feeder_combout  = \reg_wdata_i[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][20]~feeder .extended_lut = "off";
defparam \regs[8][20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[8][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N2
dffeas \regs[8][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \regs[9][20]~feeder (
// Equation(s):
// \regs[9][20]~feeder_combout  = \reg_wdata_i[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][20]~feeder .extended_lut = "off";
defparam \regs[9][20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[9][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N8
dffeas \regs[9][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][20] .is_wysiwyg = "true";
defparam \regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N32
dffeas \regs[10][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20] .is_wysiwyg = "true";
defparam \regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N8
dffeas \regs[11][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][20] .is_wysiwyg = "true";
defparam \regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N30
cyclonev_lcell_comb \reg1_rdata_o~226 (
// Equation(s):
// \reg1_rdata_o~226_combout  = ( \regs[10][20]~q  & ( \regs[11][20]~q  & ( ((!\reg1_raddr_i[0]~input_o  & (\regs[8][20]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[9][20]~q )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][20]~q  & ( \regs[11][20]~q  
// & ( (!\reg1_raddr_i[0]~input_o  & (\regs[8][20]~q  & (!\reg1_raddr_i[1]~input_o ))) # (\reg1_raddr_i[0]~input_o  & (((\regs[9][20]~q ) # (\reg1_raddr_i[1]~input_o )))) ) ) ) # ( \regs[10][20]~q  & ( !\regs[11][20]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (((\reg1_raddr_i[1]~input_o )) # (\regs[8][20]~q ))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o  & \regs[9][20]~q )))) ) ) ) # ( !\regs[10][20]~q  & ( !\regs[11][20]~q  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & 
// (\regs[8][20]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[9][20]~q ))))) ) ) )

	.dataa(!\regs[8][20]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[9][20]~q ),
	.datae(!\regs[10][20]~q ),
	.dataf(!\regs[11][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~226 .extended_lut = "off";
defparam \reg1_rdata_o~226 .lut_mask = 64'h40704C7C43734F7F;
defparam \reg1_rdata_o~226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N2
dffeas \regs[4][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][20] .is_wysiwyg = "true";
defparam \regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N6
cyclonev_lcell_comb \regs[5][20]~feeder (
// Equation(s):
// \regs[5][20]~feeder_combout  = ( \reg_wdata_i[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][20]~feeder .extended_lut = "off";
defparam \regs[5][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N8
dffeas \regs[5][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N8
dffeas \regs[6][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N44
dffeas \regs[7][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][20] .is_wysiwyg = "true";
defparam \regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N6
cyclonev_lcell_comb \reg1_rdata_o~225 (
// Equation(s):
// \reg1_rdata_o~225_combout  = ( \regs[6][20]~q  & ( \regs[7][20]~q  & ( ((!\reg1_raddr_i[0]~input_o  & (\regs[4][20]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][20]~q )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[6][20]~q  & ( \regs[7][20]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (\regs[4][20]~q  & (!\reg1_raddr_i[1]~input_o ))) # (\reg1_raddr_i[0]~input_o  & (((\regs[5][20]~q ) # (\reg1_raddr_i[1]~input_o )))) ) ) ) # ( \regs[6][20]~q  & ( !\regs[7][20]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (((\reg1_raddr_i[1]~input_o )) # (\regs[4][20]~q ))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o  & \regs[5][20]~q )))) ) ) ) # ( !\regs[6][20]~q  & ( !\regs[7][20]~q  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & 
// (\regs[4][20]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][20]~q ))))) ) ) )

	.dataa(!\regs[4][20]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[5][20]~q ),
	.datae(!\regs[6][20]~q ),
	.dataf(!\regs[7][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~225 .extended_lut = "off";
defparam \reg1_rdata_o~225 .lut_mask = 64'h40704C7C43734F7F;
defparam \reg1_rdata_o~225 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N11
dffeas \regs[13][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y1_N2
dffeas \regs[12][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][20] .is_wysiwyg = "true";
defparam \regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N14
dffeas \regs[15][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N37
dffeas \regs[14][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \reg1_rdata_o~227 (
// Equation(s):
// \reg1_rdata_o~227_combout  = ( \regs[14][20]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[13][20]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][20]~q ))) ) ) ) # ( !\regs[14][20]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[13][20]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][20]~q ))) ) ) ) # ( \regs[14][20]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\regs[12][20]~q ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][20]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & \regs[12][20]~q ) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[13][20]~q ),
	.datac(!\regs[12][20]~q ),
	.datad(!\regs[15][20]~q ),
	.datae(!\regs[14][20]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~227 .extended_lut = "off";
defparam \reg1_rdata_o~227 .lut_mask = 64'h0A0A5F5F22772277;
defparam \reg1_rdata_o~227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N54
cyclonev_lcell_comb \reg1_rdata_o~228 (
// Equation(s):
// \reg1_rdata_o~228_combout  = ( \reg1_rdata_o~225_combout  & ( \reg1_rdata_o~227_combout  & ( ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~224_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~226_combout )))) # (\reg1_raddr_i[2]~input_o ) ) ) ) # 
// ( !\reg1_rdata_o~225_combout  & ( \reg1_rdata_o~227_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~224_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~226_combout ))))) # (\reg1_raddr_i[2]~input_o  & 
// (((\reg1_raddr_i[3]~input_o )))) ) ) ) # ( \reg1_rdata_o~225_combout  & ( !\reg1_rdata_o~227_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~224_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~226_combout 
// ))))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\reg1_rdata_o~225_combout  & ( !\reg1_rdata_o~227_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~224_combout )) # 
// (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~226_combout ))))) ) ) )

	.dataa(!\reg1_rdata_o~224_combout ),
	.datab(!\reg1_rdata_o~226_combout ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\reg1_rdata_o~225_combout ),
	.dataf(!\reg1_rdata_o~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~228 .extended_lut = "off";
defparam \reg1_rdata_o~228 .lut_mask = 64'h50305F30503F5F3F;
defparam \reg1_rdata_o~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N36
cyclonev_lcell_comb \reg1_rdata_o~234 (
// Equation(s):
// \reg1_rdata_o~234_combout  = ( \reg1_rdata_o~228_combout  & ( \reg1_rdata_o~13_combout  & ( (((\reg1_rdata_o~1_combout  & \reg_wdata_i[20]~input_o )) # (\reg1_rdata_o~233_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( !\reg1_rdata_o~228_combout  & ( 
// \reg1_rdata_o~13_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[20]~input_o )) # (\reg1_rdata_o~233_combout ) ) ) ) # ( \reg1_rdata_o~228_combout  & ( !\reg1_rdata_o~13_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[20]~input_o )) # 
// (\reg1_rdata_o~7_combout ) ) ) ) # ( !\reg1_rdata_o~228_combout  & ( !\reg1_rdata_o~13_combout  & ( (\reg1_rdata_o~1_combout  & \reg_wdata_i[20]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~1_combout ),
	.datab(!\reg1_rdata_o~7_combout ),
	.datac(!\reg1_rdata_o~233_combout ),
	.datad(!\reg_wdata_i[20]~input_o ),
	.datae(!\reg1_rdata_o~228_combout ),
	.dataf(!\reg1_rdata_o~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~234 .extended_lut = "off";
defparam \reg1_rdata_o~234 .lut_mask = 64'h005533770F5F3F7F;
defparam \reg1_rdata_o~234 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \reg_wdata_i[21]~input (
	.i(reg_wdata_i[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[21]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[21]~input .bus_hold = "false";
defparam \reg_wdata_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N21
cyclonev_lcell_comb \regs[8][21]~feeder (
// Equation(s):
// \regs[8][21]~feeder_combout  = \reg_wdata_i[21]~input_o 

	.dataa(!\reg_wdata_i[21]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][21]~feeder .extended_lut = "off";
defparam \regs[8][21]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N22
dffeas \regs[8][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N10
dffeas \regs[9][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21] .is_wysiwyg = "true";
defparam \regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N2
dffeas \regs[10][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][21] .is_wysiwyg = "true";
defparam \regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N8
dffeas \regs[11][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21] .is_wysiwyg = "true";
defparam \regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N0
cyclonev_lcell_comb \reg1_rdata_o~237 (
// Equation(s):
// \reg1_rdata_o~237_combout  = ( \regs[10][21]~q  & ( \regs[11][21]~q  & ( ((!\reg1_raddr_i[0]~input_o  & (\regs[8][21]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[9][21]~q )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][21]~q  & ( \regs[11][21]~q  
// & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[8][21]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[9][21]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[10][21]~q  & ( !\regs[11][21]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[8][21]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[9][21]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[10][21]~q  & ( !\regs[11][21]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[8][21]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[9][21]~q ))))) ) ) )

	.dataa(!\regs[8][21]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[9][21]~q ),
	.datae(!\regs[10][21]~q ),
	.dataf(!\regs[11][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~237 .extended_lut = "off";
defparam \reg1_rdata_o~237 .lut_mask = 64'h404C707C434F737F;
defparam \reg1_rdata_o~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N37
dffeas \regs[5][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N8
dffeas \regs[7][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][21] .is_wysiwyg = "true";
defparam \regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N1
dffeas \regs[6][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N37
dffeas \regs[4][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][21] .is_wysiwyg = "true";
defparam \regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N0
cyclonev_lcell_comb \reg1_rdata_o~236 (
// Equation(s):
// \reg1_rdata_o~236_combout  = ( \regs[6][21]~q  & ( \regs[4][21]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\regs[5][21]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][21]~q )))) ) ) ) # ( !\regs[6][21]~q  & ( \regs[4][21]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[5][21]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][21]~q ))))) ) ) ) # ( \regs[6][21]~q  & ( !\regs[4][21]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[5][21]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][21]~q ))))) ) ) ) # ( !\regs[6][21]~q  & ( !\regs[4][21]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\regs[5][21]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[7][21]~q ))))) ) ) )

	.dataa(!\regs[5][21]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[7][21]~q ),
	.datae(!\regs[6][21]~q ),
	.dataf(!\regs[4][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~236 .extended_lut = "off";
defparam \reg1_rdata_o~236 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg1_rdata_o~236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N38
dffeas \regs[3][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21] .is_wysiwyg = "true";
defparam \regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N2
dffeas \regs[1][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][21] .is_wysiwyg = "true";
defparam \regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \regs[2][21]~feeder (
// Equation(s):
// \regs[2][21]~feeder_combout  = ( \reg_wdata_i[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][21]~feeder .extended_lut = "off";
defparam \regs[2][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N26
dffeas \regs[2][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][21] .is_wysiwyg = "true";
defparam \regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \reg1_rdata_o~235 (
// Equation(s):
// \reg1_rdata_o~235_combout  = ( \regs[2][21]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][21]~q )))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\regs[3][21]~q )))) ) ) # ( !\regs[2][21]~q  & ( 
// (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][21]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][21]~q )))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[3][21]~q ),
	.datad(!\regs[1][21]~q ),
	.datae(gnd),
	.dataf(!\regs[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~235 .extended_lut = "off";
defparam \reg1_rdata_o~235 .lut_mask = 64'h0123012345674567;
defparam \reg1_rdata_o~235 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N2
dffeas \regs[13][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N22
dffeas \regs[12][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][21] .is_wysiwyg = "true";
defparam \regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N14
dffeas \regs[15][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N37
dffeas \regs[14][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N36
cyclonev_lcell_comb \reg1_rdata_o~238 (
// Equation(s):
// \reg1_rdata_o~238_combout  = ( \regs[14][21]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[13][21]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][21]~q ))) ) ) ) # ( !\regs[14][21]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[13][21]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][21]~q ))) ) ) ) # ( \regs[14][21]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\regs[12][21]~q ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][21]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & \regs[12][21]~q ) ) ) )

	.dataa(!\regs[13][21]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[12][21]~q ),
	.datad(!\regs[15][21]~q ),
	.datae(!\regs[14][21]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~238 .extended_lut = "off";
defparam \reg1_rdata_o~238 .lut_mask = 64'h0C0C3F3F44774477;
defparam \reg1_rdata_o~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N3
cyclonev_lcell_comb \reg1_rdata_o~239 (
// Equation(s):
// \reg1_rdata_o~239_combout  = ( \reg1_rdata_o~238_combout  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o ) # (\reg1_rdata_o~237_combout ) ) ) ) # ( !\reg1_rdata_o~238_combout  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_rdata_o~237_combout  & 
// !\reg1_raddr_i[2]~input_o ) ) ) ) # ( \reg1_rdata_o~238_combout  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~235_combout ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~236_combout )) ) ) ) # ( 
// !\reg1_rdata_o~238_combout  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~235_combout ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~236_combout )) ) ) )

	.dataa(!\reg1_rdata_o~237_combout ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_rdata_o~236_combout ),
	.datad(!\reg1_rdata_o~235_combout ),
	.datae(!\reg1_rdata_o~238_combout ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~239 .extended_lut = "off";
defparam \reg1_rdata_o~239 .lut_mask = 64'h03CF03CF44447777;
defparam \reg1_rdata_o~239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N35
dffeas \regs[22][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][21] .is_wysiwyg = "true";
defparam \regs[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N34
dffeas \regs[18][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][21] .is_wysiwyg = "true";
defparam \regs[18][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N8
dffeas \regs[30][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][21] .is_wysiwyg = "true";
defparam \regs[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N2
dffeas \regs[26][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][21] .is_wysiwyg = "true";
defparam \regs[26][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N0
cyclonev_lcell_comb \reg1_rdata_o~242 (
// Equation(s):
// \reg1_rdata_o~242_combout  = ( \regs[26][21]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[30][21]~q ) ) ) ) # ( !\regs[26][21]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \regs[30][21]~q ) ) ) ) # ( 
// \regs[26][21]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[18][21]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][21]~q )) ) ) ) # ( !\regs[26][21]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[18][21]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][21]~q )) ) ) )

	.dataa(!\regs[22][21]~q ),
	.datab(!\regs[18][21]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[30][21]~q ),
	.datae(!\regs[26][21]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~242 .extended_lut = "off";
defparam \reg1_rdata_o~242 .lut_mask = 64'h35353535000FF0FF;
defparam \reg1_rdata_o~242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N38
dffeas \regs[31][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][21] .is_wysiwyg = "true";
defparam \regs[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N5
dffeas \regs[19][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][21] .is_wysiwyg = "true";
defparam \regs[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N7
dffeas \regs[27][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][21] .is_wysiwyg = "true";
defparam \regs[27][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \regs[23][21]~feeder (
// Equation(s):
// \regs[23][21]~feeder_combout  = ( \reg_wdata_i[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][21]~feeder .extended_lut = "off";
defparam \regs[23][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[23][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N38
dffeas \regs[23][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][21] .is_wysiwyg = "true";
defparam \regs[23][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \reg1_rdata_o~243 (
// Equation(s):
// \reg1_rdata_o~243_combout  = ( \regs[27][21]~q  & ( \regs[23][21]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[19][21]~q )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[31][21]~q ))) ) ) ) # ( 
// !\regs[27][21]~q  & ( \regs[23][21]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\regs[19][21]~q  & !\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[31][21]~q ))) ) ) ) # ( \regs[27][21]~q  & ( 
// !\regs[23][21]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[19][21]~q )))) # (\reg1_raddr_i[2]~input_o  & (\regs[31][21]~q  & ((\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[27][21]~q  & ( !\regs[23][21]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((\regs[19][21]~q  & !\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (\regs[31][21]~q  & ((\reg1_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\regs[31][21]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[19][21]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[27][21]~q ),
	.dataf(!\regs[23][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~243 .extended_lut = "off";
defparam \reg1_rdata_o~243 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg1_rdata_o~243 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N2
dffeas \regs[16][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][21] .is_wysiwyg = "true";
defparam \regs[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N17
dffeas \regs[20][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][21] .is_wysiwyg = "true";
defparam \regs[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N43
dffeas \regs[28][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][21] .is_wysiwyg = "true";
defparam \regs[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N37
dffeas \regs[24][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][21] .is_wysiwyg = "true";
defparam \regs[24][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N36
cyclonev_lcell_comb \reg1_rdata_o~240 (
// Equation(s):
// \reg1_rdata_o~240_combout  = ( \regs[24][21]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[28][21]~q ) ) ) ) # ( !\regs[24][21]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\reg1_raddr_i[2]~input_o  & \regs[28][21]~q ) ) ) ) # ( 
// \regs[24][21]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[16][21]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][21]~q ))) ) ) ) # ( !\regs[24][21]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// (\regs[16][21]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[20][21]~q ))) ) ) )

	.dataa(!\regs[16][21]~q ),
	.datab(!\regs[20][21]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[28][21]~q ),
	.datae(!\regs[24][21]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~240 .extended_lut = "off";
defparam \reg1_rdata_o~240 .lut_mask = 64'h53535353000FF0FF;
defparam \reg1_rdata_o~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N14
dffeas \regs[29][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][21] .is_wysiwyg = "true";
defparam \regs[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N8
dffeas \regs[21][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][21] .is_wysiwyg = "true";
defparam \regs[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N38
dffeas \regs[25][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][21] .is_wysiwyg = "true";
defparam \regs[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N5
dffeas \regs[17][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][21] .is_wysiwyg = "true";
defparam \regs[17][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \reg1_rdata_o~241 (
// Equation(s):
// \reg1_rdata_o~241_combout  = ( \regs[25][21]~q  & ( \regs[17][21]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][21]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][21]~q ))) ) ) ) # ( !\regs[25][21]~q  & ( 
// \regs[17][21]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[21][21]~q )))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][21]~q  & (\reg1_raddr_i[2]~input_o ))) ) ) ) # ( \regs[25][21]~q  & ( !\regs[17][21]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[21][21]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[29][21]~q ))) ) ) ) # ( !\regs[25][21]~q  & ( !\regs[17][21]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][21]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][21]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\regs[29][21]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[21][21]~q ),
	.datae(!\regs[25][21]~q ),
	.dataf(!\regs[17][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~241 .extended_lut = "off";
defparam \reg1_rdata_o~241 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg1_rdata_o~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N3
cyclonev_lcell_comb \reg1_rdata_o~244 (
// Equation(s):
// \reg1_rdata_o~244_combout  = ( \reg1_rdata_o~240_combout  & ( \reg1_rdata_o~241_combout  & ( (!\reg1_raddr_i[1]~input_o ) # ((!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~242_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~243_combout )))) ) ) ) 
// # ( !\reg1_rdata_o~240_combout  & ( \reg1_rdata_o~241_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o )) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~242_combout )) # (\reg1_raddr_i[0]~input_o  & 
// ((\reg1_rdata_o~243_combout ))))) ) ) ) # ( \reg1_rdata_o~240_combout  & ( !\reg1_rdata_o~241_combout  & ( (!\reg1_raddr_i[1]~input_o  & (!\reg1_raddr_i[0]~input_o )) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~242_combout 
// )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~243_combout ))))) ) ) ) # ( !\reg1_rdata_o~240_combout  & ( !\reg1_rdata_o~241_combout  & ( (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~242_combout )) # 
// (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~243_combout ))))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_rdata_o~242_combout ),
	.datad(!\reg1_rdata_o~243_combout ),
	.datae(!\reg1_rdata_o~240_combout ),
	.dataf(!\reg1_rdata_o~241_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~244 .extended_lut = "off";
defparam \reg1_rdata_o~244 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg1_rdata_o~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N18
cyclonev_lcell_comb \reg1_rdata_o~245 (
// Equation(s):
// \reg1_rdata_o~245_combout  = ( \reg1_rdata_o~244_combout  & ( \reg1_rdata_o~7_combout  & ( (((\reg1_rdata_o~1_combout  & \reg_wdata_i[21]~input_o )) # (\reg1_rdata_o~13_combout )) # (\reg1_rdata_o~239_combout ) ) ) ) # ( !\reg1_rdata_o~244_combout  & ( 
// \reg1_rdata_o~7_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[21]~input_o )) # (\reg1_rdata_o~239_combout ) ) ) ) # ( \reg1_rdata_o~244_combout  & ( !\reg1_rdata_o~7_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[21]~input_o )) # 
// (\reg1_rdata_o~13_combout ) ) ) ) # ( !\reg1_rdata_o~244_combout  & ( !\reg1_rdata_o~7_combout  & ( (\reg1_rdata_o~1_combout  & \reg_wdata_i[21]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~1_combout ),
	.datab(!\reg_wdata_i[21]~input_o ),
	.datac(!\reg1_rdata_o~239_combout ),
	.datad(!\reg1_rdata_o~13_combout ),
	.datae(!\reg1_rdata_o~244_combout ),
	.dataf(!\reg1_rdata_o~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~245 .extended_lut = "off";
defparam \reg1_rdata_o~245 .lut_mask = 64'h111111FF1F1F1FFF;
defparam \reg1_rdata_o~245 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \reg_wdata_i[22]~input (
	.i(reg_wdata_i[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[22]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[22]~input .bus_hold = "false";
defparam \reg_wdata_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N3
cyclonev_lcell_comb \regs[19][22]~feeder (
// Equation(s):
// \regs[19][22]~feeder_combout  = \reg_wdata_i[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][22]~feeder .extended_lut = "off";
defparam \regs[19][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[19][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N5
dffeas \regs[19][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][22] .is_wysiwyg = "true";
defparam \regs[19][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \regs[23][22]~feeder (
// Equation(s):
// \regs[23][22]~feeder_combout  = ( \reg_wdata_i[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][22]~feeder .extended_lut = "off";
defparam \regs[23][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[23][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N44
dffeas \regs[23][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][22] .is_wysiwyg = "true";
defparam \regs[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N50
dffeas \regs[31][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][22] .is_wysiwyg = "true";
defparam \regs[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N20
dffeas \regs[27][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][22] .is_wysiwyg = "true";
defparam \regs[27][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N18
cyclonev_lcell_comb \reg1_rdata_o~254 (
// Equation(s):
// \reg1_rdata_o~254_combout  = ( \regs[27][22]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[23][22]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][22]~q ))) ) ) ) # ( !\regs[27][22]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[23][22]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][22]~q ))) ) ) ) # ( \regs[27][22]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\reg1_raddr_i[3]~input_o ) # (\regs[19][22]~q ) ) ) ) # ( !\regs[27][22]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (\regs[19][22]~q  & !\reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\regs[19][22]~q ),
	.datab(!\regs[23][22]~q ),
	.datac(!\regs[31][22]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[27][22]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~254 .extended_lut = "off";
defparam \reg1_rdata_o~254 .lut_mask = 64'h550055FF330F330F;
defparam \reg1_rdata_o~254 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N50
dffeas \regs[20][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][22] .is_wysiwyg = "true";
defparam \regs[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N1
dffeas \regs[28][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][22] .is_wysiwyg = "true";
defparam \regs[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N55
dffeas \regs[24][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][22] .is_wysiwyg = "true";
defparam \regs[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N31
dffeas \regs[16][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][22] .is_wysiwyg = "true";
defparam \regs[16][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N54
cyclonev_lcell_comb \reg1_rdata_o~251 (
// Equation(s):
// \reg1_rdata_o~251_combout  = ( \regs[24][22]~q  & ( \regs[16][22]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[20][22]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][22]~q )))) ) ) ) # ( !\regs[24][22]~q  & ( 
// \regs[16][22]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[20][22]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][22]~q ))))) ) ) ) # ( \regs[24][22]~q  & ( 
// !\regs[16][22]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[20][22]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][22]~q ))))) ) ) ) # ( !\regs[24][22]~q  & ( 
// !\regs[16][22]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[20][22]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][22]~q ))))) ) ) )

	.dataa(!\regs[20][22]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[28][22]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[24][22]~q ),
	.dataf(!\regs[16][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~251 .extended_lut = "off";
defparam \reg1_rdata_o~251 .lut_mask = 64'h110311CFDD03DDCF;
defparam \reg1_rdata_o~251 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N38
dffeas \regs[30][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][22] .is_wysiwyg = "true";
defparam \regs[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N29
dffeas \regs[22][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][22] .is_wysiwyg = "true";
defparam \regs[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N38
dffeas \regs[18][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][22] .is_wysiwyg = "true";
defparam \regs[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N1
dffeas \regs[26][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][22] .is_wysiwyg = "true";
defparam \regs[26][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N0
cyclonev_lcell_comb \reg1_rdata_o~253 (
// Equation(s):
// \reg1_rdata_o~253_combout  = ( \regs[26][22]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[30][22]~q ) ) ) ) # ( !\regs[26][22]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[30][22]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[26][22]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[18][22]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][22]~q )) ) ) ) # ( !\regs[26][22]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[18][22]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[22][22]~q )) ) ) )

	.dataa(!\regs[30][22]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[22][22]~q ),
	.datad(!\regs[18][22]~q ),
	.datae(!\regs[26][22]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~253 .extended_lut = "off";
defparam \reg1_rdata_o~253 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \reg1_rdata_o~253 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N8
dffeas \regs[17][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][22] .is_wysiwyg = "true";
defparam \regs[17][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N43
dffeas \regs[21][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][22] .is_wysiwyg = "true";
defparam \regs[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N2
dffeas \regs[29][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][22] .is_wysiwyg = "true";
defparam \regs[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N55
dffeas \regs[25][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][22] .is_wysiwyg = "true";
defparam \regs[25][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N54
cyclonev_lcell_comb \reg1_rdata_o~252 (
// Equation(s):
// \reg1_rdata_o~252_combout  = ( \regs[25][22]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[21][22]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][22]~q ))) ) ) ) # ( !\regs[25][22]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[21][22]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][22]~q ))) ) ) ) # ( \regs[25][22]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\reg1_raddr_i[3]~input_o ) # (\regs[17][22]~q ) ) ) ) # ( !\regs[25][22]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (\regs[17][22]~q  & !\reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\regs[17][22]~q ),
	.datab(!\regs[21][22]~q ),
	.datac(!\regs[29][22]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[25][22]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~252 .extended_lut = "off";
defparam \reg1_rdata_o~252 .lut_mask = 64'h550055FF330F330F;
defparam \reg1_rdata_o~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N24
cyclonev_lcell_comb \reg1_rdata_o~255 (
// Equation(s):
// \reg1_rdata_o~255_combout  = ( \reg1_rdata_o~253_combout  & ( \reg1_rdata_o~252_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~251_combout )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # 
// (\reg1_rdata_o~254_combout ))) ) ) ) # ( !\reg1_rdata_o~253_combout  & ( \reg1_rdata_o~252_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~251_combout )))) # (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~254_combout 
//  & ((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \reg1_rdata_o~253_combout  & ( !\reg1_rdata_o~252_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_rdata_o~251_combout  & !\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & 
// (((!\reg1_raddr_i[0]~input_o )) # (\reg1_rdata_o~254_combout ))) ) ) ) # ( !\reg1_rdata_o~253_combout  & ( !\reg1_rdata_o~252_combout  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_rdata_o~251_combout  & !\reg1_raddr_i[0]~input_o )))) # 
// (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~254_combout  & ((\reg1_raddr_i[0]~input_o )))) ) ) )

	.dataa(!\reg1_rdata_o~254_combout ),
	.datab(!\reg1_rdata_o~251_combout ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\reg1_rdata_o~253_combout ),
	.dataf(!\reg1_rdata_o~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~255 .extended_lut = "off";
defparam \reg1_rdata_o~255 .lut_mask = 64'h30053F0530F53FF5;
defparam \reg1_rdata_o~255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N7
dffeas \regs[9][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][22] .is_wysiwyg = "true";
defparam \regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N18
cyclonev_lcell_comb \regs[8][22]~feeder (
// Equation(s):
// \regs[8][22]~feeder_combout  = \reg_wdata_i[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][22]~feeder .extended_lut = "off";
defparam \regs[8][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[8][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N19
dffeas \regs[8][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N44
dffeas \regs[10][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][22] .is_wysiwyg = "true";
defparam \regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N50
dffeas \regs[11][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][22] .is_wysiwyg = "true";
defparam \regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N42
cyclonev_lcell_comb \reg1_rdata_o~248 (
// Equation(s):
// \reg1_rdata_o~248_combout  = ( \regs[10][22]~q  & ( \regs[11][22]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][22]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][22]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][22]~q  & ( \regs[11][22]~q  
// & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][22]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][22]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[10][22]~q  & ( !\regs[11][22]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][22]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][22]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[10][22]~q  & ( !\regs[11][22]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][22]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][22]~q )))) ) ) )

	.dataa(!\regs[9][22]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[8][22]~q ),
	.datae(!\regs[10][22]~q ),
	.dataf(!\regs[11][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~248 .extended_lut = "off";
defparam \reg1_rdata_o~248 .lut_mask = 64'h04C434F407C737F7;
defparam \reg1_rdata_o~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N14
dffeas \regs[15][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N33
cyclonev_lcell_comb \regs[13][22]~feeder (
// Equation(s):
// \regs[13][22]~feeder_combout  = \reg_wdata_i[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][22]~feeder .extended_lut = "off";
defparam \regs[13][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[13][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N34
dffeas \regs[13][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N38
dffeas \regs[14][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N59
dffeas \regs[12][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22] .is_wysiwyg = "true";
defparam \regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N36
cyclonev_lcell_comb \reg1_rdata_o~249 (
// Equation(s):
// \reg1_rdata_o~249_combout  = ( \regs[14][22]~q  & ( \regs[12][22]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][22]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][22]~q ))) ) ) ) # ( !\regs[14][22]~q  & ( 
// \regs[12][22]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[13][22]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][22]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[14][22]~q  & ( !\regs[12][22]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[13][22]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[15][22]~q ))) ) ) ) # ( !\regs[14][22]~q  & ( !\regs[12][22]~q  & ( (\reg1_raddr_i[0]~input_o  & 
// ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][22]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][22]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[15][22]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[13][22]~q ),
	.datae(!\regs[14][22]~q ),
	.dataf(!\regs[12][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~249 .extended_lut = "off";
defparam \reg1_rdata_o~249 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg1_rdata_o~249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N35
dffeas \regs[2][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][22] .is_wysiwyg = "true";
defparam \regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y1_N35
dffeas \regs[1][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22] .is_wysiwyg = "true";
defparam \regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y1_N41
dffeas \regs[3][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][22] .is_wysiwyg = "true";
defparam \regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N33
cyclonev_lcell_comb \reg1_rdata_o~246 (
// Equation(s):
// \reg1_rdata_o~246_combout  = ( \regs[1][22]~q  & ( \regs[3][22]~q  & ( ((\regs[2][22]~q  & \reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o ) ) ) ) # ( !\regs[1][22]~q  & ( \regs[3][22]~q  & ( (\reg1_raddr_i[1]~input_o  & ((\reg1_raddr_i[0]~input_o 
// ) # (\regs[2][22]~q ))) ) ) ) # ( \regs[1][22]~q  & ( !\regs[3][22]~q  & ( (!\reg1_raddr_i[1]~input_o  & ((\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (\regs[2][22]~q  & !\reg1_raddr_i[0]~input_o )) ) ) ) # ( !\regs[1][22]~q  & ( 
// !\regs[3][22]~q  & ( (\regs[2][22]~q  & (\reg1_raddr_i[1]~input_o  & !\reg1_raddr_i[0]~input_o )) ) ) )

	.dataa(!\regs[2][22]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(gnd),
	.datae(!\regs[1][22]~q ),
	.dataf(!\regs[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~246 .extended_lut = "off";
defparam \reg1_rdata_o~246 .lut_mask = 64'h10101C1C13131F1F;
defparam \reg1_rdata_o~246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N56
dffeas \regs[4][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22] .is_wysiwyg = "true";
defparam \regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N49
dffeas \regs[7][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][22] .is_wysiwyg = "true";
defparam \regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N45
cyclonev_lcell_comb \regs[5][22]~feeder (
// Equation(s):
// \regs[5][22]~feeder_combout  = ( \reg_wdata_i[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][22]~feeder .extended_lut = "off";
defparam \regs[5][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N47
dffeas \regs[5][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N14
dffeas \regs[6][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N12
cyclonev_lcell_comb \reg1_rdata_o~247 (
// Equation(s):
// \reg1_rdata_o~247_combout  = ( \regs[6][22]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & ((\regs[5][22]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][22]~q )) ) ) ) # ( !\regs[6][22]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((\regs[5][22]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][22]~q )) ) ) ) # ( \regs[6][22]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\reg1_raddr_i[1]~input_o ) # (\regs[4][22]~q ) ) ) ) # ( !\regs[6][22]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (\regs[4][22]~q  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\regs[4][22]~q ),
	.datab(!\regs[7][22]~q ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[5][22]~q ),
	.datae(!\regs[6][22]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~247 .extended_lut = "off";
defparam \reg1_rdata_o~247 .lut_mask = 64'h50505F5F03F303F3;
defparam \reg1_rdata_o~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N30
cyclonev_lcell_comb \reg1_rdata_o~250 (
// Equation(s):
// \reg1_rdata_o~250_combout  = ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~247_combout  & ( (!\reg1_raddr_i[3]~input_o ) # (\reg1_rdata_o~249_combout ) ) ) ) # ( !\reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~247_combout  & ( (!\reg1_raddr_i[3]~input_o  & 
// ((\reg1_rdata_o~246_combout ))) # (\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~248_combout )) ) ) ) # ( \reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~247_combout  & ( (\reg1_rdata_o~249_combout  & \reg1_raddr_i[3]~input_o ) ) ) ) # ( 
// !\reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~247_combout  & ( (!\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~246_combout ))) # (\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~248_combout )) ) ) )

	.dataa(!\reg1_rdata_o~248_combout ),
	.datab(!\reg1_rdata_o~249_combout ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_rdata_o~246_combout ),
	.datae(!\reg1_raddr_i[2]~input_o ),
	.dataf(!\reg1_rdata_o~247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~250 .extended_lut = "off";
defparam \reg1_rdata_o~250 .lut_mask = 64'h05F5030305F5F3F3;
defparam \reg1_rdata_o~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N33
cyclonev_lcell_comb \reg1_rdata_o~256 (
// Equation(s):
// \reg1_rdata_o~256_combout  = ( \reg1_rdata_o~250_combout  & ( \reg1_rdata_o~13_combout  & ( (((\reg_wdata_i[22]~input_o  & \reg1_rdata_o~1_combout )) # (\reg1_rdata_o~255_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( !\reg1_rdata_o~250_combout  & ( 
// \reg1_rdata_o~13_combout  & ( ((\reg_wdata_i[22]~input_o  & \reg1_rdata_o~1_combout )) # (\reg1_rdata_o~255_combout ) ) ) ) # ( \reg1_rdata_o~250_combout  & ( !\reg1_rdata_o~13_combout  & ( ((\reg_wdata_i[22]~input_o  & \reg1_rdata_o~1_combout )) # 
// (\reg1_rdata_o~7_combout ) ) ) ) # ( !\reg1_rdata_o~250_combout  & ( !\reg1_rdata_o~13_combout  & ( (\reg_wdata_i[22]~input_o  & \reg1_rdata_o~1_combout ) ) ) )

	.dataa(!\reg_wdata_i[22]~input_o ),
	.datab(!\reg1_rdata_o~1_combout ),
	.datac(!\reg1_rdata_o~7_combout ),
	.datad(!\reg1_rdata_o~255_combout ),
	.datae(!\reg1_rdata_o~250_combout ),
	.dataf(!\reg1_rdata_o~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~256 .extended_lut = "off";
defparam \reg1_rdata_o~256 .lut_mask = 64'h11111F1F11FF1FFF;
defparam \reg1_rdata_o~256 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \reg_wdata_i[23]~input (
	.i(reg_wdata_i[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[23]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[23]~input .bus_hold = "false";
defparam \reg_wdata_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y6_N13
dffeas \regs[30][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][23] .is_wysiwyg = "true";
defparam \regs[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N35
dffeas \regs[22][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][23] .is_wysiwyg = "true";
defparam \regs[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N8
dffeas \regs[26][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][23] .is_wysiwyg = "true";
defparam \regs[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N41
dffeas \regs[18][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][23] .is_wysiwyg = "true";
defparam \regs[18][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N6
cyclonev_lcell_comb \reg1_rdata_o~264 (
// Equation(s):
// \reg1_rdata_o~264_combout  = ( \regs[26][23]~q  & ( \regs[18][23]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[22][23]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][23]~q ))) ) ) ) # ( !\regs[26][23]~q  & ( 
// \regs[18][23]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[22][23]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][23]~q )))) ) ) ) # ( \regs[26][23]~q  & ( 
// !\regs[18][23]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[22][23]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][23]~q )))) ) ) ) # ( !\regs[26][23]~q  & ( 
// !\regs[18][23]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & ((\regs[22][23]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][23]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[30][23]~q ),
	.datac(!\regs[22][23]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[26][23]~q ),
	.dataf(!\regs[18][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~264 .extended_lut = "off";
defparam \reg1_rdata_o~264 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg1_rdata_o~264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N2
dffeas \regs[19][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][23] .is_wysiwyg = "true";
defparam \regs[19][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \regs[23][23]~feeder (
// Equation(s):
// \regs[23][23]~feeder_combout  = ( \reg_wdata_i[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][23]~feeder .extended_lut = "off";
defparam \regs[23][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[23][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N50
dffeas \regs[23][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][23] .is_wysiwyg = "true";
defparam \regs[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N56
dffeas \regs[31][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][23] .is_wysiwyg = "true";
defparam \regs[31][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N26
dffeas \regs[27][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][23] .is_wysiwyg = "true";
defparam \regs[27][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N24
cyclonev_lcell_comb \reg1_rdata_o~265 (
// Equation(s):
// \reg1_rdata_o~265_combout  = ( \regs[27][23]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[23][23]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][23]~q ))) ) ) ) # ( !\regs[27][23]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[23][23]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][23]~q ))) ) ) ) # ( \regs[27][23]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\reg1_raddr_i[3]~input_o ) # (\regs[19][23]~q ) ) ) ) # ( !\regs[27][23]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (\regs[19][23]~q  & !\reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\regs[19][23]~q ),
	.datab(!\regs[23][23]~q ),
	.datac(!\regs[31][23]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[27][23]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~265 .extended_lut = "off";
defparam \reg1_rdata_o~265 .lut_mask = 64'h550055FF330F330F;
defparam \reg1_rdata_o~265 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N56
dffeas \regs[29][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][23] .is_wysiwyg = "true";
defparam \regs[29][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \regs[21][23]~feeder (
// Equation(s):
// \regs[21][23]~feeder_combout  = ( \reg_wdata_i[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][23]~feeder .extended_lut = "off";
defparam \regs[21][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N50
dffeas \regs[21][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][23] .is_wysiwyg = "true";
defparam \regs[21][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N0
cyclonev_lcell_comb \regs[17][23]~feeder (
// Equation(s):
// \regs[17][23]~feeder_combout  = ( \reg_wdata_i[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][23]~feeder .extended_lut = "off";
defparam \regs[17][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N2
dffeas \regs[17][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][23] .is_wysiwyg = "true";
defparam \regs[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N20
dffeas \regs[25][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][23] .is_wysiwyg = "true";
defparam \regs[25][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N18
cyclonev_lcell_comb \reg1_rdata_o~263 (
// Equation(s):
// \reg1_rdata_o~263_combout  = ( \regs[25][23]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[29][23]~q ) ) ) ) # ( !\regs[25][23]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[29][23]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[25][23]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[17][23]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][23]~q )) ) ) ) # ( !\regs[25][23]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[17][23]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][23]~q )) ) ) )

	.dataa(!\regs[29][23]~q ),
	.datab(!\regs[21][23]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[17][23]~q ),
	.datae(!\regs[25][23]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~263 .extended_lut = "off";
defparam \reg1_rdata_o~263 .lut_mask = 64'h03F303F30505F5F5;
defparam \reg1_rdata_o~263 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N44
dffeas \regs[28][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][23] .is_wysiwyg = "true";
defparam \regs[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N23
dffeas \regs[16][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][23] .is_wysiwyg = "true";
defparam \regs[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N38
dffeas \regs[24][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][23] .is_wysiwyg = "true";
defparam \regs[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N32
dffeas \regs[20][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][23] .is_wysiwyg = "true";
defparam \regs[20][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N36
cyclonev_lcell_comb \reg1_rdata_o~262 (
// Equation(s):
// \reg1_rdata_o~262_combout  = ( \regs[24][23]~q  & ( \regs[20][23]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[16][23]~q )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[28][23]~q ))) ) ) ) # ( 
// !\regs[24][23]~q  & ( \regs[20][23]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\regs[16][23]~q  & !\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[28][23]~q ))) ) ) ) # ( \regs[24][23]~q  & ( 
// !\regs[20][23]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[16][23]~q )))) # (\reg1_raddr_i[2]~input_o  & (\regs[28][23]~q  & ((\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[24][23]~q  & ( !\regs[20][23]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((\regs[16][23]~q  & !\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (\regs[28][23]~q  & ((\reg1_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[28][23]~q ),
	.datac(!\regs[16][23]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[24][23]~q ),
	.dataf(!\regs[20][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~262 .extended_lut = "off";
defparam \reg1_rdata_o~262 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \reg1_rdata_o~262 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N48
cyclonev_lcell_comb \reg1_rdata_o~266 (
// Equation(s):
// \reg1_rdata_o~266_combout  = ( \reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~262_combout  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~264_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~265_combout ))) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( 
// \reg1_rdata_o~262_combout  & ( (!\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~263_combout ) ) ) ) # ( \reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~262_combout  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~264_combout )) # (\reg1_raddr_i[0]~input_o  & 
// ((\reg1_rdata_o~265_combout ))) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~262_combout  & ( (\reg1_raddr_i[0]~input_o  & \reg1_rdata_o~263_combout ) ) ) )

	.dataa(!\reg1_rdata_o~264_combout ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_rdata_o~265_combout ),
	.datad(!\reg1_rdata_o~263_combout ),
	.datae(!\reg1_raddr_i[1]~input_o ),
	.dataf(!\reg1_rdata_o~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~266 .extended_lut = "off";
defparam \reg1_rdata_o~266 .lut_mask = 64'h00334747CCFF4747;
defparam \reg1_rdata_o~266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N15
cyclonev_lcell_comb \regs[5][23]~feeder (
// Equation(s):
// \regs[5][23]~feeder_combout  = ( \reg_wdata_i[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][23]~feeder .extended_lut = "off";
defparam \regs[5][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N16
dffeas \regs[5][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N38
dffeas \regs[7][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][23] .is_wysiwyg = "true";
defparam \regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \regs[4][23]~feeder (
// Equation(s):
// \regs[4][23]~feeder_combout  = ( \reg_wdata_i[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][23]~feeder .extended_lut = "off";
defparam \regs[4][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N34
dffeas \regs[4][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][23] .is_wysiwyg = "true";
defparam \regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N31
dffeas \regs[6][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N30
cyclonev_lcell_comb \reg1_rdata_o~258 (
// Equation(s):
// \reg1_rdata_o~258_combout  = ( \regs[6][23]~q  & ( \reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o ) # (\regs[7][23]~q ) ) ) ) # ( !\regs[6][23]~q  & ( \reg1_raddr_i[1]~input_o  & ( (\reg1_raddr_i[0]~input_o  & \regs[7][23]~q ) ) ) ) # ( 
// \regs[6][23]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & ((\regs[4][23]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[5][23]~q )) ) ) ) # ( !\regs[6][23]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & 
// ((\regs[4][23]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[5][23]~q )) ) ) )

	.dataa(!\regs[5][23]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[7][23]~q ),
	.datad(!\regs[4][23]~q ),
	.datae(!\regs[6][23]~q ),
	.dataf(!\reg1_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~258 .extended_lut = "off";
defparam \reg1_rdata_o~258 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \reg1_rdata_o~258 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N20
dffeas \regs[15][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N21
cyclonev_lcell_comb \regs[13][23]~feeder (
// Equation(s):
// \regs[13][23]~feeder_combout  = \reg_wdata_i[23]~input_o 

	.dataa(!\reg_wdata_i[23]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][23]~feeder .extended_lut = "off";
defparam \regs[13][23]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[13][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N22
dffeas \regs[13][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N44
dffeas \regs[14][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N11
dffeas \regs[12][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][23] .is_wysiwyg = "true";
defparam \regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \reg1_rdata_o~260 (
// Equation(s):
// \reg1_rdata_o~260_combout  = ( \regs[14][23]~q  & ( \regs[12][23]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][23]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][23]~q ))) ) ) ) # ( !\regs[14][23]~q  & ( 
// \regs[12][23]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][23]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][23]~q )))) ) ) ) # ( \regs[14][23]~q  & ( 
// !\regs[12][23]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][23]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][23]~q )))) ) ) ) # ( !\regs[14][23]~q  & ( 
// !\regs[12][23]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][23]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][23]~q )))) ) ) )

	.dataa(!\regs[15][23]~q ),
	.datab(!\regs[13][23]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[14][23]~q ),
	.dataf(!\regs[12][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~260 .extended_lut = "off";
defparam \reg1_rdata_o~260 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg1_rdata_o~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N1
dffeas \regs[8][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N19
dffeas \regs[11][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][23] .is_wysiwyg = "true";
defparam \regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N44
dffeas \regs[10][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][23] .is_wysiwyg = "true";
defparam \regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y6_N8
dffeas \regs[9][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][23] .is_wysiwyg = "true";
defparam \regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N42
cyclonev_lcell_comb \reg1_rdata_o~259 (
// Equation(s):
// \reg1_rdata_o~259_combout  = ( \regs[10][23]~q  & ( \regs[9][23]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[8][23]~q ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[11][23]~q )))) ) ) ) # ( 
// !\regs[10][23]~q  & ( \regs[9][23]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[8][23]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[11][23]~q )))) ) ) ) # ( \regs[10][23]~q  & ( !\regs[9][23]~q  
// & ( (!\reg1_raddr_i[1]~input_o  & (\regs[8][23]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[11][23]~q )))) ) ) ) # ( !\regs[10][23]~q  & ( !\regs[9][23]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (\regs[8][23]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[11][23]~q )))) ) ) )

	.dataa(!\regs[8][23]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[11][23]~q ),
	.datae(!\regs[10][23]~q ),
	.dataf(!\regs[9][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~259 .extended_lut = "off";
defparam \reg1_rdata_o~259 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N14
dffeas \regs[2][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][23] .is_wysiwyg = "true";
defparam \regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N34
dffeas \regs[1][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23] .is_wysiwyg = "true";
defparam \regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N55
dffeas \regs[3][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][23] .is_wysiwyg = "true";
defparam \regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N33
cyclonev_lcell_comb \reg1_rdata_o~257 (
// Equation(s):
// \reg1_rdata_o~257_combout  = ( \regs[1][23]~q  & ( \regs[3][23]~q  & ( ((\regs[2][23]~q  & \reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o ) ) ) ) # ( !\regs[1][23]~q  & ( \regs[3][23]~q  & ( (\reg1_raddr_i[1]~input_o  & ((\regs[2][23]~q ) # 
// (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[1][23]~q  & ( !\regs[3][23]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\regs[2][23]~q  & \reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ))) ) ) ) # ( !\regs[1][23]~q  & ( 
// !\regs[3][23]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\regs[2][23]~q  & \reg1_raddr_i[1]~input_o )) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(gnd),
	.datac(!\regs[2][23]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[1][23]~q ),
	.dataf(!\regs[3][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~257 .extended_lut = "off";
defparam \reg1_rdata_o~257 .lut_mask = 64'h000A550A005F555F;
defparam \reg1_rdata_o~257 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \reg1_rdata_o~261 (
// Equation(s):
// \reg1_rdata_o~261_combout  = ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~257_combout  & ( (!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~258_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~260_combout ))) ) ) ) # ( !\reg1_raddr_i[2]~input_o  & ( 
// \reg1_rdata_o~257_combout  & ( (!\reg1_raddr_i[3]~input_o ) # (\reg1_rdata_o~259_combout ) ) ) ) # ( \reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~257_combout  & ( (!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~258_combout )) # (\reg1_raddr_i[3]~input_o  & 
// ((\reg1_rdata_o~260_combout ))) ) ) ) # ( !\reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~257_combout  & ( (\reg1_raddr_i[3]~input_o  & \reg1_rdata_o~259_combout ) ) ) )

	.dataa(!\reg1_rdata_o~258_combout ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_rdata_o~260_combout ),
	.datad(!\reg1_rdata_o~259_combout ),
	.datae(!\reg1_raddr_i[2]~input_o ),
	.dataf(!\reg1_rdata_o~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~261 .extended_lut = "off";
defparam \reg1_rdata_o~261 .lut_mask = 64'h00334747CCFF4747;
defparam \reg1_rdata_o~261 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N24
cyclonev_lcell_comb \reg1_rdata_o~267 (
// Equation(s):
// \reg1_rdata_o~267_combout  = ( \reg_wdata_i[23]~input_o  & ( \reg1_rdata_o~13_combout  & ( (((\reg1_rdata_o~261_combout  & \reg1_rdata_o~7_combout )) # (\reg1_rdata_o~1_combout )) # (\reg1_rdata_o~266_combout ) ) ) ) # ( !\reg_wdata_i[23]~input_o  & ( 
// \reg1_rdata_o~13_combout  & ( ((\reg1_rdata_o~261_combout  & \reg1_rdata_o~7_combout )) # (\reg1_rdata_o~266_combout ) ) ) ) # ( \reg_wdata_i[23]~input_o  & ( !\reg1_rdata_o~13_combout  & ( ((\reg1_rdata_o~261_combout  & \reg1_rdata_o~7_combout )) # 
// (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[23]~input_o  & ( !\reg1_rdata_o~13_combout  & ( (\reg1_rdata_o~261_combout  & \reg1_rdata_o~7_combout ) ) ) )

	.dataa(!\reg1_rdata_o~266_combout ),
	.datab(!\reg1_rdata_o~261_combout ),
	.datac(!\reg1_rdata_o~7_combout ),
	.datad(!\reg1_rdata_o~1_combout ),
	.datae(!\reg_wdata_i[23]~input_o ),
	.dataf(!\reg1_rdata_o~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~267 .extended_lut = "off";
defparam \reg1_rdata_o~267 .lut_mask = 64'h030303FF575757FF;
defparam \reg1_rdata_o~267 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \reg_wdata_i[24]~input (
	.i(reg_wdata_i[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[24]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[24]~input .bus_hold = "false";
defparam \reg_wdata_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N15
cyclonev_lcell_comb \regs[2][24]~feeder (
// Equation(s):
// \regs[2][24]~feeder_combout  = ( \reg_wdata_i[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][24]~feeder .extended_lut = "off";
defparam \regs[2][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N17
dffeas \regs[2][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][24] .is_wysiwyg = "true";
defparam \regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N5
dffeas \regs[1][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][24] .is_wysiwyg = "true";
defparam \regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N41
dffeas \regs[3][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][24] .is_wysiwyg = "true";
defparam \regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N3
cyclonev_lcell_comb \reg1_rdata_o~268 (
// Equation(s):
// \reg1_rdata_o~268_combout  = ( \regs[3][24]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][24]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\regs[2][24]~q )) # (\reg1_raddr_i[0]~input_o ))) ) ) # ( !\regs[3][24]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][24]~q )))) # (\reg1_raddr_i[1]~input_o  & (!\reg1_raddr_i[0]~input_o  & (\regs[2][24]~q ))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[2][24]~q ),
	.datad(!\regs[1][24]~q ),
	.datae(gnd),
	.dataf(!\regs[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~268 .extended_lut = "off";
defparam \reg1_rdata_o~268 .lut_mask = 64'h0426042615371537;
defparam \reg1_rdata_o~268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N40
dffeas \regs[4][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][24] .is_wysiwyg = "true";
defparam \regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N14
dffeas \regs[7][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][24] .is_wysiwyg = "true";
defparam \regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N38
dffeas \regs[6][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N18
cyclonev_lcell_comb \regs[5][24]~feeder (
// Equation(s):
// \regs[5][24]~feeder_combout  = ( \reg_wdata_i[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][24]~feeder .extended_lut = "off";
defparam \regs[5][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N19
dffeas \regs[5][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \reg1_rdata_o~269 (
// Equation(s):
// \reg1_rdata_o~269_combout  = ( \regs[6][24]~q  & ( \regs[5][24]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[4][24]~q ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[7][24]~q )))) ) ) ) # ( 
// !\regs[6][24]~q  & ( \regs[5][24]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[4][24]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[7][24]~q )))) ) ) ) # ( \regs[6][24]~q  & ( !\regs[5][24]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & (\regs[4][24]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[7][24]~q )))) ) ) ) # ( !\regs[6][24]~q  & ( !\regs[5][24]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (\regs[4][24]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[7][24]~q )))) ) ) )

	.dataa(!\regs[4][24]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[7][24]~q ),
	.datae(!\regs[6][24]~q ),
	.dataf(!\regs[5][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~269 .extended_lut = "off";
defparam \reg1_rdata_o~269 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N59
dffeas \regs[12][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][24] .is_wysiwyg = "true";
defparam \regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N53
dffeas \regs[13][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N2
dffeas \regs[14][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N37
dffeas \regs[15][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \reg1_rdata_o~271 (
// Equation(s):
// \reg1_rdata_o~271_combout  = ( \regs[14][24]~q  & ( \regs[15][24]~q  & ( ((!\reg1_raddr_i[0]~input_o  & (\regs[12][24]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][24]~q )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][24]~q  & ( \regs[15][24]~q 
//  & ( (!\reg1_raddr_i[0]~input_o  & (\regs[12][24]~q  & ((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o ) # (\regs[13][24]~q )))) ) ) ) # ( \regs[14][24]~q  & ( !\regs[15][24]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (((\reg1_raddr_i[1]~input_o )) # (\regs[12][24]~q ))) # (\reg1_raddr_i[0]~input_o  & (((\regs[13][24]~q  & !\reg1_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[14][24]~q  & ( !\regs[15][24]~q  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & 
// (\regs[12][24]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[13][24]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\regs[12][24]~q ),
	.datac(!\regs[13][24]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[14][24]~q ),
	.dataf(!\regs[15][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~271 .extended_lut = "off";
defparam \reg1_rdata_o~271 .lut_mask = 64'h270027AA275527FF;
defparam \reg1_rdata_o~271 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N26
dffeas \regs[11][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][24] .is_wysiwyg = "true";
defparam \regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N57
cyclonev_lcell_comb \regs[9][24]~feeder (
// Equation(s):
// \regs[9][24]~feeder_combout  = ( \reg_wdata_i[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][24]~feeder .extended_lut = "off";
defparam \regs[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N59
dffeas \regs[9][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][24] .is_wysiwyg = "true";
defparam \regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N19
dffeas \regs[10][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][24] .is_wysiwyg = "true";
defparam \regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N3
cyclonev_lcell_comb \regs[8][24]~feeder (
// Equation(s):
// \regs[8][24]~feeder_combout  = ( \reg_wdata_i[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][24]~feeder .extended_lut = "off";
defparam \regs[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N4
dffeas \regs[8][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N18
cyclonev_lcell_comb \reg1_rdata_o~270 (
// Equation(s):
// \reg1_rdata_o~270_combout  = ( \regs[10][24]~q  & ( \regs[8][24]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\regs[9][24]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][24]~q ))) ) ) ) # ( !\regs[10][24]~q  & ( \regs[8][24]~q  
// & ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[9][24]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][24]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[10][24]~q  & ( !\regs[8][24]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((\reg1_raddr_i[0]~input_o  & \regs[9][24]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[11][24]~q ))) ) ) ) # ( !\regs[10][24]~q  & ( !\regs[8][24]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & 
// ((\regs[9][24]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][24]~q )))) ) ) )

	.dataa(!\regs[11][24]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[9][24]~q ),
	.datae(!\regs[10][24]~q ),
	.dataf(!\regs[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~270 .extended_lut = "off";
defparam \reg1_rdata_o~270 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg1_rdata_o~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N54
cyclonev_lcell_comb \reg1_rdata_o~272 (
// Equation(s):
// \reg1_rdata_o~272_combout  = ( \reg1_rdata_o~271_combout  & ( \reg1_rdata_o~270_combout  & ( ((!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~268_combout )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~269_combout )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # 
// ( !\reg1_rdata_o~271_combout  & ( \reg1_rdata_o~270_combout  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~268_combout )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~269_combout ))))) # (\reg1_raddr_i[3]~input_o  & 
// (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \reg1_rdata_o~271_combout  & ( !\reg1_rdata_o~270_combout  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~268_combout )) # (\reg1_raddr_i[2]~input_o  & 
// ((\reg1_rdata_o~269_combout ))))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\reg1_rdata_o~271_combout  & ( !\reg1_rdata_o~270_combout  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// (\reg1_rdata_o~268_combout )) # (\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~269_combout ))))) ) ) )

	.dataa(!\reg1_rdata_o~268_combout ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_rdata_o~269_combout ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\reg1_rdata_o~271_combout ),
	.dataf(!\reg1_rdata_o~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~272 .extended_lut = "off";
defparam \reg1_rdata_o~272 .lut_mask = 64'h440C443F770C773F;
defparam \reg1_rdata_o~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N33
cyclonev_lcell_comb \regs[16][24]~feeder (
// Equation(s):
// \regs[16][24]~feeder_combout  = \reg_wdata_i[24]~input_o 

	.dataa(!\reg_wdata_i[24]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][24]~feeder .extended_lut = "off";
defparam \regs[16][24]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[16][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y2_N34
dffeas \regs[16][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][24] .is_wysiwyg = "true";
defparam \regs[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N53
dffeas \regs[20][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][24] .is_wysiwyg = "true";
defparam \regs[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N43
dffeas \regs[28][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][24] .is_wysiwyg = "true";
defparam \regs[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N37
dffeas \regs[24][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][24] .is_wysiwyg = "true";
defparam \regs[24][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N36
cyclonev_lcell_comb \reg1_rdata_o~273 (
// Equation(s):
// \reg1_rdata_o~273_combout  = ( \regs[24][24]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[20][24]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][24]~q ))) ) ) ) # ( !\regs[24][24]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[20][24]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][24]~q ))) ) ) ) # ( \regs[24][24]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\reg1_raddr_i[3]~input_o ) # (\regs[16][24]~q ) ) ) ) # ( !\regs[24][24]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (\regs[16][24]~q  & !\reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\regs[16][24]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[20][24]~q ),
	.datad(!\regs[28][24]~q ),
	.datae(!\regs[24][24]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~273 .extended_lut = "off";
defparam \reg1_rdata_o~273 .lut_mask = 64'h444477770C3F0C3F;
defparam \reg1_rdata_o~273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N53
dffeas \regs[23][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][24] .is_wysiwyg = "true";
defparam \regs[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N13
dffeas \regs[31][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][24] .is_wysiwyg = "true";
defparam \regs[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N47
dffeas \regs[19][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][24] .is_wysiwyg = "true";
defparam \regs[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N20
dffeas \regs[27][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][24] .is_wysiwyg = "true";
defparam \regs[27][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N18
cyclonev_lcell_comb \reg1_rdata_o~276 (
// Equation(s):
// \reg1_rdata_o~276_combout  = ( \regs[27][24]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[23][24]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][24]~q ))) ) ) ) # ( !\regs[27][24]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[23][24]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][24]~q ))) ) ) ) # ( \regs[27][24]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\regs[19][24]~q ) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[27][24]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & \regs[19][24]~q ) ) ) )

	.dataa(!\regs[23][24]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[31][24]~q ),
	.datad(!\regs[19][24]~q ),
	.datae(!\regs[27][24]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~276 .extended_lut = "off";
defparam \reg1_rdata_o~276 .lut_mask = 64'h00CC33FF47474747;
defparam \reg1_rdata_o~276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N56
dffeas \regs[30][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][24] .is_wysiwyg = "true";
defparam \regs[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N16
dffeas \regs[18][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][24] .is_wysiwyg = "true";
defparam \regs[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N20
dffeas \regs[26][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][24] .is_wysiwyg = "true";
defparam \regs[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N17
dffeas \regs[22][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][24] .is_wysiwyg = "true";
defparam \regs[22][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N18
cyclonev_lcell_comb \reg1_rdata_o~275 (
// Equation(s):
// \reg1_rdata_o~275_combout  = ( \regs[26][24]~q  & ( \regs[22][24]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[18][24]~q ) # (\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[30][24]~q ))) ) ) ) # ( 
// !\regs[26][24]~q  & ( \regs[22][24]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[18][24]~q ) # (\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][24]~q  & (\reg1_raddr_i[2]~input_o ))) ) ) ) # ( \regs[26][24]~q  & ( !\regs[22][24]~q 
//  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o  & \regs[18][24]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[30][24]~q ))) ) ) ) # ( !\regs[26][24]~q  & ( !\regs[22][24]~q  & ( (!\reg1_raddr_i[3]~input_o  
// & (((!\reg1_raddr_i[2]~input_o  & \regs[18][24]~q )))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][24]~q  & (\reg1_raddr_i[2]~input_o ))) ) ) )

	.dataa(!\regs[30][24]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[18][24]~q ),
	.datae(!\regs[26][24]~q ),
	.dataf(!\regs[22][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~275 .extended_lut = "off";
defparam \reg1_rdata_o~275 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg1_rdata_o~275 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N57
cyclonev_lcell_comb \regs[17][24]~feeder (
// Equation(s):
// \regs[17][24]~feeder_combout  = ( \reg_wdata_i[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][24]~feeder .extended_lut = "off";
defparam \regs[17][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N59
dffeas \regs[17][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][24] .is_wysiwyg = "true";
defparam \regs[17][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N51
cyclonev_lcell_comb \regs[21][24]~feeder (
// Equation(s):
// \regs[21][24]~feeder_combout  = ( \reg_wdata_i[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][24]~feeder .extended_lut = "off";
defparam \regs[21][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N53
dffeas \regs[21][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][24] .is_wysiwyg = "true";
defparam \regs[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N7
dffeas \regs[25][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][24] .is_wysiwyg = "true";
defparam \regs[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N14
dffeas \regs[29][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][24] .is_wysiwyg = "true";
defparam \regs[29][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N6
cyclonev_lcell_comb \reg1_rdata_o~274 (
// Equation(s):
// \reg1_rdata_o~274_combout  = ( \regs[25][24]~q  & ( \regs[29][24]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[17][24]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][24]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[25][24]~q  & ( \regs[29][24]~q 
//  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[17][24]~q  & ((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[21][24]~q )))) ) ) ) # ( \regs[25][24]~q  & ( !\regs[29][24]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (((\reg1_raddr_i[3]~input_o )) # (\regs[17][24]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\regs[21][24]~q  & !\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[25][24]~q  & ( !\regs[29][24]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// (\regs[17][24]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][24]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[17][24]~q ),
	.datac(!\regs[21][24]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[25][24]~q ),
	.dataf(!\regs[29][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~274 .extended_lut = "off";
defparam \reg1_rdata_o~274 .lut_mask = 64'h270027AA275527FF;
defparam \reg1_rdata_o~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N18
cyclonev_lcell_comb \reg1_rdata_o~277 (
// Equation(s):
// \reg1_rdata_o~277_combout  = ( \reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~274_combout  & ( (!\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~275_combout ))) # (\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~276_combout )) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( 
// \reg1_rdata_o~274_combout  & ( (\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~273_combout ) ) ) ) # ( \reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~274_combout  & ( (!\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~275_combout ))) # (\reg1_raddr_i[0]~input_o  & 
// (\reg1_rdata_o~276_combout )) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~274_combout  & ( (\reg1_rdata_o~273_combout  & !\reg1_raddr_i[0]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~273_combout ),
	.datab(!\reg1_rdata_o~276_combout ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_rdata_o~275_combout ),
	.datae(!\reg1_raddr_i[1]~input_o ),
	.dataf(!\reg1_rdata_o~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~277 .extended_lut = "off";
defparam \reg1_rdata_o~277 .lut_mask = 64'h505003F35F5F03F3;
defparam \reg1_rdata_o~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N15
cyclonev_lcell_comb \reg1_rdata_o~278 (
// Equation(s):
// \reg1_rdata_o~278_combout  = ( \reg_wdata_i[24]~input_o  & ( \reg1_rdata_o~277_combout  & ( (((\reg1_rdata_o~7_combout  & \reg1_rdata_o~272_combout )) # (\reg1_rdata_o~1_combout )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( !\reg_wdata_i[24]~input_o  & ( 
// \reg1_rdata_o~277_combout  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~272_combout )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( \reg_wdata_i[24]~input_o  & ( !\reg1_rdata_o~277_combout  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~272_combout )) # 
// (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[24]~input_o  & ( !\reg1_rdata_o~277_combout  & ( (\reg1_rdata_o~7_combout  & \reg1_rdata_o~272_combout ) ) ) )

	.dataa(!\reg1_rdata_o~7_combout ),
	.datab(!\reg1_rdata_o~272_combout ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg1_rdata_o~1_combout ),
	.datae(!\reg_wdata_i[24]~input_o ),
	.dataf(!\reg1_rdata_o~277_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~278 .extended_lut = "off";
defparam \reg1_rdata_o~278 .lut_mask = 64'h111111FF1F1F1FFF;
defparam \reg1_rdata_o~278 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \reg_wdata_i[25]~input (
	.i(reg_wdata_i[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[25]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[25]~input .bus_hold = "false";
defparam \reg_wdata_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y4_N43
dffeas \regs[15][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N48
cyclonev_lcell_comb \regs[13][25]~feeder (
// Equation(s):
// \regs[13][25]~feeder_combout  = \reg_wdata_i[25]~input_o 

	.dataa(gnd),
	.datab(!\reg_wdata_i[25]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][25]~feeder .extended_lut = "off";
defparam \regs[13][25]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[13][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N50
dffeas \regs[13][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N38
dffeas \regs[14][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N6
cyclonev_lcell_comb \regs[12][25]~feeder (
// Equation(s):
// \regs[12][25]~feeder_combout  = \reg_wdata_i[25]~input_o 

	.dataa(gnd),
	.datab(!\reg_wdata_i[25]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][25]~feeder .extended_lut = "off";
defparam \regs[12][25]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[12][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N7
dffeas \regs[12][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][25] .is_wysiwyg = "true";
defparam \regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \reg1_rdata_o~282 (
// Equation(s):
// \reg1_rdata_o~282_combout  = ( \regs[14][25]~q  & ( \regs[12][25]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][25]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][25]~q ))) ) ) ) # ( !\regs[14][25]~q  & ( 
// \regs[12][25]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[13][25]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][25]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[14][25]~q  & ( !\regs[12][25]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[13][25]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[15][25]~q ))) ) ) ) # ( !\regs[14][25]~q  & ( !\regs[12][25]~q  & ( (\reg1_raddr_i[0]~input_o  & 
// ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][25]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][25]~q )))) ) ) )

	.dataa(!\regs[15][25]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[13][25]~q ),
	.datae(!\regs[14][25]~q ),
	.dataf(!\regs[12][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~282 .extended_lut = "off";
defparam \reg1_rdata_o~282 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg1_rdata_o~282 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N22
dffeas \regs[3][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][25] .is_wysiwyg = "true";
defparam \regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N4
dffeas \regs[1][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][25] .is_wysiwyg = "true";
defparam \regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N35
dffeas \regs[2][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][25] .is_wysiwyg = "true";
defparam \regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N3
cyclonev_lcell_comb \reg1_rdata_o~279 (
// Equation(s):
// \reg1_rdata_o~279_combout  = ( \regs[2][25]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][25]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][25]~q )))) ) ) # ( 
// !\regs[2][25]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][25]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][25]~q )))) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[3][25]~q ),
	.datad(!\regs[1][25]~q ),
	.datae(gnd),
	.dataf(!\regs[2][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~279 .extended_lut = "off";
defparam \reg1_rdata_o~279 .lut_mask = 64'h0145014523672367;
defparam \reg1_rdata_o~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N3
cyclonev_lcell_comb \regs[4][25]~feeder (
// Equation(s):
// \regs[4][25]~feeder_combout  = ( \reg_wdata_i[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][25]~feeder .extended_lut = "off";
defparam \regs[4][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N4
dffeas \regs[4][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][25] .is_wysiwyg = "true";
defparam \regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N17
dffeas \regs[5][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N8
dffeas \regs[6][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N44
dffeas \regs[7][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][25] .is_wysiwyg = "true";
defparam \regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N6
cyclonev_lcell_comb \reg1_rdata_o~280 (
// Equation(s):
// \reg1_rdata_o~280_combout  = ( \regs[6][25]~q  & ( \regs[7][25]~q  & ( ((!\reg1_raddr_i[0]~input_o  & (\regs[4][25]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][25]~q )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[6][25]~q  & ( \regs[7][25]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[4][25]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][25]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[6][25]~q  & ( !\regs[7][25]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[4][25]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][25]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[6][25]~q  & ( !\regs[7][25]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[4][25]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][25]~q ))))) ) ) )

	.dataa(!\regs[4][25]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[5][25]~q ),
	.datae(!\regs[6][25]~q ),
	.dataf(!\regs[7][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~280 .extended_lut = "off";
defparam \reg1_rdata_o~280 .lut_mask = 64'h404C707C434F737F;
defparam \reg1_rdata_o~280 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N20
dffeas \regs[11][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][25] .is_wysiwyg = "true";
defparam \regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N20
dffeas \regs[8][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N44
dffeas \regs[10][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25] .is_wysiwyg = "true";
defparam \regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N21
cyclonev_lcell_comb \regs[9][25]~feeder (
// Equation(s):
// \regs[9][25]~feeder_combout  = ( \reg_wdata_i[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][25]~feeder .extended_lut = "off";
defparam \regs[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N23
dffeas \regs[9][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][25] .is_wysiwyg = "true";
defparam \regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N42
cyclonev_lcell_comb \reg1_rdata_o~281 (
// Equation(s):
// \reg1_rdata_o~281_combout  = ( \regs[10][25]~q  & ( \regs[9][25]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[8][25]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[11][25]~q ))) ) ) ) # ( 
// !\regs[10][25]~q  & ( \regs[9][25]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\regs[8][25]~q ) # (\reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][25]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[10][25]~q  & ( !\regs[9][25]~q  & 
// ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o  & \regs[8][25]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[11][25]~q ))) ) ) ) # ( !\regs[10][25]~q  & ( !\regs[9][25]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((!\reg1_raddr_i[0]~input_o  & \regs[8][25]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][25]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\regs[11][25]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[8][25]~q ),
	.datae(!\regs[10][25]~q ),
	.dataf(!\regs[9][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~281 .extended_lut = "off";
defparam \reg1_rdata_o~281 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg1_rdata_o~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N0
cyclonev_lcell_comb \reg1_rdata_o~283 (
// Equation(s):
// \reg1_rdata_o~283_combout  = ( \reg1_rdata_o~280_combout  & ( \reg1_rdata_o~281_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\reg1_rdata_o~279_combout )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # 
// (\reg1_rdata_o~282_combout ))) ) ) ) # ( !\reg1_rdata_o~280_combout  & ( \reg1_rdata_o~281_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\reg1_rdata_o~279_combout )))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~282_combout 
//  & ((\reg1_raddr_i[3]~input_o )))) ) ) ) # ( \reg1_rdata_o~280_combout  & ( !\reg1_rdata_o~281_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_rdata_o~279_combout  & !\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & 
// (((!\reg1_raddr_i[3]~input_o )) # (\reg1_rdata_o~282_combout ))) ) ) ) # ( !\reg1_rdata_o~280_combout  & ( !\reg1_rdata_o~281_combout  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_rdata_o~279_combout  & !\reg1_raddr_i[3]~input_o )))) # 
// (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~282_combout  & ((\reg1_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\reg1_rdata_o~282_combout ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_rdata_o~279_combout ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\reg1_rdata_o~280_combout ),
	.dataf(!\reg1_rdata_o~281_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~283 .extended_lut = "off";
defparam \reg1_rdata_o~283 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \reg1_rdata_o~283 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N38
dffeas \regs[19][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][25] .is_wysiwyg = "true";
defparam \regs[19][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N33
cyclonev_lcell_comb \regs[23][25]~feeder (
// Equation(s):
// \regs[23][25]~feeder_combout  = ( \reg_wdata_i[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][25]~feeder .extended_lut = "off";
defparam \regs[23][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[23][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N34
dffeas \regs[23][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][25] .is_wysiwyg = "true";
defparam \regs[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N25
dffeas \regs[31][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][25] .is_wysiwyg = "true";
defparam \regs[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y3_N8
dffeas \regs[27][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][25] .is_wysiwyg = "true";
defparam \regs[27][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \reg1_rdata_o~287 (
// Equation(s):
// \reg1_rdata_o~287_combout  = ( \regs[27][25]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[23][25]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][25]~q ))) ) ) ) # ( !\regs[27][25]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[23][25]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][25]~q ))) ) ) ) # ( \regs[27][25]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\reg1_raddr_i[3]~input_o ) # (\regs[19][25]~q ) ) ) ) # ( !\regs[27][25]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (\regs[19][25]~q  & !\reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\regs[19][25]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[23][25]~q ),
	.datad(!\regs[31][25]~q ),
	.datae(!\regs[27][25]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~287 .extended_lut = "off";
defparam \reg1_rdata_o~287 .lut_mask = 64'h444477770C3F0C3F;
defparam \reg1_rdata_o~287 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N1
dffeas \regs[17][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][25] .is_wysiwyg = "true";
defparam \regs[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N14
dffeas \regs[29][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][25] .is_wysiwyg = "true";
defparam \regs[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N8
dffeas \regs[25][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][25] .is_wysiwyg = "true";
defparam \regs[25][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N45
cyclonev_lcell_comb \regs[21][25]~feeder (
// Equation(s):
// \regs[21][25]~feeder_combout  = ( \reg_wdata_i[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][25]~feeder .extended_lut = "off";
defparam \regs[21][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N47
dffeas \regs[21][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][25] .is_wysiwyg = "true";
defparam \regs[21][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N6
cyclonev_lcell_comb \reg1_rdata_o~285 (
// Equation(s):
// \reg1_rdata_o~285_combout  = ( \regs[25][25]~q  & ( \regs[21][25]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[17][25]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[29][25]~q )))) ) ) ) # ( 
// !\regs[25][25]~q  & ( \regs[21][25]~q  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[17][25]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o ) # (\regs[29][25]~q )))) ) ) ) # ( \regs[25][25]~q  & ( 
// !\regs[21][25]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )) # (\regs[17][25]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[29][25]~q )))) ) ) ) # ( !\regs[25][25]~q  & ( !\regs[21][25]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (\regs[17][25]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o  & \regs[29][25]~q )))) ) ) )

	.dataa(!\regs[17][25]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[29][25]~q ),
	.datae(!\regs[25][25]~q ),
	.dataf(!\regs[21][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~285 .extended_lut = "off";
defparam \reg1_rdata_o~285 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg1_rdata_o~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N24
cyclonev_lcell_comb \regs[16][25]~feeder (
// Equation(s):
// \regs[16][25]~feeder_combout  = ( \reg_wdata_i[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][25]~feeder .extended_lut = "off";
defparam \regs[16][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N26
dffeas \regs[16][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][25] .is_wysiwyg = "true";
defparam \regs[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N38
dffeas \regs[20][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][25] .is_wysiwyg = "true";
defparam \regs[20][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N8
dffeas \regs[28][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][25] .is_wysiwyg = "true";
defparam \regs[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N1
dffeas \regs[24][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][25] .is_wysiwyg = "true";
defparam \regs[24][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N0
cyclonev_lcell_comb \reg1_rdata_o~284 (
// Equation(s):
// \reg1_rdata_o~284_combout  = ( \regs[24][25]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[20][25]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][25]~q ))) ) ) ) # ( !\regs[24][25]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[20][25]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][25]~q ))) ) ) ) # ( \regs[24][25]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\regs[16][25]~q ) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[24][25]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & \regs[16][25]~q ) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\regs[16][25]~q ),
	.datac(!\regs[20][25]~q ),
	.datad(!\regs[28][25]~q ),
	.datae(!\regs[24][25]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~284 .extended_lut = "off";
defparam \reg1_rdata_o~284 .lut_mask = 64'h222277770A5F0A5F;
defparam \reg1_rdata_o~284 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N25
dffeas \regs[30][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][25] .is_wysiwyg = "true";
defparam \regs[30][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N30
cyclonev_lcell_comb \regs[18][25]~feeder (
// Equation(s):
// \regs[18][25]~feeder_combout  = ( \reg_wdata_i[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[18][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[18][25]~feeder .extended_lut = "off";
defparam \regs[18][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[18][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N32
dffeas \regs[18][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[18][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][25] .is_wysiwyg = "true";
defparam \regs[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N50
dffeas \regs[26][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][25] .is_wysiwyg = "true";
defparam \regs[26][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N18
cyclonev_lcell_comb \regs[22][25]~feeder (
// Equation(s):
// \regs[22][25]~feeder_combout  = ( \reg_wdata_i[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][25]~feeder .extended_lut = "off";
defparam \regs[22][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[22][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N19
dffeas \regs[22][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][25] .is_wysiwyg = "true";
defparam \regs[22][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N48
cyclonev_lcell_comb \reg1_rdata_o~286 (
// Equation(s):
// \reg1_rdata_o~286_combout  = ( \regs[26][25]~q  & ( \regs[22][25]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\regs[18][25]~q ) # (\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[30][25]~q ))) ) ) ) # ( 
// !\regs[26][25]~q  & ( \regs[22][25]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o  & \regs[18][25]~q )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[30][25]~q ))) ) ) ) # ( \regs[26][25]~q  & ( 
// !\regs[22][25]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\regs[18][25]~q ) # (\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (\regs[30][25]~q  & (\reg1_raddr_i[3]~input_o ))) ) ) ) # ( !\regs[26][25]~q  & ( !\regs[22][25]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o  & \regs[18][25]~q )))) # (\reg1_raddr_i[2]~input_o  & (\regs[30][25]~q  & (\reg1_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[30][25]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[18][25]~q ),
	.datae(!\regs[26][25]~q ),
	.dataf(!\regs[22][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~286 .extended_lut = "off";
defparam \reg1_rdata_o~286 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \reg1_rdata_o~286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N39
cyclonev_lcell_comb \reg1_rdata_o~288 (
// Equation(s):
// \reg1_rdata_o~288_combout  = ( \reg1_rdata_o~284_combout  & ( \reg1_rdata_o~286_combout  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~285_combout ))) # (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~287_combout ))) ) ) ) 
// # ( !\reg1_rdata_o~284_combout  & ( \reg1_rdata_o~286_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~285_combout )))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\reg1_rdata_o~287_combout )))) 
// ) ) ) # ( \reg1_rdata_o~284_combout  & ( !\reg1_rdata_o~286_combout  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\reg1_rdata_o~285_combout )))) # (\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~287_combout 
// ))) ) ) ) # ( !\reg1_rdata_o~284_combout  & ( !\reg1_rdata_o~286_combout  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~285_combout ))) # (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~287_combout )))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_rdata_o~287_combout ),
	.datad(!\reg1_rdata_o~285_combout ),
	.datae(!\reg1_rdata_o~284_combout ),
	.dataf(!\reg1_rdata_o~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~288 .extended_lut = "off";
defparam \reg1_rdata_o~288 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg1_rdata_o~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N12
cyclonev_lcell_comb \reg1_rdata_o~289 (
// Equation(s):
// \reg1_rdata_o~289_combout  = ( \reg1_rdata_o~1_combout  & ( \reg1_rdata_o~13_combout  & ( (((\reg1_rdata_o~7_combout  & \reg1_rdata_o~283_combout )) # (\reg1_rdata_o~288_combout )) # (\reg_wdata_i[25]~input_o ) ) ) ) # ( !\reg1_rdata_o~1_combout  & ( 
// \reg1_rdata_o~13_combout  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~283_combout )) # (\reg1_rdata_o~288_combout ) ) ) ) # ( \reg1_rdata_o~1_combout  & ( !\reg1_rdata_o~13_combout  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~283_combout )) # 
// (\reg_wdata_i[25]~input_o ) ) ) ) # ( !\reg1_rdata_o~1_combout  & ( !\reg1_rdata_o~13_combout  & ( (\reg1_rdata_o~7_combout  & \reg1_rdata_o~283_combout ) ) ) )

	.dataa(!\reg1_rdata_o~7_combout ),
	.datab(!\reg1_rdata_o~283_combout ),
	.datac(!\reg_wdata_i[25]~input_o ),
	.datad(!\reg1_rdata_o~288_combout ),
	.datae(!\reg1_rdata_o~1_combout ),
	.dataf(!\reg1_rdata_o~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~289 .extended_lut = "off";
defparam \reg1_rdata_o~289 .lut_mask = 64'h11111F1F11FF1FFF;
defparam \reg1_rdata_o~289 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \reg_wdata_i[26]~input (
	.i(reg_wdata_i[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[26]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[26]~input .bus_hold = "false";
defparam \reg_wdata_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y5_N5
dffeas \regs[16][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][26] .is_wysiwyg = "true";
defparam \regs[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N43
dffeas \regs[28][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][26] .is_wysiwyg = "true";
defparam \regs[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N8
dffeas \regs[24][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][26] .is_wysiwyg = "true";
defparam \regs[24][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N6
cyclonev_lcell_comb \regs[20][26]~feeder (
// Equation(s):
// \regs[20][26]~feeder_combout  = ( \reg_wdata_i[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][26]~feeder .extended_lut = "off";
defparam \regs[20][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[20][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N7
dffeas \regs[20][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][26] .is_wysiwyg = "true";
defparam \regs[20][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N6
cyclonev_lcell_comb \reg1_rdata_o~295 (
// Equation(s):
// \reg1_rdata_o~295_combout  = ( \regs[24][26]~q  & ( \regs[20][26]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[16][26]~q ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[28][26]~q )))) ) ) ) # ( 
// !\regs[24][26]~q  & ( \regs[20][26]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # (\regs[16][26]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[28][26]~q )))) ) ) ) # ( \regs[24][26]~q  & ( 
// !\regs[20][26]~q  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[16][26]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[28][26]~q )))) ) ) ) # ( !\regs[24][26]~q  & ( !\regs[20][26]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[16][26]~q  & (!\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[28][26]~q )))) ) ) )

	.dataa(!\regs[16][26]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[28][26]~q ),
	.datae(!\regs[24][26]~q ),
	.dataf(!\regs[20][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~295 .extended_lut = "off";
defparam \reg1_rdata_o~295 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~295 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N50
dffeas \regs[31][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][26] .is_wysiwyg = "true";
defparam \regs[31][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N45
cyclonev_lcell_comb \regs[23][26]~feeder (
// Equation(s):
// \regs[23][26]~feeder_combout  = ( \reg_wdata_i[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][26]~feeder .extended_lut = "off";
defparam \regs[23][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[23][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N47
dffeas \regs[23][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][26] .is_wysiwyg = "true";
defparam \regs[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N44
dffeas \regs[19][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][26] .is_wysiwyg = "true";
defparam \regs[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N26
dffeas \regs[27][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][26] .is_wysiwyg = "true";
defparam \regs[27][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N24
cyclonev_lcell_comb \reg1_rdata_o~298 (
// Equation(s):
// \reg1_rdata_o~298_combout  = ( \regs[27][26]~q  & ( \reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o ) # (\regs[31][26]~q ) ) ) ) # ( !\regs[27][26]~q  & ( \reg1_raddr_i[3]~input_o  & ( (\regs[31][26]~q  & \reg1_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[27][26]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & ((\regs[19][26]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[23][26]~q )) ) ) ) # ( !\regs[27][26]~q  & ( !\reg1_raddr_i[3]~input_o  & ( (!\reg1_raddr_i[2]~input_o  & 
// ((\regs[19][26]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[23][26]~q )) ) ) )

	.dataa(!\regs[31][26]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[23][26]~q ),
	.datad(!\regs[19][26]~q ),
	.datae(!\regs[27][26]~q ),
	.dataf(!\reg1_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~298 .extended_lut = "off";
defparam \reg1_rdata_o~298 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \reg1_rdata_o~298 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N9
cyclonev_lcell_comb \regs[17][26]~feeder (
// Equation(s):
// \regs[17][26]~feeder_combout  = ( \reg_wdata_i[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][26]~feeder .extended_lut = "off";
defparam \regs[17][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N11
dffeas \regs[17][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][26] .is_wysiwyg = "true";
defparam \regs[17][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N45
cyclonev_lcell_comb \regs[21][26]~feeder (
// Equation(s):
// \regs[21][26]~feeder_combout  = ( \reg_wdata_i[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[21][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[21][26]~feeder .extended_lut = "off";
defparam \regs[21][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[21][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N46
dffeas \regs[21][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[21][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][26] .is_wysiwyg = "true";
defparam \regs[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N50
dffeas \regs[25][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][26] .is_wysiwyg = "true";
defparam \regs[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N25
dffeas \regs[29][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][26] .is_wysiwyg = "true";
defparam \regs[29][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \reg1_rdata_o~296 (
// Equation(s):
// \reg1_rdata_o~296_combout  = ( \regs[25][26]~q  & ( \regs[29][26]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[17][26]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][26]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[25][26]~q  & ( \regs[29][26]~q 
//  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[17][26]~q  & ((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[21][26]~q )))) ) ) ) # ( \regs[25][26]~q  & ( !\regs[29][26]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (((\reg1_raddr_i[3]~input_o )) # (\regs[17][26]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\regs[21][26]~q  & !\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[25][26]~q  & ( !\regs[29][26]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// (\regs[17][26]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][26]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[17][26]~q ),
	.datac(!\regs[21][26]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[25][26]~q ),
	.dataf(!\regs[29][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~296 .extended_lut = "off";
defparam \reg1_rdata_o~296 .lut_mask = 64'h270027AA275527FF;
defparam \reg1_rdata_o~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N18
cyclonev_lcell_comb \regs[18][26]~feeder (
// Equation(s):
// \regs[18][26]~feeder_combout  = ( \reg_wdata_i[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[18][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[18][26]~feeder .extended_lut = "off";
defparam \regs[18][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[18][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N20
dffeas \regs[18][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[18][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][26] .is_wysiwyg = "true";
defparam \regs[18][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N0
cyclonev_lcell_comb \regs[22][26]~feeder (
// Equation(s):
// \regs[22][26]~feeder_combout  = ( \reg_wdata_i[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][26]~feeder .extended_lut = "off";
defparam \regs[22][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[22][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N2
dffeas \regs[22][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][26] .is_wysiwyg = "true";
defparam \regs[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N50
dffeas \regs[26][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][26] .is_wysiwyg = "true";
defparam \regs[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N26
dffeas \regs[30][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][26] .is_wysiwyg = "true";
defparam \regs[30][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N48
cyclonev_lcell_comb \reg1_rdata_o~297 (
// Equation(s):
// \reg1_rdata_o~297_combout  = ( \regs[26][26]~q  & ( \regs[30][26]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[18][26]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][26]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[26][26]~q  & ( \regs[30][26]~q 
//  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[18][26]~q  & ((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[22][26]~q )))) ) ) ) # ( \regs[26][26]~q  & ( !\regs[30][26]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (((\reg1_raddr_i[3]~input_o )) # (\regs[18][26]~q ))) # (\reg1_raddr_i[2]~input_o  & (((\regs[22][26]~q  & !\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[26][26]~q  & ( !\regs[30][26]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// (\regs[18][26]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][26]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[18][26]~q ),
	.datac(!\regs[22][26]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[26][26]~q ),
	.dataf(!\regs[30][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~297 .extended_lut = "off";
defparam \reg1_rdata_o~297 .lut_mask = 64'h270027AA275527FF;
defparam \reg1_rdata_o~297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N33
cyclonev_lcell_comb \reg1_rdata_o~299 (
// Equation(s):
// \reg1_rdata_o~299_combout  = ( \reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~297_combout  & ( (!\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~296_combout ))) # (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~298_combout )) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( 
// \reg1_rdata_o~297_combout  & ( (\reg1_raddr_i[1]~input_o ) # (\reg1_rdata_o~295_combout ) ) ) ) # ( \reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~297_combout  & ( (!\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~296_combout ))) # (\reg1_raddr_i[1]~input_o  & 
// (\reg1_rdata_o~298_combout )) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~297_combout  & ( (\reg1_rdata_o~295_combout  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~295_combout ),
	.datab(!\reg1_rdata_o~298_combout ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\reg1_rdata_o~296_combout ),
	.datae(!\reg1_raddr_i[0]~input_o ),
	.dataf(!\reg1_rdata_o~297_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~299 .extended_lut = "off";
defparam \reg1_rdata_o~299 .lut_mask = 64'h505003F35F5F03F3;
defparam \reg1_rdata_o~299 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N31
dffeas \regs[3][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][26] .is_wysiwyg = "true";
defparam \regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N53
dffeas \regs[2][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][26] .is_wysiwyg = "true";
defparam \regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N5
dffeas \regs[1][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][26] .is_wysiwyg = "true";
defparam \regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N3
cyclonev_lcell_comb \reg1_rdata_o~290 (
// Equation(s):
// \reg1_rdata_o~290_combout  = ( \regs[1][26]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((\regs[2][26]~q  & \reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )) # (\regs[3][26]~q ))) ) ) # ( !\regs[1][26]~q  & ( 
// (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[2][26]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[3][26]~q )))) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\regs[3][26]~q ),
	.datac(!\regs[2][26]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[1][26]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~290 .extended_lut = "off";
defparam \reg1_rdata_o~290 .lut_mask = 64'h001B551B001B551B;
defparam \reg1_rdata_o~290 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N55
dffeas \regs[9][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][26] .is_wysiwyg = "true";
defparam \regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N25
dffeas \regs[8][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N2
dffeas \regs[10][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][26] .is_wysiwyg = "true";
defparam \regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N8
dffeas \regs[11][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][26] .is_wysiwyg = "true";
defparam \regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N0
cyclonev_lcell_comb \reg1_rdata_o~292 (
// Equation(s):
// \reg1_rdata_o~292_combout  = ( \regs[10][26]~q  & ( \regs[11][26]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][26]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][26]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][26]~q  & ( \regs[11][26]~q  
// & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][26]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][26]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[10][26]~q  & ( !\regs[11][26]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][26]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][26]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[10][26]~q  & ( !\regs[11][26]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][26]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][26]~q )))) ) ) )

	.dataa(!\regs[9][26]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[8][26]~q ),
	.datae(!\regs[10][26]~q ),
	.dataf(!\regs[11][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~292 .extended_lut = "off";
defparam \reg1_rdata_o~292 .lut_mask = 64'h04C434F407C737F7;
defparam \reg1_rdata_o~292 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N14
dffeas \regs[7][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][26] .is_wysiwyg = "true";
defparam \regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N2
dffeas \regs[5][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N7
dffeas \regs[6][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N29
dffeas \regs[4][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][26] .is_wysiwyg = "true";
defparam \regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \reg1_rdata_o~291 (
// Equation(s):
// \reg1_rdata_o~291_combout  = ( \regs[6][26]~q  & ( \regs[4][26]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\regs[5][26]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][26]~q ))) ) ) ) # ( !\regs[6][26]~q  & ( \regs[4][26]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[5][26]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][26]~q  & ((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[6][26]~q  & ( !\regs[4][26]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((\regs[5][26]~q  & \reg1_raddr_i[0]~input_o )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[7][26]~q ))) ) ) ) # ( !\regs[6][26]~q  & ( !\regs[4][26]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & 
// ((\regs[5][26]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][26]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[7][26]~q ),
	.datac(!\regs[5][26]~q ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\regs[6][26]~q ),
	.dataf(!\regs[4][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~291 .extended_lut = "off";
defparam \reg1_rdata_o~291 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg1_rdata_o~291 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N2
dffeas \regs[12][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26] .is_wysiwyg = "true";
defparam \regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N55
dffeas \regs[15][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N29
dffeas \regs[13][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N50
dffeas \regs[14][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N48
cyclonev_lcell_comb \reg1_rdata_o~293 (
// Equation(s):
// \reg1_rdata_o~293_combout  = ( \regs[14][26]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & ((\regs[13][26]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][26]~q )) ) ) ) # ( !\regs[14][26]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((\regs[13][26]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][26]~q )) ) ) ) # ( \regs[14][26]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\reg1_raddr_i[1]~input_o ) # (\regs[12][26]~q ) ) ) ) # ( !\regs[14][26]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (\regs[12][26]~q  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\regs[12][26]~q ),
	.datab(!\regs[15][26]~q ),
	.datac(!\regs[13][26]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[14][26]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~293 .extended_lut = "off";
defparam \reg1_rdata_o~293 .lut_mask = 64'h550055FF0F330F33;
defparam \reg1_rdata_o~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \reg1_rdata_o~294 (
// Equation(s):
// \reg1_rdata_o~294_combout  = ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~293_combout  & ( (\reg1_rdata_o~291_combout ) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~293_combout  & ( (!\reg1_raddr_i[3]~input_o  & 
// (\reg1_rdata_o~290_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~292_combout ))) ) ) ) # ( \reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~293_combout  & ( (!\reg1_raddr_i[3]~input_o  & \reg1_rdata_o~291_combout ) ) ) ) # ( 
// !\reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~293_combout  & ( (!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~290_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~292_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~290_combout ),
	.datab(!\reg1_rdata_o~292_combout ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_rdata_o~291_combout ),
	.datae(!\reg1_raddr_i[2]~input_o ),
	.dataf(!\reg1_rdata_o~293_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~294 .extended_lut = "off";
defparam \reg1_rdata_o~294 .lut_mask = 64'h535300F053530FFF;
defparam \reg1_rdata_o~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \reg1_rdata_o~300 (
// Equation(s):
// \reg1_rdata_o~300_combout  = ( \reg_wdata_i[26]~input_o  & ( \reg1_rdata_o~294_combout  & ( (((\reg1_rdata_o~299_combout  & \reg1_rdata_o~13_combout )) # (\reg1_rdata_o~7_combout )) # (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[26]~input_o  & ( 
// \reg1_rdata_o~294_combout  & ( ((\reg1_rdata_o~299_combout  & \reg1_rdata_o~13_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( \reg_wdata_i[26]~input_o  & ( !\reg1_rdata_o~294_combout  & ( ((\reg1_rdata_o~299_combout  & \reg1_rdata_o~13_combout )) # 
// (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[26]~input_o  & ( !\reg1_rdata_o~294_combout  & ( (\reg1_rdata_o~299_combout  & \reg1_rdata_o~13_combout ) ) ) )

	.dataa(!\reg1_rdata_o~299_combout ),
	.datab(!\reg1_rdata_o~13_combout ),
	.datac(!\reg1_rdata_o~1_combout ),
	.datad(!\reg1_rdata_o~7_combout ),
	.datae(!\reg_wdata_i[26]~input_o ),
	.dataf(!\reg1_rdata_o~294_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~300 .extended_lut = "off";
defparam \reg1_rdata_o~300 .lut_mask = 64'h11111F1F11FF1FFF;
defparam \reg1_rdata_o~300 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \reg_wdata_i[27]~input (
	.i(reg_wdata_i[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[27]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[27]~input .bus_hold = "false";
defparam \reg_wdata_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y3_N50
dffeas \regs[23][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][27] .is_wysiwyg = "true";
defparam \regs[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N56
dffeas \regs[31][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][27] .is_wysiwyg = "true";
defparam \regs[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y3_N8
dffeas \regs[27][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][27] .is_wysiwyg = "true";
defparam \regs[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y7_N44
dffeas \regs[19][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][27] .is_wysiwyg = "true";
defparam \regs[19][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N6
cyclonev_lcell_comb \reg1_rdata_o~309 (
// Equation(s):
// \reg1_rdata_o~309_combout  = ( \regs[27][27]~q  & ( \regs[19][27]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[23][27]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][27]~q )))) ) ) ) # ( !\regs[27][27]~q  & ( 
// \regs[19][27]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[23][27]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\regs[31][27]~q  & \reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[27][27]~q  & ( !\regs[19][27]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[23][27]~q  & ((\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[31][27]~q )))) ) ) ) # ( !\regs[27][27]~q  & ( !\regs[19][27]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & (\regs[23][27]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][27]~q ))))) ) ) )

	.dataa(!\regs[23][27]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[31][27]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[27][27]~q ),
	.dataf(!\regs[19][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~309 .extended_lut = "off";
defparam \reg1_rdata_o~309 .lut_mask = 64'h00473347CC47FF47;
defparam \reg1_rdata_o~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N12
cyclonev_lcell_comb \regs[16][27]~feeder (
// Equation(s):
// \regs[16][27]~feeder_combout  = ( \reg_wdata_i[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][27]~feeder .extended_lut = "off";
defparam \regs[16][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N14
dffeas \regs[16][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][27] .is_wysiwyg = "true";
defparam \regs[16][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N5
dffeas \regs[20][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][27] .is_wysiwyg = "true";
defparam \regs[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N55
dffeas \regs[28][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][27] .is_wysiwyg = "true";
defparam \regs[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y6_N50
dffeas \regs[24][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][27] .is_wysiwyg = "true";
defparam \regs[24][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N48
cyclonev_lcell_comb \reg1_rdata_o~306 (
// Equation(s):
// \reg1_rdata_o~306_combout  = ( \regs[24][27]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[20][27]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][27]~q ))) ) ) ) # ( !\regs[24][27]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[20][27]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][27]~q ))) ) ) ) # ( \regs[24][27]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\reg1_raddr_i[3]~input_o ) # (\regs[16][27]~q ) ) ) ) # ( !\regs[24][27]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (\regs[16][27]~q  & !\reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\regs[16][27]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[20][27]~q ),
	.datad(!\regs[28][27]~q ),
	.datae(!\regs[24][27]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~306 .extended_lut = "off";
defparam \reg1_rdata_o~306 .lut_mask = 64'h444477770C3F0C3F;
defparam \reg1_rdata_o~306 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N20
dffeas \regs[29][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][27] .is_wysiwyg = "true";
defparam \regs[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y3_N17
dffeas \regs[17][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][27] .is_wysiwyg = "true";
defparam \regs[17][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N13
dffeas \regs[25][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][27] .is_wysiwyg = "true";
defparam \regs[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N41
dffeas \regs[21][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][27] .is_wysiwyg = "true";
defparam \regs[21][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N12
cyclonev_lcell_comb \reg1_rdata_o~307 (
// Equation(s):
// \reg1_rdata_o~307_combout  = ( \regs[25][27]~q  & ( \regs[21][27]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o ) # (\regs[17][27]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[29][27]~q ))) ) ) ) # ( 
// !\regs[25][27]~q  & ( \regs[21][27]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o ) # (\regs[17][27]~q )))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][27]~q  & ((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[25][27]~q  & ( 
// !\regs[21][27]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[17][27]~q  & !\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[29][27]~q ))) ) ) ) # ( !\regs[25][27]~q  & ( !\regs[21][27]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (((\regs[17][27]~q  & !\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][27]~q  & ((\reg1_raddr_i[2]~input_o )))) ) ) )

	.dataa(!\regs[29][27]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[17][27]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[25][27]~q ),
	.dataf(!\regs[21][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~307 .extended_lut = "off";
defparam \reg1_rdata_o~307 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \reg1_rdata_o~307 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y3_N38
dffeas \regs[18][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][27] .is_wysiwyg = "true";
defparam \regs[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N25
dffeas \regs[30][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][27] .is_wysiwyg = "true";
defparam \regs[30][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N18
cyclonev_lcell_comb \regs[22][27]~feeder (
// Equation(s):
// \regs[22][27]~feeder_combout  = ( \reg_wdata_i[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][27]~feeder .extended_lut = "off";
defparam \regs[22][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[22][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N20
dffeas \regs[22][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][27] .is_wysiwyg = "true";
defparam \regs[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N50
dffeas \regs[26][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][27] .is_wysiwyg = "true";
defparam \regs[26][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N48
cyclonev_lcell_comb \reg1_rdata_o~308 (
// Equation(s):
// \reg1_rdata_o~308_combout  = ( \regs[26][27]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & ((\regs[22][27]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][27]~q )) ) ) ) # ( !\regs[26][27]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & ((\regs[22][27]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][27]~q )) ) ) ) # ( \regs[26][27]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\reg1_raddr_i[3]~input_o ) # (\regs[18][27]~q ) ) ) ) # ( !\regs[26][27]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (\regs[18][27]~q  & !\reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\regs[18][27]~q ),
	.datab(!\regs[30][27]~q ),
	.datac(!\regs[22][27]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[26][27]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~308 .extended_lut = "off";
defparam \reg1_rdata_o~308 .lut_mask = 64'h550055FF0F330F33;
defparam \reg1_rdata_o~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N36
cyclonev_lcell_comb \reg1_rdata_o~310 (
// Equation(s):
// \reg1_rdata_o~310_combout  = ( \reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~308_combout  & ( (!\reg1_raddr_i[0]~input_o ) # (\reg1_rdata_o~309_combout ) ) ) ) # ( !\reg1_raddr_i[1]~input_o  & ( \reg1_rdata_o~308_combout  & ( (!\reg1_raddr_i[0]~input_o  & 
// (\reg1_rdata_o~306_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~307_combout ))) ) ) ) # ( \reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~308_combout  & ( (\reg1_rdata_o~309_combout  & \reg1_raddr_i[0]~input_o ) ) ) ) # ( 
// !\reg1_raddr_i[1]~input_o  & ( !\reg1_rdata_o~308_combout  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~306_combout )) # (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~307_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~309_combout ),
	.datab(!\reg1_rdata_o~306_combout ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_rdata_o~307_combout ),
	.datae(!\reg1_raddr_i[1]~input_o ),
	.dataf(!\reg1_rdata_o~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~310 .extended_lut = "off";
defparam \reg1_rdata_o~310 .lut_mask = 64'h303F0505303FF5F5;
defparam \reg1_rdata_o~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N0
cyclonev_lcell_comb \regs[9][27]~feeder (
// Equation(s):
// \regs[9][27]~feeder_combout  = ( \reg_wdata_i[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][27]~feeder .extended_lut = "off";
defparam \regs[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N2
dffeas \regs[9][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][27] .is_wysiwyg = "true";
defparam \regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N0
cyclonev_lcell_comb \regs[8][27]~feeder (
// Equation(s):
// \regs[8][27]~feeder_combout  = \reg_wdata_i[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][27]~feeder .extended_lut = "off";
defparam \regs[8][27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N2
dffeas \regs[8][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N19
dffeas \regs[10][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][27] .is_wysiwyg = "true";
defparam \regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N26
dffeas \regs[11][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][27] .is_wysiwyg = "true";
defparam \regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N18
cyclonev_lcell_comb \reg1_rdata_o~303 (
// Equation(s):
// \reg1_rdata_o~303_combout  = ( \regs[10][27]~q  & ( \regs[11][27]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][27]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][27]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][27]~q  & ( \regs[11][27]~q  
// & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][27]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][27]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[10][27]~q  & ( !\regs[11][27]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][27]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][27]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[10][27]~q  & ( !\regs[11][27]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & ((\regs[8][27]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[9][27]~q )))) ) ) )

	.dataa(!\regs[9][27]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[8][27]~q ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\regs[10][27]~q ),
	.dataf(!\regs[11][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~303 .extended_lut = "off";
defparam \reg1_rdata_o~303 .lut_mask = 64'h0C443F440C773F77;
defparam \reg1_rdata_o~303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N38
dffeas \regs[4][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][27] .is_wysiwyg = "true";
defparam \regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N56
dffeas \regs[7][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][27] .is_wysiwyg = "true";
defparam \regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N48
cyclonev_lcell_comb \regs[5][27]~feeder (
// Equation(s):
// \regs[5][27]~feeder_combout  = \reg_wdata_i[27]~input_o 

	.dataa(gnd),
	.datab(!\reg_wdata_i[27]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][27]~feeder .extended_lut = "off";
defparam \regs[5][27]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[5][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N49
dffeas \regs[5][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N19
dffeas \regs[6][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N18
cyclonev_lcell_comb \reg1_rdata_o~302 (
// Equation(s):
// \reg1_rdata_o~302_combout  = ( \regs[6][27]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & ((\regs[5][27]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][27]~q )) ) ) ) # ( !\regs[6][27]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((\regs[5][27]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[7][27]~q )) ) ) ) # ( \regs[6][27]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\regs[4][27]~q ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[6][27]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & \regs[4][27]~q ) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[4][27]~q ),
	.datac(!\regs[7][27]~q ),
	.datad(!\regs[5][27]~q ),
	.datae(!\regs[6][27]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~302 .extended_lut = "off";
defparam \reg1_rdata_o~302 .lut_mask = 64'h2222777705AF05AF;
defparam \reg1_rdata_o~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N45
cyclonev_lcell_comb \regs[13][27]~feeder (
// Equation(s):
// \regs[13][27]~feeder_combout  = ( \reg_wdata_i[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][27]~feeder .extended_lut = "off";
defparam \regs[13][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N47
dffeas \regs[13][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N56
dffeas \regs[15][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N14
dffeas \regs[12][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][27] .is_wysiwyg = "true";
defparam \regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y5_N20
dffeas \regs[14][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N18
cyclonev_lcell_comb \reg1_rdata_o~304 (
// Equation(s):
// \reg1_rdata_o~304_combout  = ( \regs[14][27]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[13][27]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][27]~q ))) ) ) ) # ( !\regs[14][27]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[13][27]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[15][27]~q ))) ) ) ) # ( \regs[14][27]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\regs[12][27]~q ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][27]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & \regs[12][27]~q ) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[13][27]~q ),
	.datac(!\regs[15][27]~q ),
	.datad(!\regs[12][27]~q ),
	.datae(!\regs[14][27]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~304 .extended_lut = "off";
defparam \reg1_rdata_o~304 .lut_mask = 64'h00AA55FF27272727;
defparam \reg1_rdata_o~304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N29
dffeas \regs[2][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][27] .is_wysiwyg = "true";
defparam \regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N56
dffeas \regs[1][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][27] .is_wysiwyg = "true";
defparam \regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y5_N32
dffeas \regs[3][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][27] .is_wysiwyg = "true";
defparam \regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N54
cyclonev_lcell_comb \reg1_rdata_o~301 (
// Equation(s):
// \reg1_rdata_o~301_combout  = ( \regs[3][27]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][27]~q )))) # (\reg1_raddr_i[1]~input_o  & (((\regs[2][27]~q )) # (\reg1_raddr_i[0]~input_o ))) ) ) # ( !\regs[3][27]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\regs[1][27]~q )))) # (\reg1_raddr_i[1]~input_o  & (!\reg1_raddr_i[0]~input_o  & (\regs[2][27]~q ))) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[2][27]~q ),
	.datad(!\regs[1][27]~q ),
	.datae(gnd),
	.dataf(!\regs[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~301 .extended_lut = "off";
defparam \reg1_rdata_o~301 .lut_mask = 64'h0426042615371537;
defparam \reg1_rdata_o~301 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N30
cyclonev_lcell_comb \reg1_rdata_o~305 (
// Equation(s):
// \reg1_rdata_o~305_combout  = ( \reg1_rdata_o~304_combout  & ( \reg1_rdata_o~301_combout  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\reg1_rdata_o~302_combout )))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )) # 
// (\reg1_rdata_o~303_combout ))) ) ) ) # ( !\reg1_rdata_o~304_combout  & ( \reg1_rdata_o~301_combout  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\reg1_rdata_o~302_combout )))) # (\reg1_raddr_i[3]~input_o  & 
// (\reg1_rdata_o~303_combout  & ((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \reg1_rdata_o~304_combout  & ( !\reg1_rdata_o~301_combout  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_rdata_o~302_combout  & \reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o 
//  & (((\reg1_raddr_i[2]~input_o )) # (\reg1_rdata_o~303_combout ))) ) ) ) # ( !\reg1_rdata_o~304_combout  & ( !\reg1_rdata_o~301_combout  & ( (!\reg1_raddr_i[3]~input_o  & (((\reg1_rdata_o~302_combout  & \reg1_raddr_i[2]~input_o )))) # 
// (\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~303_combout  & ((!\reg1_raddr_i[2]~input_o )))) ) ) )

	.dataa(!\reg1_rdata_o~303_combout ),
	.datab(!\reg1_rdata_o~302_combout ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\reg1_rdata_o~304_combout ),
	.dataf(!\reg1_rdata_o~301_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~305 .extended_lut = "off";
defparam \reg1_rdata_o~305 .lut_mask = 64'h0530053FF530F53F;
defparam \reg1_rdata_o~305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N54
cyclonev_lcell_comb \reg1_rdata_o~311 (
// Equation(s):
// \reg1_rdata_o~311_combout  = ( \reg_wdata_i[27]~input_o  & ( \reg1_rdata_o~305_combout  & ( (((\reg1_rdata_o~310_combout  & \reg1_rdata_o~13_combout )) # (\reg1_rdata_o~1_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( !\reg_wdata_i[27]~input_o  & ( 
// \reg1_rdata_o~305_combout  & ( ((\reg1_rdata_o~310_combout  & \reg1_rdata_o~13_combout )) # (\reg1_rdata_o~7_combout ) ) ) ) # ( \reg_wdata_i[27]~input_o  & ( !\reg1_rdata_o~305_combout  & ( ((\reg1_rdata_o~310_combout  & \reg1_rdata_o~13_combout )) # 
// (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[27]~input_o  & ( !\reg1_rdata_o~305_combout  & ( (\reg1_rdata_o~310_combout  & \reg1_rdata_o~13_combout ) ) ) )

	.dataa(!\reg1_rdata_o~310_combout ),
	.datab(!\reg1_rdata_o~13_combout ),
	.datac(!\reg1_rdata_o~7_combout ),
	.datad(!\reg1_rdata_o~1_combout ),
	.datae(!\reg_wdata_i[27]~input_o ),
	.dataf(!\reg1_rdata_o~305_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~311 .extended_lut = "off";
defparam \reg1_rdata_o~311 .lut_mask = 64'h111111FF1F1F1FFF;
defparam \reg1_rdata_o~311 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \reg_wdata_i[28]~input (
	.i(reg_wdata_i[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[28]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[28]~input .bus_hold = "false";
defparam \reg_wdata_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y1_N26
dffeas \regs[3][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][28] .is_wysiwyg = "true";
defparam \regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y1_N52
dffeas \regs[1][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][28] .is_wysiwyg = "true";
defparam \regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y1_N17
dffeas \regs[2][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28] .is_wysiwyg = "true";
defparam \regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N51
cyclonev_lcell_comb \reg1_rdata_o~312 (
// Equation(s):
// \reg1_rdata_o~312_combout  = ( \regs[1][28]~q  & ( \regs[2][28]~q  & ( (!\reg1_raddr_i[1]~input_o  & ((\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # (\regs[3][28]~q ))) ) ) ) # ( !\regs[1][28]~q  & ( 
// \regs[2][28]~q  & ( (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # (\regs[3][28]~q ))) ) ) ) # ( \regs[1][28]~q  & ( !\regs[2][28]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ) # (\regs[3][28]~q ))) ) ) ) # ( 
// !\regs[1][28]~q  & ( !\regs[2][28]~q  & ( (\regs[3][28]~q  & (\reg1_raddr_i[1]~input_o  & \reg1_raddr_i[0]~input_o )) ) ) )

	.dataa(!\regs[3][28]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(gnd),
	.datae(!\regs[1][28]~q ),
	.dataf(!\regs[2][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~312 .extended_lut = "off";
defparam \reg1_rdata_o~312 .lut_mask = 64'h01010D0D31313D3D;
defparam \reg1_rdata_o~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N16
dffeas \regs[8][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N58
dffeas \regs[9][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][28] .is_wysiwyg = "true";
defparam \regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N32
dffeas \regs[11][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][28] .is_wysiwyg = "true";
defparam \regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N25
dffeas \regs[10][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][28] .is_wysiwyg = "true";
defparam \regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N24
cyclonev_lcell_comb \reg1_rdata_o~314 (
// Equation(s):
// \reg1_rdata_o~314_combout  = ( \regs[10][28]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[9][28]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[11][28]~q ))) ) ) ) # ( !\regs[10][28]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[9][28]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[11][28]~q ))) ) ) ) # ( \regs[10][28]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\reg1_raddr_i[1]~input_o ) # (\regs[8][28]~q ) ) ) ) # ( !\regs[10][28]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (\regs[8][28]~q  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\regs[8][28]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[9][28]~q ),
	.datad(!\regs[11][28]~q ),
	.datae(!\regs[10][28]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~314 .extended_lut = "off";
defparam \reg1_rdata_o~314 .lut_mask = 64'h444477770C3F0C3F;
defparam \reg1_rdata_o~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N6
cyclonev_lcell_comb \regs[4][28]~feeder (
// Equation(s):
// \regs[4][28]~feeder_combout  = ( \reg_wdata_i[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][28]~feeder .extended_lut = "off";
defparam \regs[4][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y2_N8
dffeas \regs[4][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][28] .is_wysiwyg = "true";
defparam \regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N12
cyclonev_lcell_comb \regs[5][28]~feeder (
// Equation(s):
// \regs[5][28]~feeder_combout  = ( \reg_wdata_i[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][28]~feeder .extended_lut = "off";
defparam \regs[5][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y1_N14
dffeas \regs[5][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N20
dffeas \regs[6][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N26
dffeas \regs[7][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28] .is_wysiwyg = "true";
defparam \regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N18
cyclonev_lcell_comb \reg1_rdata_o~313 (
// Equation(s):
// \reg1_rdata_o~313_combout  = ( \regs[6][28]~q  & ( \regs[7][28]~q  & ( ((!\reg1_raddr_i[0]~input_o  & (\regs[4][28]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][28]~q )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[6][28]~q  & ( \regs[7][28]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[4][28]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][28]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[6][28]~q  & ( !\regs[7][28]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[4][28]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][28]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[6][28]~q  & ( !\regs[7][28]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[4][28]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][28]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\regs[4][28]~q ),
	.datac(!\regs[5][28]~q ),
	.datad(!\reg1_raddr_i[0]~input_o ),
	.datae(!\regs[6][28]~q ),
	.dataf(!\regs[7][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~313 .extended_lut = "off";
defparam \reg1_rdata_o~313 .lut_mask = 64'h220A770A225F775F;
defparam \reg1_rdata_o~313 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N25
dffeas \regs[15][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N31
dffeas \regs[13][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N49
dffeas \regs[14][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N17
dffeas \regs[12][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28] .is_wysiwyg = "true";
defparam \regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \reg1_rdata_o~315 (
// Equation(s):
// \reg1_rdata_o~315_combout  = ( \regs[14][28]~q  & ( \regs[12][28]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][28]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][28]~q ))) ) ) ) # ( !\regs[14][28]~q  & ( 
// \regs[12][28]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][28]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][28]~q )))) ) ) ) # ( \regs[14][28]~q  & ( 
// !\regs[12][28]~q  & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][28]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][28]~q )))) ) ) ) # ( !\regs[14][28]~q  & ( 
// !\regs[12][28]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[13][28]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[15][28]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\regs[15][28]~q ),
	.datac(!\regs[13][28]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[14][28]~q ),
	.dataf(!\regs[12][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~315 .extended_lut = "off";
defparam \reg1_rdata_o~315 .lut_mask = 64'h051105BBAF11AFBB;
defparam \reg1_rdata_o~315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \reg1_rdata_o~316 (
// Equation(s):
// \reg1_rdata_o~316_combout  = ( \reg1_rdata_o~313_combout  & ( \reg1_rdata_o~315_combout  & ( ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~312_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~314_combout )))) # (\reg1_raddr_i[2]~input_o ) ) ) ) # 
// ( !\reg1_rdata_o~313_combout  & ( \reg1_rdata_o~315_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~312_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~314_combout ))))) # (\reg1_raddr_i[2]~input_o  & 
// (((\reg1_raddr_i[3]~input_o )))) ) ) ) # ( \reg1_rdata_o~313_combout  & ( !\reg1_rdata_o~315_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~312_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~314_combout 
// ))))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\reg1_rdata_o~313_combout  & ( !\reg1_rdata_o~315_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~312_combout )) # 
// (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~314_combout ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\reg1_rdata_o~312_combout ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_rdata_o~314_combout ),
	.datae(!\reg1_rdata_o~313_combout ),
	.dataf(!\reg1_rdata_o~315_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~316 .extended_lut = "off";
defparam \reg1_rdata_o~316 .lut_mask = 64'h202A707A252F757F;
defparam \reg1_rdata_o~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N56
dffeas \regs[30][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][28] .is_wysiwyg = "true";
defparam \regs[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N14
dffeas \regs[18][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][28] .is_wysiwyg = "true";
defparam \regs[18][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N49
dffeas \regs[26][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][28] .is_wysiwyg = "true";
defparam \regs[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N5
dffeas \regs[22][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][28] .is_wysiwyg = "true";
defparam \regs[22][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \reg1_rdata_o~319 (
// Equation(s):
// \reg1_rdata_o~319_combout  = ( \regs[26][28]~q  & ( \regs[22][28]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[18][28]~q ) # (\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[30][28]~q ))) ) ) ) # ( 
// !\regs[26][28]~q  & ( \regs[22][28]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[18][28]~q ) # (\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][28]~q  & (\reg1_raddr_i[2]~input_o ))) ) ) ) # ( \regs[26][28]~q  & ( !\regs[22][28]~q 
//  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o  & \regs[18][28]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[30][28]~q ))) ) ) ) # ( !\regs[26][28]~q  & ( !\regs[22][28]~q  & ( (!\reg1_raddr_i[3]~input_o  
// & (((!\reg1_raddr_i[2]~input_o  & \regs[18][28]~q )))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][28]~q  & (\reg1_raddr_i[2]~input_o ))) ) ) )

	.dataa(!\regs[30][28]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[18][28]~q ),
	.datae(!\regs[26][28]~q ),
	.dataf(!\regs[22][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~319 .extended_lut = "off";
defparam \reg1_rdata_o~319 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg1_rdata_o~319 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N55
dffeas \regs[29][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][28] .is_wysiwyg = "true";
defparam \regs[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N11
dffeas \regs[21][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][28] .is_wysiwyg = "true";
defparam \regs[21][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N20
dffeas \regs[25][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][28] .is_wysiwyg = "true";
defparam \regs[25][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N54
cyclonev_lcell_comb \regs[17][28]~feeder (
// Equation(s):
// \regs[17][28]~feeder_combout  = ( \reg_wdata_i[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][28]~feeder .extended_lut = "off";
defparam \regs[17][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N56
dffeas \regs[17][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][28] .is_wysiwyg = "true";
defparam \regs[17][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N18
cyclonev_lcell_comb \reg1_rdata_o~318 (
// Equation(s):
// \reg1_rdata_o~318_combout  = ( \regs[25][28]~q  & ( \regs[17][28]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][28]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][28]~q ))) ) ) ) # ( !\regs[25][28]~q  & ( 
// \regs[17][28]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[21][28]~q )))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][28]~q  & (\reg1_raddr_i[2]~input_o ))) ) ) ) # ( \regs[25][28]~q  & ( !\regs[17][28]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[21][28]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[29][28]~q ))) ) ) ) # ( !\regs[25][28]~q  & ( !\regs[17][28]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & ((\regs[21][28]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[29][28]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\regs[29][28]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[21][28]~q ),
	.datae(!\regs[25][28]~q ),
	.dataf(!\regs[17][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~318 .extended_lut = "off";
defparam \reg1_rdata_o~318 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg1_rdata_o~318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N56
dffeas \regs[31][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][28] .is_wysiwyg = "true";
defparam \regs[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N1
dffeas \regs[19][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][28] .is_wysiwyg = "true";
defparam \regs[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N31
dffeas \regs[27][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][28] .is_wysiwyg = "true";
defparam \regs[27][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N39
cyclonev_lcell_comb \regs[23][28]~feeder (
// Equation(s):
// \regs[23][28]~feeder_combout  = ( \reg_wdata_i[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[23][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[23][28]~feeder .extended_lut = "off";
defparam \regs[23][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[23][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N41
dffeas \regs[23][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[23][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][28] .is_wysiwyg = "true";
defparam \regs[23][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \reg1_rdata_o~320 (
// Equation(s):
// \reg1_rdata_o~320_combout  = ( \regs[27][28]~q  & ( \regs[23][28]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[19][28]~q )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[31][28]~q ))) ) ) ) # ( 
// !\regs[27][28]~q  & ( \regs[23][28]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\regs[19][28]~q  & !\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )) # (\regs[31][28]~q ))) ) ) ) # ( \regs[27][28]~q  & ( 
// !\regs[23][28]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o ) # (\regs[19][28]~q )))) # (\reg1_raddr_i[2]~input_o  & (\regs[31][28]~q  & ((\reg1_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[27][28]~q  & ( !\regs[23][28]~q  & ( 
// (!\reg1_raddr_i[2]~input_o  & (((\regs[19][28]~q  & !\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & (\regs[31][28]~q  & ((\reg1_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\regs[31][28]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[19][28]~q ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\regs[27][28]~q ),
	.dataf(!\regs[23][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~320 .extended_lut = "off";
defparam \reg1_rdata_o~320 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg1_rdata_o~320 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N30
cyclonev_lcell_comb \regs[20][28]~feeder (
// Equation(s):
// \regs[20][28]~feeder_combout  = ( \reg_wdata_i[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][28]~feeder .extended_lut = "off";
defparam \regs[20][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[20][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N32
dffeas \regs[20][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][28] .is_wysiwyg = "true";
defparam \regs[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y2_N29
dffeas \regs[16][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][28] .is_wysiwyg = "true";
defparam \regs[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N25
dffeas \regs[28][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][28] .is_wysiwyg = "true";
defparam \regs[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y2_N20
dffeas \regs[24][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][28] .is_wysiwyg = "true";
defparam \regs[24][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N18
cyclonev_lcell_comb \reg1_rdata_o~317 (
// Equation(s):
// \reg1_rdata_o~317_combout  = ( \regs[24][28]~q  & ( \reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & (\regs[20][28]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][28]~q ))) ) ) ) # ( !\regs[24][28]~q  & ( \reg1_raddr_i[2]~input_o  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[20][28]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][28]~q ))) ) ) ) # ( \regs[24][28]~q  & ( !\reg1_raddr_i[2]~input_o  & ( (\regs[16][28]~q ) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[24][28]~q  & ( 
// !\reg1_raddr_i[2]~input_o  & ( (!\reg1_raddr_i[3]~input_o  & \regs[16][28]~q ) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\regs[20][28]~q ),
	.datac(!\regs[16][28]~q ),
	.datad(!\regs[28][28]~q ),
	.datae(!\regs[24][28]~q ),
	.dataf(!\reg1_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~317 .extended_lut = "off";
defparam \reg1_rdata_o~317 .lut_mask = 64'h0A0A5F5F22772277;
defparam \reg1_rdata_o~317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N15
cyclonev_lcell_comb \reg1_rdata_o~321 (
// Equation(s):
// \reg1_rdata_o~321_combout  = ( \reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~317_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~318_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~320_combout ))) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( 
// \reg1_rdata_o~317_combout  & ( (!\reg1_raddr_i[1]~input_o ) # (\reg1_rdata_o~319_combout ) ) ) ) # ( \reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~317_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~318_combout )) # (\reg1_raddr_i[1]~input_o  & 
// ((\reg1_rdata_o~320_combout ))) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~317_combout  & ( (\reg1_rdata_o~319_combout  & \reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~319_combout ),
	.datab(!\reg1_rdata_o~318_combout ),
	.datac(!\reg1_rdata_o~320_combout ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\reg1_raddr_i[0]~input_o ),
	.dataf(!\reg1_rdata_o~317_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~321 .extended_lut = "off";
defparam \reg1_rdata_o~321 .lut_mask = 64'h0055330FFF55330F;
defparam \reg1_rdata_o~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N42
cyclonev_lcell_comb \reg1_rdata_o~322 (
// Equation(s):
// \reg1_rdata_o~322_combout  = ( \reg1_rdata_o~7_combout  & ( \reg1_rdata_o~321_combout  & ( (((\reg1_rdata_o~1_combout  & \reg_wdata_i[28]~input_o )) # (\reg1_rdata_o~316_combout )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( !\reg1_rdata_o~7_combout  & ( 
// \reg1_rdata_o~321_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[28]~input_o )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( \reg1_rdata_o~7_combout  & ( !\reg1_rdata_o~321_combout  & ( ((\reg1_rdata_o~1_combout  & \reg_wdata_i[28]~input_o )) # 
// (\reg1_rdata_o~316_combout ) ) ) ) # ( !\reg1_rdata_o~7_combout  & ( !\reg1_rdata_o~321_combout  & ( (\reg1_rdata_o~1_combout  & \reg_wdata_i[28]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~13_combout ),
	.datab(!\reg1_rdata_o~316_combout ),
	.datac(!\reg1_rdata_o~1_combout ),
	.datad(!\reg_wdata_i[28]~input_o ),
	.datae(!\reg1_rdata_o~7_combout ),
	.dataf(!\reg1_rdata_o~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~322 .extended_lut = "off";
defparam \reg1_rdata_o~322 .lut_mask = 64'h000F333F555F777F;
defparam \reg1_rdata_o~322 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \reg_wdata_i[29]~input (
	.i(reg_wdata_i[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[29]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[29]~input .bus_hold = "false";
defparam \reg_wdata_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X56_Y5_N20
dffeas \regs[23][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][29] .is_wysiwyg = "true";
defparam \regs[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y7_N37
dffeas \regs[31][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][29] .is_wysiwyg = "true";
defparam \regs[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y7_N25
dffeas \regs[27][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][29] .is_wysiwyg = "true";
defparam \regs[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y7_N53
dffeas \regs[19][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][29] .is_wysiwyg = "true";
defparam \regs[19][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N24
cyclonev_lcell_comb \reg1_rdata_o~331 (
// Equation(s):
// \reg1_rdata_o~331_combout  = ( \regs[27][29]~q  & ( \regs[19][29]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[23][29]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][29]~q )))) ) ) ) # ( !\regs[27][29]~q  & ( 
// \regs[19][29]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[23][29]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][29]~q ))))) ) ) ) # ( \regs[27][29]~q  & ( 
// !\regs[19][29]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[23][29]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][29]~q ))))) ) ) ) # ( !\regs[27][29]~q  & ( 
// !\regs[19][29]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[23][29]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[31][29]~q ))))) ) ) )

	.dataa(!\regs[23][29]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[31][29]~q ),
	.datae(!\regs[27][29]~q ),
	.dataf(!\regs[19][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~331 .extended_lut = "off";
defparam \reg1_rdata_o~331 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg1_rdata_o~331 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \regs[17][29]~feeder (
// Equation(s):
// \regs[17][29]~feeder_combout  = \reg_wdata_i[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][29]~feeder .extended_lut = "off";
defparam \regs[17][29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[17][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N2
dffeas \regs[17][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][29] .is_wysiwyg = "true";
defparam \regs[17][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N32
dffeas \regs[21][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][29] .is_wysiwyg = "true";
defparam \regs[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N20
dffeas \regs[25][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][29] .is_wysiwyg = "true";
defparam \regs[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N26
dffeas \regs[29][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][29] .is_wysiwyg = "true";
defparam \regs[29][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N18
cyclonev_lcell_comb \reg1_rdata_o~329 (
// Equation(s):
// \reg1_rdata_o~329_combout  = ( \regs[25][29]~q  & ( \regs[29][29]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[17][29]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][29]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[25][29]~q  & ( \regs[29][29]~q 
//  & ( (!\reg1_raddr_i[2]~input_o  & (\regs[17][29]~q  & (!\reg1_raddr_i[3]~input_o ))) # (\reg1_raddr_i[2]~input_o  & (((\regs[21][29]~q ) # (\reg1_raddr_i[3]~input_o )))) ) ) ) # ( \regs[25][29]~q  & ( !\regs[29][29]~q  & ( (!\reg1_raddr_i[2]~input_o  & 
// (((\reg1_raddr_i[3]~input_o )) # (\regs[17][29]~q ))) # (\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o  & \regs[21][29]~q )))) ) ) ) # ( !\regs[25][29]~q  & ( !\regs[29][29]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & 
// (\regs[17][29]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[21][29]~q ))))) ) ) )

	.dataa(!\regs[17][29]~q ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[21][29]~q ),
	.datae(!\regs[25][29]~q ),
	.dataf(!\regs[29][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~329 .extended_lut = "off";
defparam \reg1_rdata_o~329 .lut_mask = 64'h40704C7C43734F7F;
defparam \reg1_rdata_o~329 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N56
dffeas \regs[28][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][29] .is_wysiwyg = "true";
defparam \regs[28][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N39
cyclonev_lcell_comb \regs[20][29]~feeder (
// Equation(s):
// \regs[20][29]~feeder_combout  = \reg_wdata_i[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][29]~feeder .extended_lut = "off";
defparam \regs[20][29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[20][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N40
dffeas \regs[20][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][29] .is_wysiwyg = "true";
defparam \regs[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N20
dffeas \regs[24][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][29] .is_wysiwyg = "true";
defparam \regs[24][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N27
cyclonev_lcell_comb \regs[16][29]~feeder (
// Equation(s):
// \regs[16][29]~feeder_combout  = ( \reg_wdata_i[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][29]~feeder .extended_lut = "off";
defparam \regs[16][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N29
dffeas \regs[16][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][29] .is_wysiwyg = "true";
defparam \regs[16][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N18
cyclonev_lcell_comb \reg1_rdata_o~328 (
// Equation(s):
// \reg1_rdata_o~328_combout  = ( \regs[24][29]~q  & ( \regs[16][29]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][29]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][29]~q ))) ) ) ) # ( !\regs[24][29]~q  & ( 
// \regs[16][29]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[20][29]~q )))) # (\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & (\regs[28][29]~q ))) ) ) ) # ( \regs[24][29]~q  & ( !\regs[16][29]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & ((\regs[20][29]~q )))) # (\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[28][29]~q )))) ) ) ) # ( !\regs[24][29]~q  & ( !\regs[16][29]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & ((\regs[20][29]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[28][29]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[28][29]~q ),
	.datad(!\regs[20][29]~q ),
	.datae(!\regs[24][29]~q ),
	.dataf(!\regs[16][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~328 .extended_lut = "off";
defparam \reg1_rdata_o~328 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg1_rdata_o~328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N25
dffeas \regs[30][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][29] .is_wysiwyg = "true";
defparam \regs[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N53
dffeas \regs[18][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][29] .is_wysiwyg = "true";
defparam \regs[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N50
dffeas \regs[26][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][29] .is_wysiwyg = "true";
defparam \regs[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N31
dffeas \regs[22][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][29] .is_wysiwyg = "true";
defparam \regs[22][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N48
cyclonev_lcell_comb \reg1_rdata_o~330 (
// Equation(s):
// \reg1_rdata_o~330_combout  = ( \regs[26][29]~q  & ( \regs[22][29]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[18][29]~q ) # (\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[30][29]~q ))) ) ) ) # ( 
// !\regs[26][29]~q  & ( \regs[22][29]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[18][29]~q ) # (\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][29]~q  & (\reg1_raddr_i[2]~input_o ))) ) ) ) # ( \regs[26][29]~q  & ( !\regs[22][29]~q 
//  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o  & \regs[18][29]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[30][29]~q ))) ) ) ) # ( !\regs[26][29]~q  & ( !\regs[22][29]~q  & ( (!\reg1_raddr_i[3]~input_o  
// & (((!\reg1_raddr_i[2]~input_o  & \regs[18][29]~q )))) # (\reg1_raddr_i[3]~input_o  & (\regs[30][29]~q  & (\reg1_raddr_i[2]~input_o ))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\regs[30][29]~q ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[18][29]~q ),
	.datae(!\regs[26][29]~q ),
	.dataf(!\regs[22][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~330 .extended_lut = "off";
defparam \reg1_rdata_o~330 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \reg1_rdata_o~330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N12
cyclonev_lcell_comb \reg1_rdata_o~332 (
// Equation(s):
// \reg1_rdata_o~332_combout  = ( \reg1_raddr_i[0]~input_o  & ( \reg1_rdata_o~330_combout  & ( (!\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~329_combout ))) # (\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~331_combout )) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( 
// \reg1_rdata_o~330_combout  & ( (\reg1_rdata_o~328_combout ) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( \reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~330_combout  & ( (!\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~329_combout ))) # (\reg1_raddr_i[1]~input_o  & 
// (\reg1_rdata_o~331_combout )) ) ) ) # ( !\reg1_raddr_i[0]~input_o  & ( !\reg1_rdata_o~330_combout  & ( (!\reg1_raddr_i[1]~input_o  & \reg1_rdata_o~328_combout ) ) ) )

	.dataa(!\reg1_rdata_o~331_combout ),
	.datab(!\reg1_rdata_o~329_combout ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\reg1_rdata_o~328_combout ),
	.datae(!\reg1_raddr_i[0]~input_o ),
	.dataf(!\reg1_rdata_o~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~332 .extended_lut = "off";
defparam \reg1_rdata_o~332 .lut_mask = 64'h00F035350FFF3535;
defparam \reg1_rdata_o~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N54
cyclonev_lcell_comb \regs[8][29]~feeder (
// Equation(s):
// \regs[8][29]~feeder_combout  = ( \reg_wdata_i[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][29]~feeder .extended_lut = "off";
defparam \regs[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N55
dffeas \regs[8][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N58
dffeas \regs[9][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][29] .is_wysiwyg = "true";
defparam \regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N56
dffeas \regs[10][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][29] .is_wysiwyg = "true";
defparam \regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y6_N32
dffeas \regs[11][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29] .is_wysiwyg = "true";
defparam \regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N54
cyclonev_lcell_comb \reg1_rdata_o~325 (
// Equation(s):
// \reg1_rdata_o~325_combout  = ( \regs[10][29]~q  & ( \regs[11][29]~q  & ( ((!\reg1_raddr_i[0]~input_o  & (\regs[8][29]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[9][29]~q )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[10][29]~q  & ( \regs[11][29]~q  
// & ( (!\reg1_raddr_i[0]~input_o  & (\regs[8][29]~q  & ((!\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o ) # (\regs[9][29]~q )))) ) ) ) # ( \regs[10][29]~q  & ( !\regs[11][29]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (((\reg1_raddr_i[1]~input_o )) # (\regs[8][29]~q ))) # (\reg1_raddr_i[0]~input_o  & (((\regs[9][29]~q  & !\reg1_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[10][29]~q  & ( !\regs[11][29]~q  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & 
// (\regs[8][29]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[9][29]~q ))))) ) ) )

	.dataa(!\regs[8][29]~q ),
	.datab(!\regs[9][29]~q ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[10][29]~q ),
	.dataf(!\regs[11][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~325 .extended_lut = "off";
defparam \reg1_rdata_o~325 .lut_mask = 64'h530053F0530F53FF;
defparam \reg1_rdata_o~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N12
cyclonev_lcell_comb \regs[5][29]~feeder (
// Equation(s):
// \regs[5][29]~feeder_combout  = ( \reg_wdata_i[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][29]~feeder .extended_lut = "off";
defparam \regs[5][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N13
dffeas \regs[5][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[5][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y5_N29
dffeas \regs[4][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][29] .is_wysiwyg = "true";
defparam \regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y5_N8
dffeas \regs[7][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29] .is_wysiwyg = "true";
defparam \regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y5_N2
dffeas \regs[6][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N0
cyclonev_lcell_comb \reg1_rdata_o~324 (
// Equation(s):
// \reg1_rdata_o~324_combout  = ( \regs[6][29]~q  & ( \reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o ) # (\regs[7][29]~q ) ) ) ) # ( !\regs[6][29]~q  & ( \reg1_raddr_i[1]~input_o  & ( (\reg1_raddr_i[0]~input_o  & \regs[7][29]~q ) ) ) ) # ( 
// \regs[6][29]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & ((\regs[4][29]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[5][29]~q )) ) ) ) # ( !\regs[6][29]~q  & ( !\reg1_raddr_i[1]~input_o  & ( (!\reg1_raddr_i[0]~input_o  & 
// ((\regs[4][29]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[5][29]~q )) ) ) )

	.dataa(!\regs[5][29]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[4][29]~q ),
	.datad(!\regs[7][29]~q ),
	.datae(!\regs[6][29]~q ),
	.dataf(!\reg1_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~324 .extended_lut = "off";
defparam \reg1_rdata_o~324 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \reg1_rdata_o~324 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N2
dffeas \regs[12][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][29] .is_wysiwyg = "true";
defparam \regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N25
dffeas \regs[15][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y4_N20
dffeas \regs[14][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N51
cyclonev_lcell_comb \regs[13][29]~feeder (
// Equation(s):
// \regs[13][29]~feeder_combout  = ( \reg_wdata_i[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][29]~feeder .extended_lut = "off";
defparam \regs[13][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N52
dffeas \regs[13][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \reg1_rdata_o~326 (
// Equation(s):
// \reg1_rdata_o~326_combout  = ( \regs[14][29]~q  & ( \regs[13][29]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[12][29]~q ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[15][29]~q )))) ) ) ) # ( 
// !\regs[14][29]~q  & ( \regs[13][29]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[12][29]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[15][29]~q )))) ) ) ) # ( \regs[14][29]~q  & ( 
// !\regs[13][29]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[12][29]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[15][29]~q )))) ) ) ) # ( !\regs[14][29]~q  & ( !\regs[13][29]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[12][29]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[15][29]~q )))) ) ) )

	.dataa(!\regs[12][29]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[15][29]~q ),
	.datae(!\regs[14][29]~q ),
	.dataf(!\regs[13][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~326 .extended_lut = "off";
defparam \reg1_rdata_o~326 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~326 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N29
dffeas \regs[2][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29] .is_wysiwyg = "true";
defparam \regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N56
dffeas \regs[1][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][29] .is_wysiwyg = "true";
defparam \regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N20
dffeas \regs[3][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29] .is_wysiwyg = "true";
defparam \regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N54
cyclonev_lcell_comb \reg1_rdata_o~323 (
// Equation(s):
// \reg1_rdata_o~323_combout  = ( \regs[3][29]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o  & (\regs[2][29]~q ))) # (\reg1_raddr_i[0]~input_o  & (((\regs[1][29]~q )) # (\reg1_raddr_i[1]~input_o ))) ) ) # ( !\regs[3][29]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o  & (\regs[2][29]~q ))) # (\reg1_raddr_i[0]~input_o  & (!\reg1_raddr_i[1]~input_o  & ((\regs[1][29]~q )))) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[2][29]~q ),
	.datad(!\regs[1][29]~q ),
	.datae(gnd),
	.dataf(!\regs[3][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~323 .extended_lut = "off";
defparam \reg1_rdata_o~323 .lut_mask = 64'h0246024613571357;
defparam \reg1_rdata_o~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N30
cyclonev_lcell_comb \reg1_rdata_o~327 (
// Equation(s):
// \reg1_rdata_o~327_combout  = ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~323_combout  & ( (!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~324_combout )) # (\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~326_combout ))) ) ) ) # ( !\reg1_raddr_i[2]~input_o  & ( 
// \reg1_rdata_o~323_combout  & ( (!\reg1_raddr_i[3]~input_o ) # (\reg1_rdata_o~325_combout ) ) ) ) # ( \reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~323_combout  & ( (!\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~324_combout )) # (\reg1_raddr_i[3]~input_o  & 
// ((\reg1_rdata_o~326_combout ))) ) ) ) # ( !\reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~323_combout  & ( (\reg1_rdata_o~325_combout  & \reg1_raddr_i[3]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~325_combout ),
	.datab(!\reg1_rdata_o~324_combout ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\reg1_rdata_o~326_combout ),
	.datae(!\reg1_raddr_i[2]~input_o ),
	.dataf(!\reg1_rdata_o~323_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~327 .extended_lut = "off";
defparam \reg1_rdata_o~327 .lut_mask = 64'h0505303FF5F5303F;
defparam \reg1_rdata_o~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N18
cyclonev_lcell_comb \reg1_rdata_o~333 (
// Equation(s):
// \reg1_rdata_o~333_combout  = ( \reg_wdata_i[29]~input_o  & ( \reg1_rdata_o~1_combout  ) ) # ( !\reg_wdata_i[29]~input_o  & ( \reg1_rdata_o~1_combout  & ( (!\reg1_rdata_o~7_combout  & (\reg1_rdata_o~332_combout  & (\reg1_rdata_o~13_combout ))) # 
// (\reg1_rdata_o~7_combout  & (((\reg1_rdata_o~332_combout  & \reg1_rdata_o~13_combout )) # (\reg1_rdata_o~327_combout ))) ) ) ) # ( \reg_wdata_i[29]~input_o  & ( !\reg1_rdata_o~1_combout  & ( (!\reg1_rdata_o~7_combout  & (\reg1_rdata_o~332_combout  & 
// (\reg1_rdata_o~13_combout ))) # (\reg1_rdata_o~7_combout  & (((\reg1_rdata_o~332_combout  & \reg1_rdata_o~13_combout )) # (\reg1_rdata_o~327_combout ))) ) ) ) # ( !\reg_wdata_i[29]~input_o  & ( !\reg1_rdata_o~1_combout  & ( (!\reg1_rdata_o~7_combout  & 
// (\reg1_rdata_o~332_combout  & (\reg1_rdata_o~13_combout ))) # (\reg1_rdata_o~7_combout  & (((\reg1_rdata_o~332_combout  & \reg1_rdata_o~13_combout )) # (\reg1_rdata_o~327_combout ))) ) ) )

	.dataa(!\reg1_rdata_o~7_combout ),
	.datab(!\reg1_rdata_o~332_combout ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg1_rdata_o~327_combout ),
	.datae(!\reg_wdata_i[29]~input_o ),
	.dataf(!\reg1_rdata_o~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~333 .extended_lut = "off";
defparam \reg1_rdata_o~333 .lut_mask = 64'h035703570357FFFF;
defparam \reg1_rdata_o~333 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \reg_wdata_i[30]~input (
	.i(reg_wdata_i[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[30]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[30]~input .bus_hold = "false";
defparam \reg_wdata_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N0
cyclonev_lcell_comb \regs[13][30]~feeder (
// Equation(s):
// \regs[13][30]~feeder_combout  = ( \reg_wdata_i[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][30]~feeder .extended_lut = "off";
defparam \regs[13][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N1
dffeas \regs[13][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N7
dffeas \regs[12][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][30] .is_wysiwyg = "true";
defparam \regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N49
dffeas \regs[14][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N26
dffeas \regs[15][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N48
cyclonev_lcell_comb \reg1_rdata_o~337 (
// Equation(s):
// \reg1_rdata_o~337_combout  = ( \regs[14][30]~q  & ( \regs[15][30]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[12][30]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][30]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[14][30]~q  & ( \regs[15][30]~q 
//  & ( (!\reg1_raddr_i[0]~input_o  & (((\regs[12][30]~q  & !\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )) # (\regs[13][30]~q ))) ) ) ) # ( \regs[14][30]~q  & ( !\regs[15][30]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (((\reg1_raddr_i[1]~input_o ) # (\regs[12][30]~q )))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][30]~q  & ((!\reg1_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[14][30]~q  & ( !\regs[15][30]~q  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & 
// ((\regs[12][30]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[13][30]~q )))) ) ) )

	.dataa(!\regs[13][30]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\regs[12][30]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[14][30]~q ),
	.dataf(!\regs[15][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~337 .extended_lut = "off";
defparam \reg1_rdata_o~337 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \reg1_rdata_o~337 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N50
dffeas \regs[11][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][30] .is_wysiwyg = "true";
defparam \regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N53
dffeas \regs[9][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30] .is_wysiwyg = "true";
defparam \regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N44
dffeas \regs[10][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][30] .is_wysiwyg = "true";
defparam \regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N23
dffeas \regs[8][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N42
cyclonev_lcell_comb \reg1_rdata_o~336 (
// Equation(s):
// \reg1_rdata_o~336_combout  = ( \regs[10][30]~q  & ( \regs[8][30]~q  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & ((\regs[9][30]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][30]~q ))) ) ) ) # ( !\regs[10][30]~q  & ( \regs[8][30]~q  
// & ( (!\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[9][30]~q )))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][30]~q  & (\reg1_raddr_i[0]~input_o ))) ) ) ) # ( \regs[10][30]~q  & ( !\regs[8][30]~q  & ( (!\reg1_raddr_i[1]~input_o  & 
// (((\reg1_raddr_i[0]~input_o  & \regs[9][30]~q )))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )) # (\regs[11][30]~q ))) ) ) ) # ( !\regs[10][30]~q  & ( !\regs[8][30]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & 
// ((\regs[9][30]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[11][30]~q )))) ) ) )

	.dataa(!\regs[11][30]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[9][30]~q ),
	.datae(!\regs[10][30]~q ),
	.dataf(!\regs[8][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~336 .extended_lut = "off";
defparam \reg1_rdata_o~336 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \reg1_rdata_o~336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y1_N53
dffeas \regs[2][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][30] .is_wysiwyg = "true";
defparam \regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N25
dffeas \regs[1][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][30] .is_wysiwyg = "true";
defparam \regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y1_N32
dffeas \regs[3][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][30] .is_wysiwyg = "true";
defparam \regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N24
cyclonev_lcell_comb \reg1_rdata_o~334 (
// Equation(s):
// \reg1_rdata_o~334_combout  = ( \regs[1][30]~q  & ( \regs[3][30]~q  & ( ((\regs[2][30]~q  & \reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o ) ) ) ) # ( !\regs[1][30]~q  & ( \regs[3][30]~q  & ( (\reg1_raddr_i[1]~input_o  & ((\reg1_raddr_i[0]~input_o 
// ) # (\regs[2][30]~q ))) ) ) ) # ( \regs[1][30]~q  & ( !\regs[3][30]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\regs[2][30]~q  & \reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o ))) ) ) ) # ( !\regs[1][30]~q  & ( 
// !\regs[3][30]~q  & ( (\regs[2][30]~q  & (!\reg1_raddr_i[0]~input_o  & \reg1_raddr_i[1]~input_o )) ) ) )

	.dataa(!\regs[2][30]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(gnd),
	.datae(!\regs[1][30]~q ),
	.dataf(!\regs[3][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~334 .extended_lut = "off";
defparam \reg1_rdata_o~334 .lut_mask = 64'h0404343407073737;
defparam \reg1_rdata_o~334 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N20
dffeas \regs[5][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N9
cyclonev_lcell_comb \regs[4][30]~feeder (
// Equation(s):
// \regs[4][30]~feeder_combout  = ( \reg_wdata_i[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][30]~feeder .extended_lut = "off";
defparam \regs[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N11
dffeas \regs[4][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][30] .is_wysiwyg = "true";
defparam \regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N20
dffeas \regs[6][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y3_N26
dffeas \regs[7][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][30] .is_wysiwyg = "true";
defparam \regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N18
cyclonev_lcell_comb \reg1_rdata_o~335 (
// Equation(s):
// \reg1_rdata_o~335_combout  = ( \regs[6][30]~q  & ( \regs[7][30]~q  & ( ((!\reg1_raddr_i[0]~input_o  & ((\regs[4][30]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[5][30]~q ))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[6][30]~q  & ( \regs[7][30]~q  & ( 
// (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o  & \regs[4][30]~q )))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )) # (\regs[5][30]~q ))) ) ) ) # ( \regs[6][30]~q  & ( !\regs[7][30]~q  & ( (!\reg1_raddr_i[0]~input_o  & 
// (((\regs[4][30]~q ) # (\reg1_raddr_i[1]~input_o )))) # (\reg1_raddr_i[0]~input_o  & (\regs[5][30]~q  & (!\reg1_raddr_i[1]~input_o ))) ) ) ) # ( !\regs[6][30]~q  & ( !\regs[7][30]~q  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & 
// ((\regs[4][30]~q ))) # (\reg1_raddr_i[0]~input_o  & (\regs[5][30]~q )))) ) ) )

	.dataa(!\regs[5][30]~q ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\regs[4][30]~q ),
	.datae(!\regs[6][30]~q ),
	.dataf(!\regs[7][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~335 .extended_lut = "off";
defparam \reg1_rdata_o~335 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \reg1_rdata_o~335 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N36
cyclonev_lcell_comb \reg1_rdata_o~338 (
// Equation(s):
// \reg1_rdata_o~338_combout  = ( \reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~335_combout  & ( (!\reg1_raddr_i[3]~input_o ) # (\reg1_rdata_o~337_combout ) ) ) ) # ( !\reg1_raddr_i[2]~input_o  & ( \reg1_rdata_o~335_combout  & ( (!\reg1_raddr_i[3]~input_o  & 
// ((\reg1_rdata_o~334_combout ))) # (\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~336_combout )) ) ) ) # ( \reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~335_combout  & ( (\reg1_rdata_o~337_combout  & \reg1_raddr_i[3]~input_o ) ) ) ) # ( 
// !\reg1_raddr_i[2]~input_o  & ( !\reg1_rdata_o~335_combout  & ( (!\reg1_raddr_i[3]~input_o  & ((\reg1_rdata_o~334_combout ))) # (\reg1_raddr_i[3]~input_o  & (\reg1_rdata_o~336_combout )) ) ) )

	.dataa(!\reg1_rdata_o~337_combout ),
	.datab(!\reg1_rdata_o~336_combout ),
	.datac(!\reg1_rdata_o~334_combout ),
	.datad(!\reg1_raddr_i[3]~input_o ),
	.datae(!\reg1_raddr_i[2]~input_o ),
	.dataf(!\reg1_rdata_o~335_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~338 .extended_lut = "off";
defparam \reg1_rdata_o~338 .lut_mask = 64'h0F3300550F33FF55;
defparam \reg1_rdata_o~338 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N55
dffeas \regs[21][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][30] .is_wysiwyg = "true";
defparam \regs[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N25
dffeas \regs[29][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][30] .is_wysiwyg = "true";
defparam \regs[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N20
dffeas \regs[25][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][30] .is_wysiwyg = "true";
defparam \regs[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N32
dffeas \regs[17][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][30] .is_wysiwyg = "true";
defparam \regs[17][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N18
cyclonev_lcell_comb \reg1_rdata_o~340 (
// Equation(s):
// \reg1_rdata_o~340_combout  = ( \regs[25][30]~q  & ( \regs[17][30]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[21][30]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][30]~q )))) ) ) ) # ( !\regs[25][30]~q  & ( 
// \regs[17][30]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((!\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[21][30]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][30]~q ))))) ) ) ) # ( \regs[25][30]~q  & ( 
// !\regs[17][30]~q  & ( (!\reg1_raddr_i[2]~input_o  & (((\reg1_raddr_i[3]~input_o )))) # (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[21][30]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][30]~q ))))) ) ) ) # ( !\regs[25][30]~q  & ( 
// !\regs[17][30]~q  & ( (\reg1_raddr_i[2]~input_o  & ((!\reg1_raddr_i[3]~input_o  & (\regs[21][30]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[29][30]~q ))))) ) ) )

	.dataa(!\reg1_raddr_i[2]~input_o ),
	.datab(!\regs[21][30]~q ),
	.datac(!\reg1_raddr_i[3]~input_o ),
	.datad(!\regs[29][30]~q ),
	.datae(!\regs[25][30]~q ),
	.dataf(!\regs[17][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~340 .extended_lut = "off";
defparam \reg1_rdata_o~340 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \reg1_rdata_o~340 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N56
dffeas \regs[30][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][30] .is_wysiwyg = "true";
defparam \regs[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y4_N29
dffeas \regs[18][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][30] .is_wysiwyg = "true";
defparam \regs[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N50
dffeas \regs[26][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][30] .is_wysiwyg = "true";
defparam \regs[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N8
dffeas \regs[22][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][30] .is_wysiwyg = "true";
defparam \regs[22][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N48
cyclonev_lcell_comb \reg1_rdata_o~341 (
// Equation(s):
// \reg1_rdata_o~341_combout  = ( \regs[26][30]~q  & ( \regs[22][30]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[18][30]~q )) # (\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[30][30]~q )))) ) ) ) # ( 
// !\regs[26][30]~q  & ( \regs[22][30]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((\regs[18][30]~q )) # (\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & (\regs[30][30]~q ))) ) ) ) # ( \regs[26][30]~q  & ( !\regs[22][30]~q 
//  & ( (!\reg1_raddr_i[3]~input_o  & (!\reg1_raddr_i[2]~input_o  & ((\regs[18][30]~q )))) # (\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[30][30]~q )))) ) ) ) # ( !\regs[26][30]~q  & ( !\regs[22][30]~q  & ( (!\reg1_raddr_i[3]~input_o  
// & (!\reg1_raddr_i[2]~input_o  & ((\regs[18][30]~q )))) # (\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & (\regs[30][30]~q ))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[30][30]~q ),
	.datad(!\regs[18][30]~q ),
	.datae(!\regs[26][30]~q ),
	.dataf(!\regs[22][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~341 .extended_lut = "off";
defparam \reg1_rdata_o~341 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg1_rdata_o~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \regs[20][30]~feeder (
// Equation(s):
// \regs[20][30]~feeder_combout  = ( \reg_wdata_i[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[20][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[20][30]~feeder .extended_lut = "off";
defparam \regs[20][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[20][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N26
dffeas \regs[20][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[20][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][30] .is_wysiwyg = "true";
defparam \regs[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N56
dffeas \regs[28][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][30] .is_wysiwyg = "true";
defparam \regs[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N49
dffeas \regs[24][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][30] .is_wysiwyg = "true";
defparam \regs[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N56
dffeas \regs[16][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][30] .is_wysiwyg = "true";
defparam \regs[16][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \reg1_rdata_o~339 (
// Equation(s):
// \reg1_rdata_o~339_combout  = ( \regs[24][30]~q  & ( \regs[16][30]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[20][30]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][30]~q )))) ) ) ) # ( !\regs[24][30]~q  & ( 
// \regs[16][30]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[20][30]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\regs[28][30]~q  & \reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[24][30]~q  & ( !\regs[16][30]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[20][30]~q  & ((\reg1_raddr_i[2]~input_o )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[28][30]~q )))) ) ) ) # ( !\regs[24][30]~q  & ( !\regs[16][30]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & (\regs[20][30]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][30]~q ))))) ) ) )

	.dataa(!\regs[20][30]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\regs[28][30]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[24][30]~q ),
	.dataf(!\regs[16][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~339 .extended_lut = "off";
defparam \reg1_rdata_o~339 .lut_mask = 64'h00473347CC47FF47;
defparam \reg1_rdata_o~339 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y1_N1
dffeas \regs[31][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][30] .is_wysiwyg = "true";
defparam \regs[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N47
dffeas \regs[23][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][30] .is_wysiwyg = "true";
defparam \regs[23][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N50
dffeas \regs[27][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][30] .is_wysiwyg = "true";
defparam \regs[27][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N51
cyclonev_lcell_comb \regs[19][30]~feeder (
// Equation(s):
// \regs[19][30]~feeder_combout  = ( \reg_wdata_i[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[19][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[19][30]~feeder .extended_lut = "off";
defparam \regs[19][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[19][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N53
dffeas \regs[19][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][30] .is_wysiwyg = "true";
defparam \regs[19][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N48
cyclonev_lcell_comb \reg1_rdata_o~342 (
// Equation(s):
// \reg1_rdata_o~342_combout  = ( \regs[27][30]~q  & ( \regs[19][30]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & ((\regs[23][30]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[31][30]~q ))) ) ) ) # ( !\regs[27][30]~q  & ( 
// \regs[19][30]~q  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[23][30]~q )))) # (\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & (\regs[31][30]~q ))) ) ) ) # ( \regs[27][30]~q  & ( !\regs[19][30]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\reg1_raddr_i[2]~input_o  & ((\regs[23][30]~q )))) # (\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o ) # ((\regs[31][30]~q )))) ) ) ) # ( !\regs[27][30]~q  & ( !\regs[19][30]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & ((\regs[23][30]~q ))) # (\reg1_raddr_i[3]~input_o  & (\regs[31][30]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\reg1_raddr_i[2]~input_o ),
	.datac(!\regs[31][30]~q ),
	.datad(!\regs[23][30]~q ),
	.datae(!\regs[27][30]~q ),
	.dataf(!\regs[19][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~342 .extended_lut = "off";
defparam \reg1_rdata_o~342 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg1_rdata_o~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N42
cyclonev_lcell_comb \reg1_rdata_o~343 (
// Equation(s):
// \reg1_rdata_o~343_combout  = ( \reg1_rdata_o~339_combout  & ( \reg1_rdata_o~342_combout  & ( (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o ) # (\reg1_rdata_o~341_combout )))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o )) # 
// (\reg1_rdata_o~340_combout ))) ) ) ) # ( !\reg1_rdata_o~339_combout  & ( \reg1_rdata_o~342_combout  & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o  & \reg1_rdata_o~341_combout )))) # (\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o 
// )) # (\reg1_rdata_o~340_combout ))) ) ) ) # ( \reg1_rdata_o~339_combout  & ( !\reg1_rdata_o~342_combout  & ( (!\reg1_raddr_i[0]~input_o  & (((!\reg1_raddr_i[1]~input_o ) # (\reg1_rdata_o~341_combout )))) # (\reg1_raddr_i[0]~input_o  & 
// (\reg1_rdata_o~340_combout  & (!\reg1_raddr_i[1]~input_o ))) ) ) ) # ( !\reg1_rdata_o~339_combout  & ( !\reg1_rdata_o~342_combout  & ( (!\reg1_raddr_i[0]~input_o  & (((\reg1_raddr_i[1]~input_o  & \reg1_rdata_o~341_combout )))) # (\reg1_raddr_i[0]~input_o  
// & (\reg1_rdata_o~340_combout  & (!\reg1_raddr_i[1]~input_o ))) ) ) )

	.dataa(!\reg1_rdata_o~340_combout ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_raddr_i[1]~input_o ),
	.datad(!\reg1_rdata_o~341_combout ),
	.datae(!\reg1_rdata_o~339_combout ),
	.dataf(!\reg1_rdata_o~342_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~343 .extended_lut = "off";
defparam \reg1_rdata_o~343 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \reg1_rdata_o~343 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N21
cyclonev_lcell_comb \reg1_rdata_o~344 (
// Equation(s):
// \reg1_rdata_o~344_combout  = ( \reg_wdata_i[30]~input_o  & ( \reg1_rdata_o~343_combout  & ( (((\reg1_rdata_o~7_combout  & \reg1_rdata_o~338_combout )) # (\reg1_rdata_o~13_combout )) # (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[30]~input_o  & ( 
// \reg1_rdata_o~343_combout  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~338_combout )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( \reg_wdata_i[30]~input_o  & ( !\reg1_rdata_o~343_combout  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~338_combout )) # 
// (\reg1_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[30]~input_o  & ( !\reg1_rdata_o~343_combout  & ( (\reg1_rdata_o~7_combout  & \reg1_rdata_o~338_combout ) ) ) )

	.dataa(!\reg1_rdata_o~7_combout ),
	.datab(!\reg1_rdata_o~1_combout ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg1_rdata_o~338_combout ),
	.datae(!\reg_wdata_i[30]~input_o ),
	.dataf(!\reg1_rdata_o~343_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~344 .extended_lut = "off";
defparam \reg1_rdata_o~344 .lut_mask = 64'h005533770F5F3F7F;
defparam \reg1_rdata_o~344 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \reg_wdata_i[31]~input (
	.i(reg_wdata_i[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg_wdata_i[31]~input_o ));
// synopsys translate_off
defparam \reg_wdata_i[31]~input .bus_hold = "false";
defparam \reg_wdata_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y5_N14
dffeas \regs[4][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31] .is_wysiwyg = "true";
defparam \regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N14
dffeas \regs[5][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[5][13]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N50
dffeas \regs[6][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[6][24]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N26
dffeas \regs[7][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[7][26]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][31] .is_wysiwyg = "true";
defparam \regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N48
cyclonev_lcell_comb \reg1_rdata_o~346 (
// Equation(s):
// \reg1_rdata_o~346_combout  = ( \regs[6][31]~q  & ( \regs[7][31]~q  & ( ((!\reg1_raddr_i[0]~input_o  & (\regs[4][31]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][31]~q )))) # (\reg1_raddr_i[1]~input_o ) ) ) ) # ( !\regs[6][31]~q  & ( \regs[7][31]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[4][31]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][31]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )))) ) ) ) # ( \regs[6][31]~q  & ( !\regs[7][31]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[4][31]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][31]~q ))))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[6][31]~q  & ( !\regs[7][31]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o  & (\regs[4][31]~q )) # (\reg1_raddr_i[0]~input_o  & ((\regs[5][31]~q ))))) ) ) )

	.dataa(!\regs[4][31]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[5][31]~q ),
	.datae(!\regs[6][31]~q ),
	.dataf(!\regs[7][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~346 .extended_lut = "off";
defparam \reg1_rdata_o~346 .lut_mask = 64'h404C707C434F737F;
defparam \reg1_rdata_o~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N9
cyclonev_lcell_comb \regs[12][31]~feeder (
// Equation(s):
// \regs[12][31]~feeder_combout  = \reg_wdata_i[31]~input_o 

	.dataa(!\reg_wdata_i[31]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][31]~feeder .extended_lut = "off";
defparam \regs[12][31]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[12][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N10
dffeas \regs[12][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[12][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[12][12]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][31] .is_wysiwyg = "true";
defparam \regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N55
dffeas \regs[15][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[15][0]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N20
dffeas \regs[14][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[14][12]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N1
dffeas \regs[13][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[13][12]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N18
cyclonev_lcell_comb \reg1_rdata_o~348 (
// Equation(s):
// \reg1_rdata_o~348_combout  = ( \regs[14][31]~q  & ( \regs[13][31]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[12][31]~q ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[15][31]~q )))) ) ) ) # ( 
// !\regs[14][31]~q  & ( \regs[13][31]~q  & ( (!\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o )) # (\regs[12][31]~q ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[15][31]~q )))) ) ) ) # ( \regs[14][31]~q  & ( 
// !\regs[13][31]~q  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[12][31]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((!\reg1_raddr_i[0]~input_o ) # (\regs[15][31]~q )))) ) ) ) # ( !\regs[14][31]~q  & ( !\regs[13][31]~q  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[12][31]~q  & (!\reg1_raddr_i[0]~input_o ))) # (\reg1_raddr_i[1]~input_o  & (((\reg1_raddr_i[0]~input_o  & \regs[15][31]~q )))) ) ) )

	.dataa(!\regs[12][31]~q ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\reg1_raddr_i[0]~input_o ),
	.datad(!\regs[15][31]~q ),
	.datae(!\regs[14][31]~q ),
	.dataf(!\regs[13][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~348 .extended_lut = "off";
defparam \reg1_rdata_o~348 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg1_rdata_o~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N6
cyclonev_lcell_comb \regs[8][31]~feeder (
// Equation(s):
// \regs[8][31]~feeder_combout  = ( \reg_wdata_i[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][31]~feeder .extended_lut = "off";
defparam \regs[8][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N7
dffeas \regs[8][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[8][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y5_N7
dffeas \regs[9][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[9][8]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31] .is_wysiwyg = "true";
defparam \regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N7
dffeas \regs[11][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[11][19]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31] .is_wysiwyg = "true";
defparam \regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N32
dffeas \regs[10][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[10][20]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31] .is_wysiwyg = "true";
defparam \regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N30
cyclonev_lcell_comb \reg1_rdata_o~347 (
// Equation(s):
// \reg1_rdata_o~347_combout  = ( \regs[10][31]~q  & ( \reg1_raddr_i[0]~input_o  & ( (!\reg1_raddr_i[1]~input_o  & (\regs[9][31]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[11][31]~q ))) ) ) ) # ( !\regs[10][31]~q  & ( \reg1_raddr_i[0]~input_o  & ( 
// (!\reg1_raddr_i[1]~input_o  & (\regs[9][31]~q )) # (\reg1_raddr_i[1]~input_o  & ((\regs[11][31]~q ))) ) ) ) # ( \regs[10][31]~q  & ( !\reg1_raddr_i[0]~input_o  & ( (\reg1_raddr_i[1]~input_o ) # (\regs[8][31]~q ) ) ) ) # ( !\regs[10][31]~q  & ( 
// !\reg1_raddr_i[0]~input_o  & ( (\regs[8][31]~q  & !\reg1_raddr_i[1]~input_o ) ) ) )

	.dataa(!\regs[8][31]~q ),
	.datab(!\regs[9][31]~q ),
	.datac(!\regs[11][31]~q ),
	.datad(!\reg1_raddr_i[1]~input_o ),
	.datae(!\regs[10][31]~q ),
	.dataf(!\reg1_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~347 .extended_lut = "off";
defparam \reg1_rdata_o~347 .lut_mask = 64'h550055FF330F330F;
defparam \reg1_rdata_o~347 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N25
dffeas \regs[3][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[3][2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][31] .is_wysiwyg = "true";
defparam \regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N58
dffeas \regs[1][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[1][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][31] .is_wysiwyg = "true";
defparam \regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N38
dffeas \regs[2][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[2][3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31] .is_wysiwyg = "true";
defparam \regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N57
cyclonev_lcell_comb \reg1_rdata_o~345 (
// Equation(s):
// \reg1_rdata_o~345_combout  = ( \regs[2][31]~q  & ( (!\reg1_raddr_i[0]~input_o  & (\reg1_raddr_i[1]~input_o )) # (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][31]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][31]~q )))) ) ) # ( 
// !\regs[2][31]~q  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & ((\regs[1][31]~q ))) # (\reg1_raddr_i[1]~input_o  & (\regs[3][31]~q )))) ) )

	.dataa(!\reg1_raddr_i[0]~input_o ),
	.datab(!\reg1_raddr_i[1]~input_o ),
	.datac(!\regs[3][31]~q ),
	.datad(!\regs[1][31]~q ),
	.datae(gnd),
	.dataf(!\regs[2][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~345 .extended_lut = "off";
defparam \reg1_rdata_o~345 .lut_mask = 64'h0145014523672367;
defparam \reg1_rdata_o~345 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N24
cyclonev_lcell_comb \reg1_rdata_o~349 (
// Equation(s):
// \reg1_rdata_o~349_combout  = ( \reg1_raddr_i[3]~input_o  & ( \reg1_rdata_o~345_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~347_combout ))) # (\reg1_raddr_i[2]~input_o  & (\reg1_rdata_o~348_combout )) ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( 
// \reg1_rdata_o~345_combout  & ( (!\reg1_raddr_i[2]~input_o ) # (\reg1_rdata_o~346_combout ) ) ) ) # ( \reg1_raddr_i[3]~input_o  & ( !\reg1_rdata_o~345_combout  & ( (!\reg1_raddr_i[2]~input_o  & ((\reg1_rdata_o~347_combout ))) # (\reg1_raddr_i[2]~input_o  & 
// (\reg1_rdata_o~348_combout )) ) ) ) # ( !\reg1_raddr_i[3]~input_o  & ( !\reg1_rdata_o~345_combout  & ( (\reg1_rdata_o~346_combout  & \reg1_raddr_i[2]~input_o ) ) ) )

	.dataa(!\reg1_rdata_o~346_combout ),
	.datab(!\reg1_rdata_o~348_combout ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\reg1_rdata_o~347_combout ),
	.datae(!\reg1_raddr_i[3]~input_o ),
	.dataf(!\reg1_rdata_o~345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~349 .extended_lut = "off";
defparam \reg1_rdata_o~349 .lut_mask = 64'h050503F3F5F503F3;
defparam \reg1_rdata_o~349 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N17
dffeas \regs[21][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[21][18]~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[21][31] .is_wysiwyg = "true";
defparam \regs[21][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N57
cyclonev_lcell_comb \regs[17][31]~feeder (
// Equation(s):
// \regs[17][31]~feeder_combout  = ( \reg_wdata_i[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[17][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[17][31]~feeder .extended_lut = "off";
defparam \regs[17][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[17][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y3_N59
dffeas \regs[17][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[17][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[17][14]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[17][31] .is_wysiwyg = "true";
defparam \regs[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N32
dffeas \regs[25][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[25][21]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[25][31] .is_wysiwyg = "true";
defparam \regs[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N7
dffeas \regs[29][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[29][21]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[29][31] .is_wysiwyg = "true";
defparam \regs[29][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \reg1_rdata_o~351 (
// Equation(s):
// \reg1_rdata_o~351_combout  = ( \regs[25][31]~q  & ( \regs[29][31]~q  & ( ((!\reg1_raddr_i[2]~input_o  & ((\regs[17][31]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][31]~q ))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[25][31]~q  & ( \regs[29][31]~q 
//  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[17][31]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][31]~q )))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[25][31]~q  & ( !\regs[29][31]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[17][31]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][31]~q )))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[25][31]~q  & ( !\regs[29][31]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & ((\regs[17][31]~q ))) # (\reg1_raddr_i[2]~input_o  & (\regs[21][31]~q )))) ) ) )

	.dataa(!\reg1_raddr_i[3]~input_o ),
	.datab(!\regs[21][31]~q ),
	.datac(!\regs[17][31]~q ),
	.datad(!\reg1_raddr_i[2]~input_o ),
	.datae(!\regs[25][31]~q ),
	.dataf(!\regs[29][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~351 .extended_lut = "off";
defparam \reg1_rdata_o~351 .lut_mask = 64'h0A225F220A775F77;
defparam \reg1_rdata_o~351 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N23
dffeas \regs[19][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[19][16]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[19][31] .is_wysiwyg = "true";
defparam \regs[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N32
dffeas \regs[23][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[23][12]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[23][31] .is_wysiwyg = "true";
defparam \regs[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N2
dffeas \regs[27][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[27][21]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[27][31] .is_wysiwyg = "true";
defparam \regs[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N26
dffeas \regs[31][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs[31][0]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[31][31] .is_wysiwyg = "true";
defparam \regs[31][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N0
cyclonev_lcell_comb \reg1_rdata_o~353 (
// Equation(s):
// \reg1_rdata_o~353_combout  = ( \regs[27][31]~q  & ( \regs[31][31]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[19][31]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][31]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[27][31]~q  & ( \regs[31][31]~q 
//  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[19][31]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][31]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[27][31]~q  & ( !\regs[31][31]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[19][31]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][31]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[27][31]~q  & ( !\regs[31][31]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[19][31]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[23][31]~q ))))) ) ) )

	.dataa(!\regs[19][31]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[23][31]~q ),
	.datae(!\regs[27][31]~q ),
	.dataf(!\regs[31][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~353 .extended_lut = "off";
defparam \reg1_rdata_o~353 .lut_mask = 64'h404C707C434F737F;
defparam \reg1_rdata_o~353 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N7
dffeas \regs[20][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[20][22]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[20][31] .is_wysiwyg = "true";
defparam \regs[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N49
dffeas \regs[28][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[28][21]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[28][31] .is_wysiwyg = "true";
defparam \regs[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N14
dffeas \regs[24][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[24][21]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[24][31] .is_wysiwyg = "true";
defparam \regs[24][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N54
cyclonev_lcell_comb \regs[16][31]~feeder (
// Equation(s):
// \regs[16][31]~feeder_combout  = ( \reg_wdata_i[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_wdata_i[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[16][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[16][31]~feeder .extended_lut = "off";
defparam \regs[16][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[16][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N55
dffeas \regs[16][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[16][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[16][22]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[16][31] .is_wysiwyg = "true";
defparam \regs[16][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N12
cyclonev_lcell_comb \reg1_rdata_o~350 (
// Equation(s):
// \reg1_rdata_o~350_combout  = ( \regs[24][31]~q  & ( \regs[16][31]~q  & ( (!\reg1_raddr_i[2]~input_o ) # ((!\reg1_raddr_i[3]~input_o  & (\regs[20][31]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][31]~q )))) ) ) ) # ( !\regs[24][31]~q  & ( 
// \regs[16][31]~q  & ( (!\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )) # (\regs[20][31]~q ))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o  & \regs[28][31]~q )))) ) ) ) # ( \regs[24][31]~q  & ( !\regs[16][31]~q  & ( 
// (!\reg1_raddr_i[3]~input_o  & (\regs[20][31]~q  & (\reg1_raddr_i[2]~input_o ))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o ) # (\regs[28][31]~q )))) ) ) ) # ( !\regs[24][31]~q  & ( !\regs[16][31]~q  & ( (\reg1_raddr_i[2]~input_o  & 
// ((!\reg1_raddr_i[3]~input_o  & (\regs[20][31]~q )) # (\reg1_raddr_i[3]~input_o  & ((\regs[28][31]~q ))))) ) ) )

	.dataa(!\regs[20][31]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[28][31]~q ),
	.datae(!\regs[24][31]~q ),
	.dataf(!\regs[16][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~350 .extended_lut = "off";
defparam \reg1_rdata_o~350 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg1_rdata_o~350 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N18
cyclonev_lcell_comb \regs[18][31]~feeder (
// Equation(s):
// \regs[18][31]~feeder_combout  = \reg_wdata_i[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[18][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[18][31]~feeder .extended_lut = "off";
defparam \regs[18][31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[18][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N19
dffeas \regs[18][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[18][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[18][25]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[18][31] .is_wysiwyg = "true";
defparam \regs[18][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N33
cyclonev_lcell_comb \regs[22][31]~feeder (
// Equation(s):
// \regs[22][31]~feeder_combout  = \reg_wdata_i[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_wdata_i[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[22][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[22][31]~feeder .extended_lut = "off";
defparam \regs[22][31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[22][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y7_N34
dffeas \regs[22][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regs[22][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(gnd),
	.ena(\regs[22][5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[22][31] .is_wysiwyg = "true";
defparam \regs[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y6_N56
dffeas \regs[26][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[26][21]~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[26][31] .is_wysiwyg = "true";
defparam \regs[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y4_N13
dffeas \regs[30][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_wdata_i[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\rst~input_o ),
	.sload(vcc),
	.ena(\regs[30][8]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[30][31] .is_wysiwyg = "true";
defparam \regs[30][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N54
cyclonev_lcell_comb \reg1_rdata_o~352 (
// Equation(s):
// \reg1_rdata_o~352_combout  = ( \regs[26][31]~q  & ( \regs[30][31]~q  & ( ((!\reg1_raddr_i[2]~input_o  & (\regs[18][31]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][31]~q )))) # (\reg1_raddr_i[3]~input_o ) ) ) ) # ( !\regs[26][31]~q  & ( \regs[30][31]~q 
//  & ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[18][31]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][31]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((\reg1_raddr_i[2]~input_o )))) ) ) ) # ( \regs[26][31]~q  & ( !\regs[30][31]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[18][31]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][31]~q ))))) # (\reg1_raddr_i[3]~input_o  & (((!\reg1_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[26][31]~q  & ( !\regs[30][31]~q  & 
// ( (!\reg1_raddr_i[3]~input_o  & ((!\reg1_raddr_i[2]~input_o  & (\regs[18][31]~q )) # (\reg1_raddr_i[2]~input_o  & ((\regs[22][31]~q ))))) ) ) )

	.dataa(!\regs[18][31]~q ),
	.datab(!\reg1_raddr_i[3]~input_o ),
	.datac(!\reg1_raddr_i[2]~input_o ),
	.datad(!\regs[22][31]~q ),
	.datae(!\regs[26][31]~q ),
	.dataf(!\regs[30][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~352 .extended_lut = "off";
defparam \reg1_rdata_o~352 .lut_mask = 64'h404C707C434F737F;
defparam \reg1_rdata_o~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N51
cyclonev_lcell_comb \reg1_rdata_o~354 (
// Equation(s):
// \reg1_rdata_o~354_combout  = ( \reg1_rdata_o~350_combout  & ( \reg1_rdata_o~352_combout  & ( (!\reg1_raddr_i[0]~input_o ) # ((!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~351_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~353_combout )))) ) ) ) 
// # ( !\reg1_rdata_o~350_combout  & ( \reg1_rdata_o~352_combout  & ( (!\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & (\reg1_rdata_o~351_combout ))) # (\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\reg1_rdata_o~353_combout )))) ) 
// ) ) # ( \reg1_rdata_o~350_combout  & ( !\reg1_rdata_o~352_combout  & ( (!\reg1_raddr_i[1]~input_o  & ((!\reg1_raddr_i[0]~input_o ) # ((\reg1_rdata_o~351_combout )))) # (\reg1_raddr_i[1]~input_o  & (\reg1_raddr_i[0]~input_o  & ((\reg1_rdata_o~353_combout 
// )))) ) ) ) # ( !\reg1_rdata_o~350_combout  & ( !\reg1_rdata_o~352_combout  & ( (\reg1_raddr_i[0]~input_o  & ((!\reg1_raddr_i[1]~input_o  & (\reg1_rdata_o~351_combout )) # (\reg1_raddr_i[1]~input_o  & ((\reg1_rdata_o~353_combout ))))) ) ) )

	.dataa(!\reg1_raddr_i[1]~input_o ),
	.datab(!\reg1_raddr_i[0]~input_o ),
	.datac(!\reg1_rdata_o~351_combout ),
	.datad(!\reg1_rdata_o~353_combout ),
	.datae(!\reg1_rdata_o~350_combout ),
	.dataf(!\reg1_rdata_o~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~354 .extended_lut = "off";
defparam \reg1_rdata_o~354 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg1_rdata_o~354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N24
cyclonev_lcell_comb \reg1_rdata_o~355 (
// Equation(s):
// \reg1_rdata_o~355_combout  = ( \reg1_rdata_o~1_combout  & ( \reg1_rdata_o~354_combout  & ( (((\reg1_rdata_o~7_combout  & \reg1_rdata_o~349_combout )) # (\reg1_rdata_o~13_combout )) # (\reg_wdata_i[31]~input_o ) ) ) ) # ( !\reg1_rdata_o~1_combout  & ( 
// \reg1_rdata_o~354_combout  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~349_combout )) # (\reg1_rdata_o~13_combout ) ) ) ) # ( \reg1_rdata_o~1_combout  & ( !\reg1_rdata_o~354_combout  & ( ((\reg1_rdata_o~7_combout  & \reg1_rdata_o~349_combout )) # 
// (\reg_wdata_i[31]~input_o ) ) ) ) # ( !\reg1_rdata_o~1_combout  & ( !\reg1_rdata_o~354_combout  & ( (\reg1_rdata_o~7_combout  & \reg1_rdata_o~349_combout ) ) ) )

	.dataa(!\reg1_rdata_o~7_combout ),
	.datab(!\reg_wdata_i[31]~input_o ),
	.datac(!\reg1_rdata_o~13_combout ),
	.datad(!\reg1_rdata_o~349_combout ),
	.datae(!\reg1_rdata_o~1_combout ),
	.dataf(!\reg1_rdata_o~354_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1_rdata_o~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1_rdata_o~355 .extended_lut = "off";
defparam \reg1_rdata_o~355 .lut_mask = 64'h005533770F5F3F7F;
defparam \reg1_rdata_o~355 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \reg2_raddr_i[2]~input (
	.i(reg2_raddr_i[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg2_raddr_i[2]~input_o ));
// synopsys translate_off
defparam \reg2_raddr_i[2]~input .bus_hold = "false";
defparam \reg2_raddr_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \reg2_raddr_i[0]~input (
	.i(reg2_raddr_i[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg2_raddr_i[0]~input_o ));
// synopsys translate_off
defparam \reg2_raddr_i[0]~input .bus_hold = "false";
defparam \reg2_raddr_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \reg2_raddr_i[1]~input (
	.i(reg2_raddr_i[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg2_raddr_i[1]~input_o ));
// synopsys translate_off
defparam \reg2_raddr_i[1]~input .bus_hold = "false";
defparam \reg2_raddr_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N42
cyclonev_lcell_comb \reg2_rdata_o~5 (
// Equation(s):
// \reg2_rdata_o~5_combout  = ( \regs[15][0]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[14][0]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[15][0]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[14][0]~q ) ) ) ) # ( 
// \regs[15][0]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[12][0]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[13][0]~q ))) ) ) ) # ( !\regs[15][0]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[12][0]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[13][0]~q ))) ) ) )

	.dataa(!\regs[12][0]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[13][0]~q ),
	.datad(!\regs[14][0]~q ),
	.datae(!\regs[15][0]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~5 .extended_lut = "off";
defparam \reg2_rdata_o~5 .lut_mask = 64'h4747474700CC33FF;
defparam \reg2_rdata_o~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N42
cyclonev_lcell_comb \reg2_rdata_o~2 (
// Equation(s):
// \reg2_rdata_o~2_combout  = ( \regs[1][0]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o  & (\regs[2][0]~q ))) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o ) # ((\regs[3][0]~q )))) ) ) # ( !\regs[1][0]~q  & ( 
// (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[2][0]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[3][0]~q ))))) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[2][0]~q ),
	.datad(!\regs[3][0]~q ),
	.datae(gnd),
	.dataf(!\regs[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~2 .extended_lut = "off";
defparam \reg2_rdata_o~2 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N0
cyclonev_lcell_comb \reg2_rdata_o~3 (
// Equation(s):
// \reg2_rdata_o~3_combout  = ( \regs[7][0]~q  & ( \regs[4][0]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[5][0]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[6][0]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( 
// !\regs[7][0]~q  & ( \regs[4][0]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[5][0]~q ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[6][0]~q )))) ) ) ) # ( \regs[7][0]~q  & ( !\regs[4][0]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (\regs[5][0]~q  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[6][0]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[7][0]~q  & ( !\regs[4][0]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[5][0]~q 
//  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[6][0]~q )))) ) ) )

	.dataa(!\regs[5][0]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[6][0]~q ),
	.datae(!\regs[7][0]~q ),
	.dataf(!\regs[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~3 .extended_lut = "off";
defparam \reg2_rdata_o~3 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \reg2_raddr_i[3]~input (
	.i(reg2_raddr_i[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg2_raddr_i[3]~input_o ));
// synopsys translate_off
defparam \reg2_raddr_i[3]~input .bus_hold = "false";
defparam \reg2_raddr_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N12
cyclonev_lcell_comb \reg2_rdata_o~4 (
// Equation(s):
// \reg2_rdata_o~4_combout  = ( \regs[11][0]~q  & ( \regs[9][0]~q  & ( ((!\reg2_raddr_i[1]~input_o  & (\regs[8][0]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][0]~q )))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][0]~q  & ( \regs[9][0]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[8][0]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][0]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[11][0]~q  & ( !\regs[9][0]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[8][0]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][0]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[11][0]~q  & ( !\regs[9][0]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[8][0]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][0]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\regs[8][0]~q ),
	.datac(!\regs[10][0]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[11][0]~q ),
	.dataf(!\regs[9][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~4 .extended_lut = "off";
defparam \reg2_rdata_o~4 .lut_mask = 64'h220A225F770A775F;
defparam \reg2_rdata_o~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N3
cyclonev_lcell_comb \reg2_rdata_o~6 (
// Equation(s):
// \reg2_rdata_o~6_combout  = ( \reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~4_combout  & ( (!\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~5_combout ) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~4_combout  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\reg2_rdata_o~2_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~3_combout ))) ) ) ) # ( \reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~4_combout  & ( (\reg2_raddr_i[2]~input_o  & \reg2_rdata_o~5_combout ) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( 
// !\reg2_rdata_o~4_combout  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~2_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~3_combout ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\reg2_rdata_o~5_combout ),
	.datac(!\reg2_rdata_o~2_combout ),
	.datad(!\reg2_rdata_o~3_combout ),
	.datae(!\reg2_raddr_i[3]~input_o ),
	.dataf(!\reg2_rdata_o~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~6 .extended_lut = "off";
defparam \reg2_rdata_o~6 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \reg2_rdata_o~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N33
cyclonev_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = ( \reg2_raddr_i[3]~input_o  & ( \reg_waddr_i[2]~input_o  & ( (\reg_waddr_i[3]~input_o  & \reg2_raddr_i[2]~input_o ) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( \reg_waddr_i[2]~input_o  & ( (!\reg_waddr_i[3]~input_o  & 
// \reg2_raddr_i[2]~input_o ) ) ) ) # ( \reg2_raddr_i[3]~input_o  & ( !\reg_waddr_i[2]~input_o  & ( (\reg_waddr_i[3]~input_o  & !\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( !\reg_waddr_i[2]~input_o  & ( (!\reg_waddr_i[3]~input_o  & 
// !\reg2_raddr_i[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\reg_waddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(gnd),
	.datae(!\reg2_raddr_i[3]~input_o ),
	.dataf(!\reg_waddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~1 .extended_lut = "off";
defparam \always1~1 .lut_mask = 64'hC0C030300C0C0303;
defparam \always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N15
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( \reg_waddr_i[0]~input_o  & ( (\reg2_raddr_i[0]~input_o  & (\reg_write_en~input_o  & (!\reg2_raddr_i[1]~input_o  $ (\reg_waddr_i[1]~input_o )))) ) ) # ( !\reg_waddr_i[0]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\reg_write_en~input_o  & (!\reg2_raddr_i[1]~input_o  $ (\reg_waddr_i[1]~input_o )))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg_waddr_i[1]~input_o ),
	.datad(!\reg_write_en~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'h0084008400210021;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y36_N55
cyclonev_io_ibuf \reg2_raddr_i[4]~input (
	.i(reg2_raddr_i[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reg2_raddr_i[4]~input_o ));
// synopsys translate_off
defparam \reg2_raddr_i[4]~input .bus_hold = "false";
defparam \reg2_raddr_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \reg2_rdata_o~0 (
// Equation(s):
// \reg2_rdata_o~0_combout  = ( \reg2_raddr_i[3]~input_o  & ( \reg2_raddr_i[2]~input_o  & ( \rst~input_o  ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( \reg2_raddr_i[2]~input_o  & ( \rst~input_o  ) ) ) # ( \reg2_raddr_i[3]~input_o  & ( !\reg2_raddr_i[2]~input_o  
// & ( \rst~input_o  ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( !\reg2_raddr_i[2]~input_o  & ( (\rst~input_o  & (((\reg2_raddr_i[4]~input_o ) # (\reg2_raddr_i[1]~input_o )) # (\reg2_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\reg2_raddr_i[4]~input_o ),
	.datae(!\reg2_raddr_i[3]~input_o ),
	.dataf(!\reg2_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~0 .extended_lut = "off";
defparam \reg2_rdata_o~0 .lut_mask = 64'h1555555555555555;
defparam \reg2_rdata_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \reg2_rdata_o~7 (
// Equation(s):
// \reg2_rdata_o~7_combout  = ( \reg_waddr_i[4]~input_o  & ( (\reg2_rdata_o~0_combout  & !\reg2_raddr_i[4]~input_o ) ) ) # ( !\reg_waddr_i[4]~input_o  & ( (\reg2_rdata_o~0_combout  & (!\reg2_raddr_i[4]~input_o  & ((!\always1~1_combout ) # 
// (!\always1~0_combout )))) ) )

	.dataa(!\always1~1_combout ),
	.datab(!\always1~0_combout ),
	.datac(!\reg2_rdata_o~0_combout ),
	.datad(!\reg2_raddr_i[4]~input_o ),
	.datae(gnd),
	.dataf(!\reg_waddr_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~7 .extended_lut = "off";
defparam \reg2_rdata_o~7 .lut_mask = 64'h0E000E000F000F00;
defparam \reg2_rdata_o~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \reg2_rdata_o~1 (
// Equation(s):
// \reg2_rdata_o~1_combout  = ( \reg2_rdata_o~0_combout  & ( \reg2_raddr_i[4]~input_o  & ( (\always1~0_combout  & (\always1~1_combout  & \reg_waddr_i[4]~input_o )) ) ) ) # ( \reg2_rdata_o~0_combout  & ( !\reg2_raddr_i[4]~input_o  & ( (\always1~0_combout  & 
// (\always1~1_combout  & !\reg_waddr_i[4]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\always1~0_combout ),
	.datac(!\always1~1_combout ),
	.datad(!\reg_waddr_i[4]~input_o ),
	.datae(!\reg2_rdata_o~0_combout ),
	.dataf(!\reg2_raddr_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~1 .extended_lut = "off";
defparam \reg2_rdata_o~1 .lut_mask = 64'h0000030000000003;
defparam \reg2_rdata_o~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N21
cyclonev_lcell_comb \reg2_rdata_o~13 (
// Equation(s):
// \reg2_rdata_o~13_combout  = ( \reg2_raddr_i[4]~input_o  & ( (\reg2_rdata_o~0_combout  & ((!\always1~1_combout ) # ((!\always1~0_combout ) # (!\reg_waddr_i[4]~input_o )))) ) )

	.dataa(!\always1~1_combout ),
	.datab(!\always1~0_combout ),
	.datac(!\reg_waddr_i[4]~input_o ),
	.datad(!\reg2_rdata_o~0_combout ),
	.datae(gnd),
	.dataf(!\reg2_raddr_i[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~13 .extended_lut = "off";
defparam \reg2_rdata_o~13 .lut_mask = 64'h0000000000FE00FE;
defparam \reg2_rdata_o~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N6
cyclonev_lcell_comb \reg2_rdata_o~11 (
// Equation(s):
// \reg2_rdata_o~11_combout  = ( \regs[31][0]~q  & ( \regs[23][0]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][0]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][0]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][0]~q  & ( \regs[23][0]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[19][0]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][0]~q  & ((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][0]~q  & ( !\regs[23][0]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (((\regs[19][0]~q  & !\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[27][0]~q ))) ) ) ) # ( !\regs[31][0]~q  & ( !\regs[23][0]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// ((\regs[19][0]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][0]~q )))) ) ) )

	.dataa(!\regs[27][0]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[19][0]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[31][0]~q ),
	.dataf(!\regs[23][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~11 .extended_lut = "off";
defparam \reg2_rdata_o~11 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \reg2_rdata_o~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N42
cyclonev_lcell_comb \reg2_rdata_o~9 (
// Equation(s):
// \reg2_rdata_o~9_combout  = ( \regs[29][0]~q  & ( \regs[21][0]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[17][0]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[25][0]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[29][0]~q  & ( \regs[21][0]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[17][0]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[25][0]~q )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[29][0]~q  & ( !\regs[21][0]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[17][0]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[25][0]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][0]~q  & ( !\regs[21][0]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[17][0]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[25][0]~q )))) ) ) )

	.dataa(!\regs[25][0]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[17][0]~q ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[29][0]~q ),
	.dataf(!\regs[21][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~9 .extended_lut = "off";
defparam \reg2_rdata_o~9 .lut_mask = 64'h0C440C773F443F77;
defparam \reg2_rdata_o~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N12
cyclonev_lcell_comb \reg2_rdata_o~10 (
// Equation(s):
// \reg2_rdata_o~10_combout  = ( \regs[30][0]~q  & ( \regs[22][0]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[18][0]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[26][0]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[30][0]~q  & ( \regs[22][0]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[18][0]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[26][0]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[30][0]~q  & ( !\regs[22][0]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[18][0]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[26][0]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][0]~q  & ( !\regs[22][0]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[18][0]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[26][0]~q ))))) ) ) )

	.dataa(!\regs[18][0]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[26][0]~q ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[30][0]~q ),
	.dataf(!\regs[22][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~10 .extended_lut = "off";
defparam \reg2_rdata_o~10 .lut_mask = 64'h440C443F770C773F;
defparam \reg2_rdata_o~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N6
cyclonev_lcell_comb \reg2_rdata_o~8 (
// Equation(s):
// \reg2_rdata_o~8_combout  = ( \regs[28][0]~q  & ( \regs[24][0]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[16][0]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][0]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[28][0]~q  & ( \regs[24][0]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[16][0]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][0]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[28][0]~q  & ( !\regs[24][0]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[16][0]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][0]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[28][0]~q  & ( !\regs[24][0]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[16][0]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][0]~q ))))) ) ) )

	.dataa(!\regs[16][0]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[20][0]~q ),
	.datae(!\regs[28][0]~q ),
	.dataf(!\regs[24][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~8 .extended_lut = "off";
defparam \reg2_rdata_o~8 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N48
cyclonev_lcell_comb \reg2_rdata_o~12 (
// Equation(s):
// \reg2_rdata_o~12_combout  = ( \reg2_raddr_i[1]~input_o  & ( \reg2_rdata_o~8_combout  & ( (!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~10_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~11_combout )) ) ) ) # ( !\reg2_raddr_i[1]~input_o  & ( 
// \reg2_rdata_o~8_combout  & ( (!\reg2_raddr_i[0]~input_o ) # (\reg2_rdata_o~9_combout ) ) ) ) # ( \reg2_raddr_i[1]~input_o  & ( !\reg2_rdata_o~8_combout  & ( (!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~10_combout ))) # (\reg2_raddr_i[0]~input_o  & 
// (\reg2_rdata_o~11_combout )) ) ) ) # ( !\reg2_raddr_i[1]~input_o  & ( !\reg2_rdata_o~8_combout  & ( (\reg2_rdata_o~9_combout  & \reg2_raddr_i[0]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~11_combout ),
	.datab(!\reg2_rdata_o~9_combout ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_rdata_o~10_combout ),
	.datae(!\reg2_raddr_i[1]~input_o ),
	.dataf(!\reg2_rdata_o~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~12 .extended_lut = "off";
defparam \reg2_rdata_o~12 .lut_mask = 64'h030305F5F3F305F5;
defparam \reg2_rdata_o~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N24
cyclonev_lcell_comb \reg2_rdata_o~14 (
// Equation(s):
// \reg2_rdata_o~14_combout  = ( \reg_wdata_i[0]~input_o  & ( \reg2_rdata_o~12_combout  & ( (((\reg2_rdata_o~6_combout  & \reg2_rdata_o~7_combout )) # (\reg2_rdata_o~13_combout )) # (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[0]~input_o  & ( 
// \reg2_rdata_o~12_combout  & ( ((\reg2_rdata_o~6_combout  & \reg2_rdata_o~7_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( \reg_wdata_i[0]~input_o  & ( !\reg2_rdata_o~12_combout  & ( ((\reg2_rdata_o~6_combout  & \reg2_rdata_o~7_combout )) # 
// (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[0]~input_o  & ( !\reg2_rdata_o~12_combout  & ( (\reg2_rdata_o~6_combout  & \reg2_rdata_o~7_combout ) ) ) )

	.dataa(!\reg2_rdata_o~6_combout ),
	.datab(!\reg2_rdata_o~7_combout ),
	.datac(!\reg2_rdata_o~1_combout ),
	.datad(!\reg2_rdata_o~13_combout ),
	.datae(!\reg_wdata_i[0]~input_o ),
	.dataf(!\reg2_rdata_o~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~14 .extended_lut = "off";
defparam \reg2_rdata_o~14 .lut_mask = 64'h11111F1F11FF1FFF;
defparam \reg2_rdata_o~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N42
cyclonev_lcell_comb \reg2_rdata_o~18 (
// Equation(s):
// \reg2_rdata_o~18_combout  = ( \regs[15][1]~q  & ( \regs[12][1]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[14][1]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[13][1]~q ))) ) ) ) # ( 
// !\regs[15][1]~q  & ( \regs[12][1]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[14][1]~q )))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][1]~q  & (!\reg2_raddr_i[1]~input_o ))) ) ) ) # ( \regs[15][1]~q  & ( !\regs[12][1]~q  & 
// ( (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o  & \regs[14][1]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[13][1]~q ))) ) ) ) # ( !\regs[15][1]~q  & ( !\regs[12][1]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (((\reg2_raddr_i[1]~input_o  & \regs[14][1]~q )))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][1]~q  & (!\reg2_raddr_i[1]~input_o ))) ) ) )

	.dataa(!\regs[13][1]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[14][1]~q ),
	.datae(!\regs[15][1]~q ),
	.dataf(!\regs[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~18 .extended_lut = "off";
defparam \reg2_rdata_o~18 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg2_rdata_o~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N12
cyclonev_lcell_comb \reg2_rdata_o~17 (
// Equation(s):
// \reg2_rdata_o~17_combout  = ( \regs[11][1]~q  & ( \regs[8][1]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[10][1]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[9][1]~q ))) ) ) ) # ( 
// !\regs[11][1]~q  & ( \regs[8][1]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[10][1]~q )))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][1]~q  & ((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[11][1]~q  & ( !\regs[8][1]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & (((\regs[10][1]~q  & \reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[9][1]~q ))) ) ) ) # ( !\regs[11][1]~q  & ( !\regs[8][1]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (((\regs[10][1]~q  & \reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][1]~q  & ((!\reg2_raddr_i[1]~input_o )))) ) ) )

	.dataa(!\regs[9][1]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[10][1]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[11][1]~q ),
	.dataf(!\regs[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~17 .extended_lut = "off";
defparam \reg2_rdata_o~17 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \reg2_rdata_o~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N30
cyclonev_lcell_comb \reg2_rdata_o~16 (
// Equation(s):
// \reg2_rdata_o~16_combout  = ( \regs[7][1]~q  & ( \regs[6][1]~q  & ( ((!\reg2_raddr_i[0]~input_o  & (\regs[4][1]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][1]~q )))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[7][1]~q  & ( \regs[6][1]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[4][1]~q ))) # (\reg2_raddr_i[0]~input_o  & (((\regs[5][1]~q  & !\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[7][1]~q  & ( !\regs[6][1]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[4][1]~q  & ((!\reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o ) # (\regs[5][1]~q )))) ) ) ) # ( !\regs[7][1]~q  & ( !\regs[6][1]~q  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & 
// (\regs[4][1]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][1]~q ))))) ) ) )

	.dataa(!\regs[4][1]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[5][1]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[7][1]~q ),
	.dataf(!\regs[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~16 .extended_lut = "off";
defparam \reg2_rdata_o~16 .lut_mask = 64'h4700473347CC47FF;
defparam \reg2_rdata_o~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \reg2_rdata_o~15 (
// Equation(s):
// \reg2_rdata_o~15_combout  = ( \regs[2][1]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o  & (\regs[1][1]~q ))) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o ) # ((\regs[3][1]~q )))) ) ) # ( !\regs[2][1]~q  & ( 
// (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][1]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][1]~q ))))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[1][1]~q ),
	.datad(!\regs[3][1]~q ),
	.datae(gnd),
	.dataf(!\regs[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~15 .extended_lut = "off";
defparam \reg2_rdata_o~15 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N6
cyclonev_lcell_comb \reg2_rdata_o~19 (
// Equation(s):
// \reg2_rdata_o~19_combout  = ( \reg2_rdata_o~15_combout  & ( \reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~16_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~18_combout )) ) ) ) # ( !\reg2_rdata_o~15_combout  & ( 
// \reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~16_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~18_combout )) ) ) ) # ( \reg2_rdata_o~15_combout  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o ) # 
// (\reg2_rdata_o~17_combout ) ) ) ) # ( !\reg2_rdata_o~15_combout  & ( !\reg2_raddr_i[2]~input_o  & ( (\reg2_rdata_o~17_combout  & \reg2_raddr_i[3]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~18_combout ),
	.datab(!\reg2_rdata_o~17_combout ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\reg2_rdata_o~16_combout ),
	.datae(!\reg2_rdata_o~15_combout ),
	.dataf(!\reg2_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~19 .extended_lut = "off";
defparam \reg2_rdata_o~19 .lut_mask = 64'h0303F3F305F505F5;
defparam \reg2_rdata_o~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N36
cyclonev_lcell_comb \reg2_rdata_o~21 (
// Equation(s):
// \reg2_rdata_o~21_combout  = ( \regs[29][1]~q  & ( \regs[17][1]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][1]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][1]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( 
// !\regs[29][1]~q  & ( \regs[17][1]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][1]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][1]~q )))) ) ) ) # ( \regs[29][1]~q  & ( !\regs[17][1]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & (\regs[21][1]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][1]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][1]~q  & ( !\regs[17][1]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[21][1]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][1]~q )))) ) ) )

	.dataa(!\regs[21][1]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[25][1]~q ),
	.datae(!\regs[29][1]~q ),
	.dataf(!\regs[17][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~21 .extended_lut = "off";
defparam \reg2_rdata_o~21 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N42
cyclonev_lcell_comb \reg2_rdata_o~22 (
// Equation(s):
// \reg2_rdata_o~22_combout  = ( \regs[30][1]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\reg2_raddr_i[2]~input_o ) # (\regs[26][1]~q ) ) ) ) # ( !\regs[30][1]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[26][1]~q  & !\reg2_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[30][1]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & ((\regs[18][1]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][1]~q )) ) ) ) # ( !\regs[30][1]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// ((\regs[18][1]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][1]~q )) ) ) )

	.dataa(!\regs[22][1]~q ),
	.datab(!\regs[18][1]~q ),
	.datac(!\regs[26][1]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[30][1]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~22 .extended_lut = "off";
defparam \reg2_rdata_o~22 .lut_mask = 64'h335533550F000FFF;
defparam \reg2_rdata_o~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \reg2_rdata_o~23 (
// Equation(s):
// \reg2_rdata_o~23_combout  = ( \regs[31][1]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[27][1]~q ) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][1]~q  & ( \reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & \regs[27][1]~q ) ) ) ) # ( 
// \regs[31][1]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[19][1]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][1]~q ))) ) ) ) # ( !\regs[31][1]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[19][1]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][1]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[19][1]~q ),
	.datac(!\regs[27][1]~q ),
	.datad(!\regs[23][1]~q ),
	.datae(!\regs[31][1]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~23 .extended_lut = "off";
defparam \reg2_rdata_o~23 .lut_mask = 64'h227722770A0A5F5F;
defparam \reg2_rdata_o~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N0
cyclonev_lcell_comb \reg2_rdata_o~20 (
// Equation(s):
// \reg2_rdata_o~20_combout  = ( \regs[28][1]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\reg2_raddr_i[2]~input_o ) # (\regs[24][1]~q ) ) ) ) # ( !\regs[28][1]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[24][1]~q  & !\reg2_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[28][1]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & ((\regs[16][1]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][1]~q )) ) ) ) # ( !\regs[28][1]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// ((\regs[16][1]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][1]~q )) ) ) )

	.dataa(!\regs[20][1]~q ),
	.datab(!\regs[16][1]~q ),
	.datac(!\regs[24][1]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[28][1]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~20 .extended_lut = "off";
defparam \reg2_rdata_o~20 .lut_mask = 64'h335533550F000FFF;
defparam \reg2_rdata_o~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N33
cyclonev_lcell_comb \reg2_rdata_o~24 (
// Equation(s):
// \reg2_rdata_o~24_combout  = ( \reg2_rdata_o~20_combout  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~21_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~23_combout ))) ) ) ) # ( !\reg2_rdata_o~20_combout  & ( 
// \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~21_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~23_combout ))) ) ) ) # ( \reg2_rdata_o~20_combout  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o ) # 
// (\reg2_rdata_o~22_combout ) ) ) ) # ( !\reg2_rdata_o~20_combout  & ( !\reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o  & \reg2_rdata_o~22_combout ) ) ) )

	.dataa(!\reg2_rdata_o~21_combout ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_rdata_o~22_combout ),
	.datad(!\reg2_rdata_o~23_combout ),
	.datae(!\reg2_rdata_o~20_combout ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~24 .extended_lut = "off";
defparam \reg2_rdata_o~24 .lut_mask = 64'h0303CFCF44774477;
defparam \reg2_rdata_o~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \reg2_rdata_o~25 (
// Equation(s):
// \reg2_rdata_o~25_combout  = ( \reg_wdata_i[1]~input_o  & ( \reg2_rdata_o~24_combout  & ( (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~19_combout )) # (\reg2_rdata_o~13_combout )) # (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[1]~input_o  & ( 
// \reg2_rdata_o~24_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~19_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( \reg_wdata_i[1]~input_o  & ( !\reg2_rdata_o~24_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~19_combout )) # 
// (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[1]~input_o  & ( !\reg2_rdata_o~24_combout  & ( (\reg2_rdata_o~7_combout  & \reg2_rdata_o~19_combout ) ) ) )

	.dataa(!\reg2_rdata_o~1_combout ),
	.datab(!\reg2_rdata_o~13_combout ),
	.datac(!\reg2_rdata_o~7_combout ),
	.datad(!\reg2_rdata_o~19_combout ),
	.datae(!\reg_wdata_i[1]~input_o ),
	.dataf(!\reg2_rdata_o~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~25 .extended_lut = "off";
defparam \reg2_rdata_o~25 .lut_mask = 64'h000F555F333F777F;
defparam \reg2_rdata_o~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N0
cyclonev_lcell_comb \reg2_rdata_o~28 (
// Equation(s):
// \reg2_rdata_o~28_combout  = ( \regs[11][2]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) # (\regs[9][2]~q ) ) ) ) # ( !\regs[11][2]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[9][2]~q  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// \regs[11][2]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & ((\regs[8][2]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][2]~q )) ) ) ) # ( !\regs[11][2]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// ((\regs[8][2]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][2]~q )) ) ) )

	.dataa(!\regs[10][2]~q ),
	.datab(!\regs[8][2]~q ),
	.datac(!\regs[9][2]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[11][2]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~28 .extended_lut = "off";
defparam \reg2_rdata_o~28 .lut_mask = 64'h335533550F000FFF;
defparam \reg2_rdata_o~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N15
cyclonev_lcell_comb \reg2_rdata_o~26 (
// Equation(s):
// \reg2_rdata_o~26_combout  = ( \regs[3][2]~q  & ( \regs[2][2]~q  & ( ((\reg2_raddr_i[0]~input_o  & \regs[1][2]~q )) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[3][2]~q  & ( \regs[2][2]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o  & 
// \regs[1][2]~q )) # (\reg2_raddr_i[1]~input_o  & (!\reg2_raddr_i[0]~input_o )) ) ) ) # ( \regs[3][2]~q  & ( !\regs[2][2]~q  & ( (\reg2_raddr_i[0]~input_o  & ((\regs[1][2]~q ) # (\reg2_raddr_i[1]~input_o ))) ) ) ) # ( !\regs[3][2]~q  & ( !\regs[2][2]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o  & \regs[1][2]~q )) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[1][2]~q ),
	.datad(gnd),
	.datae(!\regs[3][2]~q ),
	.dataf(!\regs[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~26 .extended_lut = "off";
defparam \reg2_rdata_o~26 .lut_mask = 64'h0202131346465757;
defparam \reg2_rdata_o~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N0
cyclonev_lcell_comb \reg2_rdata_o~29 (
// Equation(s):
// \reg2_rdata_o~29_combout  = ( \regs[15][2]~q  & ( \regs[12][2]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )) # (\regs[14][2]~q ))) # (\reg2_raddr_i[0]~input_o  & (((\regs[13][2]~q ) # (\reg2_raddr_i[1]~input_o )))) ) ) ) # ( 
// !\regs[15][2]~q  & ( \regs[12][2]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )) # (\regs[14][2]~q ))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o  & \regs[13][2]~q )))) ) ) ) # ( \regs[15][2]~q  & ( !\regs[12][2]~q  
// & ( (!\reg2_raddr_i[0]~input_o  & (\regs[14][2]~q  & (\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (((\regs[13][2]~q ) # (\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[15][2]~q  & ( !\regs[12][2]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[14][2]~q  & (\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o  & \regs[13][2]~q )))) ) ) )

	.dataa(!\regs[14][2]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[13][2]~q ),
	.datae(!\regs[15][2]~q ),
	.dataf(!\regs[12][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~29 .extended_lut = "off";
defparam \reg2_rdata_o~29 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N18
cyclonev_lcell_comb \reg2_rdata_o~27 (
// Equation(s):
// \reg2_rdata_o~27_combout  = ( \regs[7][2]~q  & ( \regs[5][2]~q  & ( ((!\reg2_raddr_i[1]~input_o  & (\regs[4][2]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][2]~q )))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[7][2]~q  & ( \regs[5][2]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[4][2]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][2]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[7][2]~q  & ( !\regs[5][2]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[4][2]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][2]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[7][2]~q  & ( !\regs[5][2]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[4][2]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][2]~q ))))) ) ) )

	.dataa(!\regs[4][2]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[6][2]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[7][2]~q ),
	.dataf(!\regs[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~27 .extended_lut = "off";
defparam \reg2_rdata_o~27 .lut_mask = 64'h440C443F770C773F;
defparam \reg2_rdata_o~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N42
cyclonev_lcell_comb \reg2_rdata_o~30 (
// Equation(s):
// \reg2_rdata_o~30_combout  = ( \reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~27_combout  & ( (!\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~29_combout ) ) ) ) # ( !\reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~27_combout  & ( (!\reg2_raddr_i[3]~input_o  & 
// ((\reg2_rdata_o~26_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~28_combout )) ) ) ) # ( \reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~27_combout  & ( (\reg2_raddr_i[3]~input_o  & \reg2_rdata_o~29_combout ) ) ) ) # ( !\reg2_raddr_i[2]~input_o  
// & ( !\reg2_rdata_o~27_combout  & ( (!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~26_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~28_combout )) ) ) )

	.dataa(!\reg2_rdata_o~28_combout ),
	.datab(!\reg2_rdata_o~26_combout ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\reg2_rdata_o~29_combout ),
	.datae(!\reg2_raddr_i[2]~input_o ),
	.dataf(!\reg2_rdata_o~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~30 .extended_lut = "off";
defparam \reg2_rdata_o~30 .lut_mask = 64'h3535000F3535F0FF;
defparam \reg2_rdata_o~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N42
cyclonev_lcell_comb \reg2_rdata_o~32 (
// Equation(s):
// \reg2_rdata_o~32_combout  = ( \regs[29][2]~q  & ( \regs[21][2]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[17][2]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][2]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[29][2]~q  & ( \regs[21][2]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[17][2]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][2]~q )))) ) ) ) # ( \regs[29][2]~q  & ( !\regs[21][2]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[17][2]~q  & (!\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][2]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][2]~q  & ( !\regs[21][2]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// (\regs[17][2]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][2]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\regs[17][2]~q ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[25][2]~q ),
	.datae(!\regs[29][2]~q ),
	.dataf(!\regs[21][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~32 .extended_lut = "off";
defparam \reg2_rdata_o~32 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg2_rdata_o~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N30
cyclonev_lcell_comb \reg2_rdata_o~34 (
// Equation(s):
// \reg2_rdata_o~34_combout  = ( \regs[31][2]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[27][2]~q ) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][2]~q  & ( \reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & \regs[27][2]~q ) ) ) ) # ( 
// \regs[31][2]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & ((\regs[19][2]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][2]~q )) ) ) ) # ( !\regs[31][2]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// ((\regs[19][2]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][2]~q )) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[27][2]~q ),
	.datac(!\regs[23][2]~q ),
	.datad(!\regs[19][2]~q ),
	.datae(!\regs[31][2]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~34 .extended_lut = "off";
defparam \reg2_rdata_o~34 .lut_mask = 64'h05AF05AF22227777;
defparam \reg2_rdata_o~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \reg2_rdata_o~31 (
// Equation(s):
// \reg2_rdata_o~31_combout  = ( \regs[28][2]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\reg2_raddr_i[2]~input_o ) # (\regs[24][2]~q ) ) ) ) # ( !\regs[28][2]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[24][2]~q  & !\reg2_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[28][2]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & ((\regs[16][2]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][2]~q )) ) ) ) # ( !\regs[28][2]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// ((\regs[16][2]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][2]~q )) ) ) )

	.dataa(!\regs[24][2]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[20][2]~q ),
	.datad(!\regs[16][2]~q ),
	.datae(!\regs[28][2]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~31 .extended_lut = "off";
defparam \reg2_rdata_o~31 .lut_mask = 64'h03CF03CF44447777;
defparam \reg2_rdata_o~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \reg2_rdata_o~33 (
// Equation(s):
// \reg2_rdata_o~33_combout  = ( \regs[30][2]~q  & ( \regs[26][2]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[18][2]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][2]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[30][2]~q  & ( \regs[26][2]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[18][2]~q ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[22][2]~q )))) ) ) ) # ( \regs[30][2]~q  & ( !\regs[26][2]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][2]~q  & (!\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[22][2]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][2]~q  & ( !\regs[26][2]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][2]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][2]~q ))))) ) ) )

	.dataa(!\regs[18][2]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[22][2]~q ),
	.datae(!\regs[30][2]~q ),
	.dataf(!\regs[26][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~33 .extended_lut = "off";
defparam \reg2_rdata_o~33 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg2_rdata_o~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N18
cyclonev_lcell_comb \reg2_rdata_o~35 (
// Equation(s):
// \reg2_rdata_o~35_combout  = ( \reg2_raddr_i[1]~input_o  & ( \reg2_rdata_o~33_combout  & ( (!\reg2_raddr_i[0]~input_o ) # (\reg2_rdata_o~34_combout ) ) ) ) # ( !\reg2_raddr_i[1]~input_o  & ( \reg2_rdata_o~33_combout  & ( (!\reg2_raddr_i[0]~input_o  & 
// ((\reg2_rdata_o~31_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~32_combout )) ) ) ) # ( \reg2_raddr_i[1]~input_o  & ( !\reg2_rdata_o~33_combout  & ( (\reg2_raddr_i[0]~input_o  & \reg2_rdata_o~34_combout ) ) ) ) # ( !\reg2_raddr_i[1]~input_o  
// & ( !\reg2_rdata_o~33_combout  & ( (!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~31_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~32_combout )) ) ) )

	.dataa(!\reg2_rdata_o~32_combout ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_rdata_o~34_combout ),
	.datad(!\reg2_rdata_o~31_combout ),
	.datae(!\reg2_raddr_i[1]~input_o ),
	.dataf(!\reg2_rdata_o~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~35 .extended_lut = "off";
defparam \reg2_rdata_o~35 .lut_mask = 64'h11DD030311DDCFCF;
defparam \reg2_rdata_o~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~36 (
// Equation(s):
// \reg2_rdata_o~36_combout  = ( \reg_wdata_i[2]~input_o  & ( \reg2_rdata_o~35_combout  & ( (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~30_combout )) # (\reg2_rdata_o~13_combout )) # (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[2]~input_o  & ( 
// \reg2_rdata_o~35_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~30_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( \reg_wdata_i[2]~input_o  & ( !\reg2_rdata_o~35_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~30_combout )) # 
// (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[2]~input_o  & ( !\reg2_rdata_o~35_combout  & ( (\reg2_rdata_o~7_combout  & \reg2_rdata_o~30_combout ) ) ) )

	.dataa(!\reg2_rdata_o~1_combout ),
	.datab(!\reg2_rdata_o~13_combout ),
	.datac(!\reg2_rdata_o~7_combout ),
	.datad(!\reg2_rdata_o~30_combout ),
	.datae(!\reg_wdata_i[2]~input_o ),
	.dataf(!\reg2_rdata_o~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~36 .extended_lut = "off";
defparam \reg2_rdata_o~36 .lut_mask = 64'h000F555F333F777F;
defparam \reg2_rdata_o~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N36
cyclonev_lcell_comb \reg2_rdata_o~45 (
// Equation(s):
// \reg2_rdata_o~45_combout  = ( \regs[31][3]~q  & ( \regs[23][3]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][3]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][3]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][3]~q  & ( \regs[23][3]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][3]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][3]~q )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[31][3]~q  & ( !\regs[23][3]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][3]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][3]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[31][3]~q  & ( !\regs[23][3]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][3]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][3]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[27][3]~q ),
	.datac(!\regs[19][3]~q ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[31][3]~q ),
	.dataf(!\regs[23][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~45 .extended_lut = "off";
defparam \reg2_rdata_o~45 .lut_mask = 64'h0A220A775F225F77;
defparam \reg2_rdata_o~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \reg2_rdata_o~44 (
// Equation(s):
// \reg2_rdata_o~44_combout  = ( \regs[30][3]~q  & ( \regs[26][3]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[18][3]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][3]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[30][3]~q  & ( \regs[26][3]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[18][3]~q ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[22][3]~q )))) ) ) ) # ( \regs[30][3]~q  & ( !\regs[26][3]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][3]~q  & (!\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[22][3]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][3]~q  & ( !\regs[26][3]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][3]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][3]~q ))))) ) ) )

	.dataa(!\regs[18][3]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[22][3]~q ),
	.datae(!\regs[30][3]~q ),
	.dataf(!\regs[26][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~44 .extended_lut = "off";
defparam \reg2_rdata_o~44 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg2_rdata_o~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N6
cyclonev_lcell_comb \reg2_rdata_o~42 (
// Equation(s):
// \reg2_rdata_o~42_combout  = ( \regs[28][3]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\reg2_raddr_i[2]~input_o ) # (\regs[24][3]~q ) ) ) ) # ( !\regs[28][3]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[24][3]~q  & !\reg2_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[28][3]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[16][3]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][3]~q ))) ) ) ) # ( !\regs[28][3]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[16][3]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][3]~q ))) ) ) )

	.dataa(!\regs[16][3]~q ),
	.datab(!\regs[20][3]~q ),
	.datac(!\regs[24][3]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[28][3]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~42 .extended_lut = "off";
defparam \reg2_rdata_o~42 .lut_mask = 64'h553355330F000FFF;
defparam \reg2_rdata_o~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N18
cyclonev_lcell_comb \reg2_rdata_o~43 (
// Equation(s):
// \reg2_rdata_o~43_combout  = ( \regs[29][3]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\reg2_raddr_i[2]~input_o ) # (\regs[25][3]~q ) ) ) ) # ( !\regs[29][3]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[25][3]~q  & !\reg2_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[29][3]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[17][3]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[21][3]~q ))) ) ) ) # ( !\regs[29][3]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[17][3]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[21][3]~q ))) ) ) )

	.dataa(!\regs[17][3]~q ),
	.datab(!\regs[25][3]~q ),
	.datac(!\regs[21][3]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[29][3]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~43 .extended_lut = "off";
defparam \reg2_rdata_o~43 .lut_mask = 64'h550F550F330033FF;
defparam \reg2_rdata_o~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N42
cyclonev_lcell_comb \reg2_rdata_o~46 (
// Equation(s):
// \reg2_rdata_o~46_combout  = ( \reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~43_combout  & ( (!\reg2_raddr_i[1]~input_o ) # (\reg2_rdata_o~45_combout ) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~43_combout  & ( (!\reg2_raddr_i[1]~input_o  & 
// ((\reg2_rdata_o~42_combout ))) # (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~44_combout )) ) ) ) # ( \reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~43_combout  & ( (\reg2_rdata_o~45_combout  & \reg2_raddr_i[1]~input_o ) ) ) ) # ( !\reg2_raddr_i[0]~input_o  
// & ( !\reg2_rdata_o~43_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~42_combout ))) # (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~44_combout )) ) ) )

	.dataa(!\reg2_rdata_o~45_combout ),
	.datab(!\reg2_rdata_o~44_combout ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\reg2_rdata_o~42_combout ),
	.datae(!\reg2_raddr_i[0]~input_o ),
	.dataf(!\reg2_rdata_o~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~46 .extended_lut = "off";
defparam \reg2_rdata_o~46 .lut_mask = 64'h03F3050503F3F5F5;
defparam \reg2_rdata_o~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~38 (
// Equation(s):
// \reg2_rdata_o~38_combout  = ( \regs[7][3]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[5][3]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[7][3]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[5][3]~q ) ) ) ) # ( \regs[7][3]~q 
//  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & ((\regs[4][3]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[6][3]~q )) ) ) ) # ( !\regs[7][3]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & ((\regs[4][3]~q ))) # 
// (\reg2_raddr_i[1]~input_o  & (\regs[6][3]~q )) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[6][3]~q ),
	.datac(!\regs[5][3]~q ),
	.datad(!\regs[4][3]~q ),
	.datae(!\regs[7][3]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~38 .extended_lut = "off";
defparam \reg2_rdata_o~38 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \reg2_rdata_o~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N12
cyclonev_lcell_comb \reg2_rdata_o~40 (
// Equation(s):
// \reg2_rdata_o~40_combout  = ( \regs[15][3]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\reg2_raddr_i[0]~input_o ) # (\regs[14][3]~q ) ) ) ) # ( !\regs[15][3]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[14][3]~q  & !\reg2_raddr_i[0]~input_o ) ) ) ) # ( 
// \regs[15][3]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & ((\regs[12][3]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][3]~q )) ) ) ) # ( !\regs[15][3]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// ((\regs[12][3]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][3]~q )) ) ) )

	.dataa(!\regs[14][3]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[13][3]~q ),
	.datad(!\regs[12][3]~q ),
	.datae(!\regs[15][3]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~40 .extended_lut = "off";
defparam \reg2_rdata_o~40 .lut_mask = 64'h03CF03CF44447777;
defparam \reg2_rdata_o~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N3
cyclonev_lcell_comb \reg2_rdata_o~37 (
// Equation(s):
// \reg2_rdata_o~37_combout  = ( \regs[2][3]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o  & (\regs[1][3]~q ))) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o ) # ((\regs[3][3]~q )))) ) ) # ( !\regs[2][3]~q  & ( 
// (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][3]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][3]~q ))))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[1][3]~q ),
	.datad(!\regs[3][3]~q ),
	.datae(gnd),
	.dataf(!\regs[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~37 .extended_lut = "off";
defparam \reg2_rdata_o~37 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N36
cyclonev_lcell_comb \reg2_rdata_o~39 (
// Equation(s):
// \reg2_rdata_o~39_combout  = ( \regs[11][3]~q  & ( \regs[9][3]~q  & ( ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][3]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][3]~q ))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][3]~q  & ( \regs[9][3]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (((\regs[8][3]~q )) # (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (!\reg2_raddr_i[0]~input_o  & (\regs[10][3]~q ))) ) ) ) # ( \regs[11][3]~q  & ( !\regs[9][3]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (!\reg2_raddr_i[0]~input_o  & ((\regs[8][3]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\regs[10][3]~q )) # (\reg2_raddr_i[0]~input_o ))) ) ) ) # ( !\regs[11][3]~q  & ( !\regs[9][3]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & 
// ((\regs[8][3]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][3]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[10][3]~q ),
	.datad(!\regs[8][3]~q ),
	.datae(!\regs[11][3]~q ),
	.dataf(!\regs[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~39 .extended_lut = "off";
defparam \reg2_rdata_o~39 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg2_rdata_o~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N0
cyclonev_lcell_comb \reg2_rdata_o~41 (
// Equation(s):
// \reg2_rdata_o~41_combout  = ( \reg2_rdata_o~37_combout  & ( \reg2_rdata_o~39_combout  & ( (!\reg2_raddr_i[2]~input_o ) # ((!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~38_combout )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~40_combout )))) ) ) ) # ( 
// !\reg2_rdata_o~37_combout  & ( \reg2_rdata_o~39_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~38_combout )) # (\reg2_raddr_i[3]~input_o  & 
// ((\reg2_rdata_o~40_combout ))))) ) ) ) # ( \reg2_rdata_o~37_combout  & ( !\reg2_rdata_o~39_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~38_combout 
// )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~40_combout ))))) ) ) ) # ( !\reg2_rdata_o~37_combout  & ( !\reg2_rdata_o~39_combout  & ( (\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~38_combout )) # (\reg2_raddr_i[3]~input_o 
//  & ((\reg2_rdata_o~40_combout ))))) ) ) )

	.dataa(!\reg2_rdata_o~38_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\reg2_rdata_o~40_combout ),
	.datae(!\reg2_rdata_o~37_combout ),
	.dataf(!\reg2_rdata_o~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~41 .extended_lut = "off";
defparam \reg2_rdata_o~41 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \reg2_rdata_o~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N30
cyclonev_lcell_comb \reg2_rdata_o~47 (
// Equation(s):
// \reg2_rdata_o~47_combout  = ( \reg2_rdata_o~7_combout  & ( \reg_wdata_i[3]~input_o  & ( (((\reg2_rdata_o~46_combout  & \reg2_rdata_o~13_combout )) # (\reg2_rdata_o~41_combout )) # (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg2_rdata_o~7_combout  & ( 
// \reg_wdata_i[3]~input_o  & ( ((\reg2_rdata_o~46_combout  & \reg2_rdata_o~13_combout )) # (\reg2_rdata_o~1_combout ) ) ) ) # ( \reg2_rdata_o~7_combout  & ( !\reg_wdata_i[3]~input_o  & ( ((\reg2_rdata_o~46_combout  & \reg2_rdata_o~13_combout )) # 
// (\reg2_rdata_o~41_combout ) ) ) ) # ( !\reg2_rdata_o~7_combout  & ( !\reg_wdata_i[3]~input_o  & ( (\reg2_rdata_o~46_combout  & \reg2_rdata_o~13_combout ) ) ) )

	.dataa(!\reg2_rdata_o~46_combout ),
	.datab(!\reg2_rdata_o~1_combout ),
	.datac(!\reg2_rdata_o~41_combout ),
	.datad(!\reg2_rdata_o~13_combout ),
	.datae(!\reg2_rdata_o~7_combout ),
	.dataf(!\reg_wdata_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~47 .extended_lut = "off";
defparam \reg2_rdata_o~47 .lut_mask = 64'h00550F5F33773F7F;
defparam \reg2_rdata_o~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N42
cyclonev_lcell_comb \reg2_rdata_o~51 (
// Equation(s):
// \reg2_rdata_o~51_combout  = ( \regs[15][4]~q  & ( \regs[13][4]~q  & ( ((!\reg2_raddr_i[1]~input_o  & (\regs[12][4]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][4]~q )))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[15][4]~q  & ( \regs[13][4]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (((\regs[12][4]~q )) # (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (!\reg2_raddr_i[0]~input_o  & ((\regs[14][4]~q )))) ) ) ) # ( \regs[15][4]~q  & ( !\regs[13][4]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (!\reg2_raddr_i[0]~input_o  & (\regs[12][4]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[14][4]~q )) # (\reg2_raddr_i[0]~input_o ))) ) ) ) # ( !\regs[15][4]~q  & ( !\regs[13][4]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & 
// (\regs[12][4]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][4]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[12][4]~q ),
	.datad(!\regs[14][4]~q ),
	.datae(!\regs[15][4]~q ),
	.dataf(!\regs[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~51 .extended_lut = "off";
defparam \reg2_rdata_o~51 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg2_rdata_o~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \reg2_rdata_o~49 (
// Equation(s):
// \reg2_rdata_o~49_combout  = ( \regs[7][4]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) # (\regs[5][4]~q ) ) ) ) # ( !\regs[7][4]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[5][4]~q  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( \regs[7][4]~q 
//  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[4][4]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][4]~q ))) ) ) ) # ( !\regs[7][4]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[4][4]~q )) # 
// (\reg2_raddr_i[1]~input_o  & ((\regs[6][4]~q ))) ) ) )

	.dataa(!\regs[4][4]~q ),
	.datab(!\regs[5][4]~q ),
	.datac(!\regs[6][4]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[7][4]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~49 .extended_lut = "off";
defparam \reg2_rdata_o~49 .lut_mask = 64'h550F550F330033FF;
defparam \reg2_rdata_o~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N45
cyclonev_lcell_comb \reg2_rdata_o~50 (
// Equation(s):
// \reg2_rdata_o~50_combout  = ( \regs[11][4]~q  & ( \regs[9][4]~q  & ( ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][4]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][4]~q ))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][4]~q  & ( \regs[9][4]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][4]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][4]~q )))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[11][4]~q  & ( !\regs[9][4]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][4]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][4]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[11][4]~q  & ( !\regs[9][4]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][4]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][4]~q )))) ) ) )

	.dataa(!\regs[10][4]~q ),
	.datab(!\regs[8][4]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[11][4]~q ),
	.dataf(!\regs[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~50 .extended_lut = "off";
defparam \reg2_rdata_o~50 .lut_mask = 64'h3050305F3F503F5F;
defparam \reg2_rdata_o~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N0
cyclonev_lcell_comb \reg2_rdata_o~48 (
// Equation(s):
// \reg2_rdata_o~48_combout  = ( \regs[2][4]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o  & (\regs[1][4]~q ))) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o ) # ((\regs[3][4]~q )))) ) ) # ( !\regs[2][4]~q  & ( 
// (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][4]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][4]~q ))))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[1][4]~q ),
	.datad(!\regs[3][4]~q ),
	.datae(gnd),
	.dataf(!\regs[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~48 .extended_lut = "off";
defparam \reg2_rdata_o~48 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N6
cyclonev_lcell_comb \reg2_rdata_o~52 (
// Equation(s):
// \reg2_rdata_o~52_combout  = ( \reg2_rdata_o~50_combout  & ( \reg2_rdata_o~48_combout  & ( (!\reg2_raddr_i[2]~input_o ) # ((!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~49_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~51_combout ))) ) ) ) # ( 
// !\reg2_rdata_o~50_combout  & ( \reg2_rdata_o~48_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~49_combout ))) # (\reg2_raddr_i[3]~input_o  & 
// (\reg2_rdata_o~51_combout )))) ) ) ) # ( \reg2_rdata_o~50_combout  & ( !\reg2_rdata_o~48_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~49_combout 
// ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~51_combout )))) ) ) ) # ( !\reg2_rdata_o~50_combout  & ( !\reg2_rdata_o~48_combout  & ( (\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~49_combout ))) # 
// (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~51_combout )))) ) ) )

	.dataa(!\reg2_rdata_o~51_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\reg2_rdata_o~49_combout ),
	.datae(!\reg2_rdata_o~50_combout ),
	.dataf(!\reg2_rdata_o~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~52 .extended_lut = "off";
defparam \reg2_rdata_o~52 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg2_rdata_o~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N24
cyclonev_lcell_comb \reg2_rdata_o~54 (
// Equation(s):
// \reg2_rdata_o~54_combout  = ( \regs[29][4]~q  & ( \regs[25][4]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][4]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][4]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[29][4]~q  & ( \regs[25][4]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (((\regs[17][4]~q ) # (\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][4]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[29][4]~q  & ( !\regs[25][4]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (((!\reg2_raddr_i[3]~input_o  & \regs[17][4]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[21][4]~q ))) ) ) ) # ( !\regs[29][4]~q  & ( !\regs[25][4]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// ((\regs[17][4]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][4]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[21][4]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[17][4]~q ),
	.datae(!\regs[29][4]~q ),
	.dataf(!\regs[25][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~54 .extended_lut = "off";
defparam \reg2_rdata_o~54 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg2_rdata_o~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N12
cyclonev_lcell_comb \reg2_rdata_o~53 (
// Equation(s):
// \reg2_rdata_o~53_combout  = ( \regs[28][4]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\reg2_raddr_i[2]~input_o ) # (\regs[24][4]~q ) ) ) ) # ( !\regs[28][4]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[24][4]~q  & !\reg2_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[28][4]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[16][4]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][4]~q ))) ) ) ) # ( !\regs[28][4]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[16][4]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][4]~q ))) ) ) )

	.dataa(!\regs[24][4]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[16][4]~q ),
	.datad(!\regs[20][4]~q ),
	.datae(!\regs[28][4]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~53 .extended_lut = "off";
defparam \reg2_rdata_o~53 .lut_mask = 64'h0C3F0C3F44447777;
defparam \reg2_rdata_o~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~55 (
// Equation(s):
// \reg2_rdata_o~55_combout  = ( \regs[30][4]~q  & ( \regs[18][4]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][4]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][4]~q ))) ) ) ) # ( 
// !\regs[30][4]~q  & ( \regs[18][4]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][4]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][4]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[30][4]~q  & ( !\regs[18][4]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[26][4]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][4]~q ))) ) ) ) # ( !\regs[30][4]~q  & ( !\regs[18][4]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (((\reg2_raddr_i[3]~input_o  & \regs[26][4]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][4]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\regs[22][4]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[26][4]~q ),
	.datae(!\regs[30][4]~q ),
	.dataf(!\regs[18][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~55 .extended_lut = "off";
defparam \reg2_rdata_o~55 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg2_rdata_o~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \reg2_rdata_o~56 (
// Equation(s):
// \reg2_rdata_o~56_combout  = ( \regs[31][4]~q  & ( \regs[19][4]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[27][4]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[23][4]~q ))) ) ) ) # ( 
// !\regs[31][4]~q  & ( \regs[19][4]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[27][4]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][4]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[31][4]~q  & ( !\regs[19][4]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[27][4]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[23][4]~q ))) ) ) ) # ( !\regs[31][4]~q  & ( !\regs[19][4]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (((\reg2_raddr_i[3]~input_o  & \regs[27][4]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][4]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[23][4]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[27][4]~q ),
	.datae(!\regs[31][4]~q ),
	.dataf(!\regs[19][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~56 .extended_lut = "off";
defparam \reg2_rdata_o~56 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg2_rdata_o~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N33
cyclonev_lcell_comb \reg2_rdata_o~57 (
// Equation(s):
// \reg2_rdata_o~57_combout  = ( \reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~56_combout  & ( (\reg2_rdata_o~54_combout ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~56_combout  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\reg2_rdata_o~53_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~55_combout ))) ) ) ) # ( \reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~56_combout  & ( (!\reg2_raddr_i[1]~input_o  & \reg2_rdata_o~54_combout ) ) ) ) # ( !\reg2_raddr_i[0]~input_o  
// & ( !\reg2_rdata_o~56_combout  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~53_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~55_combout ))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_rdata_o~54_combout ),
	.datac(!\reg2_rdata_o~53_combout ),
	.datad(!\reg2_rdata_o~55_combout ),
	.datae(!\reg2_raddr_i[0]~input_o ),
	.dataf(!\reg2_rdata_o~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~57 .extended_lut = "off";
defparam \reg2_rdata_o~57 .lut_mask = 64'h0A5F22220A5F7777;
defparam \reg2_rdata_o~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \reg2_rdata_o~58 (
// Equation(s):
// \reg2_rdata_o~58_combout  = ( \reg_wdata_i[4]~input_o  & ( \reg2_rdata_o~57_combout  & ( (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~52_combout )) # (\reg2_rdata_o~1_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( !\reg_wdata_i[4]~input_o  & ( 
// \reg2_rdata_o~57_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~52_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( \reg_wdata_i[4]~input_o  & ( !\reg2_rdata_o~57_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~52_combout )) # 
// (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[4]~input_o  & ( !\reg2_rdata_o~57_combout  & ( (\reg2_rdata_o~7_combout  & \reg2_rdata_o~52_combout ) ) ) )

	.dataa(!\reg2_rdata_o~13_combout ),
	.datab(!\reg2_rdata_o~1_combout ),
	.datac(!\reg2_rdata_o~7_combout ),
	.datad(!\reg2_rdata_o~52_combout ),
	.datae(!\reg_wdata_i[4]~input_o ),
	.dataf(!\reg2_rdata_o~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~58 .extended_lut = "off";
defparam \reg2_rdata_o~58 .lut_mask = 64'h000F333F555F777F;
defparam \reg2_rdata_o~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N12
cyclonev_lcell_comb \reg2_rdata_o~64 (
// Equation(s):
// \reg2_rdata_o~64_combout  = ( \regs[28][5]~q  & ( \regs[16][5]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[24][5]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[20][5]~q ))) ) ) ) # ( 
// !\regs[28][5]~q  & ( \regs[16][5]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[24][5]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][5]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[28][5]~q  & ( !\regs[16][5]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[24][5]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[20][5]~q ))) ) ) ) # ( !\regs[28][5]~q  & ( !\regs[16][5]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (((\reg2_raddr_i[3]~input_o  & \regs[24][5]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][5]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[20][5]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[24][5]~q ),
	.datae(!\regs[28][5]~q ),
	.dataf(!\regs[16][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~64 .extended_lut = "off";
defparam \reg2_rdata_o~64 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg2_rdata_o~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \reg2_rdata_o~67 (
// Equation(s):
// \reg2_rdata_o~67_combout  = ( \regs[31][5]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[27][5]~q ) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][5]~q  & ( \reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & \regs[27][5]~q ) ) ) ) # ( 
// \regs[31][5]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[19][5]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][5]~q ))) ) ) ) # ( !\regs[31][5]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[19][5]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][5]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[19][5]~q ),
	.datac(!\regs[27][5]~q ),
	.datad(!\regs[23][5]~q ),
	.datae(!\regs[31][5]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~67 .extended_lut = "off";
defparam \reg2_rdata_o~67 .lut_mask = 64'h227722770A0A5F5F;
defparam \reg2_rdata_o~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N42
cyclonev_lcell_comb \reg2_rdata_o~66 (
// Equation(s):
// \reg2_rdata_o~66_combout  = ( \regs[30][5]~q  & ( \regs[26][5]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[18][5]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][5]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[30][5]~q  & ( \regs[26][5]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[18][5]~q ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[22][5]~q )))) ) ) ) # ( \regs[30][5]~q  & ( !\regs[26][5]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][5]~q  & (!\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[22][5]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][5]~q  & ( !\regs[26][5]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][5]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][5]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[18][5]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[22][5]~q ),
	.datae(!\regs[30][5]~q ),
	.dataf(!\regs[26][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~66 .extended_lut = "off";
defparam \reg2_rdata_o~66 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg2_rdata_o~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N48
cyclonev_lcell_comb \reg2_rdata_o~65 (
// Equation(s):
// \reg2_rdata_o~65_combout  = ( \regs[29][5]~q  & ( \regs[21][5]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[17][5]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][5]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[29][5]~q  & ( \regs[21][5]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][5]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][5]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[29][5]~q  & ( !\regs[21][5]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][5]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][5]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][5]~q  & ( !\regs[21][5]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][5]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][5]~q ))))) ) ) )

	.dataa(!\regs[17][5]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[25][5]~q ),
	.datae(!\regs[29][5]~q ),
	.dataf(!\regs[21][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~65 .extended_lut = "off";
defparam \reg2_rdata_o~65 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \reg2_rdata_o~68 (
// Equation(s):
// \reg2_rdata_o~68_combout  = ( \reg2_rdata_o~65_combout  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o ) # (\reg2_rdata_o~67_combout ) ) ) ) # ( !\reg2_rdata_o~65_combout  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o  & 
// \reg2_rdata_o~67_combout ) ) ) ) # ( \reg2_rdata_o~65_combout  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~64_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~66_combout ))) ) ) ) # ( !\reg2_rdata_o~65_combout  
// & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~64_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~66_combout ))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_rdata_o~64_combout ),
	.datac(!\reg2_rdata_o~67_combout ),
	.datad(!\reg2_rdata_o~66_combout ),
	.datae(!\reg2_rdata_o~65_combout ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~68 .extended_lut = "off";
defparam \reg2_rdata_o~68 .lut_mask = 64'h227722770505AFAF;
defparam \reg2_rdata_o~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \reg2_rdata_o~60 (
// Equation(s):
// \reg2_rdata_o~60_combout  = ( \regs[7][5]~q  & ( \regs[4][5]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[6][5]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[5][5]~q ))) ) ) ) # ( 
// !\regs[7][5]~q  & ( \regs[4][5]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[6][5]~q )))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][5]~q  & (!\reg2_raddr_i[1]~input_o ))) ) ) ) # ( \regs[7][5]~q  & ( !\regs[4][5]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o  & \regs[6][5]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[5][5]~q ))) ) ) ) # ( !\regs[7][5]~q  & ( !\regs[4][5]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (((\reg2_raddr_i[1]~input_o  & \regs[6][5]~q )))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][5]~q  & (!\reg2_raddr_i[1]~input_o ))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\regs[5][5]~q ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[6][5]~q ),
	.datae(!\regs[7][5]~q ),
	.dataf(!\regs[4][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~60 .extended_lut = "off";
defparam \reg2_rdata_o~60 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg2_rdata_o~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N42
cyclonev_lcell_comb \reg2_rdata_o~62 (
// Equation(s):
// \reg2_rdata_o~62_combout  = ( \regs[15][5]~q  & ( \regs[12][5]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o ) # (\regs[13][5]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[14][5]~q ))) ) ) ) # ( 
// !\regs[15][5]~q  & ( \regs[12][5]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o ) # (\regs[13][5]~q )))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][5]~q  & (!\reg2_raddr_i[0]~input_o ))) ) ) ) # ( \regs[15][5]~q  & ( !\regs[12][5]~q  & 
// ( (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o  & \regs[13][5]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[14][5]~q ))) ) ) ) # ( !\regs[15][5]~q  & ( !\regs[12][5]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (((\reg2_raddr_i[0]~input_o  & \regs[13][5]~q )))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][5]~q  & (!\reg2_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\regs[14][5]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[13][5]~q ),
	.datae(!\regs[15][5]~q ),
	.dataf(!\regs[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~62 .extended_lut = "off";
defparam \reg2_rdata_o~62 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg2_rdata_o~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N18
cyclonev_lcell_comb \reg2_rdata_o~61 (
// Equation(s):
// \reg2_rdata_o~61_combout  = ( \regs[11][5]~q  & ( \regs[10][5]~q  & ( ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][5]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][5]~q ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[11][5]~q  & ( \regs[10][5]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][5]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][5]~q )))) # (\reg2_raddr_i[1]~input_o  & (!\reg2_raddr_i[0]~input_o )) ) ) ) # ( \regs[11][5]~q  & ( !\regs[10][5]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][5]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][5]~q )))) # (\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o )) ) ) ) # ( !\regs[11][5]~q  & ( !\regs[10][5]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][5]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][5]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[9][5]~q ),
	.datad(!\regs[8][5]~q ),
	.datae(!\regs[11][5]~q ),
	.dataf(!\regs[10][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~61 .extended_lut = "off";
defparam \reg2_rdata_o~61 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg2_rdata_o~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \reg2_rdata_o~59 (
// Equation(s):
// \reg2_rdata_o~59_combout  = ( \regs[2][5]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o  & (\regs[1][5]~q ))) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o ) # ((\regs[3][5]~q )))) ) ) # ( !\regs[2][5]~q  & ( 
// (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][5]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][5]~q ))))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[1][5]~q ),
	.datad(!\regs[3][5]~q ),
	.datae(gnd),
	.dataf(!\regs[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~59 .extended_lut = "off";
defparam \reg2_rdata_o~59 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N30
cyclonev_lcell_comb \reg2_rdata_o~63 (
// Equation(s):
// \reg2_rdata_o~63_combout  = ( \reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~59_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~61_combout ))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~62_combout )) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( 
// \reg2_rdata_o~59_combout  & ( (!\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~60_combout ) ) ) ) # ( \reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~59_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~61_combout ))) # (\reg2_raddr_i[2]~input_o  & 
// (\reg2_rdata_o~62_combout )) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~59_combout  & ( (\reg2_rdata_o~60_combout  & \reg2_raddr_i[2]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~60_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~62_combout ),
	.datad(!\reg2_rdata_o~61_combout ),
	.datae(!\reg2_raddr_i[3]~input_o ),
	.dataf(!\reg2_rdata_o~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~63 .extended_lut = "off";
defparam \reg2_rdata_o~63 .lut_mask = 64'h111103CFDDDD03CF;
defparam \reg2_rdata_o~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N9
cyclonev_lcell_comb \reg2_rdata_o~69 (
// Equation(s):
// \reg2_rdata_o~69_combout  = ( \reg2_rdata_o~1_combout  & ( \reg2_rdata_o~63_combout  & ( (((\reg2_rdata_o~13_combout  & \reg2_rdata_o~68_combout )) # (\reg_wdata_i[5]~input_o )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( !\reg2_rdata_o~1_combout  & ( 
// \reg2_rdata_o~63_combout  & ( ((\reg2_rdata_o~13_combout  & \reg2_rdata_o~68_combout )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( \reg2_rdata_o~1_combout  & ( !\reg2_rdata_o~63_combout  & ( ((\reg2_rdata_o~13_combout  & \reg2_rdata_o~68_combout )) # 
// (\reg_wdata_i[5]~input_o ) ) ) ) # ( !\reg2_rdata_o~1_combout  & ( !\reg2_rdata_o~63_combout  & ( (\reg2_rdata_o~13_combout  & \reg2_rdata_o~68_combout ) ) ) )

	.dataa(!\reg2_rdata_o~7_combout ),
	.datab(!\reg2_rdata_o~13_combout ),
	.datac(!\reg_wdata_i[5]~input_o ),
	.datad(!\reg2_rdata_o~68_combout ),
	.datae(!\reg2_rdata_o~1_combout ),
	.dataf(!\reg2_rdata_o~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~69 .extended_lut = "off";
defparam \reg2_rdata_o~69 .lut_mask = 64'h00330F3F55775F7F;
defparam \reg2_rdata_o~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N54
cyclonev_lcell_comb \reg2_rdata_o~75 (
// Equation(s):
// \reg2_rdata_o~75_combout  = ( \regs[28][6]~q  & ( \regs[16][6]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[24][6]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[20][6]~q ))) ) ) ) # ( 
// !\regs[28][6]~q  & ( \regs[16][6]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[24][6]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][6]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[28][6]~q  & ( !\regs[16][6]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[24][6]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[20][6]~q ))) ) ) ) # ( !\regs[28][6]~q  & ( !\regs[16][6]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (((\reg2_raddr_i[3]~input_o  & \regs[24][6]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][6]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[20][6]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[24][6]~q ),
	.datae(!\regs[28][6]~q ),
	.dataf(!\regs[16][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~75 .extended_lut = "off";
defparam \reg2_rdata_o~75 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg2_rdata_o~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \reg2_rdata_o~76 (
// Equation(s):
// \reg2_rdata_o~76_combout  = ( \regs[29][6]~q  & ( \regs[21][6]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[17][6]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[25][6]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[29][6]~q  & ( \regs[21][6]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[17][6]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[25][6]~q )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[29][6]~q  & ( !\regs[21][6]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[17][6]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[25][6]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][6]~q  & ( !\regs[21][6]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[17][6]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[25][6]~q )))) ) ) )

	.dataa(!\regs[25][6]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[17][6]~q ),
	.datae(!\regs[29][6]~q ),
	.dataf(!\regs[21][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~76 .extended_lut = "off";
defparam \reg2_rdata_o~76 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \reg2_rdata_o~78 (
// Equation(s):
// \reg2_rdata_o~78_combout  = ( \regs[31][6]~q  & ( \reg2_raddr_i[2]~input_o  & ( (\regs[23][6]~q ) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[31][6]~q  & ( \reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & \regs[23][6]~q ) ) ) ) # ( 
// \regs[31][6]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & ((\regs[19][6]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][6]~q )) ) ) ) # ( !\regs[31][6]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & 
// ((\regs[19][6]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][6]~q )) ) ) )

	.dataa(!\regs[27][6]~q ),
	.datab(!\regs[19][6]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[23][6]~q ),
	.datae(!\regs[31][6]~q ),
	.dataf(!\reg2_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~78 .extended_lut = "off";
defparam \reg2_rdata_o~78 .lut_mask = 64'h3535353500F00FFF;
defparam \reg2_rdata_o~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N24
cyclonev_lcell_comb \reg2_rdata_o~77 (
// Equation(s):
// \reg2_rdata_o~77_combout  = ( \regs[30][6]~q  & ( \regs[26][6]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[18][6]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][6]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[30][6]~q  & ( \regs[26][6]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (((\regs[18][6]~q ) # (\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][6]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[30][6]~q  & ( !\regs[26][6]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (((!\reg2_raddr_i[3]~input_o  & \regs[18][6]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][6]~q ))) ) ) ) # ( !\regs[30][6]~q  & ( !\regs[26][6]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// ((\regs[18][6]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][6]~q )))) ) ) )

	.dataa(!\regs[22][6]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[18][6]~q ),
	.datae(!\regs[30][6]~q ),
	.dataf(!\regs[26][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~77 .extended_lut = "off";
defparam \reg2_rdata_o~77 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \reg2_rdata_o~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N21
cyclonev_lcell_comb \reg2_rdata_o~79 (
// Equation(s):
// \reg2_rdata_o~79_combout  = ( \reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~77_combout  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~76_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~78_combout ))) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( 
// \reg2_rdata_o~77_combout  & ( (\reg2_rdata_o~75_combout ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( \reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~77_combout  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~76_combout )) # (\reg2_raddr_i[1]~input_o  & 
// ((\reg2_rdata_o~78_combout ))) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~77_combout  & ( (!\reg2_raddr_i[1]~input_o  & \reg2_rdata_o~75_combout ) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_rdata_o~75_combout ),
	.datac(!\reg2_rdata_o~76_combout ),
	.datad(!\reg2_rdata_o~78_combout ),
	.datae(!\reg2_raddr_i[0]~input_o ),
	.dataf(!\reg2_rdata_o~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~79 .extended_lut = "off";
defparam \reg2_rdata_o~79 .lut_mask = 64'h22220A5F77770A5F;
defparam \reg2_rdata_o~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N18
cyclonev_lcell_comb \reg2_rdata_o~71 (
// Equation(s):
// \reg2_rdata_o~71_combout  = ( \regs[7][6]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[6][6]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[7][6]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[6][6]~q ) ) ) ) # ( \regs[7][6]~q 
//  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & ((\regs[4][6]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][6]~q )) ) ) ) # ( !\regs[7][6]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & ((\regs[4][6]~q ))) # 
// (\reg2_raddr_i[0]~input_o  & (\regs[5][6]~q )) ) ) )

	.dataa(!\regs[5][6]~q ),
	.datab(!\regs[4][6]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[6][6]~q ),
	.datae(!\regs[7][6]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~71 .extended_lut = "off";
defparam \reg2_rdata_o~71 .lut_mask = 64'h3535353500F00FFF;
defparam \reg2_rdata_o~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N12
cyclonev_lcell_comb \reg2_rdata_o~72 (
// Equation(s):
// \reg2_rdata_o~72_combout  = ( \regs[11][6]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[9][6]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[11][6]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[9][6]~q ) ) ) ) # ( 
// \regs[11][6]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[8][6]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][6]~q ))) ) ) ) # ( !\regs[11][6]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[8][6]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][6]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[8][6]~q ),
	.datac(!\regs[9][6]~q ),
	.datad(!\regs[10][6]~q ),
	.datae(!\regs[11][6]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~72 .extended_lut = "off";
defparam \reg2_rdata_o~72 .lut_mask = 64'h227722770A0A5F5F;
defparam \reg2_rdata_o~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N54
cyclonev_lcell_comb \reg2_rdata_o~73 (
// Equation(s):
// \reg2_rdata_o~73_combout  = ( \regs[15][6]~q  & ( \regs[13][6]~q  & ( ((!\reg2_raddr_i[1]~input_o  & ((\regs[12][6]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][6]~q ))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[15][6]~q  & ( \regs[13][6]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (((\regs[12][6]~q ) # (\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][6]~q  & (!\reg2_raddr_i[0]~input_o ))) ) ) ) # ( \regs[15][6]~q  & ( !\regs[13][6]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (((!\reg2_raddr_i[0]~input_o  & \regs[12][6]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[14][6]~q ))) ) ) ) # ( !\regs[15][6]~q  & ( !\regs[13][6]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & 
// ((\regs[12][6]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][6]~q )))) ) ) )

	.dataa(!\regs[14][6]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[12][6]~q ),
	.datae(!\regs[15][6]~q ),
	.dataf(!\regs[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~73 .extended_lut = "off";
defparam \reg2_rdata_o~73 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \reg2_rdata_o~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N45
cyclonev_lcell_comb \reg2_rdata_o~70 (
// Equation(s):
// \reg2_rdata_o~70_combout  = ( \regs[2][6]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o  & (\regs[1][6]~q ))) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o ) # ((\regs[3][6]~q )))) ) ) # ( !\regs[2][6]~q  & ( 
// (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][6]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][6]~q ))))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[1][6]~q ),
	.datad(!\regs[3][6]~q ),
	.datae(gnd),
	.dataf(!\regs[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~70 .extended_lut = "off";
defparam \reg2_rdata_o~70 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N42
cyclonev_lcell_comb \reg2_rdata_o~74 (
// Equation(s):
// \reg2_rdata_o~74_combout  = ( \reg2_rdata_o~73_combout  & ( \reg2_rdata_o~70_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~72_combout )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # 
// (\reg2_rdata_o~71_combout ))) ) ) ) # ( !\reg2_rdata_o~73_combout  & ( \reg2_rdata_o~70_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~72_combout )))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~71_combout  & 
// (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \reg2_rdata_o~73_combout  & ( !\reg2_rdata_o~70_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \reg2_rdata_o~72_combout )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) 
// # (\reg2_rdata_o~71_combout ))) ) ) ) # ( !\reg2_rdata_o~73_combout  & ( !\reg2_rdata_o~70_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \reg2_rdata_o~72_combout )))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~71_combout  & 
// (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\reg2_rdata_o~71_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\reg2_rdata_o~72_combout ),
	.datae(!\reg2_rdata_o~73_combout ),
	.dataf(!\reg2_rdata_o~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~74 .extended_lut = "off";
defparam \reg2_rdata_o~74 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg2_rdata_o~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N48
cyclonev_lcell_comb \reg2_rdata_o~80 (
// Equation(s):
// \reg2_rdata_o~80_combout  = ( \reg2_rdata_o~1_combout  & ( \reg2_rdata_o~74_combout  & ( (((\reg2_rdata_o~79_combout  & \reg2_rdata_o~13_combout )) # (\reg2_rdata_o~7_combout )) # (\reg_wdata_i[6]~input_o ) ) ) ) # ( !\reg2_rdata_o~1_combout  & ( 
// \reg2_rdata_o~74_combout  & ( ((\reg2_rdata_o~79_combout  & \reg2_rdata_o~13_combout )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( \reg2_rdata_o~1_combout  & ( !\reg2_rdata_o~74_combout  & ( ((\reg2_rdata_o~79_combout  & \reg2_rdata_o~13_combout )) # 
// (\reg_wdata_i[6]~input_o ) ) ) ) # ( !\reg2_rdata_o~1_combout  & ( !\reg2_rdata_o~74_combout  & ( (\reg2_rdata_o~79_combout  & \reg2_rdata_o~13_combout ) ) ) )

	.dataa(!\reg2_rdata_o~79_combout ),
	.datab(!\reg_wdata_i[6]~input_o ),
	.datac(!\reg2_rdata_o~7_combout ),
	.datad(!\reg2_rdata_o~13_combout ),
	.datae(!\reg2_rdata_o~1_combout ),
	.dataf(!\reg2_rdata_o~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~80 .extended_lut = "off";
defparam \reg2_rdata_o~80 .lut_mask = 64'h005533770F5F3F7F;
defparam \reg2_rdata_o~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N0
cyclonev_lcell_comb \reg2_rdata_o~88 (
// Equation(s):
// \reg2_rdata_o~88_combout  = ( \regs[30][7]~q  & ( \regs[22][7]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][7]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][7]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[30][7]~q  & ( \regs[22][7]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][7]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][7]~q )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[30][7]~q  & ( !\regs[22][7]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][7]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][7]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][7]~q  & ( !\regs[22][7]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][7]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][7]~q )))) ) ) )

	.dataa(!\regs[26][7]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[18][7]~q ),
	.datae(!\regs[30][7]~q ),
	.dataf(!\regs[22][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~88 .extended_lut = "off";
defparam \reg2_rdata_o~88 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N42
cyclonev_lcell_comb \reg2_rdata_o~89 (
// Equation(s):
// \reg2_rdata_o~89_combout  = ( \regs[31][7]~q  & ( \regs[23][7]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][7]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][7]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][7]~q  & ( \regs[23][7]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[19][7]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][7]~q  & ((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][7]~q  & ( !\regs[23][7]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (((\regs[19][7]~q  & !\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[27][7]~q ))) ) ) ) # ( !\regs[31][7]~q  & ( !\regs[23][7]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// ((\regs[19][7]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][7]~q )))) ) ) )

	.dataa(!\regs[27][7]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[19][7]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[31][7]~q ),
	.dataf(!\regs[23][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~89 .extended_lut = "off";
defparam \reg2_rdata_o~89 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \reg2_rdata_o~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N18
cyclonev_lcell_comb \reg2_rdata_o~86 (
// Equation(s):
// \reg2_rdata_o~86_combout  = ( \regs[28][7]~q  & ( \regs[24][7]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[16][7]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][7]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[28][7]~q  & ( \regs[24][7]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[16][7]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][7]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[28][7]~q  & ( !\regs[24][7]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[16][7]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][7]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[28][7]~q  & ( !\regs[24][7]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[16][7]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][7]~q ))))) ) ) )

	.dataa(!\regs[16][7]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[20][7]~q ),
	.datae(!\regs[28][7]~q ),
	.dataf(!\regs[24][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~86 .extended_lut = "off";
defparam \reg2_rdata_o~86 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N36
cyclonev_lcell_comb \reg2_rdata_o~87 (
// Equation(s):
// \reg2_rdata_o~87_combout  = ( \regs[29][7]~q  & ( \regs[17][7]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o ) # ((\regs[25][7]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\regs[21][7]~q )) # (\reg2_raddr_i[3]~input_o ))) ) ) ) # ( 
// !\regs[29][7]~q  & ( \regs[17][7]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o ) # ((\regs[25][7]~q )))) # (\reg2_raddr_i[2]~input_o  & (!\reg2_raddr_i[3]~input_o  & ((\regs[21][7]~q )))) ) ) ) # ( \regs[29][7]~q  & ( !\regs[17][7]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_raddr_i[3]~input_o  & (\regs[25][7]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[21][7]~q )) # (\reg2_raddr_i[3]~input_o ))) ) ) ) # ( !\regs[29][7]~q  & ( !\regs[17][7]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\reg2_raddr_i[3]~input_o  & (\regs[25][7]~q ))) # (\reg2_raddr_i[2]~input_o  & (!\reg2_raddr_i[3]~input_o  & ((\regs[21][7]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[25][7]~q ),
	.datad(!\regs[21][7]~q ),
	.datae(!\regs[29][7]~q ),
	.dataf(!\regs[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~87 .extended_lut = "off";
defparam \reg2_rdata_o~87 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg2_rdata_o~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N15
cyclonev_lcell_comb \reg2_rdata_o~90 (
// Equation(s):
// \reg2_rdata_o~90_combout  = ( \reg2_raddr_i[1]~input_o  & ( \reg2_rdata_o~87_combout  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~88_combout )) # (\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~89_combout ))) ) ) ) # ( !\reg2_raddr_i[1]~input_o  & ( 
// \reg2_rdata_o~87_combout  & ( (\reg2_rdata_o~86_combout ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( \reg2_raddr_i[1]~input_o  & ( !\reg2_rdata_o~87_combout  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~88_combout )) # (\reg2_raddr_i[0]~input_o  & 
// ((\reg2_rdata_o~89_combout ))) ) ) ) # ( !\reg2_raddr_i[1]~input_o  & ( !\reg2_rdata_o~87_combout  & ( (!\reg2_raddr_i[0]~input_o  & \reg2_rdata_o~86_combout ) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_rdata_o~88_combout ),
	.datac(!\reg2_rdata_o~89_combout ),
	.datad(!\reg2_rdata_o~86_combout ),
	.datae(!\reg2_raddr_i[1]~input_o ),
	.dataf(!\reg2_rdata_o~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~90 .extended_lut = "off";
defparam \reg2_rdata_o~90 .lut_mask = 64'h00AA272755FF2727;
defparam \reg2_rdata_o~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N30
cyclonev_lcell_comb \reg2_rdata_o~84 (
// Equation(s):
// \reg2_rdata_o~84_combout  = ( \regs[15][7]~q  & ( \regs[14][7]~q  & ( ((!\reg2_raddr_i[0]~input_o  & (\regs[12][7]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[13][7]~q )))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[15][7]~q  & ( \regs[14][7]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[12][7]~q ))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o  & \regs[13][7]~q )))) ) ) ) # ( \regs[15][7]~q  & ( !\regs[14][7]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[12][7]~q  & (!\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (((\regs[13][7]~q ) # (\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[15][7]~q  & ( !\regs[14][7]~q  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & 
// (\regs[12][7]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[13][7]~q ))))) ) ) )

	.dataa(!\regs[12][7]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[13][7]~q ),
	.datae(!\regs[15][7]~q ),
	.dataf(!\regs[14][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~84 .extended_lut = "off";
defparam \reg2_rdata_o~84 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg2_rdata_o~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N33
cyclonev_lcell_comb \reg2_rdata_o~81 (
// Equation(s):
// \reg2_rdata_o~81_combout  = ( \regs[2][7]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o )) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][7]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][7]~q ))))) ) ) # ( 
// !\regs[2][7]~q  & ( (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][7]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][7]~q ))))) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[1][7]~q ),
	.datad(!\regs[3][7]~q ),
	.datae(gnd),
	.dataf(!\regs[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~81 .extended_lut = "off";
defparam \reg2_rdata_o~81 .lut_mask = 64'h0415041526372637;
defparam \reg2_rdata_o~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N3
cyclonev_lcell_comb \reg2_rdata_o~83 (
// Equation(s):
// \reg2_rdata_o~83_combout  = ( \regs[11][7]~q  & ( \regs[9][7]~q  & ( ((!\reg2_raddr_i[1]~input_o  & (\regs[8][7]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][7]~q )))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][7]~q  & ( \regs[9][7]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[8][7]~q ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[10][7]~q )))) ) ) ) # ( \regs[11][7]~q  & ( !\regs[9][7]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[8][7]~q  & (!\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[10][7]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[11][7]~q  & ( !\regs[9][7]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & 
// (\regs[8][7]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][7]~q ))))) ) ) )

	.dataa(!\regs[8][7]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[10][7]~q ),
	.datae(!\regs[11][7]~q ),
	.dataf(!\regs[9][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~83 .extended_lut = "off";
defparam \reg2_rdata_o~83 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg2_rdata_o~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N36
cyclonev_lcell_comb \reg2_rdata_o~82 (
// Equation(s):
// \reg2_rdata_o~82_combout  = ( \regs[7][7]~q  & ( \regs[4][7]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o ) # (\regs[5][7]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[6][7]~q ))) ) ) ) # ( 
// !\regs[7][7]~q  & ( \regs[4][7]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o ) # (\regs[5][7]~q )))) # (\reg2_raddr_i[1]~input_o  & (\regs[6][7]~q  & ((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[7][7]~q  & ( !\regs[4][7]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (((\regs[5][7]~q  & \reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[6][7]~q ))) ) ) ) # ( !\regs[7][7]~q  & ( !\regs[4][7]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (((\regs[5][7]~q  & \reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (\regs[6][7]~q  & ((!\reg2_raddr_i[0]~input_o )))) ) ) )

	.dataa(!\regs[6][7]~q ),
	.datab(!\regs[5][7]~q ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[7][7]~q ),
	.dataf(!\regs[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~82 .extended_lut = "off";
defparam \reg2_rdata_o~82 .lut_mask = 64'h0530053FF530F53F;
defparam \reg2_rdata_o~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N54
cyclonev_lcell_comb \reg2_rdata_o~85 (
// Equation(s):
// \reg2_rdata_o~85_combout  = ( \reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~82_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~83_combout ))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~84_combout )) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( 
// \reg2_rdata_o~82_combout  & ( (\reg2_rdata_o~81_combout ) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( \reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~82_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~83_combout ))) # (\reg2_raddr_i[2]~input_o  & 
// (\reg2_rdata_o~84_combout )) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~82_combout  & ( (!\reg2_raddr_i[2]~input_o  & \reg2_rdata_o~81_combout ) ) ) )

	.dataa(!\reg2_rdata_o~84_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~81_combout ),
	.datad(!\reg2_rdata_o~83_combout ),
	.datae(!\reg2_raddr_i[3]~input_o ),
	.dataf(!\reg2_rdata_o~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~85 .extended_lut = "off";
defparam \reg2_rdata_o~85 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \reg2_rdata_o~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N18
cyclonev_lcell_comb \reg2_rdata_o~91 (
// Equation(s):
// \reg2_rdata_o~91_combout  = ( \reg2_rdata_o~85_combout  & ( \reg2_rdata_o~7_combout  ) ) # ( !\reg2_rdata_o~85_combout  & ( \reg2_rdata_o~7_combout  & ( (!\reg2_rdata_o~90_combout  & (\reg2_rdata_o~1_combout  & (\reg_wdata_i[7]~input_o ))) # 
// (\reg2_rdata_o~90_combout  & (((\reg2_rdata_o~1_combout  & \reg_wdata_i[7]~input_o )) # (\reg2_rdata_o~13_combout ))) ) ) ) # ( \reg2_rdata_o~85_combout  & ( !\reg2_rdata_o~7_combout  & ( (!\reg2_rdata_o~90_combout  & (\reg2_rdata_o~1_combout  & 
// (\reg_wdata_i[7]~input_o ))) # (\reg2_rdata_o~90_combout  & (((\reg2_rdata_o~1_combout  & \reg_wdata_i[7]~input_o )) # (\reg2_rdata_o~13_combout ))) ) ) ) # ( !\reg2_rdata_o~85_combout  & ( !\reg2_rdata_o~7_combout  & ( (!\reg2_rdata_o~90_combout  & 
// (\reg2_rdata_o~1_combout  & (\reg_wdata_i[7]~input_o ))) # (\reg2_rdata_o~90_combout  & (((\reg2_rdata_o~1_combout  & \reg_wdata_i[7]~input_o )) # (\reg2_rdata_o~13_combout ))) ) ) )

	.dataa(!\reg2_rdata_o~90_combout ),
	.datab(!\reg2_rdata_o~1_combout ),
	.datac(!\reg_wdata_i[7]~input_o ),
	.datad(!\reg2_rdata_o~13_combout ),
	.datae(!\reg2_rdata_o~85_combout ),
	.dataf(!\reg2_rdata_o~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~91 .extended_lut = "off";
defparam \reg2_rdata_o~91 .lut_mask = 64'h035703570357FFFF;
defparam \reg2_rdata_o~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N54
cyclonev_lcell_comb \reg2_rdata_o~99 (
// Equation(s):
// \reg2_rdata_o~99_combout  = ( \regs[30][8]~q  & ( \regs[18][8]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][8]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][8]~q ))) ) ) ) # ( 
// !\regs[30][8]~q  & ( \regs[18][8]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][8]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][8]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[30][8]~q  & ( !\regs[18][8]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[26][8]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][8]~q ))) ) ) ) # ( !\regs[30][8]~q  & ( !\regs[18][8]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (((\reg2_raddr_i[3]~input_o  & \regs[26][8]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][8]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[22][8]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[26][8]~q ),
	.datae(!\regs[30][8]~q ),
	.dataf(!\regs[18][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~99 .extended_lut = "off";
defparam \reg2_rdata_o~99 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg2_rdata_o~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N12
cyclonev_lcell_comb \reg2_rdata_o~100 (
// Equation(s):
// \reg2_rdata_o~100_combout  = ( \regs[31][8]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[27][8]~q ) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][8]~q  & ( \reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & \regs[27][8]~q ) ) ) ) # ( 
// \regs[31][8]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[19][8]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][8]~q ))) ) ) ) # ( !\regs[31][8]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[19][8]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][8]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[19][8]~q ),
	.datac(!\regs[23][8]~q ),
	.datad(!\regs[27][8]~q ),
	.datae(!\regs[31][8]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~100 .extended_lut = "off";
defparam \reg2_rdata_o~100 .lut_mask = 64'h2727272700AA55FF;
defparam \reg2_rdata_o~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N36
cyclonev_lcell_comb \reg2_rdata_o~98 (
// Equation(s):
// \reg2_rdata_o~98_combout  = ( \regs[29][8]~q  & ( \regs[25][8]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[17][8]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[21][8]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[29][8]~q  & ( \regs[25][8]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[17][8]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[21][8]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[29][8]~q  & ( !\regs[25][8]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[17][8]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[21][8]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][8]~q  & ( !\regs[25][8]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[17][8]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[21][8]~q ))))) ) ) )

	.dataa(!\regs[17][8]~q ),
	.datab(!\regs[21][8]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[29][8]~q ),
	.dataf(!\regs[25][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~98 .extended_lut = "off";
defparam \reg2_rdata_o~98 .lut_mask = 64'h5030503F5F305F3F;
defparam \reg2_rdata_o~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N24
cyclonev_lcell_comb \reg2_rdata_o~97 (
// Equation(s):
// \reg2_rdata_o~97_combout  = ( \regs[28][8]~q  & ( \regs[24][8]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[16][8]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][8]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[28][8]~q  & ( \regs[24][8]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[16][8]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][8]~q )))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[28][8]~q  & ( !\regs[24][8]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[16][8]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][8]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[28][8]~q  & ( !\regs[24][8]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[16][8]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][8]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\regs[20][8]~q ),
	.datac(!\regs[16][8]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[28][8]~q ),
	.dataf(!\regs[24][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~97 .extended_lut = "off";
defparam \reg2_rdata_o~97 .lut_mask = 64'h0A220A775F225F77;
defparam \reg2_rdata_o~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N48
cyclonev_lcell_comb \reg2_rdata_o~101 (
// Equation(s):
// \reg2_rdata_o~101_combout  = ( \reg2_rdata_o~98_combout  & ( \reg2_rdata_o~97_combout  & ( (!\reg2_raddr_i[1]~input_o ) # ((!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~99_combout )) # (\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~100_combout )))) ) ) ) # ( 
// !\reg2_rdata_o~98_combout  & ( \reg2_rdata_o~97_combout  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~99_combout )) # (\reg2_raddr_i[0]~input_o  & 
// ((\reg2_rdata_o~100_combout ))))) ) ) ) # ( \reg2_rdata_o~98_combout  & ( !\reg2_rdata_o~97_combout  & ( (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~99_combout 
// )) # (\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~100_combout ))))) ) ) ) # ( !\reg2_rdata_o~98_combout  & ( !\reg2_rdata_o~97_combout  & ( (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~99_combout )) # 
// (\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~100_combout ))))) ) ) )

	.dataa(!\reg2_rdata_o~99_combout ),
	.datab(!\reg2_rdata_o~100_combout ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\reg2_rdata_o~98_combout ),
	.dataf(!\reg2_rdata_o~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~101 .extended_lut = "off";
defparam \reg2_rdata_o~101 .lut_mask = 64'h050305F3F503F5F3;
defparam \reg2_rdata_o~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N24
cyclonev_lcell_comb \reg2_rdata_o~92 (
// Equation(s):
// \reg2_rdata_o~92_combout  = ( \regs[3][8]~q  & ( \regs[2][8]~q  & ( ((\reg2_raddr_i[0]~input_o  & \regs[1][8]~q )) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[3][8]~q  & ( \regs[2][8]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((\reg2_raddr_i[1]~input_o ))) 
// # (\reg2_raddr_i[0]~input_o  & (\regs[1][8]~q  & !\reg2_raddr_i[1]~input_o )) ) ) ) # ( \regs[3][8]~q  & ( !\regs[2][8]~q  & ( (\reg2_raddr_i[0]~input_o  & ((\reg2_raddr_i[1]~input_o ) # (\regs[1][8]~q ))) ) ) ) # ( !\regs[3][8]~q  & ( !\regs[2][8]~q  & ( 
// (\reg2_raddr_i[0]~input_o  & (\regs[1][8]~q  & !\reg2_raddr_i[1]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[1][8]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[3][8]~q ),
	.dataf(!\regs[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~92 .extended_lut = "off";
defparam \reg2_rdata_o~92 .lut_mask = 64'h0300033303CC03FF;
defparam \reg2_rdata_o~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \reg2_rdata_o~93 (
// Equation(s):
// \reg2_rdata_o~93_combout  = ( \regs[7][8]~q  & ( \regs[4][8]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[5][8]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[6][8]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( 
// !\regs[7][8]~q  & ( \regs[4][8]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[5][8]~q ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[6][8]~q )))) ) ) ) # ( \regs[7][8]~q  & ( !\regs[4][8]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (\regs[5][8]~q  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[6][8]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[7][8]~q  & ( !\regs[4][8]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[5][8]~q 
//  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[6][8]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[5][8]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[6][8]~q ),
	.datae(!\regs[7][8]~q ),
	.dataf(!\regs[4][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~93 .extended_lut = "off";
defparam \reg2_rdata_o~93 .lut_mask = 64'h02520757A2F2A7F7;
defparam \reg2_rdata_o~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \reg2_rdata_o~94 (
// Equation(s):
// \reg2_rdata_o~94_combout  = ( \regs[11][8]~q  & ( \regs[10][8]~q  & ( ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][8]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][8]~q ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[11][8]~q  & ( \regs[10][8]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][8]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][8]~q )))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[11][8]~q  & ( !\regs[10][8]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][8]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][8]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[11][8]~q  & ( !\regs[10][8]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][8]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][8]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[9][8]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[8][8]~q ),
	.datae(!\regs[11][8]~q ),
	.dataf(!\regs[10][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~94 .extended_lut = "off";
defparam \reg2_rdata_o~94 .lut_mask = 64'h02A207A752F257F7;
defparam \reg2_rdata_o~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N30
cyclonev_lcell_comb \reg2_rdata_o~95 (
// Equation(s):
// \reg2_rdata_o~95_combout  = ( \regs[15][8]~q  & ( \regs[12][8]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[13][8]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o ) # (\regs[14][8]~q )))) ) ) ) # ( 
// !\regs[15][8]~q  & ( \regs[12][8]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[13][8]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[14][8]~q  & !\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[15][8]~q  & ( !\regs[12][8]~q  
// & ( (!\reg2_raddr_i[1]~input_o  & (\regs[13][8]~q  & ((\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o ) # (\regs[14][8]~q )))) ) ) ) # ( !\regs[15][8]~q  & ( !\regs[12][8]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[13][8]~q  & ((\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\regs[14][8]~q  & !\reg2_raddr_i[0]~input_o )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[13][8]~q ),
	.datac(!\regs[14][8]~q ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[15][8]~q ),
	.dataf(!\regs[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~95 .extended_lut = "off";
defparam \reg2_rdata_o~95 .lut_mask = 64'h05220577AF22AF77;
defparam \reg2_rdata_o~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N6
cyclonev_lcell_comb \reg2_rdata_o~96 (
// Equation(s):
// \reg2_rdata_o~96_combout  = ( \reg2_rdata_o~94_combout  & ( \reg2_rdata_o~95_combout  & ( ((!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~92_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~93_combout )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( 
// !\reg2_rdata_o~94_combout  & ( \reg2_rdata_o~95_combout  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~92_combout  & ((!\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~93_combout )))) ) ) ) # 
// ( \reg2_rdata_o~94_combout  & ( !\reg2_rdata_o~95_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\reg2_rdata_o~92_combout ))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_rdata_o~93_combout  & !\reg2_raddr_i[3]~input_o )))) ) ) ) 
// # ( !\reg2_rdata_o~94_combout  & ( !\reg2_rdata_o~95_combout  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~92_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~93_combout ))))) ) ) )

	.dataa(!\reg2_rdata_o~92_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~93_combout ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\reg2_rdata_o~94_combout ),
	.dataf(!\reg2_rdata_o~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~96 .extended_lut = "off";
defparam \reg2_rdata_o~96 .lut_mask = 64'h470047CC473347FF;
defparam \reg2_rdata_o~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N42
cyclonev_lcell_comb \reg2_rdata_o~102 (
// Equation(s):
// \reg2_rdata_o~102_combout  = ( \reg2_rdata_o~7_combout  & ( \reg2_rdata_o~96_combout  ) ) # ( !\reg2_rdata_o~7_combout  & ( \reg2_rdata_o~96_combout  & ( (!\reg2_rdata_o~101_combout  & (\reg2_rdata_o~1_combout  & (\reg_wdata_i[8]~input_o ))) # 
// (\reg2_rdata_o~101_combout  & (((\reg2_rdata_o~1_combout  & \reg_wdata_i[8]~input_o )) # (\reg2_rdata_o~13_combout ))) ) ) ) # ( \reg2_rdata_o~7_combout  & ( !\reg2_rdata_o~96_combout  & ( (!\reg2_rdata_o~101_combout  & (\reg2_rdata_o~1_combout  & 
// (\reg_wdata_i[8]~input_o ))) # (\reg2_rdata_o~101_combout  & (((\reg2_rdata_o~1_combout  & \reg_wdata_i[8]~input_o )) # (\reg2_rdata_o~13_combout ))) ) ) ) # ( !\reg2_rdata_o~7_combout  & ( !\reg2_rdata_o~96_combout  & ( (!\reg2_rdata_o~101_combout  & 
// (\reg2_rdata_o~1_combout  & (\reg_wdata_i[8]~input_o ))) # (\reg2_rdata_o~101_combout  & (((\reg2_rdata_o~1_combout  & \reg_wdata_i[8]~input_o )) # (\reg2_rdata_o~13_combout ))) ) ) )

	.dataa(!\reg2_rdata_o~101_combout ),
	.datab(!\reg2_rdata_o~1_combout ),
	.datac(!\reg_wdata_i[8]~input_o ),
	.datad(!\reg2_rdata_o~13_combout ),
	.datae(!\reg2_rdata_o~7_combout ),
	.dataf(!\reg2_rdata_o~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~102 .extended_lut = "off";
defparam \reg2_rdata_o~102 .lut_mask = 64'h035703570357FFFF;
defparam \reg2_rdata_o~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N18
cyclonev_lcell_comb \reg2_rdata_o~110 (
// Equation(s):
// \reg2_rdata_o~110_combout  = ( \regs[30][9]~q  & ( \regs[22][9]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][9]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][9]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[30][9]~q  & ( \regs[22][9]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][9]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][9]~q )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[30][9]~q  & ( !\regs[22][9]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][9]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][9]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][9]~q  & ( !\regs[22][9]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][9]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][9]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[26][9]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[18][9]~q ),
	.datae(!\regs[30][9]~q ),
	.dataf(!\regs[22][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~110 .extended_lut = "off";
defparam \reg2_rdata_o~110 .lut_mask = 64'h02A207A752F257F7;
defparam \reg2_rdata_o~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N42
cyclonev_lcell_comb \reg2_rdata_o~108 (
// Equation(s):
// \reg2_rdata_o~108_combout  = ( \regs[28][9]~q  & ( \regs[20][9]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[16][9]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][9]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[28][9]~q  & ( \regs[20][9]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (((\regs[16][9]~q ) # (\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][9]~q  & (!\reg2_raddr_i[2]~input_o ))) ) ) ) # ( \regs[28][9]~q  & ( !\regs[20][9]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (((!\reg2_raddr_i[2]~input_o  & \regs[16][9]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[24][9]~q ))) ) ) ) # ( !\regs[28][9]~q  & ( !\regs[20][9]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// ((\regs[16][9]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][9]~q )))) ) ) )

	.dataa(!\regs[24][9]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[16][9]~q ),
	.datae(!\regs[28][9]~q ),
	.dataf(!\regs[20][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~108 .extended_lut = "off";
defparam \reg2_rdata_o~108 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \reg2_rdata_o~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \reg2_rdata_o~111 (
// Equation(s):
// \reg2_rdata_o~111_combout  = ( \regs[31][9]~q  & ( \regs[19][9]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[23][9]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[27][9]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( 
// !\regs[31][9]~q  & ( \regs[19][9]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[23][9]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[27][9]~q )))) ) ) ) # ( \regs[31][9]~q  & ( !\regs[19][9]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & (\regs[23][9]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[27][9]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[31][9]~q  & ( !\regs[19][9]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[23][9]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[27][9]~q )))) ) ) )

	.dataa(!\regs[23][9]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[27][9]~q ),
	.datae(!\regs[31][9]~q ),
	.dataf(!\regs[19][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~111 .extended_lut = "off";
defparam \reg2_rdata_o~111 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N42
cyclonev_lcell_comb \reg2_rdata_o~109 (
// Equation(s):
// \reg2_rdata_o~109_combout  = ( \regs[29][9]~q  & ( \regs[21][9]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[17][9]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][9]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[29][9]~q  & ( \regs[21][9]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][9]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][9]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[29][9]~q  & ( !\regs[21][9]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][9]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][9]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][9]~q  & ( !\regs[21][9]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][9]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][9]~q ))))) ) ) )

	.dataa(!\regs[17][9]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[25][9]~q ),
	.datae(!\regs[29][9]~q ),
	.dataf(!\regs[21][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~109 .extended_lut = "off";
defparam \reg2_rdata_o~109 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N51
cyclonev_lcell_comb \reg2_rdata_o~112 (
// Equation(s):
// \reg2_rdata_o~112_combout  = ( \reg2_rdata_o~111_combout  & ( \reg2_rdata_o~109_combout  & ( ((!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~108_combout ))) # (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~110_combout ))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # 
// ( !\reg2_rdata_o~111_combout  & ( \reg2_rdata_o~109_combout  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~108_combout ))) # (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~110_combout )))) # (\reg2_raddr_i[0]~input_o  & 
// (((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \reg2_rdata_o~111_combout  & ( !\reg2_rdata_o~109_combout  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~108_combout ))) # (\reg2_raddr_i[1]~input_o  & 
// (\reg2_rdata_o~110_combout )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\reg2_rdata_o~111_combout  & ( !\reg2_rdata_o~109_combout  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & 
// ((\reg2_rdata_o~108_combout ))) # (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~110_combout )))) ) ) )

	.dataa(!\reg2_rdata_o~110_combout ),
	.datab(!\reg2_rdata_o~108_combout ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\reg2_rdata_o~111_combout ),
	.dataf(!\reg2_rdata_o~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~112 .extended_lut = "off";
defparam \reg2_rdata_o~112 .lut_mask = 64'h3050305F3F503F5F;
defparam \reg2_rdata_o~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N45
cyclonev_lcell_comb \reg2_rdata_o~103 (
// Equation(s):
// \reg2_rdata_o~103_combout  = ( \regs[1][9]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o )) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[2][9]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[3][9]~q ))))) ) ) # ( 
// !\regs[1][9]~q  & ( (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[2][9]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[3][9]~q ))))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[2][9]~q ),
	.datad(!\regs[3][9]~q ),
	.datae(gnd),
	.dataf(!\regs[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~103 .extended_lut = "off";
defparam \reg2_rdata_o~103 .lut_mask = 64'h0415041526372637;
defparam \reg2_rdata_o~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N42
cyclonev_lcell_comb \reg2_rdata_o~106 (
// Equation(s):
// \reg2_rdata_o~106_combout  = ( \regs[15][9]~q  & ( \regs[14][9]~q  & ( ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][9]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][9]~q ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[15][9]~q  & ( \regs[14][9]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][9]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][9]~q )))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[15][9]~q  & ( !\regs[14][9]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][9]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][9]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[15][9]~q  & ( !\regs[14][9]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][9]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][9]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[13][9]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[12][9]~q ),
	.datae(!\regs[15][9]~q ),
	.dataf(!\regs[14][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~106 .extended_lut = "off";
defparam \reg2_rdata_o~106 .lut_mask = 64'h02A207A752F257F7;
defparam \reg2_rdata_o~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N36
cyclonev_lcell_comb \reg2_rdata_o~104 (
// Equation(s):
// \reg2_rdata_o~104_combout  = ( \regs[7][9]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[5][9]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[7][9]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[5][9]~q ) ) ) ) # ( 
// \regs[7][9]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & ((\regs[4][9]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[6][9]~q )) ) ) ) # ( !\regs[7][9]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & ((\regs[4][9]~q 
// ))) # (\reg2_raddr_i[1]~input_o  & (\regs[6][9]~q )) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[5][9]~q ),
	.datac(!\regs[6][9]~q ),
	.datad(!\regs[4][9]~q ),
	.datae(!\regs[7][9]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~104 .extended_lut = "off";
defparam \reg2_rdata_o~104 .lut_mask = 64'h05AF05AF22227777;
defparam \reg2_rdata_o~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N42
cyclonev_lcell_comb \reg2_rdata_o~105 (
// Equation(s):
// \reg2_rdata_o~105_combout  = ( \regs[11][9]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[10][9]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][9]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[10][9]~q ) ) ) ) # ( 
// \regs[11][9]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[8][9]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][9]~q ))) ) ) ) # ( !\regs[11][9]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[8][9]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][9]~q ))) ) ) )

	.dataa(!\regs[8][9]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[9][9]~q ),
	.datad(!\regs[10][9]~q ),
	.datae(!\regs[11][9]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~105 .extended_lut = "off";
defparam \reg2_rdata_o~105 .lut_mask = 64'h4747474700CC33FF;
defparam \reg2_rdata_o~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N51
cyclonev_lcell_comb \reg2_rdata_o~107 (
// Equation(s):
// \reg2_rdata_o~107_combout  = ( \reg2_rdata_o~104_combout  & ( \reg2_rdata_o~105_combout  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\reg2_rdata_o~103_combout ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o ) # 
// (\reg2_rdata_o~106_combout )))) ) ) ) # ( !\reg2_rdata_o~104_combout  & ( \reg2_rdata_o~105_combout  & ( (!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~103_combout  & (!\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o 
// ) # (\reg2_rdata_o~106_combout )))) ) ) ) # ( \reg2_rdata_o~104_combout  & ( !\reg2_rdata_o~105_combout  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\reg2_rdata_o~103_combout ))) # (\reg2_raddr_i[3]~input_o  & 
// (((\reg2_raddr_i[2]~input_o  & \reg2_rdata_o~106_combout )))) ) ) ) # ( !\reg2_rdata_o~104_combout  & ( !\reg2_rdata_o~105_combout  & ( (!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~103_combout  & (!\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  
// & (((\reg2_raddr_i[2]~input_o  & \reg2_rdata_o~106_combout )))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\reg2_rdata_o~103_combout ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\reg2_rdata_o~106_combout ),
	.datae(!\reg2_rdata_o~104_combout ),
	.dataf(!\reg2_rdata_o~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~107 .extended_lut = "off";
defparam \reg2_rdata_o~107 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg2_rdata_o~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N24
cyclonev_lcell_comb \reg2_rdata_o~113 (
// Equation(s):
// \reg2_rdata_o~113_combout  = ( \reg2_rdata_o~13_combout  & ( \reg2_rdata_o~107_combout  & ( (((\reg_wdata_i[9]~input_o  & \reg2_rdata_o~1_combout )) # (\reg2_rdata_o~112_combout )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( !\reg2_rdata_o~13_combout  & ( 
// \reg2_rdata_o~107_combout  & ( ((\reg_wdata_i[9]~input_o  & \reg2_rdata_o~1_combout )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( \reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~107_combout  & ( ((\reg_wdata_i[9]~input_o  & \reg2_rdata_o~1_combout )) # 
// (\reg2_rdata_o~112_combout ) ) ) ) # ( !\reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~107_combout  & ( (\reg_wdata_i[9]~input_o  & \reg2_rdata_o~1_combout ) ) ) )

	.dataa(!\reg_wdata_i[9]~input_o ),
	.datab(!\reg2_rdata_o~7_combout ),
	.datac(!\reg2_rdata_o~112_combout ),
	.datad(!\reg2_rdata_o~1_combout ),
	.datae(!\reg2_rdata_o~13_combout ),
	.dataf(!\reg2_rdata_o~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~113 .extended_lut = "off";
defparam \reg2_rdata_o~113 .lut_mask = 64'h00550F5F33773F7F;
defparam \reg2_rdata_o~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N36
cyclonev_lcell_comb \reg2_rdata_o~116 (
// Equation(s):
// \reg2_rdata_o~116_combout  = ( \regs[11][10]~q  & ( \regs[9][10]~q  & ( ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][10]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][10]~q ))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][10]~q  & ( \regs[9][10]~q  & 
// ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][10]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][10]~q )))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[11][10]~q  & ( !\regs[9][10]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][10]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][10]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[11][10]~q  & ( !\regs[9][10]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][10]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][10]~q )))) ) ) )

	.dataa(!\regs[10][10]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[8][10]~q ),
	.datae(!\regs[11][10]~q ),
	.dataf(!\regs[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~116 .extended_lut = "off";
defparam \reg2_rdata_o~116 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N36
cyclonev_lcell_comb \reg2_rdata_o~115 (
// Equation(s):
// \reg2_rdata_o~115_combout  = ( \regs[7][10]~q  & ( \regs[4][10]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[5][10]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[6][10]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( 
// !\regs[7][10]~q  & ( \regs[4][10]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[5][10]~q ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[6][10]~q )))) ) ) ) # ( \regs[7][10]~q  & ( !\regs[4][10]~q  
// & ( (!\reg2_raddr_i[1]~input_o  & (\regs[5][10]~q  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[6][10]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[7][10]~q  & ( !\regs[4][10]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[5][10]~q  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[6][10]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[5][10]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[6][10]~q ),
	.datae(!\regs[7][10]~q ),
	.dataf(!\regs[4][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~115 .extended_lut = "off";
defparam \reg2_rdata_o~115 .lut_mask = 64'h02520757A2F2A7F7;
defparam \reg2_rdata_o~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N42
cyclonev_lcell_comb \reg2_rdata_o~114 (
// Equation(s):
// \reg2_rdata_o~114_combout  = ( \regs[2][10]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o  & (\regs[1][10]~q ))) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o ) # ((\regs[3][10]~q )))) ) ) # ( !\regs[2][10]~q  & ( 
// (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][10]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][10]~q ))))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[1][10]~q ),
	.datad(!\regs[3][10]~q ),
	.datae(gnd),
	.dataf(!\regs[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~114 .extended_lut = "off";
defparam \reg2_rdata_o~114 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N48
cyclonev_lcell_comb \reg2_rdata_o~117 (
// Equation(s):
// \reg2_rdata_o~117_combout  = ( \regs[15][10]~q  & ( \regs[12][10]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o ) # ((\regs[14][10]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\regs[13][10]~q )) # (\reg2_raddr_i[1]~input_o ))) ) ) ) # ( 
// !\regs[15][10]~q  & ( \regs[12][10]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o ) # ((\regs[14][10]~q )))) # (\reg2_raddr_i[0]~input_o  & (!\reg2_raddr_i[1]~input_o  & (\regs[13][10]~q ))) ) ) ) # ( \regs[15][10]~q  & ( 
// !\regs[12][10]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o  & ((\regs[14][10]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\regs[13][10]~q )) # (\reg2_raddr_i[1]~input_o ))) ) ) ) # ( !\regs[15][10]~q  & ( !\regs[12][10]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o  & ((\regs[14][10]~q )))) # (\reg2_raddr_i[0]~input_o  & (!\reg2_raddr_i[1]~input_o  & (\regs[13][10]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[13][10]~q ),
	.datad(!\regs[14][10]~q ),
	.datae(!\regs[15][10]~q ),
	.dataf(!\regs[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~117 .extended_lut = "off";
defparam \reg2_rdata_o~117 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg2_rdata_o~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N18
cyclonev_lcell_comb \reg2_rdata_o~118 (
// Equation(s):
// \reg2_rdata_o~118_combout  = ( \reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~117_combout  & ( (\reg2_rdata_o~115_combout ) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~117_combout  & ( (!\reg2_raddr_i[3]~input_o  & 
// ((\reg2_rdata_o~114_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~116_combout )) ) ) ) # ( \reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~117_combout  & ( (!\reg2_raddr_i[3]~input_o  & \reg2_rdata_o~115_combout ) ) ) ) # ( 
// !\reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~117_combout  & ( (!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~114_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~116_combout )) ) ) )

	.dataa(!\reg2_rdata_o~116_combout ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_rdata_o~115_combout ),
	.datad(!\reg2_rdata_o~114_combout ),
	.datae(!\reg2_raddr_i[2]~input_o ),
	.dataf(!\reg2_rdata_o~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~118 .extended_lut = "off";
defparam \reg2_rdata_o~118 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \reg2_rdata_o~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N0
cyclonev_lcell_comb \reg2_rdata_o~120 (
// Equation(s):
// \reg2_rdata_o~120_combout  = ( \regs[29][10]~q  & ( \regs[21][10]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[17][10]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][10]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[29][10]~q  & ( \regs[21][10]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][10]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][10]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[29][10]~q  & ( !\regs[21][10]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][10]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][10]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][10]~q  & ( !\regs[21][10]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][10]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][10]~q ))))) ) ) )

	.dataa(!\regs[17][10]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[25][10]~q ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[29][10]~q ),
	.dataf(!\regs[21][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~120 .extended_lut = "off";
defparam \reg2_rdata_o~120 .lut_mask = 64'h440C443F770C773F;
defparam \reg2_rdata_o~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N24
cyclonev_lcell_comb \reg2_rdata_o~119 (
// Equation(s):
// \reg2_rdata_o~119_combout  = ( \regs[28][10]~q  & ( \regs[20][10]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[16][10]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][10]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[28][10]~q  & ( \regs[20][10]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[16][10]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][10]~q  & !\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[28][10]~q  & ( !\regs[20][10]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[16][10]~q  & ((!\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[24][10]~q )))) ) ) ) # ( !\regs[28][10]~q  & ( !\regs[20][10]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// (\regs[16][10]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][10]~q ))))) ) ) )

	.dataa(!\regs[16][10]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[24][10]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[28][10]~q ),
	.dataf(!\regs[20][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~119 .extended_lut = "off";
defparam \reg2_rdata_o~119 .lut_mask = 64'h4700473347CC47FF;
defparam \reg2_rdata_o~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N6
cyclonev_lcell_comb \reg2_rdata_o~122 (
// Equation(s):
// \reg2_rdata_o~122_combout  = ( \regs[31][10]~q  & ( \regs[19][10]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o ) # (\regs[23][10]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[27][10]~q ))) ) ) ) # ( 
// !\regs[31][10]~q  & ( \regs[19][10]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o ) # (\regs[23][10]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][10]~q  & (!\reg2_raddr_i[2]~input_o ))) ) ) ) # ( \regs[31][10]~q  & ( 
// !\regs[19][10]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o  & \regs[23][10]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[27][10]~q ))) ) ) ) # ( !\regs[31][10]~q  & ( !\regs[19][10]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o  & \regs[23][10]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][10]~q  & (!\reg2_raddr_i[2]~input_o ))) ) ) )

	.dataa(!\regs[27][10]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[23][10]~q ),
	.datae(!\regs[31][10]~q ),
	.dataf(!\regs[19][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~122 .extended_lut = "off";
defparam \reg2_rdata_o~122 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg2_rdata_o~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N0
cyclonev_lcell_comb \reg2_rdata_o~121 (
// Equation(s):
// \reg2_rdata_o~121_combout  = ( \regs[30][10]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[26][10]~q ) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[30][10]~q  & ( \reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & \regs[26][10]~q ) ) ) ) # ( 
// \regs[30][10]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[18][10]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][10]~q ))) ) ) ) # ( !\regs[30][10]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][10]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][10]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[18][10]~q ),
	.datac(!\regs[26][10]~q ),
	.datad(!\regs[22][10]~q ),
	.datae(!\regs[30][10]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~121 .extended_lut = "off";
defparam \reg2_rdata_o~121 .lut_mask = 64'h227722770A0A5F5F;
defparam \reg2_rdata_o~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N36
cyclonev_lcell_comb \reg2_rdata_o~123 (
// Equation(s):
// \reg2_rdata_o~123_combout  = ( \reg2_rdata_o~121_combout  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~120_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~122_combout ))) ) ) ) # ( !\reg2_rdata_o~121_combout  & 
// ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~120_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~122_combout ))) ) ) ) # ( \reg2_rdata_o~121_combout  & ( !\reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) 
// # (\reg2_rdata_o~119_combout ) ) ) ) # ( !\reg2_rdata_o~121_combout  & ( !\reg2_raddr_i[0]~input_o  & ( (\reg2_rdata_o~119_combout  & !\reg2_raddr_i[1]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~120_combout ),
	.datab(!\reg2_rdata_o~119_combout ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\reg2_rdata_o~122_combout ),
	.datae(!\reg2_rdata_o~121_combout ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~123 .extended_lut = "off";
defparam \reg2_rdata_o~123 .lut_mask = 64'h30303F3F505F505F;
defparam \reg2_rdata_o~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N0
cyclonev_lcell_comb \reg2_rdata_o~124 (
// Equation(s):
// \reg2_rdata_o~124_combout  = ( \reg2_rdata_o~123_combout  & ( \reg2_rdata_o~7_combout  & ( (((\reg2_rdata_o~1_combout  & \reg_wdata_i[10]~input_o )) # (\reg2_rdata_o~13_combout )) # (\reg2_rdata_o~118_combout ) ) ) ) # ( !\reg2_rdata_o~123_combout  & ( 
// \reg2_rdata_o~7_combout  & ( ((\reg2_rdata_o~1_combout  & \reg_wdata_i[10]~input_o )) # (\reg2_rdata_o~118_combout ) ) ) ) # ( \reg2_rdata_o~123_combout  & ( !\reg2_rdata_o~7_combout  & ( ((\reg2_rdata_o~1_combout  & \reg_wdata_i[10]~input_o )) # 
// (\reg2_rdata_o~13_combout ) ) ) ) # ( !\reg2_rdata_o~123_combout  & ( !\reg2_rdata_o~7_combout  & ( (\reg2_rdata_o~1_combout  & \reg_wdata_i[10]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~118_combout ),
	.datab(!\reg2_rdata_o~1_combout ),
	.datac(!\reg_wdata_i[10]~input_o ),
	.datad(!\reg2_rdata_o~13_combout ),
	.datae(!\reg2_rdata_o~123_combout ),
	.dataf(!\reg2_rdata_o~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~124 .extended_lut = "off";
defparam \reg2_rdata_o~124 .lut_mask = 64'h030303FF575757FF;
defparam \reg2_rdata_o~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N3
cyclonev_lcell_comb \reg2_rdata_o~125 (
// Equation(s):
// \reg2_rdata_o~125_combout  = ( \regs[3][11]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) # (\regs[1][11]~q ) ) ) ) # ( !\regs[3][11]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[1][11]~q  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// \regs[3][11]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o  & \regs[2][11]~q ) ) ) ) # ( !\regs[3][11]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o  & \regs[2][11]~q ) ) ) )

	.dataa(!\regs[1][11]~q ),
	.datab(gnd),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[2][11]~q ),
	.datae(!\regs[3][11]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~125 .extended_lut = "off";
defparam \reg2_rdata_o~125 .lut_mask = 64'h000F000F50505F5F;
defparam \reg2_rdata_o~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N12
cyclonev_lcell_comb \reg2_rdata_o~128 (
// Equation(s):
// \reg2_rdata_o~128_combout  = ( \regs[15][11]~q  & ( \regs[13][11]~q  & ( ((!\reg2_raddr_i[1]~input_o  & (\regs[12][11]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][11]~q )))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[15][11]~q  & ( \regs[13][11]~q 
//  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[12][11]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][11]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[15][11]~q  & ( !\regs[13][11]~q  
// & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[12][11]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][11]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[15][11]~q  & ( !\regs[13][11]~q  & 
// ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[12][11]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][11]~q ))))) ) ) )

	.dataa(!\regs[12][11]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[14][11]~q ),
	.datae(!\regs[15][11]~q ),
	.dataf(!\regs[13][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~128 .extended_lut = "off";
defparam \reg2_rdata_o~128 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N18
cyclonev_lcell_comb \reg2_rdata_o~126 (
// Equation(s):
// \reg2_rdata_o~126_combout  = ( \regs[7][11]~q  & ( \regs[6][11]~q  & ( ((!\reg2_raddr_i[0]~input_o  & ((\regs[4][11]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][11]~q ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[7][11]~q  & ( \regs[6][11]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[4][11]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][11]~q )))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[7][11]~q  & ( !\regs[6][11]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[4][11]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][11]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[7][11]~q  & ( !\regs[6][11]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[4][11]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][11]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[5][11]~q ),
	.datac(!\regs[4][11]~q ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[7][11]~q ),
	.dataf(!\regs[6][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~126 .extended_lut = "off";
defparam \reg2_rdata_o~126 .lut_mask = 64'h0A220A775F225F77;
defparam \reg2_rdata_o~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N39
cyclonev_lcell_comb \reg2_rdata_o~127 (
// Equation(s):
// \reg2_rdata_o~127_combout  = ( \regs[11][11]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[10][11]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][11]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[10][11]~q ) ) ) ) # ( 
// \regs[11][11]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & ((\regs[8][11]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][11]~q )) ) ) ) # ( !\regs[11][11]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// ((\regs[8][11]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][11]~q )) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\regs[10][11]~q ),
	.datac(!\regs[9][11]~q ),
	.datad(!\regs[8][11]~q ),
	.datae(!\regs[11][11]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~127 .extended_lut = "off";
defparam \reg2_rdata_o~127 .lut_mask = 64'h05AF05AF22227777;
defparam \reg2_rdata_o~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N42
cyclonev_lcell_comb \reg2_rdata_o~129 (
// Equation(s):
// \reg2_rdata_o~129_combout  = ( \reg2_rdata_o~126_combout  & ( \reg2_rdata_o~127_combout  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_rdata_o~125_combout )) # (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o ) # 
// ((\reg2_rdata_o~128_combout )))) ) ) ) # ( !\reg2_rdata_o~126_combout  & ( \reg2_rdata_o~127_combout  & ( (!\reg2_raddr_i[3]~input_o  & (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~125_combout ))) # (\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o 
// ) # ((\reg2_rdata_o~128_combout )))) ) ) ) # ( \reg2_rdata_o~126_combout  & ( !\reg2_rdata_o~127_combout  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_rdata_o~125_combout )) # (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & 
// (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~128_combout )))) ) ) ) # ( !\reg2_rdata_o~126_combout  & ( !\reg2_rdata_o~127_combout  & ( (!\reg2_raddr_i[3]~input_o  & (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~125_combout ))) # (\reg2_raddr_i[3]~input_o  
// & (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~128_combout )))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~125_combout ),
	.datad(!\reg2_rdata_o~128_combout ),
	.datae(!\reg2_rdata_o~126_combout ),
	.dataf(!\reg2_rdata_o~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~129 .extended_lut = "off";
defparam \reg2_rdata_o~129 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg2_rdata_o~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N42
cyclonev_lcell_comb \reg2_rdata_o~130 (
// Equation(s):
// \reg2_rdata_o~130_combout  = ( \regs[28][11]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\reg2_raddr_i[2]~input_o ) # (\regs[24][11]~q ) ) ) ) # ( !\regs[28][11]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[24][11]~q  & !\reg2_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[28][11]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & ((\regs[16][11]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][11]~q )) ) ) ) # ( !\regs[28][11]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// ((\regs[16][11]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][11]~q )) ) ) )

	.dataa(!\regs[24][11]~q ),
	.datab(!\regs[20][11]~q ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[16][11]~q ),
	.datae(!\regs[28][11]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~130 .extended_lut = "off";
defparam \reg2_rdata_o~130 .lut_mask = 64'h03F303F350505F5F;
defparam \reg2_rdata_o~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N30
cyclonev_lcell_comb \reg2_rdata_o~131 (
// Equation(s):
// \reg2_rdata_o~131_combout  = ( \regs[29][11]~q  & ( \regs[17][11]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[25][11]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[21][11]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( 
// !\regs[29][11]~q  & ( \regs[17][11]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[25][11]~q ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[21][11]~q )))) ) ) ) # ( \regs[29][11]~q  & ( 
// !\regs[17][11]~q  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[25][11]~q  & (\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[21][11]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][11]~q  & ( !\regs[17][11]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (\regs[25][11]~q  & (\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[21][11]~q )))) ) ) )

	.dataa(!\regs[25][11]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[21][11]~q ),
	.datae(!\regs[29][11]~q ),
	.dataf(!\regs[17][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~131 .extended_lut = "off";
defparam \reg2_rdata_o~131 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N48
cyclonev_lcell_comb \reg2_rdata_o~133 (
// Equation(s):
// \reg2_rdata_o~133_combout  = ( \regs[31][11]~q  & ( \regs[23][11]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[19][11]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][11]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][11]~q  & ( \regs[23][11]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[19][11]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[27][11]~q  & !\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][11]~q  & ( !\regs[23][11]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[19][11]~q  & ((!\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[27][11]~q )))) ) ) ) # ( !\regs[31][11]~q  & ( !\regs[23][11]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// (\regs[19][11]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][11]~q ))))) ) ) )

	.dataa(!\regs[19][11]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[27][11]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[31][11]~q ),
	.dataf(!\regs[23][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~133 .extended_lut = "off";
defparam \reg2_rdata_o~133 .lut_mask = 64'h4700473347CC47FF;
defparam \reg2_rdata_o~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N42
cyclonev_lcell_comb \reg2_rdata_o~132 (
// Equation(s):
// \reg2_rdata_o~132_combout  = ( \regs[30][11]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\reg2_raddr_i[2]~input_o ) # (\regs[26][11]~q ) ) ) ) # ( !\regs[30][11]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[26][11]~q  & !\reg2_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[30][11]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & ((\regs[18][11]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][11]~q )) ) ) ) # ( !\regs[30][11]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// ((\regs[18][11]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][11]~q )) ) ) )

	.dataa(!\regs[26][11]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[22][11]~q ),
	.datad(!\regs[18][11]~q ),
	.datae(!\regs[30][11]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~132 .extended_lut = "off";
defparam \reg2_rdata_o~132 .lut_mask = 64'h03CF03CF44447777;
defparam \reg2_rdata_o~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N33
cyclonev_lcell_comb \reg2_rdata_o~134 (
// Equation(s):
// \reg2_rdata_o~134_combout  = ( \reg2_rdata_o~133_combout  & ( \reg2_rdata_o~132_combout  & ( ((!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~130_combout )) # (\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~131_combout )))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # 
// ( !\reg2_rdata_o~133_combout  & ( \reg2_rdata_o~132_combout  & ( (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\reg2_rdata_o~130_combout ))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o  & \reg2_rdata_o~131_combout )))) ) 
// ) ) # ( \reg2_rdata_o~133_combout  & ( !\reg2_rdata_o~132_combout  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~130_combout  & (!\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_rdata_o~131_combout ) # (\reg2_raddr_i[1]~input_o 
// )))) ) ) ) # ( !\reg2_rdata_o~133_combout  & ( !\reg2_rdata_o~132_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~130_combout )) # (\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~131_combout ))))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_rdata_o~130_combout ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\reg2_rdata_o~131_combout ),
	.datae(!\reg2_rdata_o~133_combout ),
	.dataf(!\reg2_rdata_o~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~134 .extended_lut = "off";
defparam \reg2_rdata_o~134 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg2_rdata_o~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N36
cyclonev_lcell_comb \reg2_rdata_o~135 (
// Equation(s):
// \reg2_rdata_o~135_combout  = ( \reg_wdata_i[11]~input_o  & ( \reg2_rdata_o~134_combout  & ( (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~129_combout )) # (\reg2_rdata_o~13_combout )) # (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[11]~input_o  & ( 
// \reg2_rdata_o~134_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~129_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( \reg_wdata_i[11]~input_o  & ( !\reg2_rdata_o~134_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~129_combout )) # 
// (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[11]~input_o  & ( !\reg2_rdata_o~134_combout  & ( (\reg2_rdata_o~7_combout  & \reg2_rdata_o~129_combout ) ) ) )

	.dataa(!\reg2_rdata_o~1_combout ),
	.datab(!\reg2_rdata_o~7_combout ),
	.datac(!\reg2_rdata_o~13_combout ),
	.datad(!\reg2_rdata_o~129_combout ),
	.datae(!\reg_wdata_i[11]~input_o ),
	.dataf(!\reg2_rdata_o~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~135 .extended_lut = "off";
defparam \reg2_rdata_o~135 .lut_mask = 64'h003355770F3F5F7F;
defparam \reg2_rdata_o~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N6
cyclonev_lcell_comb \reg2_rdata_o~139 (
// Equation(s):
// \reg2_rdata_o~139_combout  = ( \regs[15][12]~q  & ( \regs[14][12]~q  & ( ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][12]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][12]~q ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[15][12]~q  & ( \regs[14][12]~q 
//  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][12]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][12]~q )))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[15][12]~q  & ( !\regs[14][12]~q  
// & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][12]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][12]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[15][12]~q  & ( !\regs[14][12]~q  & 
// ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][12]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][12]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[13][12]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[12][12]~q ),
	.datae(!\regs[15][12]~q ),
	.dataf(!\regs[14][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~139 .extended_lut = "off";
defparam \reg2_rdata_o~139 .lut_mask = 64'h02A207A752F257F7;
defparam \reg2_rdata_o~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N21
cyclonev_lcell_comb \reg2_rdata_o~136 (
// Equation(s):
// \reg2_rdata_o~136_combout  = ( \regs[1][12]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o  & (\regs[2][12]~q ))) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o ) # ((\regs[3][12]~q )))) ) ) # ( !\regs[1][12]~q  & ( 
// (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[2][12]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[3][12]~q ))))) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[2][12]~q ),
	.datad(!\regs[3][12]~q ),
	.datae(gnd),
	.dataf(!\regs[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~136 .extended_lut = "off";
defparam \reg2_rdata_o~136 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N30
cyclonev_lcell_comb \reg2_rdata_o~138 (
// Equation(s):
// \reg2_rdata_o~138_combout  = ( \regs[11][12]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[9][12]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[11][12]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[9][12]~q ) ) ) ) # ( 
// \regs[11][12]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & ((\regs[8][12]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][12]~q )) ) ) ) # ( !\regs[11][12]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// ((\regs[8][12]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][12]~q )) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[10][12]~q ),
	.datac(!\regs[9][12]~q ),
	.datad(!\regs[8][12]~q ),
	.datae(!\regs[11][12]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~138 .extended_lut = "off";
defparam \reg2_rdata_o~138 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \reg2_rdata_o~138 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N42
cyclonev_lcell_comb \reg2_rdata_o~137 (
// Equation(s):
// \reg2_rdata_o~137_combout  = ( \regs[7][12]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[5][12]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[7][12]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[5][12]~q ) ) ) ) # ( 
// \regs[7][12]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[4][12]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][12]~q ))) ) ) ) # ( !\regs[7][12]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[4][12]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][12]~q ))) ) ) )

	.dataa(!\regs[4][12]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[5][12]~q ),
	.datad(!\regs[6][12]~q ),
	.datae(!\regs[7][12]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~137 .extended_lut = "off";
defparam \reg2_rdata_o~137 .lut_mask = 64'h447744770C0C3F3F;
defparam \reg2_rdata_o~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \reg2_rdata_o~140 (
// Equation(s):
// \reg2_rdata_o~140_combout  = ( \reg2_rdata_o~138_combout  & ( \reg2_rdata_o~137_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~136_combout )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # 
// (\reg2_rdata_o~139_combout ))) ) ) ) # ( !\reg2_rdata_o~138_combout  & ( \reg2_rdata_o~137_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_rdata_o~136_combout  & !\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & 
// (((!\reg2_raddr_i[3]~input_o )) # (\reg2_rdata_o~139_combout ))) ) ) ) # ( \reg2_rdata_o~138_combout  & ( !\reg2_rdata_o~137_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~136_combout )))) # 
// (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~139_combout  & ((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\reg2_rdata_o~138_combout  & ( !\reg2_rdata_o~137_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_rdata_o~136_combout  & !\reg2_raddr_i[3]~input_o 
// )))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~139_combout  & ((\reg2_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\reg2_rdata_o~139_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~136_combout ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\reg2_rdata_o~138_combout ),
	.dataf(!\reg2_rdata_o~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~140 .extended_lut = "off";
defparam \reg2_rdata_o~140 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg2_rdata_o~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~142 (
// Equation(s):
// \reg2_rdata_o~142_combout  = ( \regs[29][12]~q  & ( \regs[17][12]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][12]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][12]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( 
// !\regs[29][12]~q  & ( \regs[17][12]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][12]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][12]~q )))) ) ) ) # ( \regs[29][12]~q  & ( 
// !\regs[17][12]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[21][12]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][12]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][12]~q  & ( !\regs[17][12]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\regs[21][12]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][12]~q )))) ) ) )

	.dataa(!\regs[21][12]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[25][12]~q ),
	.datae(!\regs[29][12]~q ),
	.dataf(!\regs[17][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~142 .extended_lut = "off";
defparam \reg2_rdata_o~142 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N42
cyclonev_lcell_comb \reg2_rdata_o~144 (
// Equation(s):
// \reg2_rdata_o~144_combout  = ( \regs[31][12]~q  & ( \regs[19][12]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[27][12]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o ) # (\regs[23][12]~q )))) ) ) ) # ( 
// !\regs[31][12]~q  & ( \regs[19][12]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[27][12]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[23][12]~q  & !\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[31][12]~q  & ( 
// !\regs[19][12]~q  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[27][12]~q  & ((\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o ) # (\regs[23][12]~q )))) ) ) ) # ( !\regs[31][12]~q  & ( !\regs[19][12]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (\regs[27][12]~q  & ((\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (((\regs[23][12]~q  & !\reg2_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[27][12]~q ),
	.datac(!\regs[23][12]~q ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[31][12]~q ),
	.dataf(!\regs[19][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~144 .extended_lut = "off";
defparam \reg2_rdata_o~144 .lut_mask = 64'h05220577AF22AF77;
defparam \reg2_rdata_o~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \reg2_rdata_o~141 (
// Equation(s):
// \reg2_rdata_o~141_combout  = ( \regs[28][12]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[24][12]~q ) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[28][12]~q  & ( \reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & \regs[24][12]~q ) ) ) ) # ( 
// \regs[28][12]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[16][12]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][12]~q ))) ) ) ) # ( !\regs[28][12]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[16][12]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][12]~q ))) ) ) )

	.dataa(!\regs[16][12]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[24][12]~q ),
	.datad(!\regs[20][12]~q ),
	.datae(!\regs[28][12]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~141 .extended_lut = "off";
defparam \reg2_rdata_o~141 .lut_mask = 64'h447744770C0C3F3F;
defparam \reg2_rdata_o~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N6
cyclonev_lcell_comb \reg2_rdata_o~143 (
// Equation(s):
// \reg2_rdata_o~143_combout  = ( \regs[30][12]~q  & ( \regs[22][12]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][12]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][12]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[30][12]~q  & ( \regs[22][12]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][12]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][12]~q )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[30][12]~q  & ( !\regs[22][12]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][12]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][12]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][12]~q  & ( !\regs[22][12]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][12]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][12]~q )))) ) ) )

	.dataa(!\regs[26][12]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[18][12]~q ),
	.datae(!\regs[30][12]~q ),
	.dataf(!\regs[22][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~143 .extended_lut = "off";
defparam \reg2_rdata_o~143 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N39
cyclonev_lcell_comb \reg2_rdata_o~145 (
// Equation(s):
// \reg2_rdata_o~145_combout  = ( \reg2_rdata_o~141_combout  & ( \reg2_rdata_o~143_combout  & ( (!\reg2_raddr_i[0]~input_o ) # ((!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~142_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~144_combout )))) ) ) ) 
// # ( !\reg2_rdata_o~141_combout  & ( \reg2_rdata_o~143_combout  & ( (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~142_combout )) # (\reg2_raddr_i[1]~input_o  & 
// ((\reg2_rdata_o~144_combout ))))) ) ) ) # ( \reg2_rdata_o~141_combout  & ( !\reg2_rdata_o~143_combout  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & 
// (\reg2_rdata_o~142_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~144_combout ))))) ) ) ) # ( !\reg2_rdata_o~141_combout  & ( !\reg2_rdata_o~143_combout  & ( (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~142_combout 
// )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~144_combout ))))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_rdata_o~142_combout ),
	.datac(!\reg2_rdata_o~144_combout ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\reg2_rdata_o~141_combout ),
	.dataf(!\reg2_rdata_o~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~145 .extended_lut = "off";
defparam \reg2_rdata_o~145 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \reg2_rdata_o~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \reg2_rdata_o~146 (
// Equation(s):
// \reg2_rdata_o~146_combout  = ( \reg2_rdata_o~145_combout  & ( \reg2_rdata_o~1_combout  & ( (((\reg2_rdata_o~140_combout  & \reg2_rdata_o~7_combout )) # (\reg_wdata_i[12]~input_o )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( !\reg2_rdata_o~145_combout  & ( 
// \reg2_rdata_o~1_combout  & ( ((\reg2_rdata_o~140_combout  & \reg2_rdata_o~7_combout )) # (\reg_wdata_i[12]~input_o ) ) ) ) # ( \reg2_rdata_o~145_combout  & ( !\reg2_rdata_o~1_combout  & ( ((\reg2_rdata_o~140_combout  & \reg2_rdata_o~7_combout )) # 
// (\reg2_rdata_o~13_combout ) ) ) ) # ( !\reg2_rdata_o~145_combout  & ( !\reg2_rdata_o~1_combout  & ( (\reg2_rdata_o~140_combout  & \reg2_rdata_o~7_combout ) ) ) )

	.dataa(!\reg2_rdata_o~140_combout ),
	.datab(!\reg2_rdata_o~13_combout ),
	.datac(!\reg2_rdata_o~7_combout ),
	.datad(!\reg_wdata_i[12]~input_o ),
	.datae(!\reg2_rdata_o~145_combout ),
	.dataf(!\reg2_rdata_o~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~146 .extended_lut = "off";
defparam \reg2_rdata_o~146 .lut_mask = 64'h0505373705FF37FF;
defparam \reg2_rdata_o~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N18
cyclonev_lcell_comb \reg2_rdata_o~147 (
// Equation(s):
// \reg2_rdata_o~147_combout  = ( \regs[1][13]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o  & (\regs[2][13]~q ))) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o ) # ((\regs[3][13]~q )))) ) ) # ( !\regs[1][13]~q  & ( 
// (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[2][13]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[3][13]~q ))))) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[2][13]~q ),
	.datad(!\regs[3][13]~q ),
	.datae(gnd),
	.dataf(!\regs[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~147 .extended_lut = "off";
defparam \reg2_rdata_o~147 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N24
cyclonev_lcell_comb \reg2_rdata_o~150 (
// Equation(s):
// \reg2_rdata_o~150_combout  = ( \regs[15][13]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[13][13]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[15][13]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[13][13]~q ) ) ) ) # ( 
// \regs[15][13]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & ((\regs[12][13]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][13]~q )) ) ) ) # ( !\regs[15][13]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// ((\regs[12][13]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][13]~q )) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[13][13]~q ),
	.datac(!\regs[14][13]~q ),
	.datad(!\regs[12][13]~q ),
	.datae(!\regs[15][13]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~150 .extended_lut = "off";
defparam \reg2_rdata_o~150 .lut_mask = 64'h05AF05AF22227777;
defparam \reg2_rdata_o~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N30
cyclonev_lcell_comb \reg2_rdata_o~149 (
// Equation(s):
// \reg2_rdata_o~149_combout  = ( \regs[11][13]~q  & ( \regs[9][13]~q  & ( ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][13]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][13]~q ))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][13]~q  & ( \regs[9][13]~q  & 
// ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][13]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][13]~q )))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[11][13]~q  & ( !\regs[9][13]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][13]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][13]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[11][13]~q  & ( !\regs[9][13]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[8][13]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][13]~q )))) ) ) )

	.dataa(!\regs[10][13]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[8][13]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[11][13]~q ),
	.dataf(!\regs[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~149 .extended_lut = "off";
defparam \reg2_rdata_o~149 .lut_mask = 64'h0C440C773F443F77;
defparam \reg2_rdata_o~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N30
cyclonev_lcell_comb \reg2_rdata_o~148 (
// Equation(s):
// \reg2_rdata_o~148_combout  = ( \regs[7][13]~q  & ( \regs[5][13]~q  & ( ((!\reg2_raddr_i[1]~input_o  & (\regs[4][13]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][13]~q )))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[7][13]~q  & ( \regs[5][13]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[4][13]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[6][13]~q  & !\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[7][13]~q  & ( !\regs[5][13]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[4][13]~q  & ((!\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o ) # (\regs[6][13]~q )))) ) ) ) # ( !\regs[7][13]~q  & ( !\regs[5][13]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & 
// (\regs[4][13]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][13]~q ))))) ) ) )

	.dataa(!\regs[4][13]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[6][13]~q ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[7][13]~q ),
	.dataf(!\regs[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~148 .extended_lut = "off";
defparam \reg2_rdata_o~148 .lut_mask = 64'h4700473347CC47FF;
defparam \reg2_rdata_o~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N3
cyclonev_lcell_comb \reg2_rdata_o~151 (
// Equation(s):
// \reg2_rdata_o~151_combout  = ( \reg2_rdata_o~148_combout  & ( \reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~150_combout ) ) ) ) # ( !\reg2_rdata_o~148_combout  & ( \reg2_raddr_i[2]~input_o  & ( (\reg2_raddr_i[3]~input_o  & 
// \reg2_rdata_o~150_combout ) ) ) ) # ( \reg2_rdata_o~148_combout  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~147_combout )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~149_combout ))) ) ) ) # ( 
// !\reg2_rdata_o~148_combout  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~147_combout )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~149_combout ))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\reg2_rdata_o~147_combout ),
	.datac(!\reg2_rdata_o~150_combout ),
	.datad(!\reg2_rdata_o~149_combout ),
	.datae(!\reg2_rdata_o~148_combout ),
	.dataf(!\reg2_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~151 .extended_lut = "off";
defparam \reg2_rdata_o~151 .lut_mask = 64'h227722770505AFAF;
defparam \reg2_rdata_o~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N18
cyclonev_lcell_comb \reg2_rdata_o~152 (
// Equation(s):
// \reg2_rdata_o~152_combout  = ( \regs[28][13]~q  & ( \regs[20][13]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[16][13]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][13]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[28][13]~q  & ( \regs[20][13]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[16][13]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[24][13]~q )))) ) ) ) # ( \regs[28][13]~q  & ( !\regs[20][13]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[16][13]~q  & (!\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][13]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[28][13]~q  & ( !\regs[20][13]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// (\regs[16][13]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][13]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\regs[16][13]~q ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[24][13]~q ),
	.datae(!\regs[28][13]~q ),
	.dataf(!\regs[20][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~152 .extended_lut = "off";
defparam \reg2_rdata_o~152 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg2_rdata_o~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N18
cyclonev_lcell_comb \reg2_rdata_o~155 (
// Equation(s):
// \reg2_rdata_o~155_combout  = ( \regs[31][13]~q  & ( \regs[19][13]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[27][13]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o ) # (\regs[23][13]~q )))) ) ) ) # ( 
// !\regs[31][13]~q  & ( \regs[19][13]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[27][13]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[23][13]~q  & !\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[31][13]~q  & ( 
// !\regs[19][13]~q  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[27][13]~q  & ((\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o ) # (\regs[23][13]~q )))) ) ) ) # ( !\regs[31][13]~q  & ( !\regs[19][13]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (\regs[27][13]~q  & ((\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (((\regs[23][13]~q  & !\reg2_raddr_i[3]~input_o )))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[27][13]~q ),
	.datac(!\regs[23][13]~q ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[31][13]~q ),
	.dataf(!\regs[19][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~155 .extended_lut = "off";
defparam \reg2_rdata_o~155 .lut_mask = 64'h05220577AF22AF77;
defparam \reg2_rdata_o~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N30
cyclonev_lcell_comb \reg2_rdata_o~153 (
// Equation(s):
// \reg2_rdata_o~153_combout  = ( \regs[29][13]~q  & ( \regs[17][13]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][13]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][13]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( 
// !\regs[29][13]~q  & ( \regs[17][13]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][13]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][13]~q )))) ) ) ) # ( \regs[29][13]~q  & ( 
// !\regs[17][13]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[21][13]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][13]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][13]~q  & ( !\regs[17][13]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\regs[21][13]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][13]~q )))) ) ) )

	.dataa(!\regs[21][13]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[25][13]~q ),
	.datae(!\regs[29][13]~q ),
	.dataf(!\regs[17][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~153 .extended_lut = "off";
defparam \reg2_rdata_o~153 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N18
cyclonev_lcell_comb \reg2_rdata_o~154 (
// Equation(s):
// \reg2_rdata_o~154_combout  = ( \regs[30][13]~q  & ( \regs[18][13]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][13]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][13]~q ))) ) ) ) # ( 
// !\regs[30][13]~q  & ( \regs[18][13]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][13]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][13]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[30][13]~q  & ( 
// !\regs[18][13]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[26][13]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][13]~q ))) ) ) ) # ( !\regs[30][13]~q  & ( !\regs[18][13]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[26][13]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][13]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[22][13]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[26][13]~q ),
	.datae(!\regs[30][13]~q ),
	.dataf(!\regs[18][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~154 .extended_lut = "off";
defparam \reg2_rdata_o~154 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg2_rdata_o~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N57
cyclonev_lcell_comb \reg2_rdata_o~156 (
// Equation(s):
// \reg2_rdata_o~156_combout  = ( \reg2_rdata_o~153_combout  & ( \reg2_rdata_o~154_combout  & ( (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\reg2_rdata_o~152_combout ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o ) # 
// (\reg2_rdata_o~155_combout )))) ) ) ) # ( !\reg2_rdata_o~153_combout  & ( \reg2_rdata_o~154_combout  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~152_combout  & (!\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o 
// ) # (\reg2_rdata_o~155_combout )))) ) ) ) # ( \reg2_rdata_o~153_combout  & ( !\reg2_rdata_o~154_combout  & ( (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\reg2_rdata_o~152_combout ))) # (\reg2_raddr_i[1]~input_o  & 
// (((\reg2_raddr_i[0]~input_o  & \reg2_rdata_o~155_combout )))) ) ) ) # ( !\reg2_rdata_o~153_combout  & ( !\reg2_rdata_o~154_combout  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~152_combout  & (!\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  
// & (((\reg2_raddr_i[0]~input_o  & \reg2_rdata_o~155_combout )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_rdata_o~152_combout ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_rdata_o~155_combout ),
	.datae(!\reg2_rdata_o~153_combout ),
	.dataf(!\reg2_rdata_o~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~156 .extended_lut = "off";
defparam \reg2_rdata_o~156 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg2_rdata_o~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N36
cyclonev_lcell_comb \reg2_rdata_o~157 (
// Equation(s):
// \reg2_rdata_o~157_combout  = ( \reg2_rdata_o~7_combout  & ( \reg2_rdata_o~156_combout  & ( (((\reg2_rdata_o~1_combout  & \reg_wdata_i[13]~input_o )) # (\reg2_rdata_o~13_combout )) # (\reg2_rdata_o~151_combout ) ) ) ) # ( !\reg2_rdata_o~7_combout  & ( 
// \reg2_rdata_o~156_combout  & ( ((\reg2_rdata_o~1_combout  & \reg_wdata_i[13]~input_o )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( \reg2_rdata_o~7_combout  & ( !\reg2_rdata_o~156_combout  & ( ((\reg2_rdata_o~1_combout  & \reg_wdata_i[13]~input_o )) # 
// (\reg2_rdata_o~151_combout ) ) ) ) # ( !\reg2_rdata_o~7_combout  & ( !\reg2_rdata_o~156_combout  & ( (\reg2_rdata_o~1_combout  & \reg_wdata_i[13]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~151_combout ),
	.datab(!\reg2_rdata_o~1_combout ),
	.datac(!\reg_wdata_i[13]~input_o ),
	.datad(!\reg2_rdata_o~13_combout ),
	.datae(!\reg2_rdata_o~7_combout ),
	.dataf(!\reg2_rdata_o~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~157 .extended_lut = "off";
defparam \reg2_rdata_o~157 .lut_mask = 64'h0303575703FF57FF;
defparam \reg2_rdata_o~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N30
cyclonev_lcell_comb \reg2_rdata_o~159 (
// Equation(s):
// \reg2_rdata_o~159_combout  = ( \regs[7][14]~q  & ( \regs[4][14]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[5][14]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o ) # (\regs[6][14]~q )))) ) ) ) # ( 
// !\regs[7][14]~q  & ( \regs[4][14]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[5][14]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[6][14]~q  & !\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[7][14]~q  & ( !\regs[4][14]~q  
// & ( (!\reg2_raddr_i[1]~input_o  & (\regs[5][14]~q  & ((\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o ) # (\regs[6][14]~q )))) ) ) ) # ( !\regs[7][14]~q  & ( !\regs[4][14]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[5][14]~q  & ((\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\regs[6][14]~q  & !\reg2_raddr_i[0]~input_o )))) ) ) )

	.dataa(!\regs[5][14]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[6][14]~q ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[7][14]~q ),
	.dataf(!\regs[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~159 .extended_lut = "off";
defparam \reg2_rdata_o~159 .lut_mask = 64'h03440377CF44CF77;
defparam \reg2_rdata_o~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N30
cyclonev_lcell_comb \reg2_rdata_o~161 (
// Equation(s):
// \reg2_rdata_o~161_combout  = ( \regs[15][14]~q  & ( \regs[13][14]~q  & ( ((!\reg2_raddr_i[1]~input_o  & (\regs[12][14]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][14]~q )))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[15][14]~q  & ( \regs[13][14]~q 
//  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[12][14]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][14]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[15][14]~q  & ( !\regs[13][14]~q  
// & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[12][14]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][14]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[15][14]~q  & ( !\regs[13][14]~q  & 
// ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[12][14]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][14]~q ))))) ) ) )

	.dataa(!\regs[12][14]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[14][14]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[15][14]~q ),
	.dataf(!\regs[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~161 .extended_lut = "off";
defparam \reg2_rdata_o~161 .lut_mask = 64'h440C443F770C773F;
defparam \reg2_rdata_o~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N12
cyclonev_lcell_comb \reg2_rdata_o~158 (
// Equation(s):
// \reg2_rdata_o~158_combout  = ( \regs[3][14]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) # (\regs[1][14]~q ) ) ) ) # ( !\regs[3][14]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[1][14]~q  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// \regs[3][14]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (\regs[2][14]~q  & \reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[3][14]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (\regs[2][14]~q  & \reg2_raddr_i[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\regs[2][14]~q ),
	.datac(!\regs[1][14]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[3][14]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~158 .extended_lut = "off";
defparam \reg2_rdata_o~158 .lut_mask = 64'h003300330F000FFF;
defparam \reg2_rdata_o~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N18
cyclonev_lcell_comb \reg2_rdata_o~160 (
// Equation(s):
// \reg2_rdata_o~160_combout  = ( \regs[11][14]~q  & ( \regs[8][14]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[10][14]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[9][14]~q ))) ) ) ) # ( 
// !\regs[11][14]~q  & ( \regs[8][14]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[10][14]~q )))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][14]~q  & ((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[11][14]~q  & ( 
// !\regs[8][14]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((\regs[10][14]~q  & \reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[9][14]~q ))) ) ) ) # ( !\regs[11][14]~q  & ( !\regs[8][14]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & (((\regs[10][14]~q  & \reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][14]~q  & ((!\reg2_raddr_i[1]~input_o )))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\regs[9][14]~q ),
	.datac(!\regs[10][14]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[11][14]~q ),
	.dataf(!\regs[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~160 .extended_lut = "off";
defparam \reg2_rdata_o~160 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg2_rdata_o~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N48
cyclonev_lcell_comb \reg2_rdata_o~162 (
// Equation(s):
// \reg2_rdata_o~162_combout  = ( \reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~160_combout  & ( (!\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~161_combout ) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~160_combout  & ( (!\reg2_raddr_i[2]~input_o  & 
// ((\reg2_rdata_o~158_combout ))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~159_combout )) ) ) ) # ( \reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~160_combout  & ( (\reg2_raddr_i[2]~input_o  & \reg2_rdata_o~161_combout ) ) ) ) # ( 
// !\reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~160_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~158_combout ))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~159_combout )) ) ) )

	.dataa(!\reg2_rdata_o~159_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~161_combout ),
	.datad(!\reg2_rdata_o~158_combout ),
	.datae(!\reg2_raddr_i[3]~input_o ),
	.dataf(!\reg2_rdata_o~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~162 .extended_lut = "off";
defparam \reg2_rdata_o~162 .lut_mask = 64'h11DD030311DDCFCF;
defparam \reg2_rdata_o~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N48
cyclonev_lcell_comb \reg2_rdata_o~166 (
// Equation(s):
// \reg2_rdata_o~166_combout  = ( \regs[31][14]~q  & ( \regs[27][14]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[19][14]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][14]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[31][14]~q  & ( \regs[27][14]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[19][14]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][14]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][14]~q  & ( !\regs[27][14]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[19][14]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][14]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[31][14]~q  & ( !\regs[27][14]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[19][14]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][14]~q ))))) ) ) )

	.dataa(!\regs[19][14]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[23][14]~q ),
	.datae(!\regs[31][14]~q ),
	.dataf(!\regs[27][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~166 .extended_lut = "off";
defparam \reg2_rdata_o~166 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~166 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N54
cyclonev_lcell_comb \reg2_rdata_o~164 (
// Equation(s):
// \reg2_rdata_o~164_combout  = ( \regs[29][14]~q  & ( \regs[25][14]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][14]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][14]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[29][14]~q  & ( \regs[25][14]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][14]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][14]~q )))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[29][14]~q  & ( !\regs[25][14]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][14]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][14]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][14]~q  & ( !\regs[25][14]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][14]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][14]~q )))) ) ) )

	.dataa(!\regs[21][14]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[17][14]~q ),
	.datae(!\regs[29][14]~q ),
	.dataf(!\regs[25][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~164 .extended_lut = "off";
defparam \reg2_rdata_o~164 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~164 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N12
cyclonev_lcell_comb \reg2_rdata_o~165 (
// Equation(s):
// \reg2_rdata_o~165_combout  = ( \regs[30][14]~q  & ( \regs[22][14]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][14]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][14]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[30][14]~q  & ( \regs[22][14]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][14]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][14]~q )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[30][14]~q  & ( !\regs[22][14]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][14]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][14]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][14]~q  & ( !\regs[22][14]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][14]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][14]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[26][14]~q ),
	.datac(!\regs[18][14]~q ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[30][14]~q ),
	.dataf(!\regs[22][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~165 .extended_lut = "off";
defparam \reg2_rdata_o~165 .lut_mask = 64'h0A220A775F225F77;
defparam \reg2_rdata_o~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N36
cyclonev_lcell_comb \reg2_rdata_o~163 (
// Equation(s):
// \reg2_rdata_o~163_combout  = ( \regs[28][14]~q  & ( \regs[16][14]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o ) # ((\regs[24][14]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\regs[20][14]~q )) # (\reg2_raddr_i[3]~input_o ))) ) ) ) # ( 
// !\regs[28][14]~q  & ( \regs[16][14]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o ) # ((\regs[24][14]~q )))) # (\reg2_raddr_i[2]~input_o  & (!\reg2_raddr_i[3]~input_o  & ((\regs[20][14]~q )))) ) ) ) # ( \regs[28][14]~q  & ( 
// !\regs[16][14]~q  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_raddr_i[3]~input_o  & (\regs[24][14]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[20][14]~q )) # (\reg2_raddr_i[3]~input_o ))) ) ) ) # ( !\regs[28][14]~q  & ( !\regs[16][14]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (\reg2_raddr_i[3]~input_o  & (\regs[24][14]~q ))) # (\reg2_raddr_i[2]~input_o  & (!\reg2_raddr_i[3]~input_o  & ((\regs[20][14]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[24][14]~q ),
	.datad(!\regs[20][14]~q ),
	.datae(!\regs[28][14]~q ),
	.dataf(!\regs[16][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~163 .extended_lut = "off";
defparam \reg2_rdata_o~163 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg2_rdata_o~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N54
cyclonev_lcell_comb \reg2_rdata_o~167 (
// Equation(s):
// \reg2_rdata_o~167_combout  = ( \reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~163_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~164_combout ))) # (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~166_combout )) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( 
// \reg2_rdata_o~163_combout  & ( (!\reg2_raddr_i[1]~input_o ) # (\reg2_rdata_o~165_combout ) ) ) ) # ( \reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~163_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~164_combout ))) # (\reg2_raddr_i[1]~input_o  & 
// (\reg2_rdata_o~166_combout )) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~163_combout  & ( (\reg2_rdata_o~165_combout  & \reg2_raddr_i[1]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~166_combout ),
	.datab(!\reg2_rdata_o~164_combout ),
	.datac(!\reg2_rdata_o~165_combout ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\reg2_raddr_i[0]~input_o ),
	.dataf(!\reg2_rdata_o~163_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~167 .extended_lut = "off";
defparam \reg2_rdata_o~167 .lut_mask = 64'h000F3355FF0F3355;
defparam \reg2_rdata_o~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N42
cyclonev_lcell_comb \reg2_rdata_o~168 (
// Equation(s):
// \reg2_rdata_o~168_combout  = ( \reg2_rdata_o~7_combout  & ( \reg2_rdata_o~167_combout  & ( (((\reg2_rdata_o~1_combout  & \reg_wdata_i[14]~input_o )) # (\reg2_rdata_o~13_combout )) # (\reg2_rdata_o~162_combout ) ) ) ) # ( !\reg2_rdata_o~7_combout  & ( 
// \reg2_rdata_o~167_combout  & ( ((\reg2_rdata_o~1_combout  & \reg_wdata_i[14]~input_o )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( \reg2_rdata_o~7_combout  & ( !\reg2_rdata_o~167_combout  & ( ((\reg2_rdata_o~1_combout  & \reg_wdata_i[14]~input_o )) # 
// (\reg2_rdata_o~162_combout ) ) ) ) # ( !\reg2_rdata_o~7_combout  & ( !\reg2_rdata_o~167_combout  & ( (\reg2_rdata_o~1_combout  & \reg_wdata_i[14]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~162_combout ),
	.datab(!\reg2_rdata_o~1_combout ),
	.datac(!\reg_wdata_i[14]~input_o ),
	.datad(!\reg2_rdata_o~13_combout ),
	.datae(!\reg2_rdata_o~7_combout ),
	.dataf(!\reg2_rdata_o~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~168 .extended_lut = "off";
defparam \reg2_rdata_o~168 .lut_mask = 64'h0303575703FF57FF;
defparam \reg2_rdata_o~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N33
cyclonev_lcell_comb \reg2_rdata_o~169 (
// Equation(s):
// \reg2_rdata_o~169_combout  = ( \regs[1][15]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o  & (\regs[2][15]~q ))) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o ) # ((\regs[3][15]~q )))) ) ) # ( !\regs[1][15]~q  & ( 
// (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[2][15]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[3][15]~q ))))) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[2][15]~q ),
	.datad(!\regs[3][15]~q ),
	.datae(gnd),
	.dataf(!\regs[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~169 .extended_lut = "off";
defparam \reg2_rdata_o~169 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N12
cyclonev_lcell_comb \reg2_rdata_o~171 (
// Equation(s):
// \reg2_rdata_o~171_combout  = ( \regs[11][15]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) # (\regs[9][15]~q ) ) ) ) # ( !\regs[11][15]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[9][15]~q  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// \regs[11][15]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[8][15]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][15]~q ))) ) ) ) # ( !\regs[11][15]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[8][15]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][15]~q ))) ) ) )

	.dataa(!\regs[9][15]~q ),
	.datab(!\regs[8][15]~q ),
	.datac(!\regs[10][15]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[11][15]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~171 .extended_lut = "off";
defparam \reg2_rdata_o~171 .lut_mask = 64'h330F330F550055FF;
defparam \reg2_rdata_o~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N18
cyclonev_lcell_comb \reg2_rdata_o~172 (
// Equation(s):
// \reg2_rdata_o~172_combout  = ( \regs[15][15]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[13][15]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[15][15]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[13][15]~q ) ) ) ) # ( 
// \regs[15][15]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[12][15]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][15]~q ))) ) ) ) # ( !\regs[15][15]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[12][15]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][15]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[13][15]~q ),
	.datac(!\regs[12][15]~q ),
	.datad(!\regs[14][15]~q ),
	.datae(!\regs[15][15]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~172 .extended_lut = "off";
defparam \reg2_rdata_o~172 .lut_mask = 64'h0A5F0A5F22227777;
defparam \reg2_rdata_o~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N54
cyclonev_lcell_comb \reg2_rdata_o~170 (
// Equation(s):
// \reg2_rdata_o~170_combout  = ( \regs[7][15]~q  & ( \regs[5][15]~q  & ( ((!\reg2_raddr_i[1]~input_o  & (\regs[4][15]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][15]~q )))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[7][15]~q  & ( \regs[5][15]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[4][15]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][15]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[7][15]~q  & ( !\regs[5][15]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[4][15]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][15]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[7][15]~q  & ( !\regs[5][15]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[4][15]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][15]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\regs[4][15]~q ),
	.datac(!\regs[6][15]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[7][15]~q ),
	.dataf(!\regs[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~170 .extended_lut = "off";
defparam \reg2_rdata_o~170 .lut_mask = 64'h220A225F770A775F;
defparam \reg2_rdata_o~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N6
cyclonev_lcell_comb \reg2_rdata_o~173 (
// Equation(s):
// \reg2_rdata_o~173_combout  = ( \reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~170_combout  & ( (!\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~172_combout ) ) ) ) # ( !\reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~170_combout  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\reg2_rdata_o~169_combout )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~171_combout ))) ) ) ) # ( \reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~170_combout  & ( (\reg2_raddr_i[3]~input_o  & \reg2_rdata_o~172_combout ) ) ) ) # ( 
// !\reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~170_combout  & ( (!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~169_combout )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~171_combout ))) ) ) )

	.dataa(!\reg2_rdata_o~169_combout ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_rdata_o~171_combout ),
	.datad(!\reg2_rdata_o~172_combout ),
	.datae(!\reg2_raddr_i[2]~input_o ),
	.dataf(!\reg2_rdata_o~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~173 .extended_lut = "off";
defparam \reg2_rdata_o~173 .lut_mask = 64'h474700334747CCFF;
defparam \reg2_rdata_o~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N48
cyclonev_lcell_comb \reg2_rdata_o~175 (
// Equation(s):
// \reg2_rdata_o~175_combout  = ( \regs[29][15]~q  & ( \regs[17][15]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[25][15]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[21][15]~q ))) ) ) ) # ( 
// !\regs[29][15]~q  & ( \regs[17][15]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[25][15]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][15]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[29][15]~q  & ( 
// !\regs[17][15]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[25][15]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[21][15]~q ))) ) ) ) # ( !\regs[29][15]~q  & ( !\regs[17][15]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[25][15]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][15]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[21][15]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[25][15]~q ),
	.datae(!\regs[29][15]~q ),
	.dataf(!\regs[17][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~175 .extended_lut = "off";
defparam \reg2_rdata_o~175 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg2_rdata_o~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb \reg2_rdata_o~174 (
// Equation(s):
// \reg2_rdata_o~174_combout  = ( \regs[28][15]~q  & ( \regs[16][15]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[20][15]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][15]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( 
// !\regs[28][15]~q  & ( \regs[16][15]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[20][15]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[24][15]~q )))) ) ) ) # ( \regs[28][15]~q  & ( 
// !\regs[16][15]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[20][15]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][15]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[28][15]~q  & ( !\regs[16][15]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\regs[20][15]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[24][15]~q )))) ) ) )

	.dataa(!\regs[20][15]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[24][15]~q ),
	.datae(!\regs[28][15]~q ),
	.dataf(!\regs[16][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~174 .extended_lut = "off";
defparam \reg2_rdata_o~174 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N30
cyclonev_lcell_comb \reg2_rdata_o~176 (
// Equation(s):
// \reg2_rdata_o~176_combout  = ( \regs[30][15]~q  & ( \regs[18][15]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o ) # ((\regs[22][15]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\regs[26][15]~q )) # (\reg2_raddr_i[2]~input_o ))) ) ) ) # ( 
// !\regs[30][15]~q  & ( \regs[18][15]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o ) # ((\regs[22][15]~q )))) # (\reg2_raddr_i[3]~input_o  & (!\reg2_raddr_i[2]~input_o  & ((\regs[26][15]~q )))) ) ) ) # ( \regs[30][15]~q  & ( 
// !\regs[18][15]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\reg2_raddr_i[2]~input_o  & (\regs[22][15]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[26][15]~q )) # (\reg2_raddr_i[2]~input_o ))) ) ) ) # ( !\regs[30][15]~q  & ( !\regs[18][15]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\reg2_raddr_i[2]~input_o  & (\regs[22][15]~q ))) # (\reg2_raddr_i[3]~input_o  & (!\reg2_raddr_i[2]~input_o  & ((\regs[26][15]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[22][15]~q ),
	.datad(!\regs[26][15]~q ),
	.datae(!\regs[30][15]~q ),
	.dataf(!\regs[18][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~176 .extended_lut = "off";
defparam \reg2_rdata_o~176 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg2_rdata_o~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N24
cyclonev_lcell_comb \reg2_rdata_o~177 (
// Equation(s):
// \reg2_rdata_o~177_combout  = ( \regs[31][15]~q  & ( \regs[23][15]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[19][15]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][15]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][15]~q  & ( \regs[23][15]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[19][15]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][15]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[31][15]~q  & ( !\regs[23][15]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[19][15]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][15]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[31][15]~q  & ( !\regs[23][15]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[19][15]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][15]~q ))))) ) ) )

	.dataa(!\regs[19][15]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[27][15]~q ),
	.datae(!\regs[31][15]~q ),
	.dataf(!\regs[23][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~177 .extended_lut = "off";
defparam \reg2_rdata_o~177 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \reg2_rdata_o~178 (
// Equation(s):
// \reg2_rdata_o~178_combout  = ( \reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~177_combout  & ( (\reg2_raddr_i[1]~input_o ) # (\reg2_rdata_o~175_combout ) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~177_combout  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\reg2_rdata_o~174_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~176_combout ))) ) ) ) # ( \reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~177_combout  & ( (\reg2_rdata_o~175_combout  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// !\reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~177_combout  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~174_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~176_combout ))) ) ) )

	.dataa(!\reg2_rdata_o~175_combout ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_rdata_o~174_combout ),
	.datad(!\reg2_rdata_o~176_combout ),
	.datae(!\reg2_raddr_i[0]~input_o ),
	.dataf(!\reg2_rdata_o~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~178 .extended_lut = "off";
defparam \reg2_rdata_o~178 .lut_mask = 64'h0C3F44440C3F7777;
defparam \reg2_rdata_o~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N42
cyclonev_lcell_comb \reg2_rdata_o~179 (
// Equation(s):
// \reg2_rdata_o~179_combout  = ( \reg2_rdata_o~13_combout  & ( \reg2_rdata_o~1_combout  & ( (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~173_combout )) # (\reg2_rdata_o~178_combout )) # (\reg_wdata_i[15]~input_o ) ) ) ) # ( !\reg2_rdata_o~13_combout  & ( 
// \reg2_rdata_o~1_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~173_combout )) # (\reg_wdata_i[15]~input_o ) ) ) ) # ( \reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~1_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~173_combout )) # 
// (\reg2_rdata_o~178_combout ) ) ) ) # ( !\reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~1_combout  & ( (\reg2_rdata_o~7_combout  & \reg2_rdata_o~173_combout ) ) ) )

	.dataa(!\reg2_rdata_o~7_combout ),
	.datab(!\reg2_rdata_o~173_combout ),
	.datac(!\reg_wdata_i[15]~input_o ),
	.datad(!\reg2_rdata_o~178_combout ),
	.datae(!\reg2_rdata_o~13_combout ),
	.dataf(!\reg2_rdata_o~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~179 .extended_lut = "off";
defparam \reg2_rdata_o~179 .lut_mask = 64'h111111FF1F1F1FFF;
defparam \reg2_rdata_o~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N0
cyclonev_lcell_comb \reg2_rdata_o~180 (
// Equation(s):
// \reg2_rdata_o~180_combout  = ( \regs[3][16]~q  & ( \regs[1][16]~q  & ( ((\reg2_raddr_i[1]~input_o  & \regs[2][16]~q )) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[3][16]~q  & ( \regs[1][16]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// ((\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (\regs[2][16]~q  & !\reg2_raddr_i[0]~input_o )) ) ) ) # ( \regs[3][16]~q  & ( !\regs[1][16]~q  & ( (\reg2_raddr_i[1]~input_o  & ((\reg2_raddr_i[0]~input_o ) # (\regs[2][16]~q ))) ) ) ) # ( 
// !\regs[3][16]~q  & ( !\regs[1][16]~q  & ( (\reg2_raddr_i[1]~input_o  & (\regs[2][16]~q  & !\reg2_raddr_i[0]~input_o )) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[2][16]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(gnd),
	.datae(!\regs[3][16]~q ),
	.dataf(!\regs[1][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~180 .extended_lut = "off";
defparam \reg2_rdata_o~180 .lut_mask = 64'h101015151A1A1F1F;
defparam \reg2_rdata_o~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N12
cyclonev_lcell_comb \reg2_rdata_o~181 (
// Equation(s):
// \reg2_rdata_o~181_combout  = ( \regs[7][16]~q  & ( \regs[5][16]~q  & ( ((!\reg2_raddr_i[1]~input_o  & ((\regs[4][16]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[6][16]~q ))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[7][16]~q  & ( \regs[5][16]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[4][16]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[6][16]~q )))) # (\reg2_raddr_i[0]~input_o  & (!\reg2_raddr_i[1]~input_o )) ) ) ) # ( \regs[7][16]~q  & ( !\regs[5][16]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[4][16]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[6][16]~q )))) # (\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o )) ) ) ) # ( !\regs[7][16]~q  & ( !\regs[5][16]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & ((\regs[4][16]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[6][16]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[6][16]~q ),
	.datad(!\regs[4][16]~q ),
	.datae(!\regs[7][16]~q ),
	.dataf(!\regs[5][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~181 .extended_lut = "off";
defparam \reg2_rdata_o~181 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg2_rdata_o~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N36
cyclonev_lcell_comb \reg2_rdata_o~182 (
// Equation(s):
// \reg2_rdata_o~182_combout  = ( \regs[11][16]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[10][16]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][16]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[10][16]~q ) ) ) ) # ( 
// \regs[11][16]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[8][16]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][16]~q ))) ) ) ) # ( !\regs[11][16]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[8][16]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][16]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\regs[8][16]~q ),
	.datac(!\regs[10][16]~q ),
	.datad(!\regs[9][16]~q ),
	.datae(!\regs[11][16]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~182 .extended_lut = "off";
defparam \reg2_rdata_o~182 .lut_mask = 64'h227722770A0A5F5F;
defparam \reg2_rdata_o~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N30
cyclonev_lcell_comb \reg2_rdata_o~183 (
// Equation(s):
// \reg2_rdata_o~183_combout  = ( \regs[15][16]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[13][16]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[15][16]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[13][16]~q ) ) ) ) # ( 
// \regs[15][16]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[12][16]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][16]~q ))) ) ) ) # ( !\regs[15][16]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[12][16]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][16]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[12][16]~q ),
	.datac(!\regs[14][16]~q ),
	.datad(!\regs[13][16]~q ),
	.datae(!\regs[15][16]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~183 .extended_lut = "off";
defparam \reg2_rdata_o~183 .lut_mask = 64'h2727272700AA55FF;
defparam \reg2_rdata_o~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N12
cyclonev_lcell_comb \reg2_rdata_o~184 (
// Equation(s):
// \reg2_rdata_o~184_combout  = ( \reg2_rdata_o~182_combout  & ( \reg2_rdata_o~183_combout  & ( ((!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~180_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~181_combout )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # 
// ( !\reg2_rdata_o~182_combout  & ( \reg2_rdata_o~183_combout  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~180_combout  & (!\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_rdata_o~181_combout ) # (\reg2_raddr_i[3]~input_o )))) ) ) 
// ) # ( \reg2_rdata_o~182_combout  & ( !\reg2_rdata_o~183_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\reg2_rdata_o~180_combout ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \reg2_rdata_o~181_combout 
// )))) ) ) ) # ( !\reg2_rdata_o~182_combout  & ( !\reg2_rdata_o~183_combout  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~180_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~181_combout ))))) ) ) )

	.dataa(!\reg2_rdata_o~180_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\reg2_rdata_o~181_combout ),
	.datae(!\reg2_rdata_o~182_combout ),
	.dataf(!\reg2_rdata_o~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~184 .extended_lut = "off";
defparam \reg2_rdata_o~184 .lut_mask = 64'h40704C7C43734F7F;
defparam \reg2_rdata_o~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N6
cyclonev_lcell_comb \reg2_rdata_o~186 (
// Equation(s):
// \reg2_rdata_o~186_combout  = ( \regs[29][16]~q  & ( \regs[17][16]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][16]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][16]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( 
// !\regs[29][16]~q  & ( \regs[17][16]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][16]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][16]~q )))) ) ) ) # ( \regs[29][16]~q  & ( 
// !\regs[17][16]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[21][16]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][16]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][16]~q  & ( !\regs[17][16]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\regs[21][16]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][16]~q )))) ) ) )

	.dataa(!\regs[21][16]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[25][16]~q ),
	.datae(!\regs[29][16]~q ),
	.dataf(!\regs[17][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~186 .extended_lut = "off";
defparam \reg2_rdata_o~186 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N54
cyclonev_lcell_comb \reg2_rdata_o~187 (
// Equation(s):
// \reg2_rdata_o~187_combout  = ( \regs[30][16]~q  & ( \regs[18][16]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][16]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][16]~q ))) ) ) ) # ( 
// !\regs[30][16]~q  & ( \regs[18][16]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][16]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][16]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[30][16]~q  & ( 
// !\regs[18][16]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[26][16]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][16]~q ))) ) ) ) # ( !\regs[30][16]~q  & ( !\regs[18][16]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[26][16]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][16]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[22][16]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[26][16]~q ),
	.datae(!\regs[30][16]~q ),
	.dataf(!\regs[18][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~187 .extended_lut = "off";
defparam \reg2_rdata_o~187 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg2_rdata_o~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N12
cyclonev_lcell_comb \reg2_rdata_o~185 (
// Equation(s):
// \reg2_rdata_o~185_combout  = ( \regs[28][16]~q  & ( \reg2_raddr_i[2]~input_o  & ( (\regs[20][16]~q ) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[28][16]~q  & ( \reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & \regs[20][16]~q ) ) ) ) # ( 
// \regs[28][16]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[16][16]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][16]~q ))) ) ) ) # ( !\regs[28][16]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[16][16]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][16]~q ))) ) ) )

	.dataa(!\regs[16][16]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[20][16]~q ),
	.datad(!\regs[24][16]~q ),
	.datae(!\regs[28][16]~q ),
	.dataf(!\reg2_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~185 .extended_lut = "off";
defparam \reg2_rdata_o~185 .lut_mask = 64'h447744770C0C3F3F;
defparam \reg2_rdata_o~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~188 (
// Equation(s):
// \reg2_rdata_o~188_combout  = ( \regs[31][16]~q  & ( \regs[27][16]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[19][16]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][16]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[31][16]~q  & ( \regs[27][16]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[19][16]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][16]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][16]~q  & ( !\regs[27][16]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[19][16]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][16]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[31][16]~q  & ( !\regs[27][16]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[19][16]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[23][16]~q ))))) ) ) )

	.dataa(!\regs[19][16]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[23][16]~q ),
	.datae(!\regs[31][16]~q ),
	.dataf(!\regs[27][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~188 .extended_lut = "off";
defparam \reg2_rdata_o~188 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N45
cyclonev_lcell_comb \reg2_rdata_o~189 (
// Equation(s):
// \reg2_rdata_o~189_combout  = ( \reg2_rdata_o~185_combout  & ( \reg2_rdata_o~188_combout  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\reg2_rdata_o~186_combout ))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_rdata_o~187_combout ) # 
// (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\reg2_rdata_o~185_combout  & ( \reg2_rdata_o~188_combout  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~186_combout  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_rdata_o~187_combout ) 
// # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \reg2_rdata_o~185_combout  & ( !\reg2_rdata_o~188_combout  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\reg2_rdata_o~186_combout ))) # (\reg2_raddr_i[1]~input_o  & 
// (((!\reg2_raddr_i[0]~input_o  & \reg2_rdata_o~187_combout )))) ) ) ) # ( !\reg2_rdata_o~185_combout  & ( !\reg2_rdata_o~188_combout  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~186_combout  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  
// & (((!\reg2_raddr_i[0]~input_o  & \reg2_rdata_o~187_combout )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_rdata_o~186_combout ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_rdata_o~187_combout ),
	.datae(!\reg2_rdata_o~185_combout ),
	.dataf(!\reg2_rdata_o~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~189 .extended_lut = "off";
defparam \reg2_rdata_o~189 .lut_mask = 64'h0252A2F20757A7F7;
defparam \reg2_rdata_o~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \reg2_rdata_o~190 (
// Equation(s):
// \reg2_rdata_o~190_combout  = ( \reg2_rdata_o~13_combout  & ( \reg2_rdata_o~1_combout  & ( (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~184_combout )) # (\reg2_rdata_o~189_combout )) # (\reg_wdata_i[16]~input_o ) ) ) ) # ( !\reg2_rdata_o~13_combout  & ( 
// \reg2_rdata_o~1_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~184_combout )) # (\reg_wdata_i[16]~input_o ) ) ) ) # ( \reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~1_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~184_combout )) # 
// (\reg2_rdata_o~189_combout ) ) ) ) # ( !\reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~1_combout  & ( (\reg2_rdata_o~7_combout  & \reg2_rdata_o~184_combout ) ) ) )

	.dataa(!\reg2_rdata_o~7_combout ),
	.datab(!\reg2_rdata_o~184_combout ),
	.datac(!\reg_wdata_i[16]~input_o ),
	.datad(!\reg2_rdata_o~189_combout ),
	.datae(!\reg2_rdata_o~13_combout ),
	.dataf(!\reg2_rdata_o~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~190 .extended_lut = "off";
defparam \reg2_rdata_o~190 .lut_mask = 64'h111111FF1F1F1FFF;
defparam \reg2_rdata_o~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N42
cyclonev_lcell_comb \reg2_rdata_o~191 (
// Equation(s):
// \reg2_rdata_o~191_combout  = ( \regs[3][17]~q  & ( \regs[2][17]~q  & ( ((\reg2_raddr_i[0]~input_o  & \regs[1][17]~q )) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[3][17]~q  & ( \regs[2][17]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// ((\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (\regs[1][17]~q  & !\reg2_raddr_i[1]~input_o )) ) ) ) # ( \regs[3][17]~q  & ( !\regs[2][17]~q  & ( (\reg2_raddr_i[0]~input_o  & ((\reg2_raddr_i[1]~input_o ) # (\regs[1][17]~q ))) ) ) ) # ( 
// !\regs[3][17]~q  & ( !\regs[2][17]~q  & ( (\reg2_raddr_i[0]~input_o  & (\regs[1][17]~q  & !\reg2_raddr_i[1]~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[1][17]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[3][17]~q ),
	.dataf(!\regs[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~191 .extended_lut = "off";
defparam \reg2_rdata_o~191 .lut_mask = 64'h0300033303CC03FF;
defparam \reg2_rdata_o~191 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N54
cyclonev_lcell_comb \reg2_rdata_o~194 (
// Equation(s):
// \reg2_rdata_o~194_combout  = ( \regs[15][17]~q  & ( \regs[12][17]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )) # (\regs[14][17]~q ))) # (\reg2_raddr_i[0]~input_o  & (((\regs[13][17]~q ) # (\reg2_raddr_i[1]~input_o )))) ) ) ) # ( 
// !\regs[15][17]~q  & ( \regs[12][17]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )) # (\regs[14][17]~q ))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o  & \regs[13][17]~q )))) ) ) ) # ( \regs[15][17]~q  & ( 
// !\regs[12][17]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[14][17]~q  & (\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (((\regs[13][17]~q ) # (\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[15][17]~q  & ( !\regs[12][17]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & (\regs[14][17]~q  & (\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o  & \regs[13][17]~q )))) ) ) )

	.dataa(!\regs[14][17]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[13][17]~q ),
	.datae(!\regs[15][17]~q ),
	.dataf(!\regs[12][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~194 .extended_lut = "off";
defparam \reg2_rdata_o~194 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N9
cyclonev_lcell_comb \reg2_rdata_o~192 (
// Equation(s):
// \reg2_rdata_o~192_combout  = ( \regs[7][17]~q  & ( \regs[5][17]~q  & ( ((!\reg2_raddr_i[1]~input_o  & (\regs[4][17]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][17]~q )))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[7][17]~q  & ( \regs[5][17]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[4][17]~q ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[6][17]~q )))) ) ) ) # ( \regs[7][17]~q  & ( !\regs[5][17]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[4][17]~q  & (!\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[6][17]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[7][17]~q  & ( !\regs[5][17]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & 
// (\regs[4][17]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][17]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[4][17]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[6][17]~q ),
	.datae(!\regs[7][17]~q ),
	.dataf(!\regs[5][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~192 .extended_lut = "off";
defparam \reg2_rdata_o~192 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg2_rdata_o~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N6
cyclonev_lcell_comb \reg2_rdata_o~193 (
// Equation(s):
// \reg2_rdata_o~193_combout  = ( \regs[11][17]~q  & ( \regs[10][17]~q  & ( ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][17]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][17]~q ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[11][17]~q  & ( \regs[10][17]~q  
// & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][17]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][17]~q )))) # (\reg2_raddr_i[1]~input_o  & (!\reg2_raddr_i[0]~input_o )) ) ) ) # ( \regs[11][17]~q  & ( !\regs[10][17]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][17]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][17]~q )))) # (\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o )) ) ) ) # ( !\regs[11][17]~q  & ( !\regs[10][17]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][17]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][17]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[9][17]~q ),
	.datad(!\regs[8][17]~q ),
	.datae(!\regs[11][17]~q ),
	.dataf(!\regs[10][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~193 .extended_lut = "off";
defparam \reg2_rdata_o~193 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg2_rdata_o~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N27
cyclonev_lcell_comb \reg2_rdata_o~195 (
// Equation(s):
// \reg2_rdata_o~195_combout  = ( \reg2_rdata_o~193_combout  & ( \reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~194_combout ) ) ) ) # ( !\reg2_rdata_o~193_combout  & ( \reg2_raddr_i[3]~input_o  & ( (\reg2_rdata_o~194_combout  & 
// \reg2_raddr_i[2]~input_o ) ) ) ) # ( \reg2_rdata_o~193_combout  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~191_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~192_combout ))) ) ) ) # ( 
// !\reg2_rdata_o~193_combout  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~191_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~192_combout ))) ) ) )

	.dataa(!\reg2_rdata_o~191_combout ),
	.datab(!\reg2_rdata_o~194_combout ),
	.datac(!\reg2_rdata_o~192_combout ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\reg2_rdata_o~193_combout ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~195 .extended_lut = "off";
defparam \reg2_rdata_o~195 .lut_mask = 64'h550F550F0033FF33;
defparam \reg2_rdata_o~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N42
cyclonev_lcell_comb \reg2_rdata_o~197 (
// Equation(s):
// \reg2_rdata_o~197_combout  = ( \regs[29][17]~q  & ( \regs[21][17]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[17][17]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[25][17]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[29][17]~q  & ( \regs[21][17]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[17][17]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[25][17]~q  & ((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[29][17]~q  & ( !\regs[21][17]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (((\regs[17][17]~q  & !\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[25][17]~q ))) ) ) ) # ( !\regs[29][17]~q  & ( !\regs[21][17]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// ((\regs[17][17]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[25][17]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\regs[25][17]~q ),
	.datac(!\regs[17][17]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[29][17]~q ),
	.dataf(!\regs[21][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~197 .extended_lut = "off";
defparam \reg2_rdata_o~197 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \reg2_rdata_o~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N24
cyclonev_lcell_comb \reg2_rdata_o~196 (
// Equation(s):
// \reg2_rdata_o~196_combout  = ( \regs[28][17]~q  & ( \regs[20][17]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[16][17]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][17]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[28][17]~q  & ( \regs[20][17]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[16][17]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][17]~q )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[28][17]~q  & ( !\regs[20][17]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[16][17]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][17]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[28][17]~q  & ( !\regs[20][17]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[16][17]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][17]~q )))) ) ) )

	.dataa(!\regs[24][17]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[16][17]~q ),
	.datae(!\regs[28][17]~q ),
	.dataf(!\regs[20][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~196 .extended_lut = "off";
defparam \reg2_rdata_o~196 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \reg2_rdata_o~199 (
// Equation(s):
// \reg2_rdata_o~199_combout  = ( \regs[31][17]~q  & ( \regs[27][17]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][17]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][17]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[31][17]~q  & ( \regs[27][17]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][17]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][17]~q )))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][17]~q  & ( !\regs[27][17]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][17]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][17]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[31][17]~q  & ( !\regs[27][17]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][17]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][17]~q )))) ) ) )

	.dataa(!\regs[23][17]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[19][17]~q ),
	.datae(!\regs[31][17]~q ),
	.dataf(!\regs[27][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~199 .extended_lut = "off";
defparam \reg2_rdata_o~199 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N54
cyclonev_lcell_comb \reg2_rdata_o~198 (
// Equation(s):
// \reg2_rdata_o~198_combout  = ( \regs[30][17]~q  & ( \regs[18][17]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[26][17]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[22][17]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( 
// !\regs[30][17]~q  & ( \regs[18][17]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[26][17]~q ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[22][17]~q )))) ) ) ) # ( \regs[30][17]~q  & ( 
// !\regs[18][17]~q  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[26][17]~q  & (\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[22][17]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][17]~q  & ( !\regs[18][17]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (\regs[26][17]~q  & (\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[22][17]~q )))) ) ) )

	.dataa(!\regs[26][17]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[22][17]~q ),
	.datae(!\regs[30][17]~q ),
	.dataf(!\regs[18][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~198 .extended_lut = "off";
defparam \reg2_rdata_o~198 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \reg2_rdata_o~200 (
// Equation(s):
// \reg2_rdata_o~200_combout  = ( \reg2_rdata_o~198_combout  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o ) # (\reg2_rdata_o~199_combout ) ) ) ) # ( !\reg2_rdata_o~198_combout  & ( \reg2_raddr_i[1]~input_o  & ( (\reg2_raddr_i[0]~input_o  & 
// \reg2_rdata_o~199_combout ) ) ) ) # ( \reg2_rdata_o~198_combout  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~196_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~197_combout )) ) ) ) # ( 
// !\reg2_rdata_o~198_combout  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~196_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~197_combout )) ) ) )

	.dataa(!\reg2_rdata_o~197_combout ),
	.datab(!\reg2_rdata_o~196_combout ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_rdata_o~199_combout ),
	.datae(!\reg2_rdata_o~198_combout ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~200 .extended_lut = "off";
defparam \reg2_rdata_o~200 .lut_mask = 64'h35353535000FF0FF;
defparam \reg2_rdata_o~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N54
cyclonev_lcell_comb \reg2_rdata_o~201 (
// Equation(s):
// \reg2_rdata_o~201_combout  = ( \reg2_rdata_o~13_combout  & ( \reg2_rdata_o~200_combout  ) ) # ( !\reg2_rdata_o~13_combout  & ( \reg2_rdata_o~200_combout  & ( (!\reg_wdata_i[17]~input_o  & (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~195_combout )))) # 
// (\reg_wdata_i[17]~input_o  & (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~195_combout )) # (\reg2_rdata_o~1_combout ))) ) ) ) # ( \reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~200_combout  & ( (!\reg_wdata_i[17]~input_o  & (((\reg2_rdata_o~7_combout  & 
// \reg2_rdata_o~195_combout )))) # (\reg_wdata_i[17]~input_o  & (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~195_combout )) # (\reg2_rdata_o~1_combout ))) ) ) ) # ( !\reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~200_combout  & ( (!\reg_wdata_i[17]~input_o  & 
// (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~195_combout )))) # (\reg_wdata_i[17]~input_o  & (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~195_combout )) # (\reg2_rdata_o~1_combout ))) ) ) )

	.dataa(!\reg_wdata_i[17]~input_o ),
	.datab(!\reg2_rdata_o~1_combout ),
	.datac(!\reg2_rdata_o~7_combout ),
	.datad(!\reg2_rdata_o~195_combout ),
	.datae(!\reg2_rdata_o~13_combout ),
	.dataf(!\reg2_rdata_o~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~201 .extended_lut = "off";
defparam \reg2_rdata_o~201 .lut_mask = 64'h111F111F111FFFFF;
defparam \reg2_rdata_o~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N36
cyclonev_lcell_comb \reg2_rdata_o~205 (
// Equation(s):
// \reg2_rdata_o~205_combout  = ( \regs[15][18]~q  & ( \regs[12][18]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[13][18]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o ) # (\regs[14][18]~q )))) ) ) ) # ( 
// !\regs[15][18]~q  & ( \regs[12][18]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[13][18]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[14][18]~q  & !\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[15][18]~q  & ( 
// !\regs[12][18]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[13][18]~q  & ((\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o ) # (\regs[14][18]~q )))) ) ) ) # ( !\regs[15][18]~q  & ( !\regs[12][18]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (\regs[13][18]~q  & ((\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\regs[14][18]~q  & !\reg2_raddr_i[0]~input_o )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[13][18]~q ),
	.datac(!\regs[14][18]~q ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[15][18]~q ),
	.dataf(!\regs[12][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~205 .extended_lut = "off";
defparam \reg2_rdata_o~205 .lut_mask = 64'h05220577AF22AF77;
defparam \reg2_rdata_o~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N12
cyclonev_lcell_comb \reg2_rdata_o~204 (
// Equation(s):
// \reg2_rdata_o~204_combout  = ( \regs[11][18]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[10][18]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][18]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[10][18]~q ) ) ) ) # ( 
// \regs[11][18]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[8][18]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][18]~q ))) ) ) ) # ( !\regs[11][18]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[8][18]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][18]~q ))) ) ) )

	.dataa(!\regs[8][18]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[10][18]~q ),
	.datad(!\regs[9][18]~q ),
	.datae(!\regs[11][18]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~204 .extended_lut = "off";
defparam \reg2_rdata_o~204 .lut_mask = 64'h447744770C0C3F3F;
defparam \reg2_rdata_o~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N48
cyclonev_lcell_comb \reg2_rdata_o~203 (
// Equation(s):
// \reg2_rdata_o~203_combout  = ( \regs[7][18]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) # (\regs[5][18]~q ) ) ) ) # ( !\regs[7][18]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[5][18]~q  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// \regs[7][18]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[4][18]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][18]~q ))) ) ) ) # ( !\regs[7][18]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[4][18]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][18]~q ))) ) ) )

	.dataa(!\regs[5][18]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[4][18]~q ),
	.datad(!\regs[6][18]~q ),
	.datae(!\regs[7][18]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~203 .extended_lut = "off";
defparam \reg2_rdata_o~203 .lut_mask = 64'h0C3F0C3F44447777;
defparam \reg2_rdata_o~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N45
cyclonev_lcell_comb \reg2_rdata_o~202 (
// Equation(s):
// \reg2_rdata_o~202_combout  = ( \regs[2][18]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o )) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][18]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][18]~q ))))) ) ) # ( 
// !\regs[2][18]~q  & ( (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][18]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][18]~q ))))) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[1][18]~q ),
	.datad(!\regs[3][18]~q ),
	.datae(gnd),
	.dataf(!\regs[2][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~202 .extended_lut = "off";
defparam \reg2_rdata_o~202 .lut_mask = 64'h0415041526372637;
defparam \reg2_rdata_o~202 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N57
cyclonev_lcell_comb \reg2_rdata_o~206 (
// Equation(s):
// \reg2_rdata_o~206_combout  = ( \reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~202_combout  & ( (!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~203_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~205_combout )) ) ) ) # ( !\reg2_raddr_i[2]~input_o  & ( 
// \reg2_rdata_o~202_combout  & ( (!\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~204_combout ) ) ) ) # ( \reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~202_combout  & ( (!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~203_combout ))) # (\reg2_raddr_i[3]~input_o  & 
// (\reg2_rdata_o~205_combout )) ) ) ) # ( !\reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~202_combout  & ( (\reg2_rdata_o~204_combout  & \reg2_raddr_i[3]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~205_combout ),
	.datab(!\reg2_rdata_o~204_combout ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\reg2_rdata_o~203_combout ),
	.datae(!\reg2_raddr_i[2]~input_o ),
	.dataf(!\reg2_rdata_o~202_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~206 .extended_lut = "off";
defparam \reg2_rdata_o~206 .lut_mask = 64'h030305F5F3F305F5;
defparam \reg2_rdata_o~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \reg2_rdata_o~210 (
// Equation(s):
// \reg2_rdata_o~210_combout  = ( \regs[31][18]~q  & ( \reg2_raddr_i[2]~input_o  & ( (\regs[23][18]~q ) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[31][18]~q  & ( \reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & \regs[23][18]~q ) ) ) ) # ( 
// \regs[31][18]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & ((\regs[19][18]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][18]~q )) ) ) ) # ( !\regs[31][18]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & 
// ((\regs[19][18]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][18]~q )) ) ) )

	.dataa(!\regs[27][18]~q ),
	.datab(!\regs[19][18]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[23][18]~q ),
	.datae(!\regs[31][18]~q ),
	.dataf(!\reg2_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~210 .extended_lut = "off";
defparam \reg2_rdata_o~210 .lut_mask = 64'h3535353500F00FFF;
defparam \reg2_rdata_o~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N54
cyclonev_lcell_comb \reg2_rdata_o~207 (
// Equation(s):
// \reg2_rdata_o~207_combout  = ( \regs[28][18]~q  & ( \regs[20][18]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[16][18]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][18]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[28][18]~q  & ( \regs[20][18]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & (((\regs[16][18]~q )) # (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (!\reg2_raddr_i[2]~input_o  & ((\regs[24][18]~q )))) ) ) ) # ( \regs[28][18]~q  & ( !\regs[20][18]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (!\reg2_raddr_i[2]~input_o  & (\regs[16][18]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][18]~q )) # (\reg2_raddr_i[2]~input_o ))) ) ) ) # ( !\regs[28][18]~q  & ( !\regs[20][18]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// (\regs[16][18]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][18]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[16][18]~q ),
	.datad(!\regs[24][18]~q ),
	.datae(!\regs[28][18]~q ),
	.dataf(!\regs[20][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~207 .extended_lut = "off";
defparam \reg2_rdata_o~207 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg2_rdata_o~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N12
cyclonev_lcell_comb \reg2_rdata_o~209 (
// Equation(s):
// \reg2_rdata_o~209_combout  = ( \regs[30][18]~q  & ( \regs[18][18]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][18]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][18]~q ))) ) ) ) # ( 
// !\regs[30][18]~q  & ( \regs[18][18]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][18]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][18]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[30][18]~q  & ( 
// !\regs[18][18]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[26][18]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][18]~q ))) ) ) ) # ( !\regs[30][18]~q  & ( !\regs[18][18]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[26][18]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][18]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[22][18]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[26][18]~q ),
	.datae(!\regs[30][18]~q ),
	.dataf(!\regs[18][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~209 .extended_lut = "off";
defparam \reg2_rdata_o~209 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg2_rdata_o~209 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N24
cyclonev_lcell_comb \reg2_rdata_o~208 (
// Equation(s):
// \reg2_rdata_o~208_combout  = ( \regs[29][18]~q  & ( \regs[25][18]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][18]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][18]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[29][18]~q  & ( \regs[25][18]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][18]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][18]~q )))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[29][18]~q  & ( !\regs[25][18]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][18]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][18]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][18]~q  & ( !\regs[25][18]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][18]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][18]~q )))) ) ) )

	.dataa(!\regs[21][18]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[17][18]~q ),
	.datae(!\regs[29][18]~q ),
	.dataf(!\regs[25][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~208 .extended_lut = "off";
defparam \reg2_rdata_o~208 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N42
cyclonev_lcell_comb \reg2_rdata_o~211 (
// Equation(s):
// \reg2_rdata_o~211_combout  = ( \reg2_rdata_o~209_combout  & ( \reg2_rdata_o~208_combout  & ( (!\reg2_raddr_i[1]~input_o  & (((\reg2_rdata_o~207_combout ) # (\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # 
// (\reg2_rdata_o~210_combout ))) ) ) ) # ( !\reg2_rdata_o~209_combout  & ( \reg2_rdata_o~208_combout  & ( (!\reg2_raddr_i[1]~input_o  & (((\reg2_rdata_o~207_combout ) # (\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~210_combout 
//  & (\reg2_raddr_i[0]~input_o ))) ) ) ) # ( \reg2_rdata_o~209_combout  & ( !\reg2_rdata_o~208_combout  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \reg2_rdata_o~207_combout )))) # (\reg2_raddr_i[1]~input_o  & 
// (((!\reg2_raddr_i[0]~input_o )) # (\reg2_rdata_o~210_combout ))) ) ) ) # ( !\reg2_rdata_o~209_combout  & ( !\reg2_rdata_o~208_combout  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \reg2_rdata_o~207_combout )))) # 
// (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~210_combout  & (\reg2_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\reg2_rdata_o~210_combout ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_rdata_o~207_combout ),
	.datae(!\reg2_rdata_o~209_combout ),
	.dataf(!\reg2_rdata_o~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~211 .extended_lut = "off";
defparam \reg2_rdata_o~211 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \reg2_rdata_o~211 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N51
cyclonev_lcell_comb \reg2_rdata_o~212 (
// Equation(s):
// \reg2_rdata_o~212_combout  = ( \reg2_rdata_o~1_combout  & ( \reg2_rdata_o~13_combout  & ( (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~206_combout )) # (\reg_wdata_i[18]~input_o )) # (\reg2_rdata_o~211_combout ) ) ) ) # ( !\reg2_rdata_o~1_combout  & ( 
// \reg2_rdata_o~13_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~206_combout )) # (\reg2_rdata_o~211_combout ) ) ) ) # ( \reg2_rdata_o~1_combout  & ( !\reg2_rdata_o~13_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~206_combout )) # 
// (\reg_wdata_i[18]~input_o ) ) ) ) # ( !\reg2_rdata_o~1_combout  & ( !\reg2_rdata_o~13_combout  & ( (\reg2_rdata_o~7_combout  & \reg2_rdata_o~206_combout ) ) ) )

	.dataa(!\reg2_rdata_o~7_combout ),
	.datab(!\reg2_rdata_o~206_combout ),
	.datac(!\reg2_rdata_o~211_combout ),
	.datad(!\reg_wdata_i[18]~input_o ),
	.datae(!\reg2_rdata_o~1_combout ),
	.dataf(!\reg2_rdata_o~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~212 .extended_lut = "off";
defparam \reg2_rdata_o~212 .lut_mask = 64'h111111FF1F1F1FFF;
defparam \reg2_rdata_o~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \reg2_rdata_o~214 (
// Equation(s):
// \reg2_rdata_o~214_combout  = ( \regs[7][19]~q  & ( \regs[6][19]~q  & ( ((!\reg2_raddr_i[0]~input_o  & (\regs[4][19]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][19]~q )))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[7][19]~q  & ( \regs[6][19]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[4][19]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][19]~q ))))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[7][19]~q  & ( !\regs[6][19]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[4][19]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][19]~q ))))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[7][19]~q  & ( !\regs[6][19]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[4][19]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][19]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[4][19]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[5][19]~q ),
	.datae(!\regs[7][19]~q ),
	.dataf(!\regs[6][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~214 .extended_lut = "off";
defparam \reg2_rdata_o~214 .lut_mask = 64'h202A252F707A757F;
defparam \reg2_rdata_o~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N36
cyclonev_lcell_comb \reg2_rdata_o~216 (
// Equation(s):
// \reg2_rdata_o~216_combout  = ( \regs[15][19]~q  & ( \regs[13][19]~q  & ( ((!\reg2_raddr_i[1]~input_o  & ((\regs[12][19]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][19]~q ))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[15][19]~q  & ( \regs[13][19]~q 
//  & ( (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o ) # (\regs[12][19]~q )))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][19]~q  & ((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[15][19]~q  & ( !\regs[13][19]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (((\regs[12][19]~q  & !\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[14][19]~q ))) ) ) ) # ( !\regs[15][19]~q  & ( !\regs[13][19]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & 
// ((\regs[12][19]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][19]~q )))) ) ) )

	.dataa(!\regs[14][19]~q ),
	.datab(!\regs[12][19]~q ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[15][19]~q ),
	.dataf(!\regs[13][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~216 .extended_lut = "off";
defparam \reg2_rdata_o~216 .lut_mask = 64'h3500350F35F035FF;
defparam \reg2_rdata_o~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N45
cyclonev_lcell_comb \reg2_rdata_o~213 (
// Equation(s):
// \reg2_rdata_o~213_combout  = ( \regs[3][19]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[1][19]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[3][19]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[1][19]~q ) ) ) ) # ( 
// \regs[3][19]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (\regs[2][19]~q  & \reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[3][19]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (\regs[2][19]~q  & \reg2_raddr_i[1]~input_o ) ) ) )

	.dataa(!\regs[2][19]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[1][19]~q ),
	.datad(gnd),
	.datae(!\regs[3][19]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~213 .extended_lut = "off";
defparam \reg2_rdata_o~213 .lut_mask = 64'h111111110C0C3F3F;
defparam \reg2_rdata_o~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N24
cyclonev_lcell_comb \reg2_rdata_o~215 (
// Equation(s):
// \reg2_rdata_o~215_combout  = ( \regs[11][19]~q  & ( \regs[10][19]~q  & ( ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][19]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][19]~q ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[11][19]~q  & ( \regs[10][19]~q  
// & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][19]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][19]~q )))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[11][19]~q  & ( !\regs[10][19]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][19]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][19]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[11][19]~q  & ( !\regs[10][19]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][19]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][19]~q )))) ) ) )

	.dataa(!\regs[9][19]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[8][19]~q ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[11][19]~q ),
	.dataf(!\regs[10][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~215 .extended_lut = "off";
defparam \reg2_rdata_o~215 .lut_mask = 64'h0C440C773F443F77;
defparam \reg2_rdata_o~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N18
cyclonev_lcell_comb \reg2_rdata_o~217 (
// Equation(s):
// \reg2_rdata_o~217_combout  = ( \reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~215_combout  & ( (!\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~216_combout ) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~215_combout  & ( (!\reg2_raddr_i[2]~input_o  & 
// ((\reg2_rdata_o~213_combout ))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~214_combout )) ) ) ) # ( \reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~215_combout  & ( (\reg2_raddr_i[2]~input_o  & \reg2_rdata_o~216_combout ) ) ) ) # ( 
// !\reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~215_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~213_combout ))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~214_combout )) ) ) )

	.dataa(!\reg2_rdata_o~214_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~216_combout ),
	.datad(!\reg2_rdata_o~213_combout ),
	.datae(!\reg2_raddr_i[3]~input_o ),
	.dataf(!\reg2_rdata_o~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~217 .extended_lut = "off";
defparam \reg2_rdata_o~217 .lut_mask = 64'h11DD030311DDCFCF;
defparam \reg2_rdata_o~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \reg2_rdata_o~219 (
// Equation(s):
// \reg2_rdata_o~219_combout  = ( \regs[29][19]~q  & ( \regs[17][19]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][19]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][19]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( 
// !\regs[29][19]~q  & ( \regs[17][19]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][19]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][19]~q )))) ) ) ) # ( \regs[29][19]~q  & ( 
// !\regs[17][19]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[21][19]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][19]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][19]~q  & ( !\regs[17][19]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\regs[21][19]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][19]~q )))) ) ) )

	.dataa(!\regs[21][19]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[25][19]~q ),
	.datae(!\regs[29][19]~q ),
	.dataf(!\regs[17][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~219 .extended_lut = "off";
defparam \reg2_rdata_o~219 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~218 (
// Equation(s):
// \reg2_rdata_o~218_combout  = ( \regs[28][19]~q  & ( \regs[24][19]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[16][19]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][19]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[28][19]~q  & ( \regs[24][19]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[16][19]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][19]~q )))) # (\reg2_raddr_i[3]~input_o  & (!\reg2_raddr_i[2]~input_o )) ) ) ) # ( \regs[28][19]~q  & ( !\regs[24][19]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[16][19]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][19]~q )))) # (\reg2_raddr_i[3]~input_o  & (\reg2_raddr_i[2]~input_o )) ) ) ) # ( !\regs[28][19]~q  & ( !\regs[24][19]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[16][19]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[20][19]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[20][19]~q ),
	.datad(!\regs[16][19]~q ),
	.datae(!\regs[28][19]~q ),
	.dataf(!\regs[24][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~218 .extended_lut = "off";
defparam \reg2_rdata_o~218 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg2_rdata_o~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \reg2_rdata_o~221 (
// Equation(s):
// \reg2_rdata_o~221_combout  = ( \regs[31][19]~q  & ( \reg2_raddr_i[2]~input_o  & ( (\reg2_raddr_i[3]~input_o ) # (\regs[23][19]~q ) ) ) ) # ( !\regs[31][19]~q  & ( \reg2_raddr_i[2]~input_o  & ( (\regs[23][19]~q  & !\reg2_raddr_i[3]~input_o ) ) ) ) # ( 
// \regs[31][19]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[19][19]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][19]~q ))) ) ) ) # ( !\regs[31][19]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[19][19]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][19]~q ))) ) ) )

	.dataa(!\regs[23][19]~q ),
	.datab(!\regs[19][19]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[27][19]~q ),
	.datae(!\regs[31][19]~q ),
	.dataf(!\reg2_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~221 .extended_lut = "off";
defparam \reg2_rdata_o~221 .lut_mask = 64'h303F303F50505F5F;
defparam \reg2_rdata_o~221 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N30
cyclonev_lcell_comb \reg2_rdata_o~220 (
// Equation(s):
// \reg2_rdata_o~220_combout  = ( \regs[30][19]~q  & ( \regs[22][19]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[18][19]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[26][19]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[30][19]~q  & ( \regs[22][19]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[18][19]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[26][19]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[30][19]~q  & ( !\regs[22][19]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[18][19]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[26][19]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][19]~q  & ( !\regs[22][19]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[18][19]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[26][19]~q ))))) ) ) )

	.dataa(!\regs[18][19]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[26][19]~q ),
	.datae(!\regs[30][19]~q ),
	.dataf(!\regs[22][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~220 .extended_lut = "off";
defparam \reg2_rdata_o~220 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N51
cyclonev_lcell_comb \reg2_rdata_o~222 (
// Equation(s):
// \reg2_rdata_o~222_combout  = ( \reg2_rdata_o~221_combout  & ( \reg2_rdata_o~220_combout  & ( ((!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~218_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~219_combout ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # 
// ( !\reg2_rdata_o~221_combout  & ( \reg2_rdata_o~220_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~218_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~219_combout )))) # (\reg2_raddr_i[1]~input_o  & 
// (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \reg2_rdata_o~221_combout  & ( !\reg2_rdata_o~220_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~218_combout ))) # (\reg2_raddr_i[0]~input_o  & 
// (\reg2_rdata_o~219_combout )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\reg2_rdata_o~221_combout  & ( !\reg2_rdata_o~220_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & 
// ((\reg2_rdata_o~218_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~219_combout )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_rdata_o~219_combout ),
	.datac(!\reg2_rdata_o~218_combout ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\reg2_rdata_o~221_combout ),
	.dataf(!\reg2_rdata_o~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~222 .extended_lut = "off";
defparam \reg2_rdata_o~222 .lut_mask = 64'h0A220A775F225F77;
defparam \reg2_rdata_o~222 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N42
cyclonev_lcell_comb \reg2_rdata_o~223 (
// Equation(s):
// \reg2_rdata_o~223_combout  = ( \reg_wdata_i[19]~input_o  & ( \reg2_rdata_o~13_combout  & ( (((\reg2_rdata_o~217_combout  & \reg2_rdata_o~7_combout )) # (\reg2_rdata_o~222_combout )) # (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[19]~input_o  & ( 
// \reg2_rdata_o~13_combout  & ( ((\reg2_rdata_o~217_combout  & \reg2_rdata_o~7_combout )) # (\reg2_rdata_o~222_combout ) ) ) ) # ( \reg_wdata_i[19]~input_o  & ( !\reg2_rdata_o~13_combout  & ( ((\reg2_rdata_o~217_combout  & \reg2_rdata_o~7_combout )) # 
// (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[19]~input_o  & ( !\reg2_rdata_o~13_combout  & ( (\reg2_rdata_o~217_combout  & \reg2_rdata_o~7_combout ) ) ) )

	.dataa(!\reg2_rdata_o~1_combout ),
	.datab(!\reg2_rdata_o~217_combout ),
	.datac(!\reg2_rdata_o~222_combout ),
	.datad(!\reg2_rdata_o~7_combout ),
	.datae(!\reg_wdata_i[19]~input_o ),
	.dataf(!\reg2_rdata_o~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~223 .extended_lut = "off";
defparam \reg2_rdata_o~223 .lut_mask = 64'h003355770F3F5F7F;
defparam \reg2_rdata_o~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N15
cyclonev_lcell_comb \reg2_rdata_o~224 (
// Equation(s):
// \reg2_rdata_o~224_combout  = ( \regs[3][20]~q  & ( \regs[2][20]~q  & ( ((\reg2_raddr_i[0]~input_o  & \regs[1][20]~q )) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[3][20]~q  & ( \regs[2][20]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// ((\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (\regs[1][20]~q  & !\reg2_raddr_i[1]~input_o )) ) ) ) # ( \regs[3][20]~q  & ( !\regs[2][20]~q  & ( (\reg2_raddr_i[0]~input_o  & ((\reg2_raddr_i[1]~input_o ) # (\regs[1][20]~q ))) ) ) ) # ( 
// !\regs[3][20]~q  & ( !\regs[2][20]~q  & ( (\reg2_raddr_i[0]~input_o  & (\regs[1][20]~q  & !\reg2_raddr_i[1]~input_o )) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(gnd),
	.datac(!\regs[1][20]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[3][20]~q ),
	.dataf(!\regs[2][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~224 .extended_lut = "off";
defparam \reg2_rdata_o~224 .lut_mask = 64'h0500055505AA05FF;
defparam \reg2_rdata_o~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N12
cyclonev_lcell_comb \reg2_rdata_o~227 (
// Equation(s):
// \reg2_rdata_o~227_combout  = ( \regs[15][20]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[13][20]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[15][20]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[13][20]~q ) ) ) ) # ( 
// \regs[15][20]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & ((\regs[12][20]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][20]~q )) ) ) ) # ( !\regs[15][20]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// ((\regs[12][20]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][20]~q )) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[14][20]~q ),
	.datac(!\regs[12][20]~q ),
	.datad(!\regs[13][20]~q ),
	.datae(!\regs[15][20]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~227 .extended_lut = "off";
defparam \reg2_rdata_o~227 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \reg2_rdata_o~227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N42
cyclonev_lcell_comb \reg2_rdata_o~225 (
// Equation(s):
// \reg2_rdata_o~225_combout  = ( \regs[7][20]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[5][20]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[7][20]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[5][20]~q ) ) ) ) # ( 
// \regs[7][20]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[4][20]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][20]~q ))) ) ) ) # ( !\regs[7][20]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[4][20]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][20]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[5][20]~q ),
	.datac(!\regs[4][20]~q ),
	.datad(!\regs[6][20]~q ),
	.datae(!\regs[7][20]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~225 .extended_lut = "off";
defparam \reg2_rdata_o~225 .lut_mask = 64'h0A5F0A5F22227777;
defparam \reg2_rdata_o~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N6
cyclonev_lcell_comb \reg2_rdata_o~226 (
// Equation(s):
// \reg2_rdata_o~226_combout  = ( \regs[11][20]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[10][20]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][20]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[10][20]~q ) ) ) ) # ( 
// \regs[11][20]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & ((\regs[8][20]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][20]~q )) ) ) ) # ( !\regs[11][20]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// ((\regs[8][20]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][20]~q )) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\regs[9][20]~q ),
	.datac(!\regs[8][20]~q ),
	.datad(!\regs[10][20]~q ),
	.datae(!\regs[11][20]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~226 .extended_lut = "off";
defparam \reg2_rdata_o~226 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \reg2_rdata_o~226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \reg2_rdata_o~228 (
// Equation(s):
// \reg2_rdata_o~228_combout  = ( \reg2_rdata_o~226_combout  & ( \reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~227_combout ) ) ) ) # ( !\reg2_rdata_o~226_combout  & ( \reg2_raddr_i[3]~input_o  & ( (\reg2_rdata_o~227_combout  & 
// \reg2_raddr_i[2]~input_o ) ) ) ) # ( \reg2_rdata_o~226_combout  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~224_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~225_combout ))) ) ) ) # ( 
// !\reg2_rdata_o~226_combout  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~224_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~225_combout ))) ) ) )

	.dataa(!\reg2_rdata_o~224_combout ),
	.datab(!\reg2_rdata_o~227_combout ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\reg2_rdata_o~225_combout ),
	.datae(!\reg2_rdata_o~226_combout ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~228 .extended_lut = "off";
defparam \reg2_rdata_o~228 .lut_mask = 64'h505F505F0303F3F3;
defparam \reg2_rdata_o~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N24
cyclonev_lcell_comb \reg2_rdata_o~229 (
// Equation(s):
// \reg2_rdata_o~229_combout  = ( \regs[28][20]~q  & ( \regs[16][20]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[20][20]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[24][20]~q )))) ) ) ) # ( 
// !\regs[28][20]~q  & ( \regs[16][20]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[20][20]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][20]~q  & !\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[28][20]~q  & ( 
// !\regs[16][20]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[20][20]~q  & ((\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[24][20]~q )))) ) ) ) # ( !\regs[28][20]~q  & ( !\regs[16][20]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\regs[20][20]~q  & ((\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][20]~q  & !\reg2_raddr_i[2]~input_o )))) ) ) )

	.dataa(!\regs[20][20]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[24][20]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[28][20]~q ),
	.dataf(!\regs[16][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~229 .extended_lut = "off";
defparam \reg2_rdata_o~229 .lut_mask = 64'h03440377CF44CF77;
defparam \reg2_rdata_o~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N48
cyclonev_lcell_comb \reg2_rdata_o~232 (
// Equation(s):
// \reg2_rdata_o~232_combout  = ( \regs[31][20]~q  & ( \regs[27][20]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][20]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][20]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[31][20]~q  & ( \regs[27][20]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][20]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][20]~q )))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][20]~q  & ( !\regs[27][20]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][20]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][20]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[31][20]~q  & ( !\regs[27][20]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][20]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][20]~q )))) ) ) )

	.dataa(!\regs[23][20]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[19][20]~q ),
	.datae(!\regs[31][20]~q ),
	.dataf(!\regs[27][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~232 .extended_lut = "off";
defparam \reg2_rdata_o~232 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N42
cyclonev_lcell_comb \reg2_rdata_o~231 (
// Equation(s):
// \reg2_rdata_o~231_combout  = ( \regs[30][20]~q  & ( \regs[18][20]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o ) # ((\regs[22][20]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\regs[26][20]~q )) # (\reg2_raddr_i[2]~input_o ))) ) ) ) # ( 
// !\regs[30][20]~q  & ( \regs[18][20]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o ) # ((\regs[22][20]~q )))) # (\reg2_raddr_i[3]~input_o  & (!\reg2_raddr_i[2]~input_o  & (\regs[26][20]~q ))) ) ) ) # ( \regs[30][20]~q  & ( 
// !\regs[18][20]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\reg2_raddr_i[2]~input_o  & ((\regs[22][20]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\regs[26][20]~q )) # (\reg2_raddr_i[2]~input_o ))) ) ) ) # ( !\regs[30][20]~q  & ( !\regs[18][20]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\reg2_raddr_i[2]~input_o  & ((\regs[22][20]~q )))) # (\reg2_raddr_i[3]~input_o  & (!\reg2_raddr_i[2]~input_o  & (\regs[26][20]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[26][20]~q ),
	.datad(!\regs[22][20]~q ),
	.datae(!\regs[30][20]~q ),
	.dataf(!\regs[18][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~231 .extended_lut = "off";
defparam \reg2_rdata_o~231 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg2_rdata_o~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~230 (
// Equation(s):
// \reg2_rdata_o~230_combout  = ( \regs[29][20]~q  & ( \reg2_raddr_i[2]~input_o  & ( (\reg2_raddr_i[3]~input_o ) # (\regs[21][20]~q ) ) ) ) # ( !\regs[29][20]~q  & ( \reg2_raddr_i[2]~input_o  & ( (\regs[21][20]~q  & !\reg2_raddr_i[3]~input_o ) ) ) ) # ( 
// \regs[29][20]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[17][20]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][20]~q ))) ) ) ) # ( !\regs[29][20]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[17][20]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][20]~q ))) ) ) )

	.dataa(!\regs[17][20]~q ),
	.datab(!\regs[21][20]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[25][20]~q ),
	.datae(!\regs[29][20]~q ),
	.dataf(!\reg2_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~230 .extended_lut = "off";
defparam \reg2_rdata_o~230 .lut_mask = 64'h505F505F30303F3F;
defparam \reg2_rdata_o~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N15
cyclonev_lcell_comb \reg2_rdata_o~233 (
// Equation(s):
// \reg2_rdata_o~233_combout  = ( \reg2_rdata_o~231_combout  & ( \reg2_rdata_o~230_combout  & ( (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\reg2_rdata_o~229_combout ))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # 
// (\reg2_rdata_o~232_combout )))) ) ) ) # ( !\reg2_rdata_o~231_combout  & ( \reg2_rdata_o~230_combout  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~229_combout  & ((!\reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & 
// (((!\reg2_raddr_i[1]~input_o ) # (\reg2_rdata_o~232_combout )))) ) ) ) # ( \reg2_rdata_o~231_combout  & ( !\reg2_rdata_o~230_combout  & ( (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\reg2_rdata_o~229_combout ))) # 
// (\reg2_raddr_i[0]~input_o  & (((\reg2_rdata_o~232_combout  & \reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\reg2_rdata_o~231_combout  & ( !\reg2_rdata_o~230_combout  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~229_combout  & ((!\reg2_raddr_i[1]~input_o 
// )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_rdata_o~232_combout  & \reg2_raddr_i[1]~input_o )))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_rdata_o~229_combout ),
	.datac(!\reg2_rdata_o~232_combout ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\reg2_rdata_o~231_combout ),
	.dataf(!\reg2_rdata_o~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~233 .extended_lut = "off";
defparam \reg2_rdata_o~233 .lut_mask = 64'h220522AF770577AF;
defparam \reg2_rdata_o~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \reg2_rdata_o~234 (
// Equation(s):
// \reg2_rdata_o~234_combout  = ( \reg2_rdata_o~233_combout  & ( \reg2_rdata_o~1_combout  & ( (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~228_combout )) # (\reg_wdata_i[20]~input_o )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( !\reg2_rdata_o~233_combout  & ( 
// \reg2_rdata_o~1_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~228_combout )) # (\reg_wdata_i[20]~input_o ) ) ) ) # ( \reg2_rdata_o~233_combout  & ( !\reg2_rdata_o~1_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~228_combout )) # 
// (\reg2_rdata_o~13_combout ) ) ) ) # ( !\reg2_rdata_o~233_combout  & ( !\reg2_rdata_o~1_combout  & ( (\reg2_rdata_o~7_combout  & \reg2_rdata_o~228_combout ) ) ) )

	.dataa(!\reg2_rdata_o~7_combout ),
	.datab(!\reg2_rdata_o~13_combout ),
	.datac(!\reg_wdata_i[20]~input_o ),
	.datad(!\reg2_rdata_o~228_combout ),
	.datae(!\reg2_rdata_o~233_combout ),
	.dataf(!\reg2_rdata_o~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~234 .extended_lut = "off";
defparam \reg2_rdata_o~234 .lut_mask = 64'h005533770F5F3F7F;
defparam \reg2_rdata_o~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \reg2_rdata_o~243 (
// Equation(s):
// \reg2_rdata_o~243_combout  = ( \regs[31][21]~q  & ( \regs[23][21]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][21]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][21]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][21]~q  & ( \regs[23][21]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[19][21]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][21]~q  & ((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][21]~q  & ( !\regs[23][21]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (((\regs[19][21]~q  & !\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[27][21]~q ))) ) ) ) # ( !\regs[31][21]~q  & ( !\regs[23][21]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// ((\regs[19][21]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][21]~q )))) ) ) )

	.dataa(!\regs[27][21]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[19][21]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[31][21]~q ),
	.dataf(!\regs[23][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~243 .extended_lut = "off";
defparam \reg2_rdata_o~243 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \reg2_rdata_o~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N42
cyclonev_lcell_comb \reg2_rdata_o~240 (
// Equation(s):
// \reg2_rdata_o~240_combout  = ( \regs[28][21]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[24][21]~q ) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[28][21]~q  & ( \reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & \regs[24][21]~q ) ) ) ) # ( 
// \regs[28][21]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[16][21]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][21]~q ))) ) ) ) # ( !\regs[28][21]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[16][21]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][21]~q ))) ) ) )

	.dataa(!\regs[16][21]~q ),
	.datab(!\regs[20][21]~q ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[24][21]~q ),
	.datae(!\regs[28][21]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~240 .extended_lut = "off";
defparam \reg2_rdata_o~240 .lut_mask = 64'h5353535300F00FFF;
defparam \reg2_rdata_o~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~241 (
// Equation(s):
// \reg2_rdata_o~241_combout  = ( \regs[29][21]~q  & ( \regs[17][21]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[25][21]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[21][21]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( 
// !\regs[29][21]~q  & ( \regs[17][21]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[25][21]~q ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[21][21]~q )))) ) ) ) # ( \regs[29][21]~q  & ( 
// !\regs[17][21]~q  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[25][21]~q  & (\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[21][21]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][21]~q  & ( !\regs[17][21]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (\regs[25][21]~q  & (\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[21][21]~q )))) ) ) )

	.dataa(!\regs[25][21]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[21][21]~q ),
	.datae(!\regs[29][21]~q ),
	.dataf(!\regs[17][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~241 .extended_lut = "off";
defparam \reg2_rdata_o~241 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \reg2_rdata_o~242 (
// Equation(s):
// \reg2_rdata_o~242_combout  = ( \regs[30][21]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[26][21]~q ) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[30][21]~q  & ( \reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & \regs[26][21]~q ) ) ) ) # ( 
// \regs[30][21]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & ((\regs[18][21]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][21]~q )) ) ) ) # ( !\regs[30][21]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// ((\regs[18][21]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][21]~q )) ) ) )

	.dataa(!\regs[22][21]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[26][21]~q ),
	.datad(!\regs[18][21]~q ),
	.datae(!\regs[30][21]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~242 .extended_lut = "off";
defparam \reg2_rdata_o~242 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \reg2_rdata_o~242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y2_N24
cyclonev_lcell_comb \reg2_rdata_o~244 (
// Equation(s):
// \reg2_rdata_o~244_combout  = ( \reg2_rdata_o~241_combout  & ( \reg2_rdata_o~242_combout  & ( (!\reg2_raddr_i[0]~input_o  & (((\reg2_rdata_o~240_combout )) # (\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o ) # 
// ((\reg2_rdata_o~243_combout )))) ) ) ) # ( !\reg2_rdata_o~241_combout  & ( \reg2_rdata_o~242_combout  & ( (!\reg2_raddr_i[0]~input_o  & (((\reg2_rdata_o~240_combout )) # (\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & 
// (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~243_combout ))) ) ) ) # ( \reg2_rdata_o~241_combout  & ( !\reg2_rdata_o~242_combout  & ( (!\reg2_raddr_i[0]~input_o  & (!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~240_combout )))) # (\reg2_raddr_i[0]~input_o  
// & ((!\reg2_raddr_i[1]~input_o ) # ((\reg2_rdata_o~243_combout )))) ) ) ) # ( !\reg2_rdata_o~241_combout  & ( !\reg2_rdata_o~242_combout  & ( (!\reg2_raddr_i[0]~input_o  & (!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~240_combout )))) # 
// (\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~243_combout ))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_rdata_o~243_combout ),
	.datad(!\reg2_rdata_o~240_combout ),
	.datae(!\reg2_rdata_o~241_combout ),
	.dataf(!\reg2_rdata_o~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~244 .extended_lut = "off";
defparam \reg2_rdata_o~244 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg2_rdata_o~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \reg2_rdata_o~235 (
// Equation(s):
// \reg2_rdata_o~235_combout  = ( \regs[2][21]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o  & (\regs[1][21]~q ))) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o ) # ((\regs[3][21]~q )))) ) ) # ( !\regs[2][21]~q  & ( 
// (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][21]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][21]~q ))))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[1][21]~q ),
	.datad(!\regs[3][21]~q ),
	.datae(gnd),
	.dataf(!\regs[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~235 .extended_lut = "off";
defparam \reg2_rdata_o~235 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N6
cyclonev_lcell_comb \reg2_rdata_o~236 (
// Equation(s):
// \reg2_rdata_o~236_combout  = ( \regs[7][21]~q  & ( \regs[4][21]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[6][21]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[5][21]~q ))) ) ) ) # ( 
// !\regs[7][21]~q  & ( \regs[4][21]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[6][21]~q )))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][21]~q  & (!\reg2_raddr_i[1]~input_o ))) ) ) ) # ( \regs[7][21]~q  & ( !\regs[4][21]~q  & 
// ( (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o  & \regs[6][21]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[5][21]~q ))) ) ) ) # ( !\regs[7][21]~q  & ( !\regs[4][21]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (((\reg2_raddr_i[1]~input_o  & \regs[6][21]~q )))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][21]~q  & (!\reg2_raddr_i[1]~input_o ))) ) ) )

	.dataa(!\regs[5][21]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[6][21]~q ),
	.datae(!\regs[7][21]~q ),
	.dataf(!\regs[4][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~236 .extended_lut = "off";
defparam \reg2_rdata_o~236 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg2_rdata_o~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N6
cyclonev_lcell_comb \reg2_rdata_o~237 (
// Equation(s):
// \reg2_rdata_o~237_combout  = ( \regs[11][21]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[9][21]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[11][21]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[9][21]~q ) ) ) ) # ( 
// \regs[11][21]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[8][21]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][21]~q ))) ) ) ) # ( !\regs[11][21]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[8][21]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][21]~q ))) ) ) )

	.dataa(!\regs[8][21]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[10][21]~q ),
	.datad(!\regs[9][21]~q ),
	.datae(!\regs[11][21]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~237 .extended_lut = "off";
defparam \reg2_rdata_o~237 .lut_mask = 64'h4747474700CC33FF;
defparam \reg2_rdata_o~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N12
cyclonev_lcell_comb \reg2_rdata_o~238 (
// Equation(s):
// \reg2_rdata_o~238_combout  = ( \regs[15][21]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) # (\regs[13][21]~q ) ) ) ) # ( !\regs[15][21]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[13][21]~q  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// \regs[15][21]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[12][21]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][21]~q ))) ) ) ) # ( !\regs[15][21]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[12][21]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][21]~q ))) ) ) )

	.dataa(!\regs[13][21]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[12][21]~q ),
	.datad(!\regs[14][21]~q ),
	.datae(!\regs[15][21]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~238 .extended_lut = "off";
defparam \reg2_rdata_o~238 .lut_mask = 64'h0C3F0C3F44447777;
defparam \reg2_rdata_o~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N48
cyclonev_lcell_comb \reg2_rdata_o~239 (
// Equation(s):
// \reg2_rdata_o~239_combout  = ( \reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~238_combout  & ( (\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~236_combout ) ) ) ) # ( !\reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~238_combout  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\reg2_rdata_o~235_combout )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~237_combout ))) ) ) ) # ( \reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~238_combout  & ( (\reg2_rdata_o~236_combout  & !\reg2_raddr_i[3]~input_o ) ) ) ) # ( 
// !\reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~238_combout  & ( (!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~235_combout )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~237_combout ))) ) ) )

	.dataa(!\reg2_rdata_o~235_combout ),
	.datab(!\reg2_rdata_o~236_combout ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\reg2_rdata_o~237_combout ),
	.datae(!\reg2_raddr_i[2]~input_o ),
	.dataf(!\reg2_rdata_o~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~239 .extended_lut = "off";
defparam \reg2_rdata_o~239 .lut_mask = 64'h505F3030505F3F3F;
defparam \reg2_rdata_o~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N24
cyclonev_lcell_comb \reg2_rdata_o~245 (
// Equation(s):
// \reg2_rdata_o~245_combout  = ( \reg2_rdata_o~13_combout  & ( \reg2_rdata_o~239_combout  & ( (((\reg_wdata_i[21]~input_o  & \reg2_rdata_o~1_combout )) # (\reg2_rdata_o~7_combout )) # (\reg2_rdata_o~244_combout ) ) ) ) # ( !\reg2_rdata_o~13_combout  & ( 
// \reg2_rdata_o~239_combout  & ( ((\reg_wdata_i[21]~input_o  & \reg2_rdata_o~1_combout )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( \reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~239_combout  & ( ((\reg_wdata_i[21]~input_o  & \reg2_rdata_o~1_combout )) # 
// (\reg2_rdata_o~244_combout ) ) ) ) # ( !\reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~239_combout  & ( (\reg_wdata_i[21]~input_o  & \reg2_rdata_o~1_combout ) ) ) )

	.dataa(!\reg2_rdata_o~244_combout ),
	.datab(!\reg2_rdata_o~7_combout ),
	.datac(!\reg_wdata_i[21]~input_o ),
	.datad(!\reg2_rdata_o~1_combout ),
	.datae(!\reg2_rdata_o~13_combout ),
	.dataf(!\reg2_rdata_o~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~245 .extended_lut = "off";
defparam \reg2_rdata_o~245 .lut_mask = 64'h000F555F333F777F;
defparam \reg2_rdata_o~245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N39
cyclonev_lcell_comb \reg2_rdata_o~246 (
// Equation(s):
// \reg2_rdata_o~246_combout  = ( \regs[3][22]~q  & ( \regs[1][22]~q  & ( ((\regs[2][22]~q  & \reg2_raddr_i[1]~input_o )) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[3][22]~q  & ( \regs[1][22]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[2][22]~q  & 
// \reg2_raddr_i[1]~input_o )) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o ))) ) ) ) # ( \regs[3][22]~q  & ( !\regs[1][22]~q  & ( (\reg2_raddr_i[1]~input_o  & ((\reg2_raddr_i[0]~input_o ) # (\regs[2][22]~q ))) ) ) ) # ( !\regs[3][22]~q  & ( 
// !\regs[1][22]~q  & ( (\regs[2][22]~q  & (!\reg2_raddr_i[0]~input_o  & \reg2_raddr_i[1]~input_o )) ) ) )

	.dataa(!\regs[2][22]~q ),
	.datab(gnd),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[3][22]~q ),
	.dataf(!\regs[1][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~246 .extended_lut = "off";
defparam \reg2_rdata_o~246 .lut_mask = 64'h0050005F0F500F5F;
defparam \reg2_rdata_o~246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N48
cyclonev_lcell_comb \reg2_rdata_o~248 (
// Equation(s):
// \reg2_rdata_o~248_combout  = ( \regs[11][22]~q  & ( \regs[10][22]~q  & ( ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][22]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][22]~q ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[11][22]~q  & ( \regs[10][22]~q  
// & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][22]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][22]~q )))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[11][22]~q  & ( !\regs[10][22]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][22]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][22]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[11][22]~q  & ( !\regs[10][22]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[8][22]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[9][22]~q )))) ) ) )

	.dataa(!\regs[9][22]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[8][22]~q ),
	.datae(!\regs[11][22]~q ),
	.dataf(!\regs[10][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~248 .extended_lut = "off";
defparam \reg2_rdata_o~248 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N12
cyclonev_lcell_comb \reg2_rdata_o~249 (
// Equation(s):
// \reg2_rdata_o~249_combout  = ( \regs[15][22]~q  & ( \regs[12][22]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[13][22]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o ) # (\regs[14][22]~q )))) ) ) ) # ( 
// !\regs[15][22]~q  & ( \regs[12][22]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[13][22]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[14][22]~q  & !\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[15][22]~q  & ( 
// !\regs[12][22]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[13][22]~q  & ((\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o ) # (\regs[14][22]~q )))) ) ) ) # ( !\regs[15][22]~q  & ( !\regs[12][22]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (\regs[13][22]~q  & ((\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\regs[14][22]~q  & !\reg2_raddr_i[0]~input_o )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[13][22]~q ),
	.datac(!\regs[14][22]~q ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[15][22]~q ),
	.dataf(!\regs[12][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~249 .extended_lut = "off";
defparam \reg2_rdata_o~249 .lut_mask = 64'h05220577AF22AF77;
defparam \reg2_rdata_o~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N48
cyclonev_lcell_comb \reg2_rdata_o~247 (
// Equation(s):
// \reg2_rdata_o~247_combout  = ( \regs[7][22]~q  & ( \regs[6][22]~q  & ( ((!\reg2_raddr_i[0]~input_o  & (\regs[4][22]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][22]~q )))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[7][22]~q  & ( \regs[6][22]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[4][22]~q ))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o  & \regs[5][22]~q )))) ) ) ) # ( \regs[7][22]~q  & ( !\regs[6][22]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[4][22]~q  & (!\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (((\regs[5][22]~q ) # (\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[7][22]~q  & ( !\regs[6][22]~q  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & 
// (\regs[4][22]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][22]~q ))))) ) ) )

	.dataa(!\regs[4][22]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[5][22]~q ),
	.datae(!\regs[7][22]~q ),
	.dataf(!\regs[6][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~247 .extended_lut = "off";
defparam \reg2_rdata_o~247 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg2_rdata_o~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N42
cyclonev_lcell_comb \reg2_rdata_o~250 (
// Equation(s):
// \reg2_rdata_o~250_combout  = ( \reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~247_combout  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~248_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~249_combout ))) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( 
// \reg2_rdata_o~247_combout  & ( (\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~246_combout ) ) ) ) # ( \reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~247_combout  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~248_combout )) # (\reg2_raddr_i[2]~input_o  & 
// ((\reg2_rdata_o~249_combout ))) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~247_combout  & ( (\reg2_rdata_o~246_combout  & !\reg2_raddr_i[2]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~246_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~248_combout ),
	.datad(!\reg2_rdata_o~249_combout ),
	.datae(!\reg2_raddr_i[3]~input_o ),
	.dataf(!\reg2_rdata_o~247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~250 .extended_lut = "off";
defparam \reg2_rdata_o~250 .lut_mask = 64'h44440C3F77770C3F;
defparam \reg2_rdata_o~250 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N0
cyclonev_lcell_comb \reg2_rdata_o~251 (
// Equation(s):
// \reg2_rdata_o~251_combout  = ( \regs[28][22]~q  & ( \regs[16][22]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o ) # ((\regs[24][22]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\regs[20][22]~q )) # (\reg2_raddr_i[3]~input_o ))) ) ) ) # ( 
// !\regs[28][22]~q  & ( \regs[16][22]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o ) # ((\regs[24][22]~q )))) # (\reg2_raddr_i[2]~input_o  & (!\reg2_raddr_i[3]~input_o  & (\regs[20][22]~q ))) ) ) ) # ( \regs[28][22]~q  & ( 
// !\regs[16][22]~q  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_raddr_i[3]~input_o  & ((\regs[24][22]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\regs[20][22]~q )) # (\reg2_raddr_i[3]~input_o ))) ) ) ) # ( !\regs[28][22]~q  & ( !\regs[16][22]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (\reg2_raddr_i[3]~input_o  & ((\regs[24][22]~q )))) # (\reg2_raddr_i[2]~input_o  & (!\reg2_raddr_i[3]~input_o  & (\regs[20][22]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[20][22]~q ),
	.datad(!\regs[24][22]~q ),
	.datae(!\regs[28][22]~q ),
	.dataf(!\regs[16][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~251 .extended_lut = "off";
defparam \reg2_rdata_o~251 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg2_rdata_o~251 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N36
cyclonev_lcell_comb \reg2_rdata_o~253 (
// Equation(s):
// \reg2_rdata_o~253_combout  = ( \regs[30][22]~q  & ( \reg2_raddr_i[2]~input_o  & ( (\reg2_raddr_i[3]~input_o ) # (\regs[22][22]~q ) ) ) ) # ( !\regs[30][22]~q  & ( \reg2_raddr_i[2]~input_o  & ( (\regs[22][22]~q  & !\reg2_raddr_i[3]~input_o ) ) ) ) # ( 
// \regs[30][22]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[18][22]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[26][22]~q ))) ) ) ) # ( !\regs[30][22]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[18][22]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[26][22]~q ))) ) ) )

	.dataa(!\regs[22][22]~q ),
	.datab(!\regs[18][22]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[26][22]~q ),
	.datae(!\regs[30][22]~q ),
	.dataf(!\reg2_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~253 .extended_lut = "off";
defparam \reg2_rdata_o~253 .lut_mask = 64'h303F303F50505F5F;
defparam \reg2_rdata_o~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N48
cyclonev_lcell_comb \reg2_rdata_o~254 (
// Equation(s):
// \reg2_rdata_o~254_combout  = ( \regs[31][22]~q  & ( \regs[27][22]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][22]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][22]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[31][22]~q  & ( \regs[27][22]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o ) # (\regs[19][22]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][22]~q  & ((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[31][22]~q  & ( !\regs[27][22]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (((\regs[19][22]~q  & !\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[23][22]~q ))) ) ) ) # ( !\regs[31][22]~q  & ( !\regs[27][22]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// ((\regs[19][22]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][22]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[23][22]~q ),
	.datac(!\regs[19][22]~q ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[31][22]~q ),
	.dataf(!\regs[27][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~254 .extended_lut = "off";
defparam \reg2_rdata_o~254 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \reg2_rdata_o~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N0
cyclonev_lcell_comb \reg2_rdata_o~252 (
// Equation(s):
// \reg2_rdata_o~252_combout  = ( \regs[29][22]~q  & ( \regs[21][22]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[17][22]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][22]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[29][22]~q  & ( \regs[21][22]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[17][22]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[25][22]~q )))) ) ) ) # ( \regs[29][22]~q  & ( !\regs[21][22]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[17][22]~q  & (!\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][22]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][22]~q  & ( !\regs[21][22]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// (\regs[17][22]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][22]~q ))))) ) ) )

	.dataa(!\regs[17][22]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[25][22]~q ),
	.datae(!\regs[29][22]~q ),
	.dataf(!\regs[21][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~252 .extended_lut = "off";
defparam \reg2_rdata_o~252 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg2_rdata_o~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N48
cyclonev_lcell_comb \reg2_rdata_o~255 (
// Equation(s):
// \reg2_rdata_o~255_combout  = ( \reg2_rdata_o~252_combout  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o ) # (\reg2_rdata_o~254_combout ) ) ) ) # ( !\reg2_rdata_o~252_combout  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o  & 
// \reg2_rdata_o~254_combout ) ) ) ) # ( \reg2_rdata_o~252_combout  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~251_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~253_combout ))) ) ) ) # ( 
// !\reg2_rdata_o~252_combout  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~251_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~253_combout ))) ) ) )

	.dataa(!\reg2_rdata_o~251_combout ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_rdata_o~253_combout ),
	.datad(!\reg2_rdata_o~254_combout ),
	.datae(!\reg2_rdata_o~252_combout ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~255 .extended_lut = "off";
defparam \reg2_rdata_o~255 .lut_mask = 64'h474747470033CCFF;
defparam \reg2_rdata_o~255 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \reg2_rdata_o~256 (
// Equation(s):
// \reg2_rdata_o~256_combout  = ( \reg_wdata_i[22]~input_o  & ( \reg2_rdata_o~255_combout  & ( (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~250_combout )) # (\reg2_rdata_o~1_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( !\reg_wdata_i[22]~input_o  & ( 
// \reg2_rdata_o~255_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~250_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( \reg_wdata_i[22]~input_o  & ( !\reg2_rdata_o~255_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~250_combout )) # 
// (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[22]~input_o  & ( !\reg2_rdata_o~255_combout  & ( (\reg2_rdata_o~7_combout  & \reg2_rdata_o~250_combout ) ) ) )

	.dataa(!\reg2_rdata_o~13_combout ),
	.datab(!\reg2_rdata_o~7_combout ),
	.datac(!\reg2_rdata_o~1_combout ),
	.datad(!\reg2_rdata_o~250_combout ),
	.datae(!\reg_wdata_i[22]~input_o ),
	.dataf(!\reg2_rdata_o~255_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~256 .extended_lut = "off";
defparam \reg2_rdata_o~256 .lut_mask = 64'h00330F3F55775F7F;
defparam \reg2_rdata_o~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \reg2_rdata_o~258 (
// Equation(s):
// \reg2_rdata_o~258_combout  = ( \regs[7][23]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[6][23]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[7][23]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[6][23]~q ) ) ) ) # ( 
// \regs[7][23]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & ((\regs[4][23]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][23]~q )) ) ) ) # ( !\regs[7][23]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// ((\regs[4][23]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][23]~q )) ) ) )

	.dataa(!\regs[5][23]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[6][23]~q ),
	.datad(!\regs[4][23]~q ),
	.datae(!\regs[7][23]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~258 .extended_lut = "off";
defparam \reg2_rdata_o~258 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \reg2_rdata_o~258 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \reg2_rdata_o~260 (
// Equation(s):
// \reg2_rdata_o~260_combout  = ( \regs[15][23]~q  & ( \regs[12][23]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o ) # (\regs[13][23]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[14][23]~q ))) ) ) ) # ( 
// !\regs[15][23]~q  & ( \regs[12][23]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o ) # (\regs[13][23]~q )))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][23]~q  & (!\reg2_raddr_i[0]~input_o ))) ) ) ) # ( \regs[15][23]~q  & ( 
// !\regs[12][23]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o  & \regs[13][23]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[14][23]~q ))) ) ) ) # ( !\regs[15][23]~q  & ( !\regs[12][23]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o  & \regs[13][23]~q )))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][23]~q  & (!\reg2_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[14][23]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[13][23]~q ),
	.datae(!\regs[15][23]~q ),
	.dataf(!\regs[12][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~260 .extended_lut = "off";
defparam \reg2_rdata_o~260 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg2_rdata_o~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N18
cyclonev_lcell_comb \reg2_rdata_o~259 (
// Equation(s):
// \reg2_rdata_o~259_combout  = ( \regs[11][23]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[9][23]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[11][23]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[9][23]~q ) ) ) ) # ( 
// \regs[11][23]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & ((\regs[8][23]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][23]~q )) ) ) ) # ( !\regs[11][23]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// ((\regs[8][23]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][23]~q )) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[10][23]~q ),
	.datac(!\regs[8][23]~q ),
	.datad(!\regs[9][23]~q ),
	.datae(!\regs[11][23]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~259 .extended_lut = "off";
defparam \reg2_rdata_o~259 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \reg2_rdata_o~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \reg2_rdata_o~257 (
// Equation(s):
// \reg2_rdata_o~257_combout  = ( \regs[3][23]~q  & ( \regs[1][23]~q  & ( ((\regs[2][23]~q  & \reg2_raddr_i[1]~input_o )) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[3][23]~q  & ( \regs[1][23]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[2][23]~q  & 
// \reg2_raddr_i[1]~input_o )) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o ))) ) ) ) # ( \regs[3][23]~q  & ( !\regs[1][23]~q  & ( (\reg2_raddr_i[1]~input_o  & ((\reg2_raddr_i[0]~input_o ) # (\regs[2][23]~q ))) ) ) ) # ( !\regs[3][23]~q  & ( 
// !\regs[1][23]~q  & ( (\regs[2][23]~q  & (!\reg2_raddr_i[0]~input_o  & \reg2_raddr_i[1]~input_o )) ) ) )

	.dataa(!\regs[2][23]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(gnd),
	.datae(!\regs[3][23]~q ),
	.dataf(!\regs[1][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~257 .extended_lut = "off";
defparam \reg2_rdata_o~257 .lut_mask = 64'h0404070734343737;
defparam \reg2_rdata_o~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \reg2_rdata_o~261 (
// Equation(s):
// \reg2_rdata_o~261_combout  = ( \reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~257_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~259_combout ))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~260_combout )) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( 
// \reg2_rdata_o~257_combout  & ( (!\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~258_combout ) ) ) ) # ( \reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~257_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~259_combout ))) # (\reg2_raddr_i[2]~input_o  & 
// (\reg2_rdata_o~260_combout )) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~257_combout  & ( (\reg2_rdata_o~258_combout  & \reg2_raddr_i[2]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~258_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~260_combout ),
	.datad(!\reg2_rdata_o~259_combout ),
	.datae(!\reg2_raddr_i[3]~input_o ),
	.dataf(!\reg2_rdata_o~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~261 .extended_lut = "off";
defparam \reg2_rdata_o~261 .lut_mask = 64'h111103CFDDDD03CF;
defparam \reg2_rdata_o~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N54
cyclonev_lcell_comb \reg2_rdata_o~265 (
// Equation(s):
// \reg2_rdata_o~265_combout  = ( \regs[31][23]~q  & ( \reg2_raddr_i[2]~input_o  & ( (\reg2_raddr_i[3]~input_o ) # (\regs[23][23]~q ) ) ) ) # ( !\regs[31][23]~q  & ( \reg2_raddr_i[2]~input_o  & ( (\regs[23][23]~q  & !\reg2_raddr_i[3]~input_o ) ) ) ) # ( 
// \regs[31][23]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[19][23]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][23]~q ))) ) ) ) # ( !\regs[31][23]~q  & ( !\reg2_raddr_i[2]~input_o  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[19][23]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][23]~q ))) ) ) )

	.dataa(!\regs[19][23]~q ),
	.datab(!\regs[23][23]~q ),
	.datac(!\regs[27][23]~q ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[31][23]~q ),
	.dataf(!\reg2_raddr_i[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~265 .extended_lut = "off";
defparam \reg2_rdata_o~265 .lut_mask = 64'h550F550F330033FF;
defparam \reg2_rdata_o~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N54
cyclonev_lcell_comb \reg2_rdata_o~263 (
// Equation(s):
// \reg2_rdata_o~263_combout  = ( \regs[29][23]~q  & ( \regs[25][23]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][23]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][23]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[29][23]~q  & ( \regs[25][23]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & (((\regs[17][23]~q ) # (\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][23]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[29][23]~q  & ( !\regs[25][23]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (((!\reg2_raddr_i[3]~input_o  & \regs[17][23]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[21][23]~q ))) ) ) ) # ( !\regs[29][23]~q  & ( !\regs[25][23]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// ((\regs[17][23]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][23]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[21][23]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[17][23]~q ),
	.datae(!\regs[29][23]~q ),
	.dataf(!\regs[25][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~263 .extended_lut = "off";
defparam \reg2_rdata_o~263 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg2_rdata_o~263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N12
cyclonev_lcell_comb \reg2_rdata_o~264 (
// Equation(s):
// \reg2_rdata_o~264_combout  = ( \regs[30][23]~q  & ( \regs[18][23]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o ) # ((\regs[22][23]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\regs[26][23]~q )) # (\reg2_raddr_i[2]~input_o ))) ) ) ) # ( 
// !\regs[30][23]~q  & ( \regs[18][23]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o ) # ((\regs[22][23]~q )))) # (\reg2_raddr_i[3]~input_o  & (!\reg2_raddr_i[2]~input_o  & ((\regs[26][23]~q )))) ) ) ) # ( \regs[30][23]~q  & ( 
// !\regs[18][23]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\reg2_raddr_i[2]~input_o  & (\regs[22][23]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[26][23]~q )) # (\reg2_raddr_i[2]~input_o ))) ) ) ) # ( !\regs[30][23]~q  & ( !\regs[18][23]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\reg2_raddr_i[2]~input_o  & (\regs[22][23]~q ))) # (\reg2_raddr_i[3]~input_o  & (!\reg2_raddr_i[2]~input_o  & ((\regs[26][23]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[22][23]~q ),
	.datad(!\regs[26][23]~q ),
	.datae(!\regs[30][23]~q ),
	.dataf(!\regs[18][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~264 .extended_lut = "off";
defparam \reg2_rdata_o~264 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg2_rdata_o~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N42
cyclonev_lcell_comb \reg2_rdata_o~262 (
// Equation(s):
// \reg2_rdata_o~262_combout  = ( \regs[28][23]~q  & ( \regs[20][23]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[16][23]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][23]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[28][23]~q  & ( \regs[20][23]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[16][23]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][23]~q  & ((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[28][23]~q  & ( !\regs[20][23]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (((\regs[16][23]~q  & !\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[24][23]~q ))) ) ) ) # ( !\regs[28][23]~q  & ( !\regs[20][23]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// ((\regs[16][23]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][23]~q )))) ) ) )

	.dataa(!\regs[24][23]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[16][23]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[28][23]~q ),
	.dataf(!\regs[20][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~262 .extended_lut = "off";
defparam \reg2_rdata_o~262 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \reg2_rdata_o~262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N18
cyclonev_lcell_comb \reg2_rdata_o~266 (
// Equation(s):
// \reg2_rdata_o~266_combout  = ( \reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~262_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~263_combout ))) # (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~265_combout )) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( 
// \reg2_rdata_o~262_combout  & ( (!\reg2_raddr_i[1]~input_o ) # (\reg2_rdata_o~264_combout ) ) ) ) # ( \reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~262_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~263_combout ))) # (\reg2_raddr_i[1]~input_o  & 
// (\reg2_rdata_o~265_combout )) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~262_combout  & ( (\reg2_raddr_i[1]~input_o  & \reg2_rdata_o~264_combout ) ) ) )

	.dataa(!\reg2_rdata_o~265_combout ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_rdata_o~263_combout ),
	.datad(!\reg2_rdata_o~264_combout ),
	.datae(!\reg2_raddr_i[0]~input_o ),
	.dataf(!\reg2_rdata_o~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~266 .extended_lut = "off";
defparam \reg2_rdata_o~266 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \reg2_rdata_o~266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N30
cyclonev_lcell_comb \reg2_rdata_o~267 (
// Equation(s):
// \reg2_rdata_o~267_combout  = ( \reg2_rdata_o~13_combout  & ( \reg2_rdata_o~266_combout  ) ) # ( !\reg2_rdata_o~13_combout  & ( \reg2_rdata_o~266_combout  & ( (!\reg2_rdata_o~1_combout  & (\reg2_rdata_o~261_combout  & (\reg2_rdata_o~7_combout ))) # 
// (\reg2_rdata_o~1_combout  & (((\reg2_rdata_o~261_combout  & \reg2_rdata_o~7_combout )) # (\reg_wdata_i[23]~input_o ))) ) ) ) # ( \reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~266_combout  & ( (!\reg2_rdata_o~1_combout  & (\reg2_rdata_o~261_combout  & 
// (\reg2_rdata_o~7_combout ))) # (\reg2_rdata_o~1_combout  & (((\reg2_rdata_o~261_combout  & \reg2_rdata_o~7_combout )) # (\reg_wdata_i[23]~input_o ))) ) ) ) # ( !\reg2_rdata_o~13_combout  & ( !\reg2_rdata_o~266_combout  & ( (!\reg2_rdata_o~1_combout  & 
// (\reg2_rdata_o~261_combout  & (\reg2_rdata_o~7_combout ))) # (\reg2_rdata_o~1_combout  & (((\reg2_rdata_o~261_combout  & \reg2_rdata_o~7_combout )) # (\reg_wdata_i[23]~input_o ))) ) ) )

	.dataa(!\reg2_rdata_o~1_combout ),
	.datab(!\reg2_rdata_o~261_combout ),
	.datac(!\reg2_rdata_o~7_combout ),
	.datad(!\reg_wdata_i[23]~input_o ),
	.datae(!\reg2_rdata_o~13_combout ),
	.dataf(!\reg2_rdata_o~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~267 .extended_lut = "off";
defparam \reg2_rdata_o~267 .lut_mask = 64'h035703570357FFFF;
defparam \reg2_rdata_o~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N24
cyclonev_lcell_comb \reg2_rdata_o~270 (
// Equation(s):
// \reg2_rdata_o~270_combout  = ( \regs[11][24]~q  & ( \regs[8][24]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[9][24]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[10][24]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( 
// !\regs[11][24]~q  & ( \regs[8][24]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[9][24]~q ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[10][24]~q )))) ) ) ) # ( \regs[11][24]~q  & ( 
// !\regs[8][24]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[9][24]~q  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[10][24]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[11][24]~q  & ( !\regs[8][24]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (\regs[9][24]~q  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[10][24]~q )))) ) ) )

	.dataa(!\regs[9][24]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[10][24]~q ),
	.datae(!\regs[11][24]~q ),
	.dataf(!\regs[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~270 .extended_lut = "off";
defparam \reg2_rdata_o~270 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~269 (
// Equation(s):
// \reg2_rdata_o~269_combout  = ( \regs[7][24]~q  & ( \regs[4][24]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )) # (\regs[6][24]~q ))) # (\reg2_raddr_i[0]~input_o  & (((\regs[5][24]~q ) # (\reg2_raddr_i[1]~input_o )))) ) ) ) # ( 
// !\regs[7][24]~q  & ( \regs[4][24]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )) # (\regs[6][24]~q ))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o  & \regs[5][24]~q )))) ) ) ) # ( \regs[7][24]~q  & ( !\regs[4][24]~q  
// & ( (!\reg2_raddr_i[0]~input_o  & (\regs[6][24]~q  & (\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (((\regs[5][24]~q ) # (\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[7][24]~q  & ( !\regs[4][24]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[6][24]~q  & (\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o  & \regs[5][24]~q )))) ) ) )

	.dataa(!\regs[6][24]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[5][24]~q ),
	.datae(!\regs[7][24]~q ),
	.dataf(!\regs[4][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~269 .extended_lut = "off";
defparam \reg2_rdata_o~269 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \reg2_rdata_o~271 (
// Equation(s):
// \reg2_rdata_o~271_combout  = ( \regs[15][24]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) # (\regs[13][24]~q ) ) ) ) # ( !\regs[15][24]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[13][24]~q  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// \regs[15][24]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & ((\regs[12][24]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][24]~q )) ) ) ) # ( !\regs[15][24]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// ((\regs[12][24]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][24]~q )) ) ) )

	.dataa(!\regs[13][24]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[14][24]~q ),
	.datad(!\regs[12][24]~q ),
	.datae(!\regs[15][24]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~271 .extended_lut = "off";
defparam \reg2_rdata_o~271 .lut_mask = 64'h03CF03CF44447777;
defparam \reg2_rdata_o~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N39
cyclonev_lcell_comb \reg2_rdata_o~268 (
// Equation(s):
// \reg2_rdata_o~268_combout  = ( \regs[1][24]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o )) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[2][24]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[3][24]~q ))))) ) ) # ( 
// !\regs[1][24]~q  & ( (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[2][24]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[3][24]~q ))))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[2][24]~q ),
	.datad(!\regs[3][24]~q ),
	.datae(gnd),
	.dataf(!\regs[1][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~268 .extended_lut = "off";
defparam \reg2_rdata_o~268 .lut_mask = 64'h0415041526372637;
defparam \reg2_rdata_o~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N6
cyclonev_lcell_comb \reg2_rdata_o~272 (
// Equation(s):
// \reg2_rdata_o~272_combout  = ( \reg2_rdata_o~271_combout  & ( \reg2_rdata_o~268_combout  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~269_combout )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # 
// (\reg2_rdata_o~270_combout ))) ) ) ) # ( !\reg2_rdata_o~271_combout  & ( \reg2_rdata_o~268_combout  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~269_combout )))) # (\reg2_raddr_i[3]~input_o  & 
// (\reg2_rdata_o~270_combout  & ((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \reg2_rdata_o~271_combout  & ( !\reg2_rdata_o~268_combout  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_rdata_o~269_combout  & \reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o 
//  & (((\reg2_raddr_i[2]~input_o )) # (\reg2_rdata_o~270_combout ))) ) ) ) # ( !\reg2_rdata_o~271_combout  & ( !\reg2_rdata_o~268_combout  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_rdata_o~269_combout  & \reg2_raddr_i[2]~input_o )))) # 
// (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~270_combout  & ((!\reg2_raddr_i[2]~input_o )))) ) ) )

	.dataa(!\reg2_rdata_o~270_combout ),
	.datab(!\reg2_rdata_o~269_combout ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\reg2_rdata_o~271_combout ),
	.dataf(!\reg2_rdata_o~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~272 .extended_lut = "off";
defparam \reg2_rdata_o~272 .lut_mask = 64'h0530053FF530F53F;
defparam \reg2_rdata_o~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~274 (
// Equation(s):
// \reg2_rdata_o~274_combout  = ( \regs[29][24]~q  & ( \regs[25][24]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][24]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][24]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[29][24]~q  & ( \regs[25][24]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][24]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][24]~q )))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[29][24]~q  & ( !\regs[25][24]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][24]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][24]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][24]~q  & ( !\regs[25][24]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][24]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][24]~q )))) ) ) )

	.dataa(!\regs[21][24]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[17][24]~q ),
	.datae(!\regs[29][24]~q ),
	.dataf(!\regs[25][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~274 .extended_lut = "off";
defparam \reg2_rdata_o~274 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~274 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N42
cyclonev_lcell_comb \reg2_rdata_o~273 (
// Equation(s):
// \reg2_rdata_o~273_combout  = ( \regs[28][24]~q  & ( \regs[16][24]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[20][24]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][24]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( 
// !\regs[28][24]~q  & ( \regs[16][24]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[20][24]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[24][24]~q )))) ) ) ) # ( \regs[28][24]~q  & ( 
// !\regs[16][24]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[20][24]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][24]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[28][24]~q  & ( !\regs[16][24]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\regs[20][24]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[24][24]~q )))) ) ) )

	.dataa(!\regs[20][24]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[24][24]~q ),
	.datae(!\regs[28][24]~q ),
	.dataf(!\regs[16][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~273 .extended_lut = "off";
defparam \reg2_rdata_o~273 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~273 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N54
cyclonev_lcell_comb \reg2_rdata_o~275 (
// Equation(s):
// \reg2_rdata_o~275_combout  = ( \regs[30][24]~q  & ( \regs[26][24]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[18][24]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][24]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[30][24]~q  & ( \regs[26][24]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[18][24]~q ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[22][24]~q )))) ) ) ) # ( \regs[30][24]~q  & ( !\regs[26][24]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][24]~q  & (!\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[22][24]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][24]~q  & ( !\regs[26][24]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][24]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][24]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[18][24]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[22][24]~q ),
	.datae(!\regs[30][24]~q ),
	.dataf(!\regs[26][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~275 .extended_lut = "off";
defparam \reg2_rdata_o~275 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg2_rdata_o~275 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \reg2_rdata_o~276 (
// Equation(s):
// \reg2_rdata_o~276_combout  = ( \regs[31][24]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\reg2_raddr_i[2]~input_o ) # (\regs[27][24]~q ) ) ) ) # ( !\regs[31][24]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[27][24]~q  & !\reg2_raddr_i[2]~input_o ) ) ) ) # ( 
// \regs[31][24]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & ((\regs[19][24]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][24]~q )) ) ) ) # ( !\regs[31][24]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// ((\regs[19][24]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][24]~q )) ) ) )

	.dataa(!\regs[23][24]~q ),
	.datab(!\regs[19][24]~q ),
	.datac(!\regs[27][24]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[31][24]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~276 .extended_lut = "off";
defparam \reg2_rdata_o~276 .lut_mask = 64'h335533550F000FFF;
defparam \reg2_rdata_o~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N12
cyclonev_lcell_comb \reg2_rdata_o~277 (
// Equation(s):
// \reg2_rdata_o~277_combout  = ( \reg2_rdata_o~275_combout  & ( \reg2_rdata_o~276_combout  & ( ((!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~273_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~274_combout ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # 
// ( !\reg2_rdata_o~275_combout  & ( \reg2_rdata_o~276_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~273_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~274_combout )))) # (\reg2_raddr_i[1]~input_o  & 
// (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \reg2_rdata_o~275_combout  & ( !\reg2_rdata_o~276_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~273_combout ))) # (\reg2_raddr_i[0]~input_o  & 
// (\reg2_rdata_o~274_combout )))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\reg2_rdata_o~275_combout  & ( !\reg2_rdata_o~276_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & 
// ((\reg2_rdata_o~273_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~274_combout )))) ) ) )

	.dataa(!\reg2_rdata_o~274_combout ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_rdata_o~273_combout ),
	.datae(!\reg2_rdata_o~275_combout ),
	.dataf(!\reg2_rdata_o~276_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~277 .extended_lut = "off";
defparam \reg2_rdata_o~277 .lut_mask = 64'h04C434F407C737F7;
defparam \reg2_rdata_o~277 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \reg2_rdata_o~278 (
// Equation(s):
// \reg2_rdata_o~278_combout  = ( \reg_wdata_i[24]~input_o  & ( \reg2_rdata_o~277_combout  & ( (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~272_combout )) # (\reg2_rdata_o~1_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( !\reg_wdata_i[24]~input_o  & ( 
// \reg2_rdata_o~277_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~272_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( \reg_wdata_i[24]~input_o  & ( !\reg2_rdata_o~277_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~272_combout )) # 
// (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[24]~input_o  & ( !\reg2_rdata_o~277_combout  & ( (\reg2_rdata_o~7_combout  & \reg2_rdata_o~272_combout ) ) ) )

	.dataa(!\reg2_rdata_o~13_combout ),
	.datab(!\reg2_rdata_o~7_combout ),
	.datac(!\reg2_rdata_o~1_combout ),
	.datad(!\reg2_rdata_o~272_combout ),
	.datae(!\reg_wdata_i[24]~input_o ),
	.dataf(!\reg2_rdata_o~277_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~278 .extended_lut = "off";
defparam \reg2_rdata_o~278 .lut_mask = 64'h00330F3F55775F7F;
defparam \reg2_rdata_o~278 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~285 (
// Equation(s):
// \reg2_rdata_o~285_combout  = ( \regs[29][25]~q  & ( \regs[21][25]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[17][25]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][25]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[29][25]~q  & ( \regs[21][25]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][25]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][25]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[29][25]~q  & ( !\regs[21][25]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][25]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][25]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][25]~q  & ( !\regs[21][25]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][25]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][25]~q ))))) ) ) )

	.dataa(!\regs[17][25]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[25][25]~q ),
	.datae(!\regs[29][25]~q ),
	.dataf(!\regs[21][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~285 .extended_lut = "off";
defparam \reg2_rdata_o~285 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N24
cyclonev_lcell_comb \reg2_rdata_o~287 (
// Equation(s):
// \reg2_rdata_o~287_combout  = ( \regs[31][25]~q  & ( \regs[27][25]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][25]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][25]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[31][25]~q  & ( \regs[27][25]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][25]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][25]~q )))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][25]~q  & ( !\regs[27][25]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][25]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][25]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[31][25]~q  & ( !\regs[27][25]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[19][25]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][25]~q )))) ) ) )

	.dataa(!\regs[23][25]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[19][25]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[31][25]~q ),
	.dataf(!\regs[27][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~287 .extended_lut = "off";
defparam \reg2_rdata_o~287 .lut_mask = 64'h0C440C773F443F77;
defparam \reg2_rdata_o~287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N6
cyclonev_lcell_comb \reg2_rdata_o~284 (
// Equation(s):
// \reg2_rdata_o~284_combout  = ( \regs[28][25]~q  & ( \regs[16][25]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o ) # (\regs[20][25]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[24][25]~q ))) ) ) ) # ( 
// !\regs[28][25]~q  & ( \regs[16][25]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o ) # (\regs[20][25]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][25]~q  & (!\reg2_raddr_i[2]~input_o ))) ) ) ) # ( \regs[28][25]~q  & ( 
// !\regs[16][25]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o  & \regs[20][25]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[24][25]~q ))) ) ) ) # ( !\regs[28][25]~q  & ( !\regs[16][25]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o  & \regs[20][25]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][25]~q  & (!\reg2_raddr_i[2]~input_o ))) ) ) )

	.dataa(!\regs[24][25]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[20][25]~q ),
	.datae(!\regs[28][25]~q ),
	.dataf(!\regs[16][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~284 .extended_lut = "off";
defparam \reg2_rdata_o~284 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg2_rdata_o~284 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N24
cyclonev_lcell_comb \reg2_rdata_o~286 (
// Equation(s):
// \reg2_rdata_o~286_combout  = ( \regs[30][25]~q  & ( \reg2_raddr_i[3]~input_o  & ( (\regs[26][25]~q ) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[30][25]~q  & ( \reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & \regs[26][25]~q ) ) ) ) # ( 
// \regs[30][25]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[18][25]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][25]~q ))) ) ) ) # ( !\regs[30][25]~q  & ( !\reg2_raddr_i[3]~input_o  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][25]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][25]~q ))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[18][25]~q ),
	.datac(!\regs[26][25]~q ),
	.datad(!\regs[22][25]~q ),
	.datae(!\regs[30][25]~q ),
	.dataf(!\reg2_raddr_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~286 .extended_lut = "off";
defparam \reg2_rdata_o~286 .lut_mask = 64'h227722770A0A5F5F;
defparam \reg2_rdata_o~286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N18
cyclonev_lcell_comb \reg2_rdata_o~288 (
// Equation(s):
// \reg2_rdata_o~288_combout  = ( \reg2_raddr_i[1]~input_o  & ( \reg2_rdata_o~286_combout  & ( (!\reg2_raddr_i[0]~input_o ) # (\reg2_rdata_o~287_combout ) ) ) ) # ( !\reg2_raddr_i[1]~input_o  & ( \reg2_rdata_o~286_combout  & ( (!\reg2_raddr_i[0]~input_o  & 
// ((\reg2_rdata_o~284_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~285_combout )) ) ) ) # ( \reg2_raddr_i[1]~input_o  & ( !\reg2_rdata_o~286_combout  & ( (\reg2_rdata_o~287_combout  & \reg2_raddr_i[0]~input_o ) ) ) ) # ( 
// !\reg2_raddr_i[1]~input_o  & ( !\reg2_rdata_o~286_combout  & ( (!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~284_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~285_combout )) ) ) )

	.dataa(!\reg2_rdata_o~285_combout ),
	.datab(!\reg2_rdata_o~287_combout ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_rdata_o~284_combout ),
	.datae(!\reg2_raddr_i[1]~input_o ),
	.dataf(!\reg2_rdata_o~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~288 .extended_lut = "off";
defparam \reg2_rdata_o~288 .lut_mask = 64'h05F5030305F5F3F3;
defparam \reg2_rdata_o~288 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N18
cyclonev_lcell_comb \reg2_rdata_o~281 (
// Equation(s):
// \reg2_rdata_o~281_combout  = ( \regs[11][25]~q  & ( \regs[9][25]~q  & ( ((!\reg2_raddr_i[1]~input_o  & (\regs[8][25]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][25]~q )))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][25]~q  & ( \regs[9][25]~q  & 
// ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[8][25]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][25]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[11][25]~q  & ( !\regs[9][25]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[8][25]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][25]~q ))))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[11][25]~q  & ( !\regs[9][25]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[8][25]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][25]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\regs[8][25]~q ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[10][25]~q ),
	.datae(!\regs[11][25]~q ),
	.dataf(!\regs[9][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~281 .extended_lut = "off";
defparam \reg2_rdata_o~281 .lut_mask = 64'h202A252F707A757F;
defparam \reg2_rdata_o~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N42
cyclonev_lcell_comb \reg2_rdata_o~282 (
// Equation(s):
// \reg2_rdata_o~282_combout  = ( \regs[15][25]~q  & ( \regs[12][25]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[14][25]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[13][25]~q ))) ) ) ) # ( 
// !\regs[15][25]~q  & ( \regs[12][25]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[14][25]~q )))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][25]~q  & ((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[15][25]~q  & ( 
// !\regs[12][25]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((\regs[14][25]~q  & \reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[13][25]~q ))) ) ) ) # ( !\regs[15][25]~q  & ( !\regs[12][25]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & (((\regs[14][25]~q  & \reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][25]~q  & ((!\reg2_raddr_i[1]~input_o )))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\regs[13][25]~q ),
	.datac(!\regs[14][25]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[15][25]~q ),
	.dataf(!\regs[12][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~282 .extended_lut = "off";
defparam \reg2_rdata_o~282 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \reg2_rdata_o~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N42
cyclonev_lcell_comb \reg2_rdata_o~280 (
// Equation(s):
// \reg2_rdata_o~280_combout  = ( \regs[7][25]~q  & ( \regs[5][25]~q  & ( ((!\reg2_raddr_i[1]~input_o  & (\regs[4][25]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][25]~q )))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[7][25]~q  & ( \regs[5][25]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[4][25]~q ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[6][25]~q )))) ) ) ) # ( \regs[7][25]~q  & ( !\regs[5][25]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[4][25]~q  & (!\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[6][25]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[7][25]~q  & ( !\regs[5][25]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & 
// (\regs[4][25]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][25]~q ))))) ) ) )

	.dataa(!\regs[4][25]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[6][25]~q ),
	.datae(!\regs[7][25]~q ),
	.dataf(!\regs[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~280 .extended_lut = "off";
defparam \reg2_rdata_o~280 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg2_rdata_o~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N21
cyclonev_lcell_comb \reg2_rdata_o~279 (
// Equation(s):
// \reg2_rdata_o~279_combout  = ( \regs[2][25]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o  & (\regs[1][25]~q ))) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o ) # ((\regs[3][25]~q )))) ) ) # ( !\regs[2][25]~q  & ( 
// (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][25]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][25]~q ))))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[1][25]~q ),
	.datad(!\regs[3][25]~q ),
	.datae(gnd),
	.dataf(!\regs[2][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~279 .extended_lut = "off";
defparam \reg2_rdata_o~279 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N6
cyclonev_lcell_comb \reg2_rdata_o~283 (
// Equation(s):
// \reg2_rdata_o~283_combout  = ( \reg2_rdata_o~280_combout  & ( \reg2_rdata_o~279_combout  & ( (!\reg2_raddr_i[3]~input_o ) # ((!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~281_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~282_combout )))) ) ) ) 
// # ( !\reg2_rdata_o~280_combout  & ( \reg2_rdata_o~279_combout  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\reg2_rdata_o~281_combout ))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_rdata_o~282_combout  & \reg2_raddr_i[3]~input_o )))) 
// ) ) ) # ( \reg2_rdata_o~280_combout  & ( !\reg2_rdata_o~279_combout  & ( (!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~281_combout  & ((\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~282_combout 
// )))) ) ) ) # ( !\reg2_rdata_o~280_combout  & ( !\reg2_rdata_o~279_combout  & ( (\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~281_combout )) # (\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~282_combout ))))) ) ) )

	.dataa(!\reg2_rdata_o~281_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~282_combout ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\reg2_rdata_o~280_combout ),
	.dataf(!\reg2_rdata_o~279_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~283 .extended_lut = "off";
defparam \reg2_rdata_o~283 .lut_mask = 64'h00473347CC47FF47;
defparam \reg2_rdata_o~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N15
cyclonev_lcell_comb \reg2_rdata_o~289 (
// Equation(s):
// \reg2_rdata_o~289_combout  = ( \reg2_rdata_o~1_combout  & ( \reg2_rdata_o~283_combout  & ( (((\reg2_rdata_o~13_combout  & \reg2_rdata_o~288_combout )) # (\reg_wdata_i[25]~input_o )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( !\reg2_rdata_o~1_combout  & ( 
// \reg2_rdata_o~283_combout  & ( ((\reg2_rdata_o~13_combout  & \reg2_rdata_o~288_combout )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( \reg2_rdata_o~1_combout  & ( !\reg2_rdata_o~283_combout  & ( ((\reg2_rdata_o~13_combout  & \reg2_rdata_o~288_combout )) # 
// (\reg_wdata_i[25]~input_o ) ) ) ) # ( !\reg2_rdata_o~1_combout  & ( !\reg2_rdata_o~283_combout  & ( (\reg2_rdata_o~13_combout  & \reg2_rdata_o~288_combout ) ) ) )

	.dataa(!\reg2_rdata_o~7_combout ),
	.datab(!\reg_wdata_i[25]~input_o ),
	.datac(!\reg2_rdata_o~13_combout ),
	.datad(!\reg2_rdata_o~288_combout ),
	.datae(!\reg2_rdata_o~1_combout ),
	.dataf(!\reg2_rdata_o~283_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~289 .extended_lut = "off";
defparam \reg2_rdata_o~289 .lut_mask = 64'h000F333F555F777F;
defparam \reg2_rdata_o~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N24
cyclonev_lcell_comb \reg2_rdata_o~297 (
// Equation(s):
// \reg2_rdata_o~297_combout  = ( \regs[30][26]~q  & ( \regs[26][26]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[18][26]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][26]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[30][26]~q  & ( \regs[26][26]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[18][26]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][26]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[30][26]~q  & ( !\regs[26][26]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[18][26]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][26]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[30][26]~q  & ( !\regs[26][26]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[18][26]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][26]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\regs[18][26]~q ),
	.datac(!\regs[22][26]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[30][26]~q ),
	.dataf(!\regs[26][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~297 .extended_lut = "off";
defparam \reg2_rdata_o~297 .lut_mask = 64'h220A225F770A775F;
defparam \reg2_rdata_o~297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N24
cyclonev_lcell_comb \reg2_rdata_o~296 (
// Equation(s):
// \reg2_rdata_o~296_combout  = ( \regs[29][26]~q  & ( \regs[25][26]~q  & ( ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][26]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][26]~q ))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[29][26]~q  & ( \regs[25][26]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][26]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][26]~q )))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[29][26]~q  & ( !\regs[25][26]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][26]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][26]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[29][26]~q  & ( !\regs[25][26]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & ((\regs[17][26]~q ))) # (\reg2_raddr_i[2]~input_o  & (\regs[21][26]~q )))) ) ) )

	.dataa(!\regs[21][26]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[17][26]~q ),
	.datae(!\regs[29][26]~q ),
	.dataf(!\regs[25][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~296 .extended_lut = "off";
defparam \reg2_rdata_o~296 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N48
cyclonev_lcell_comb \reg2_rdata_o~298 (
// Equation(s):
// \reg2_rdata_o~298_combout  = ( \regs[31][26]~q  & ( \regs[19][26]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[23][26]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[27][26]~q )))) ) ) ) # ( 
// !\regs[31][26]~q  & ( \regs[19][26]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[23][26]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[27][26]~q  & !\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][26]~q  & ( 
// !\regs[19][26]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[23][26]~q  & ((\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[27][26]~q )))) ) ) ) # ( !\regs[31][26]~q  & ( !\regs[19][26]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\regs[23][26]~q  & ((\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\regs[27][26]~q  & !\reg2_raddr_i[2]~input_o )))) ) ) )

	.dataa(!\regs[23][26]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[27][26]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[31][26]~q ),
	.dataf(!\regs[19][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~298 .extended_lut = "off";
defparam \reg2_rdata_o~298 .lut_mask = 64'h03440377CF44CF77;
defparam \reg2_rdata_o~298 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \reg2_rdata_o~295 (
// Equation(s):
// \reg2_rdata_o~295_combout  = ( \regs[28][26]~q  & ( \regs[20][26]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[16][26]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][26]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[28][26]~q  & ( \regs[20][26]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[16][26]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][26]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[28][26]~q  & ( !\regs[20][26]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[16][26]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][26]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[28][26]~q  & ( !\regs[20][26]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[16][26]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[24][26]~q ))))) ) ) )

	.dataa(!\regs[16][26]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[24][26]~q ),
	.datae(!\regs[28][26]~q ),
	.dataf(!\regs[20][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~295 .extended_lut = "off";
defparam \reg2_rdata_o~295 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~295 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \reg2_rdata_o~299 (
// Equation(s):
// \reg2_rdata_o~299_combout  = ( \reg2_rdata_o~298_combout  & ( \reg2_rdata_o~295_combout  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )) # (\reg2_rdata_o~297_combout ))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_rdata_o~296_combout ) # 
// (\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\reg2_rdata_o~298_combout  & ( \reg2_rdata_o~295_combout  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o )) # (\reg2_rdata_o~297_combout ))) # (\reg2_raddr_i[0]~input_o  & 
// (((!\reg2_raddr_i[1]~input_o  & \reg2_rdata_o~296_combout )))) ) ) ) # ( \reg2_rdata_o~298_combout  & ( !\reg2_rdata_o~295_combout  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~297_combout  & (\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  
// & (((\reg2_rdata_o~296_combout ) # (\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\reg2_rdata_o~298_combout  & ( !\reg2_rdata_o~295_combout  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~297_combout  & (\reg2_raddr_i[1]~input_o ))) # 
// (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o  & \reg2_rdata_o~296_combout )))) ) ) )

	.dataa(!\reg2_rdata_o~297_combout ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\reg2_rdata_o~296_combout ),
	.datae(!\reg2_rdata_o~298_combout ),
	.dataf(!\reg2_rdata_o~295_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~299 .extended_lut = "off";
defparam \reg2_rdata_o~299 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \reg2_rdata_o~291 (
// Equation(s):
// \reg2_rdata_o~291_combout  = ( \regs[7][26]~q  & ( \regs[4][26]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[6][26]~q )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[5][26]~q ))) ) ) ) # ( 
// !\regs[7][26]~q  & ( \regs[4][26]~q  & ( (!\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o ) # (\regs[6][26]~q )))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][26]~q  & ((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[7][26]~q  & ( !\regs[4][26]~q  
// & ( (!\reg2_raddr_i[0]~input_o  & (((\regs[6][26]~q  & \reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[5][26]~q ))) ) ) ) # ( !\regs[7][26]~q  & ( !\regs[4][26]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (((\regs[6][26]~q  & \reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][26]~q  & ((!\reg2_raddr_i[1]~input_o )))) ) ) )

	.dataa(!\regs[5][26]~q ),
	.datab(!\regs[6][26]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[7][26]~q ),
	.dataf(!\regs[4][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~291 .extended_lut = "off";
defparam \reg2_rdata_o~291 .lut_mask = 64'h0530053FF530F53F;
defparam \reg2_rdata_o~291 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N30
cyclonev_lcell_comb \reg2_rdata_o~290 (
// Equation(s):
// \reg2_rdata_o~290_combout  = ( \regs[2][26]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o )) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][26]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][26]~q ))))) ) ) # ( 
// !\regs[2][26]~q  & ( (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & (\regs[1][26]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[3][26]~q ))))) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[1][26]~q ),
	.datad(!\regs[3][26]~q ),
	.datae(gnd),
	.dataf(!\regs[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~290 .extended_lut = "off";
defparam \reg2_rdata_o~290 .lut_mask = 64'h0415041526372637;
defparam \reg2_rdata_o~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N6
cyclonev_lcell_comb \reg2_rdata_o~292 (
// Equation(s):
// \reg2_rdata_o~292_combout  = ( \regs[11][26]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) # (\regs[9][26]~q ) ) ) ) # ( !\regs[11][26]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[9][26]~q  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// \regs[11][26]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & ((\regs[8][26]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][26]~q )) ) ) ) # ( !\regs[11][26]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// ((\regs[8][26]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][26]~q )) ) ) )

	.dataa(!\regs[9][26]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[10][26]~q ),
	.datad(!\regs[8][26]~q ),
	.datae(!\regs[11][26]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~292 .extended_lut = "off";
defparam \reg2_rdata_o~292 .lut_mask = 64'h03CF03CF44447777;
defparam \reg2_rdata_o~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N54
cyclonev_lcell_comb \reg2_rdata_o~293 (
// Equation(s):
// \reg2_rdata_o~293_combout  = ( \regs[15][26]~q  & ( \regs[14][26]~q  & ( ((!\reg2_raddr_i[0]~input_o  & (\regs[12][26]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[13][26]~q )))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[15][26]~q  & ( \regs[14][26]~q 
//  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[12][26]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[13][26]~q ))))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[15][26]~q  & ( !\regs[14][26]~q  
// & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[12][26]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[13][26]~q ))))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[15][26]~q  & ( !\regs[14][26]~q  & 
// ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[12][26]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[13][26]~q ))))) ) ) )

	.dataa(!\regs[12][26]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[13][26]~q ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[15][26]~q ),
	.dataf(!\regs[14][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~293 .extended_lut = "off";
defparam \reg2_rdata_o~293 .lut_mask = 64'h440C443F770C773F;
defparam \reg2_rdata_o~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N45
cyclonev_lcell_comb \reg2_rdata_o~294 (
// Equation(s):
// \reg2_rdata_o~294_combout  = ( \reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~293_combout  & ( (\reg2_rdata_o~291_combout ) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~293_combout  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\reg2_rdata_o~290_combout )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~292_combout ))) ) ) ) # ( \reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~293_combout  & ( (!\reg2_raddr_i[3]~input_o  & \reg2_rdata_o~291_combout ) ) ) ) # ( 
// !\reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~293_combout  & ( (!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~290_combout )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~292_combout ))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\reg2_rdata_o~291_combout ),
	.datac(!\reg2_rdata_o~290_combout ),
	.datad(!\reg2_rdata_o~292_combout ),
	.datae(!\reg2_raddr_i[2]~input_o ),
	.dataf(!\reg2_rdata_o~293_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~294 .extended_lut = "off";
defparam \reg2_rdata_o~294 .lut_mask = 64'h0A5F22220A5F7777;
defparam \reg2_rdata_o~294 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \reg2_rdata_o~300 (
// Equation(s):
// \reg2_rdata_o~300_combout  = ( \reg_wdata_i[26]~input_o  & ( \reg2_rdata_o~294_combout  & ( (((\reg2_rdata_o~13_combout  & \reg2_rdata_o~299_combout )) # (\reg2_rdata_o~1_combout )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( !\reg_wdata_i[26]~input_o  & ( 
// \reg2_rdata_o~294_combout  & ( ((\reg2_rdata_o~13_combout  & \reg2_rdata_o~299_combout )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( \reg_wdata_i[26]~input_o  & ( !\reg2_rdata_o~294_combout  & ( ((\reg2_rdata_o~13_combout  & \reg2_rdata_o~299_combout )) # 
// (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[26]~input_o  & ( !\reg2_rdata_o~294_combout  & ( (\reg2_rdata_o~13_combout  & \reg2_rdata_o~299_combout ) ) ) )

	.dataa(!\reg2_rdata_o~13_combout ),
	.datab(!\reg2_rdata_o~7_combout ),
	.datac(!\reg2_rdata_o~1_combout ),
	.datad(!\reg2_rdata_o~299_combout ),
	.datae(!\reg_wdata_i[26]~input_o ),
	.dataf(!\reg2_rdata_o~294_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~300 .extended_lut = "off";
defparam \reg2_rdata_o~300 .lut_mask = 64'h00550F5F33773F7F;
defparam \reg2_rdata_o~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N18
cyclonev_lcell_comb \reg2_rdata_o~307 (
// Equation(s):
// \reg2_rdata_o~307_combout  = ( \regs[29][27]~q  & ( \regs[21][27]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[17][27]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][27]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[29][27]~q  & ( \regs[21][27]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][27]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][27]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[29][27]~q  & ( !\regs[21][27]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][27]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][27]~q ))))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][27]~q  & ( !\regs[21][27]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\regs[17][27]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[25][27]~q ))))) ) ) )

	.dataa(!\regs[17][27]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[25][27]~q ),
	.datae(!\regs[29][27]~q ),
	.dataf(!\regs[21][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~307 .extended_lut = "off";
defparam \reg2_rdata_o~307 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N54
cyclonev_lcell_comb \reg2_rdata_o~306 (
// Equation(s):
// \reg2_rdata_o~306_combout  = ( \regs[28][27]~q  & ( \regs[24][27]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[16][27]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][27]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[28][27]~q  & ( \regs[24][27]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[16][27]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][27]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[28][27]~q  & ( !\regs[24][27]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[16][27]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][27]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[28][27]~q  & ( !\regs[24][27]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[16][27]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][27]~q ))))) ) ) )

	.dataa(!\regs[16][27]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[20][27]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[28][27]~q ),
	.dataf(!\regs[24][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~306 .extended_lut = "off";
defparam \reg2_rdata_o~306 .lut_mask = 64'h440C443F770C773F;
defparam \reg2_rdata_o~306 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y3_N24
cyclonev_lcell_comb \reg2_rdata_o~308 (
// Equation(s):
// \reg2_rdata_o~308_combout  = ( \regs[30][27]~q  & ( \regs[26][27]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[18][27]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][27]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[30][27]~q  & ( \regs[26][27]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[18][27]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][27]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[30][27]~q  & ( !\regs[26][27]~q  
// & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[18][27]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][27]~q ))))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[30][27]~q  & ( !\regs[26][27]~q  & 
// ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & (\regs[18][27]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][27]~q ))))) ) ) )

	.dataa(!\regs[18][27]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[22][27]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[30][27]~q ),
	.dataf(!\regs[26][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~308 .extended_lut = "off";
defparam \reg2_rdata_o~308 .lut_mask = 64'h440C443F770C773F;
defparam \reg2_rdata_o~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N54
cyclonev_lcell_comb \reg2_rdata_o~309 (
// Equation(s):
// \reg2_rdata_o~309_combout  = ( \regs[31][27]~q  & ( \regs[23][27]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][27]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][27]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][27]~q  & ( \regs[23][27]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][27]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][27]~q )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[31][27]~q  & ( !\regs[23][27]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][27]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][27]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[31][27]~q  & ( !\regs[23][27]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][27]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][27]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[27][27]~q ),
	.datac(!\regs[19][27]~q ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[31][27]~q ),
	.dataf(!\regs[23][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~309 .extended_lut = "off";
defparam \reg2_rdata_o~309 .lut_mask = 64'h0A220A775F225F77;
defparam \reg2_rdata_o~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N9
cyclonev_lcell_comb \reg2_rdata_o~310 (
// Equation(s):
// \reg2_rdata_o~310_combout  = ( \reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~309_combout  & ( (\reg2_raddr_i[1]~input_o ) # (\reg2_rdata_o~307_combout ) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~309_combout  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\reg2_rdata_o~306_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~308_combout ))) ) ) ) # ( \reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~309_combout  & ( (\reg2_rdata_o~307_combout  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// !\reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~309_combout  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~306_combout )) # (\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~308_combout ))) ) ) )

	.dataa(!\reg2_rdata_o~307_combout ),
	.datab(!\reg2_rdata_o~306_combout ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\reg2_rdata_o~308_combout ),
	.datae(!\reg2_raddr_i[0]~input_o ),
	.dataf(!\reg2_rdata_o~309_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~310 .extended_lut = "off";
defparam \reg2_rdata_o~310 .lut_mask = 64'h303F5050303F5F5F;
defparam \reg2_rdata_o~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N30
cyclonev_lcell_comb \reg2_rdata_o~301 (
// Equation(s):
// \reg2_rdata_o~301_combout  = ( \regs[1][27]~q  & ( (!\reg2_raddr_i[0]~input_o  & (\reg2_raddr_i[1]~input_o  & (\regs[2][27]~q ))) # (\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o ) # ((\regs[3][27]~q )))) ) ) # ( !\regs[1][27]~q  & ( 
// (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[2][27]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[3][27]~q ))))) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[2][27]~q ),
	.datad(!\regs[3][27]~q ),
	.datae(gnd),
	.dataf(!\regs[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~301 .extended_lut = "off";
defparam \reg2_rdata_o~301 .lut_mask = 64'h0213021346574657;
defparam \reg2_rdata_o~301 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N24
cyclonev_lcell_comb \reg2_rdata_o~303 (
// Equation(s):
// \reg2_rdata_o~303_combout  = ( \regs[11][27]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[10][27]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][27]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[10][27]~q ) ) ) ) # ( 
// \regs[11][27]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[8][27]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][27]~q ))) ) ) ) # ( !\regs[11][27]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[8][27]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][27]~q ))) ) ) )

	.dataa(!\regs[8][27]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[9][27]~q ),
	.datad(!\regs[10][27]~q ),
	.datae(!\regs[11][27]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~303 .extended_lut = "off";
defparam \reg2_rdata_o~303 .lut_mask = 64'h4747474700CC33FF;
defparam \reg2_rdata_o~303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N54
cyclonev_lcell_comb \reg2_rdata_o~304 (
// Equation(s):
// \reg2_rdata_o~304_combout  = ( \regs[15][27]~q  & ( \regs[14][27]~q  & ( ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][27]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][27]~q ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[15][27]~q  & ( \regs[14][27]~q 
//  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][27]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][27]~q )))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[15][27]~q  & ( !\regs[14][27]~q  
// & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][27]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][27]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[15][27]~q  & ( !\regs[14][27]~q  & 
// ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & ((\regs[12][27]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[13][27]~q )))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[13][27]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[12][27]~q ),
	.datae(!\regs[15][27]~q ),
	.dataf(!\regs[14][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~304 .extended_lut = "off";
defparam \reg2_rdata_o~304 .lut_mask = 64'h02A207A752F257F7;
defparam \reg2_rdata_o~304 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N54
cyclonev_lcell_comb \reg2_rdata_o~302 (
// Equation(s):
// \reg2_rdata_o~302_combout  = ( \regs[7][27]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[6][27]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[7][27]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[6][27]~q ) ) ) ) # ( 
// \regs[7][27]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[4][27]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][27]~q ))) ) ) ) # ( !\regs[7][27]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[4][27]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][27]~q ))) ) ) )

	.dataa(!\regs[4][27]~q ),
	.datab(!\regs[5][27]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[6][27]~q ),
	.datae(!\regs[7][27]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~302 .extended_lut = "off";
defparam \reg2_rdata_o~302 .lut_mask = 64'h5353535300F00FFF;
defparam \reg2_rdata_o~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N33
cyclonev_lcell_comb \reg2_rdata_o~305 (
// Equation(s):
// \reg2_rdata_o~305_combout  = ( \reg2_rdata_o~304_combout  & ( \reg2_rdata_o~302_combout  & ( ((!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~301_combout )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~303_combout )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # 
// ( !\reg2_rdata_o~304_combout  & ( \reg2_rdata_o~302_combout  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\reg2_rdata_o~301_combout ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \reg2_rdata_o~303_combout )))) ) 
// ) ) # ( \reg2_rdata_o~304_combout  & ( !\reg2_rdata_o~302_combout  & ( (!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~301_combout  & (!\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_rdata_o~303_combout ) # (\reg2_raddr_i[2]~input_o 
// )))) ) ) ) # ( !\reg2_rdata_o~304_combout  & ( !\reg2_rdata_o~302_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~301_combout )) # (\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~303_combout ))))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\reg2_rdata_o~301_combout ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\reg2_rdata_o~303_combout ),
	.datae(!\reg2_rdata_o~304_combout ),
	.dataf(!\reg2_rdata_o~302_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~305 .extended_lut = "off";
defparam \reg2_rdata_o~305 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg2_rdata_o~305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N45
cyclonev_lcell_comb \reg2_rdata_o~311 (
// Equation(s):
// \reg2_rdata_o~311_combout  = ( \reg_wdata_i[27]~input_o  & ( \reg2_rdata_o~305_combout  & ( (((\reg2_rdata_o~310_combout  & \reg2_rdata_o~13_combout )) # (\reg2_rdata_o~1_combout )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( !\reg_wdata_i[27]~input_o  & ( 
// \reg2_rdata_o~305_combout  & ( ((\reg2_rdata_o~310_combout  & \reg2_rdata_o~13_combout )) # (\reg2_rdata_o~7_combout ) ) ) ) # ( \reg_wdata_i[27]~input_o  & ( !\reg2_rdata_o~305_combout  & ( ((\reg2_rdata_o~310_combout  & \reg2_rdata_o~13_combout )) # 
// (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[27]~input_o  & ( !\reg2_rdata_o~305_combout  & ( (\reg2_rdata_o~310_combout  & \reg2_rdata_o~13_combout ) ) ) )

	.dataa(!\reg2_rdata_o~7_combout ),
	.datab(!\reg2_rdata_o~310_combout ),
	.datac(!\reg2_rdata_o~13_combout ),
	.datad(!\reg2_rdata_o~1_combout ),
	.datae(!\reg_wdata_i[27]~input_o ),
	.dataf(!\reg2_rdata_o~305_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~311 .extended_lut = "off";
defparam \reg2_rdata_o~311 .lut_mask = 64'h030303FF575757FF;
defparam \reg2_rdata_o~311 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N24
cyclonev_lcell_comb \reg2_rdata_o~315 (
// Equation(s):
// \reg2_rdata_o~315_combout  = ( \regs[15][28]~q  & ( \regs[12][28]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[13][28]~q ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[14][28]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( 
// !\regs[15][28]~q  & ( \regs[12][28]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o )) # (\regs[13][28]~q ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[14][28]~q )))) ) ) ) # ( \regs[15][28]~q  & ( 
// !\regs[12][28]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[13][28]~q  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((\regs[14][28]~q ) # (\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\regs[15][28]~q  & ( !\regs[12][28]~q  & ( 
// (!\reg2_raddr_i[1]~input_o  & (\regs[13][28]~q  & (\reg2_raddr_i[0]~input_o ))) # (\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o  & \regs[14][28]~q )))) ) ) )

	.dataa(!\regs[13][28]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[14][28]~q ),
	.datae(!\regs[15][28]~q ),
	.dataf(!\regs[12][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~315 .extended_lut = "off";
defparam \reg2_rdata_o~315 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N30
cyclonev_lcell_comb \reg2_rdata_o~314 (
// Equation(s):
// \reg2_rdata_o~314_combout  = ( \regs[11][28]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[9][28]~q ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[11][28]~q  & ( \reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & \regs[9][28]~q ) ) ) ) # ( 
// \regs[11][28]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[8][28]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][28]~q ))) ) ) ) # ( !\regs[11][28]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[8][28]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[10][28]~q ))) ) ) )

	.dataa(!\regs[8][28]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[9][28]~q ),
	.datad(!\regs[10][28]~q ),
	.datae(!\regs[11][28]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~314 .extended_lut = "off";
defparam \reg2_rdata_o~314 .lut_mask = 64'h447744770C0C3F3F;
defparam \reg2_rdata_o~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N24
cyclonev_lcell_comb \reg2_rdata_o~313 (
// Equation(s):
// \reg2_rdata_o~313_combout  = ( \regs[7][28]~q  & ( \regs[6][28]~q  & ( ((!\reg2_raddr_i[0]~input_o  & ((\regs[4][28]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][28]~q ))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[7][28]~q  & ( \regs[6][28]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o ) # (\regs[4][28]~q )))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][28]~q  & ((!\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[7][28]~q  & ( !\regs[6][28]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (((\regs[4][28]~q  & !\reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[5][28]~q ))) ) ) ) # ( !\regs[7][28]~q  & ( !\regs[6][28]~q  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & 
// ((\regs[4][28]~q ))) # (\reg2_raddr_i[0]~input_o  & (\regs[5][28]~q )))) ) ) )

	.dataa(!\regs[5][28]~q ),
	.datab(!\regs[4][28]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[7][28]~q ),
	.dataf(!\regs[6][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~313 .extended_lut = "off";
defparam \reg2_rdata_o~313 .lut_mask = 64'h3500350F35F035FF;
defparam \reg2_rdata_o~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N24
cyclonev_lcell_comb \reg2_rdata_o~312 (
// Equation(s):
// \reg2_rdata_o~312_combout  = ( \regs[3][28]~q  & ( \regs[2][28]~q  & ( ((\regs[1][28]~q  & \reg2_raddr_i[0]~input_o )) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[3][28]~q  & ( \regs[2][28]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[1][28]~q  & 
// \reg2_raddr_i[0]~input_o )) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o ))) ) ) ) # ( \regs[3][28]~q  & ( !\regs[2][28]~q  & ( (\reg2_raddr_i[0]~input_o  & ((\regs[1][28]~q ) # (\reg2_raddr_i[1]~input_o ))) ) ) ) # ( !\regs[3][28]~q  & ( 
// !\regs[2][28]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[1][28]~q  & \reg2_raddr_i[0]~input_o )) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[1][28]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(gnd),
	.datae(!\regs[3][28]~q ),
	.dataf(!\regs[2][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~312 .extended_lut = "off";
defparam \reg2_rdata_o~312 .lut_mask = 64'h0202070752525757;
defparam \reg2_rdata_o~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \reg2_rdata_o~316 (
// Equation(s):
// \reg2_rdata_o~316_combout  = ( \reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~312_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~314_combout ))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~315_combout )) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( 
// \reg2_rdata_o~312_combout  & ( (!\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~313_combout ) ) ) ) # ( \reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~312_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~314_combout ))) # (\reg2_raddr_i[2]~input_o  & 
// (\reg2_rdata_o~315_combout )) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~312_combout  & ( (\reg2_raddr_i[2]~input_o  & \reg2_rdata_o~313_combout ) ) ) )

	.dataa(!\reg2_rdata_o~315_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~314_combout ),
	.datad(!\reg2_rdata_o~313_combout ),
	.datae(!\reg2_raddr_i[3]~input_o ),
	.dataf(!\reg2_rdata_o~312_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~316 .extended_lut = "off";
defparam \reg2_rdata_o~316 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \reg2_rdata_o~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N54
cyclonev_lcell_comb \reg2_rdata_o~320 (
// Equation(s):
// \reg2_rdata_o~320_combout  = ( \regs[31][28]~q  & ( \regs[23][28]~q  & ( ((!\reg2_raddr_i[3]~input_o  & (\regs[19][28]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][28]~q )))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][28]~q  & ( \regs[23][28]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[19][28]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[27][28]~q  & !\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][28]~q  & ( !\regs[23][28]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (\regs[19][28]~q  & ((!\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[27][28]~q )))) ) ) ) # ( !\regs[31][28]~q  & ( !\regs[23][28]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// (\regs[19][28]~q )) # (\reg2_raddr_i[3]~input_o  & ((\regs[27][28]~q ))))) ) ) )

	.dataa(!\regs[19][28]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[27][28]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[31][28]~q ),
	.dataf(!\regs[23][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~320 .extended_lut = "off";
defparam \reg2_rdata_o~320 .lut_mask = 64'h4700473347CC47FF;
defparam \reg2_rdata_o~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \reg2_rdata_o~318 (
// Equation(s):
// \reg2_rdata_o~318_combout  = ( \regs[29][28]~q  & ( \regs[17][28]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[25][28]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[21][28]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( 
// !\regs[29][28]~q  & ( \regs[17][28]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )) # (\regs[25][28]~q ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[21][28]~q )))) ) ) ) # ( \regs[29][28]~q  & ( 
// !\regs[17][28]~q  & ( (!\reg2_raddr_i[2]~input_o  & (\regs[25][28]~q  & (\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[21][28]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][28]~q  & ( !\regs[17][28]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (\regs[25][28]~q  & (\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[21][28]~q )))) ) ) )

	.dataa(!\regs[25][28]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[21][28]~q ),
	.datae(!\regs[29][28]~q ),
	.dataf(!\regs[17][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~318 .extended_lut = "off";
defparam \reg2_rdata_o~318 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~318 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N24
cyclonev_lcell_comb \reg2_rdata_o~317 (
// Equation(s):
// \reg2_rdata_o~317_combout  = ( \regs[28][28]~q  & ( \regs[24][28]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[16][28]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][28]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[28][28]~q  & ( \regs[24][28]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[16][28]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[20][28]~q  & !\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[28][28]~q  & ( !\regs[24][28]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[16][28]~q  & ((!\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o ) # (\regs[20][28]~q )))) ) ) ) # ( !\regs[28][28]~q  & ( !\regs[24][28]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// (\regs[16][28]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[20][28]~q ))))) ) ) )

	.dataa(!\regs[16][28]~q ),
	.datab(!\regs[20][28]~q ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[28][28]~q ),
	.dataf(!\regs[24][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~317 .extended_lut = "off";
defparam \reg2_rdata_o~317 .lut_mask = 64'h5300530F53F053FF;
defparam \reg2_rdata_o~317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N54
cyclonev_lcell_comb \reg2_rdata_o~319 (
// Equation(s):
// \reg2_rdata_o~319_combout  = ( \regs[30][28]~q  & ( \regs[18][28]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][28]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][28]~q ))) ) ) ) # ( 
// !\regs[30][28]~q  & ( \regs[18][28]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[26][28]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][28]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[30][28]~q  & ( 
// !\regs[18][28]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[26][28]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[22][28]~q ))) ) ) ) # ( !\regs[30][28]~q  & ( !\regs[18][28]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[26][28]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[22][28]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\regs[22][28]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[26][28]~q ),
	.datae(!\regs[30][28]~q ),
	.dataf(!\regs[18][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~319 .extended_lut = "off";
defparam \reg2_rdata_o~319 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg2_rdata_o~319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N30
cyclonev_lcell_comb \reg2_rdata_o~321 (
// Equation(s):
// \reg2_rdata_o~321_combout  = ( \reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~319_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~318_combout ))) # (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~320_combout )) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( 
// \reg2_rdata_o~319_combout  & ( (\reg2_rdata_o~317_combout ) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( \reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~319_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~318_combout ))) # (\reg2_raddr_i[1]~input_o  & 
// (\reg2_rdata_o~320_combout )) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~319_combout  & ( (!\reg2_raddr_i[1]~input_o  & \reg2_rdata_o~317_combout ) ) ) )

	.dataa(!\reg2_rdata_o~320_combout ),
	.datab(!\reg2_rdata_o~318_combout ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\reg2_rdata_o~317_combout ),
	.datae(!\reg2_raddr_i[0]~input_o ),
	.dataf(!\reg2_rdata_o~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~321 .extended_lut = "off";
defparam \reg2_rdata_o~321 .lut_mask = 64'h00F035350FFF3535;
defparam \reg2_rdata_o~321 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \reg2_rdata_o~322 (
// Equation(s):
// \reg2_rdata_o~322_combout  = ( \reg_wdata_i[28]~input_o  & ( \reg2_rdata_o~321_combout  & ( (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~316_combout )) # (\reg2_rdata_o~1_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( !\reg_wdata_i[28]~input_o  & ( 
// \reg2_rdata_o~321_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~316_combout )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( \reg_wdata_i[28]~input_o  & ( !\reg2_rdata_o~321_combout  & ( ((\reg2_rdata_o~7_combout  & \reg2_rdata_o~316_combout )) # 
// (\reg2_rdata_o~1_combout ) ) ) ) # ( !\reg_wdata_i[28]~input_o  & ( !\reg2_rdata_o~321_combout  & ( (\reg2_rdata_o~7_combout  & \reg2_rdata_o~316_combout ) ) ) )

	.dataa(!\reg2_rdata_o~13_combout ),
	.datab(!\reg2_rdata_o~7_combout ),
	.datac(!\reg2_rdata_o~1_combout ),
	.datad(!\reg2_rdata_o~316_combout ),
	.datae(!\reg_wdata_i[28]~input_o ),
	.dataf(!\reg2_rdata_o~321_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~322 .extended_lut = "off";
defparam \reg2_rdata_o~322 .lut_mask = 64'h00330F3F55775F7F;
defparam \reg2_rdata_o~322 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N30
cyclonev_lcell_comb \reg2_rdata_o~325 (
// Equation(s):
// \reg2_rdata_o~325_combout  = ( \regs[11][29]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\reg2_raddr_i[0]~input_o ) # (\regs[10][29]~q ) ) ) ) # ( !\regs[11][29]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[10][29]~q  & !\reg2_raddr_i[0]~input_o ) ) ) ) # ( 
// \regs[11][29]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[8][29]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][29]~q ))) ) ) ) # ( !\regs[11][29]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[8][29]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][29]~q ))) ) ) )

	.dataa(!\regs[10][29]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[8][29]~q ),
	.datad(!\regs[9][29]~q ),
	.datae(!\regs[11][29]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~325 .extended_lut = "off";
defparam \reg2_rdata_o~325 .lut_mask = 64'h0C3F0C3F44447777;
defparam \reg2_rdata_o~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \reg2_rdata_o~326 (
// Equation(s):
// \reg2_rdata_o~326_combout  = ( \regs[15][29]~q  & ( \regs[13][29]~q  & ( ((!\reg2_raddr_i[1]~input_o  & ((\regs[12][29]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][29]~q ))) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[15][29]~q  & ( \regs[13][29]~q 
//  & ( (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o ) # (\regs[12][29]~q )))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][29]~q  & ((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \regs[15][29]~q  & ( !\regs[13][29]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (((\regs[12][29]~q  & !\reg2_raddr_i[0]~input_o )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[14][29]~q ))) ) ) ) # ( !\regs[15][29]~q  & ( !\regs[13][29]~q  & ( (!\reg2_raddr_i[0]~input_o  & ((!\reg2_raddr_i[1]~input_o  & 
// ((\regs[12][29]~q ))) # (\reg2_raddr_i[1]~input_o  & (\regs[14][29]~q )))) ) ) )

	.dataa(!\regs[14][29]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[12][29]~q ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[15][29]~q ),
	.dataf(!\regs[13][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~326 .extended_lut = "off";
defparam \reg2_rdata_o~326 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \reg2_rdata_o~326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N18
cyclonev_lcell_comb \reg2_rdata_o~323 (
// Equation(s):
// \reg2_rdata_o~323_combout  = ( \regs[1][29]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\reg2_raddr_i[0]~input_o )) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[2][29]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[3][29]~q ))))) ) ) # ( 
// !\regs[1][29]~q  & ( (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\regs[2][29]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[3][29]~q ))))) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\regs[2][29]~q ),
	.datad(!\regs[3][29]~q ),
	.datae(gnd),
	.dataf(!\regs[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~323 .extended_lut = "off";
defparam \reg2_rdata_o~323 .lut_mask = 64'h0415041526372637;
defparam \reg2_rdata_o~323 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N6
cyclonev_lcell_comb \reg2_rdata_o~324 (
// Equation(s):
// \reg2_rdata_o~324_combout  = ( \regs[7][29]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) # (\regs[5][29]~q ) ) ) ) # ( !\regs[7][29]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[5][29]~q  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// \regs[7][29]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[4][29]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][29]~q ))) ) ) ) # ( !\regs[7][29]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[4][29]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[6][29]~q ))) ) ) )

	.dataa(!\regs[5][29]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[4][29]~q ),
	.datad(!\regs[6][29]~q ),
	.datae(!\regs[7][29]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~324 .extended_lut = "off";
defparam \reg2_rdata_o~324 .lut_mask = 64'h0C3F0C3F44447777;
defparam \reg2_rdata_o~324 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N24
cyclonev_lcell_comb \reg2_rdata_o~327 (
// Equation(s):
// \reg2_rdata_o~327_combout  = ( \reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~324_combout  & ( (!\reg2_raddr_i[3]~input_o ) # (\reg2_rdata_o~326_combout ) ) ) ) # ( !\reg2_raddr_i[2]~input_o  & ( \reg2_rdata_o~324_combout  & ( (!\reg2_raddr_i[3]~input_o  & 
// ((\reg2_rdata_o~323_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~325_combout )) ) ) ) # ( \reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~324_combout  & ( (\reg2_raddr_i[3]~input_o  & \reg2_rdata_o~326_combout ) ) ) ) # ( 
// !\reg2_raddr_i[2]~input_o  & ( !\reg2_rdata_o~324_combout  & ( (!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~323_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~325_combout )) ) ) )

	.dataa(!\reg2_rdata_o~325_combout ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_rdata_o~326_combout ),
	.datad(!\reg2_rdata_o~323_combout ),
	.datae(!\reg2_raddr_i[2]~input_o ),
	.dataf(!\reg2_rdata_o~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~327 .extended_lut = "off";
defparam \reg2_rdata_o~327 .lut_mask = 64'h11DD030311DDCFCF;
defparam \reg2_rdata_o~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N54
cyclonev_lcell_comb \reg2_rdata_o~328 (
// Equation(s):
// \reg2_rdata_o~328_combout  = ( \regs[28][29]~q  & ( \regs[16][29]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o ) # (\regs[20][29]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[24][29]~q ))) ) ) ) # ( 
// !\regs[28][29]~q  & ( \regs[16][29]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o ) # (\regs[20][29]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][29]~q  & (!\reg2_raddr_i[2]~input_o ))) ) ) ) # ( \regs[28][29]~q  & ( 
// !\regs[16][29]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o  & \regs[20][29]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[24][29]~q ))) ) ) ) # ( !\regs[28][29]~q  & ( !\regs[16][29]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o  & \regs[20][29]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[24][29]~q  & (!\reg2_raddr_i[2]~input_o ))) ) ) )

	.dataa(!\regs[24][29]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[20][29]~q ),
	.datae(!\regs[28][29]~q ),
	.dataf(!\regs[16][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~328 .extended_lut = "off";
defparam \reg2_rdata_o~328 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg2_rdata_o~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N36
cyclonev_lcell_comb \reg2_rdata_o~331 (
// Equation(s):
// \reg2_rdata_o~331_combout  = ( \regs[31][29]~q  & ( \regs[19][29]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[27][29]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[23][29]~q ))) ) ) ) # ( 
// !\regs[31][29]~q  & ( \regs[19][29]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o ) # (\regs[27][29]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][29]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) ) # ( \regs[31][29]~q  & ( 
// !\regs[19][29]~q  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[27][29]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[23][29]~q ))) ) ) ) # ( !\regs[31][29]~q  & ( !\regs[19][29]~q  & ( 
// (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o  & \regs[27][29]~q )))) # (\reg2_raddr_i[2]~input_o  & (\regs[23][29]~q  & (!\reg2_raddr_i[3]~input_o ))) ) ) )

	.dataa(!\regs[23][29]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[27][29]~q ),
	.datae(!\regs[31][29]~q ),
	.dataf(!\regs[19][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~331 .extended_lut = "off";
defparam \reg2_rdata_o~331 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \reg2_rdata_o~331 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N24
cyclonev_lcell_comb \reg2_rdata_o~329 (
// Equation(s):
// \reg2_rdata_o~329_combout  = ( \regs[29][29]~q  & ( \regs[25][29]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[17][29]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[21][29]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[29][29]~q  & ( \regs[25][29]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[17][29]~q ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[21][29]~q )))) ) ) ) # ( \regs[29][29]~q  & ( !\regs[25][29]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[17][29]~q  & (!\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[21][29]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][29]~q  & ( !\regs[25][29]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// (\regs[17][29]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[21][29]~q ))))) ) ) )

	.dataa(!\regs[17][29]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[21][29]~q ),
	.datae(!\regs[29][29]~q ),
	.dataf(!\regs[25][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~329 .extended_lut = "off";
defparam \reg2_rdata_o~329 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg2_rdata_o~329 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N24
cyclonev_lcell_comb \reg2_rdata_o~330 (
// Equation(s):
// \reg2_rdata_o~330_combout  = ( \regs[30][29]~q  & ( \regs[22][29]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][29]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][29]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[30][29]~q  & ( \regs[22][29]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][29]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][29]~q )))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[30][29]~q  & ( !\regs[22][29]~q  
// & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][29]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][29]~q )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][29]~q  & ( !\regs[22][29]~q  & 
// ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\regs[18][29]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[26][29]~q )))) ) ) )

	.dataa(!\regs[26][29]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[18][29]~q ),
	.datae(!\regs[30][29]~q ),
	.dataf(!\regs[22][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~330 .extended_lut = "off";
defparam \reg2_rdata_o~330 .lut_mask = 64'h04C407C734F437F7;
defparam \reg2_rdata_o~330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N48
cyclonev_lcell_comb \reg2_rdata_o~332 (
// Equation(s):
// \reg2_rdata_o~332_combout  = ( \reg2_raddr_i[0]~input_o  & ( \reg2_rdata_o~330_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~329_combout ))) # (\reg2_raddr_i[1]~input_o  & (\reg2_rdata_o~331_combout )) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( 
// \reg2_rdata_o~330_combout  & ( (\reg2_raddr_i[1]~input_o ) # (\reg2_rdata_o~328_combout ) ) ) ) # ( \reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~330_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((\reg2_rdata_o~329_combout ))) # (\reg2_raddr_i[1]~input_o  & 
// (\reg2_rdata_o~331_combout )) ) ) ) # ( !\reg2_raddr_i[0]~input_o  & ( !\reg2_rdata_o~330_combout  & ( (\reg2_rdata_o~328_combout  & !\reg2_raddr_i[1]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~328_combout ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_rdata_o~331_combout ),
	.datad(!\reg2_rdata_o~329_combout ),
	.datae(!\reg2_raddr_i[0]~input_o ),
	.dataf(!\reg2_rdata_o~330_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~332 .extended_lut = "off";
defparam \reg2_rdata_o~332 .lut_mask = 64'h444403CF777703CF;
defparam \reg2_rdata_o~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N48
cyclonev_lcell_comb \reg2_rdata_o~333 (
// Equation(s):
// \reg2_rdata_o~333_combout  = ( \reg2_rdata_o~7_combout  & ( \reg2_rdata_o~332_combout  & ( (((\reg2_rdata_o~1_combout  & \reg_wdata_i[29]~input_o )) # (\reg2_rdata_o~13_combout )) # (\reg2_rdata_o~327_combout ) ) ) ) # ( !\reg2_rdata_o~7_combout  & ( 
// \reg2_rdata_o~332_combout  & ( ((\reg2_rdata_o~1_combout  & \reg_wdata_i[29]~input_o )) # (\reg2_rdata_o~13_combout ) ) ) ) # ( \reg2_rdata_o~7_combout  & ( !\reg2_rdata_o~332_combout  & ( ((\reg2_rdata_o~1_combout  & \reg_wdata_i[29]~input_o )) # 
// (\reg2_rdata_o~327_combout ) ) ) ) # ( !\reg2_rdata_o~7_combout  & ( !\reg2_rdata_o~332_combout  & ( (\reg2_rdata_o~1_combout  & \reg_wdata_i[29]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~327_combout ),
	.datab(!\reg2_rdata_o~1_combout ),
	.datac(!\reg_wdata_i[29]~input_o ),
	.datad(!\reg2_rdata_o~13_combout ),
	.datae(!\reg2_rdata_o~7_combout ),
	.dataf(!\reg2_rdata_o~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~333 .extended_lut = "off";
defparam \reg2_rdata_o~333 .lut_mask = 64'h0303575703FF57FF;
defparam \reg2_rdata_o~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N48
cyclonev_lcell_comb \reg2_rdata_o~336 (
// Equation(s):
// \reg2_rdata_o~336_combout  = ( \regs[11][30]~q  & ( \regs[8][30]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o ) # (\regs[9][30]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[10][30]~q ))) ) ) ) # ( 
// !\regs[11][30]~q  & ( \regs[8][30]~q  & ( (!\reg2_raddr_i[1]~input_o  & (((!\reg2_raddr_i[0]~input_o ) # (\regs[9][30]~q )))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][30]~q  & (!\reg2_raddr_i[0]~input_o ))) ) ) ) # ( \regs[11][30]~q  & ( !\regs[8][30]~q  
// & ( (!\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o  & \regs[9][30]~q )))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )) # (\regs[10][30]~q ))) ) ) ) # ( !\regs[11][30]~q  & ( !\regs[8][30]~q  & ( (!\reg2_raddr_i[1]~input_o  & 
// (((\reg2_raddr_i[0]~input_o  & \regs[9][30]~q )))) # (\reg2_raddr_i[1]~input_o  & (\regs[10][30]~q  & (!\reg2_raddr_i[0]~input_o ))) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[10][30]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[9][30]~q ),
	.datae(!\regs[11][30]~q ),
	.dataf(!\regs[8][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~336 .extended_lut = "off";
defparam \reg2_rdata_o~336 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg2_rdata_o~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y1_N30
cyclonev_lcell_comb \reg2_rdata_o~334 (
// Equation(s):
// \reg2_rdata_o~334_combout  = ( \regs[3][30]~q  & ( \regs[2][30]~q  & ( ((\regs[1][30]~q  & \reg2_raddr_i[0]~input_o )) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[3][30]~q  & ( \regs[2][30]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[1][30]~q  & 
// \reg2_raddr_i[0]~input_o )) # (\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o ))) ) ) ) # ( \regs[3][30]~q  & ( !\regs[2][30]~q  & ( (\reg2_raddr_i[0]~input_o  & ((\regs[1][30]~q ) # (\reg2_raddr_i[1]~input_o ))) ) ) ) # ( !\regs[3][30]~q  & ( 
// !\regs[2][30]~q  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[1][30]~q  & \reg2_raddr_i[0]~input_o )) ) ) )

	.dataa(!\reg2_raddr_i[1]~input_o ),
	.datab(!\regs[1][30]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(gnd),
	.datae(!\regs[3][30]~q ),
	.dataf(!\regs[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~334 .extended_lut = "off";
defparam \reg2_rdata_o~334 .lut_mask = 64'h0202070752525757;
defparam \reg2_rdata_o~334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N24
cyclonev_lcell_comb \reg2_rdata_o~335 (
// Equation(s):
// \reg2_rdata_o~335_combout  = ( \regs[7][30]~q  & ( \regs[6][30]~q  & ( ((!\reg2_raddr_i[0]~input_o  & (\regs[4][30]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][30]~q )))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[7][30]~q  & ( \regs[6][30]~q  & ( 
// (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[4][30]~q ))) # (\reg2_raddr_i[0]~input_o  & (((\regs[5][30]~q  & !\reg2_raddr_i[1]~input_o )))) ) ) ) # ( \regs[7][30]~q  & ( !\regs[6][30]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[4][30]~q  & ((!\reg2_raddr_i[1]~input_o )))) # (\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o ) # (\regs[5][30]~q )))) ) ) ) # ( !\regs[7][30]~q  & ( !\regs[6][30]~q  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & 
// (\regs[4][30]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][30]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[0]~input_o ),
	.datab(!\regs[4][30]~q ),
	.datac(!\regs[5][30]~q ),
	.datad(!\reg2_raddr_i[1]~input_o ),
	.datae(!\regs[7][30]~q ),
	.dataf(!\regs[6][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~335 .extended_lut = "off";
defparam \reg2_rdata_o~335 .lut_mask = 64'h2700275527AA27FF;
defparam \reg2_rdata_o~335 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N24
cyclonev_lcell_comb \reg2_rdata_o~337 (
// Equation(s):
// \reg2_rdata_o~337_combout  = ( \regs[15][30]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\reg2_raddr_i[1]~input_o ) # (\regs[13][30]~q ) ) ) ) # ( !\regs[15][30]~q  & ( \reg2_raddr_i[0]~input_o  & ( (\regs[13][30]~q  & !\reg2_raddr_i[1]~input_o ) ) ) ) # ( 
// \regs[15][30]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & (\regs[12][30]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][30]~q ))) ) ) ) # ( !\regs[15][30]~q  & ( !\reg2_raddr_i[0]~input_o  & ( (!\reg2_raddr_i[1]~input_o  & 
// (\regs[12][30]~q )) # (\reg2_raddr_i[1]~input_o  & ((\regs[14][30]~q ))) ) ) )

	.dataa(!\regs[13][30]~q ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\regs[12][30]~q ),
	.datad(!\regs[14][30]~q ),
	.datae(!\regs[15][30]~q ),
	.dataf(!\reg2_raddr_i[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~337 .extended_lut = "off";
defparam \reg2_rdata_o~337 .lut_mask = 64'h0C3F0C3F44447777;
defparam \reg2_rdata_o~337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N39
cyclonev_lcell_comb \reg2_rdata_o~338 (
// Equation(s):
// \reg2_rdata_o~338_combout  = ( \reg2_rdata_o~335_combout  & ( \reg2_rdata_o~337_combout  & ( ((!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~334_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~336_combout ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # 
// ( !\reg2_rdata_o~335_combout  & ( \reg2_rdata_o~337_combout  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \reg2_rdata_o~334_combout )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\reg2_rdata_o~336_combout ))) ) 
// ) ) # ( \reg2_rdata_o~335_combout  & ( !\reg2_rdata_o~337_combout  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_rdata_o~334_combout ) # (\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~336_combout  & (!\reg2_raddr_i[2]~input_o 
// ))) ) ) ) # ( !\reg2_rdata_o~335_combout  & ( !\reg2_rdata_o~337_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & ((\reg2_rdata_o~334_combout ))) # (\reg2_raddr_i[3]~input_o  & (\reg2_rdata_o~336_combout )))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\reg2_rdata_o~336_combout ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\reg2_rdata_o~334_combout ),
	.datae(!\reg2_rdata_o~335_combout ),
	.dataf(!\reg2_rdata_o~337_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~338 .extended_lut = "off";
defparam \reg2_rdata_o~338 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \reg2_rdata_o~338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N0
cyclonev_lcell_comb \reg2_rdata_o~342 (
// Equation(s):
// \reg2_rdata_o~342_combout  = ( \regs[31][30]~q  & ( \regs[19][30]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o ) # (\regs[23][30]~q )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[27][30]~q ))) ) ) ) # ( 
// !\regs[31][30]~q  & ( \regs[19][30]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o ) # (\regs[23][30]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][30]~q  & ((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][30]~q  & ( 
// !\regs[19][30]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((\regs[23][30]~q  & \reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[27][30]~q ))) ) ) ) # ( !\regs[31][30]~q  & ( !\regs[19][30]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (((\regs[23][30]~q  & \reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][30]~q  & ((!\reg2_raddr_i[2]~input_o )))) ) ) )

	.dataa(!\regs[27][30]~q ),
	.datab(!\regs[23][30]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[31][30]~q ),
	.dataf(!\regs[19][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~342 .extended_lut = "off";
defparam \reg2_rdata_o~342 .lut_mask = 64'h0530053FF530F53F;
defparam \reg2_rdata_o~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N54
cyclonev_lcell_comb \reg2_rdata_o~341 (
// Equation(s):
// \reg2_rdata_o~341_combout  = ( \regs[30][30]~q  & ( \regs[26][30]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[18][30]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][30]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[30][30]~q  & ( \regs[26][30]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[18][30]~q ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[22][30]~q )))) ) ) ) # ( \regs[30][30]~q  & ( !\regs[26][30]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][30]~q  & (!\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[22][30]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[30][30]~q  & ( !\regs[26][30]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][30]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][30]~q ))))) ) ) )

	.dataa(!\reg2_raddr_i[2]~input_o ),
	.datab(!\regs[18][30]~q ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[22][30]~q ),
	.datae(!\regs[30][30]~q ),
	.dataf(!\regs[26][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~341 .extended_lut = "off";
defparam \reg2_rdata_o~341 .lut_mask = 64'h207025752A7A2F7F;
defparam \reg2_rdata_o~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N24
cyclonev_lcell_comb \reg2_rdata_o~340 (
// Equation(s):
// \reg2_rdata_o~340_combout  = ( \regs[29][30]~q  & ( \regs[17][30]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][30]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[25][30]~q )))) ) ) ) # ( 
// !\regs[29][30]~q  & ( \regs[17][30]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[21][30]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][30]~q  & !\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[29][30]~q  & ( 
// !\regs[17][30]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[21][30]~q  & ((\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[25][30]~q )))) ) ) ) # ( !\regs[29][30]~q  & ( !\regs[17][30]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\regs[21][30]~q  & ((\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\regs[25][30]~q  & !\reg2_raddr_i[2]~input_o )))) ) ) )

	.dataa(!\reg2_raddr_i[3]~input_o ),
	.datab(!\regs[21][30]~q ),
	.datac(!\regs[25][30]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[29][30]~q ),
	.dataf(!\regs[17][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~340 .extended_lut = "off";
defparam \reg2_rdata_o~340 .lut_mask = 64'h05220577AF22AF77;
defparam \reg2_rdata_o~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N54
cyclonev_lcell_comb \reg2_rdata_o~339 (
// Equation(s):
// \reg2_rdata_o~339_combout  = ( \regs[28][30]~q  & ( \regs[16][30]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[20][30]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][30]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( 
// !\regs[28][30]~q  & ( \regs[16][30]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[20][30]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[24][30]~q )))) ) ) ) # ( \regs[28][30]~q  & ( 
// !\regs[16][30]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[20][30]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][30]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[28][30]~q  & ( !\regs[16][30]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\regs[20][30]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[24][30]~q )))) ) ) )

	.dataa(!\regs[20][30]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[24][30]~q ),
	.datae(!\regs[28][30]~q ),
	.dataf(!\regs[16][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~339 .extended_lut = "off";
defparam \reg2_rdata_o~339 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y1_N42
cyclonev_lcell_comb \reg2_rdata_o~343 (
// Equation(s):
// \reg2_rdata_o~343_combout  = ( \reg2_rdata_o~339_combout  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~341_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~342_combout )) ) ) ) # ( !\reg2_rdata_o~339_combout  & 
// ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~341_combout ))) # (\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~342_combout )) ) ) ) # ( \reg2_rdata_o~339_combout  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o ) 
// # (\reg2_rdata_o~340_combout ) ) ) ) # ( !\reg2_rdata_o~339_combout  & ( !\reg2_raddr_i[1]~input_o  & ( (\reg2_raddr_i[0]~input_o  & \reg2_rdata_o~340_combout ) ) ) )

	.dataa(!\reg2_rdata_o~342_combout ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_rdata_o~341_combout ),
	.datad(!\reg2_rdata_o~340_combout ),
	.datae(!\reg2_rdata_o~339_combout ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~343 .extended_lut = "off";
defparam \reg2_rdata_o~343 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \reg2_rdata_o~343 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N12
cyclonev_lcell_comb \reg2_rdata_o~344 (
// Equation(s):
// \reg2_rdata_o~344_combout  = ( \reg2_rdata_o~343_combout  & ( \reg2_rdata_o~13_combout  ) ) # ( !\reg2_rdata_o~343_combout  & ( \reg2_rdata_o~13_combout  & ( (!\reg2_rdata_o~1_combout  & (\reg2_rdata_o~7_combout  & (\reg2_rdata_o~338_combout ))) # 
// (\reg2_rdata_o~1_combout  & (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~338_combout )) # (\reg_wdata_i[30]~input_o ))) ) ) ) # ( \reg2_rdata_o~343_combout  & ( !\reg2_rdata_o~13_combout  & ( (!\reg2_rdata_o~1_combout  & (\reg2_rdata_o~7_combout  & 
// (\reg2_rdata_o~338_combout ))) # (\reg2_rdata_o~1_combout  & (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~338_combout )) # (\reg_wdata_i[30]~input_o ))) ) ) ) # ( !\reg2_rdata_o~343_combout  & ( !\reg2_rdata_o~13_combout  & ( (!\reg2_rdata_o~1_combout  & 
// (\reg2_rdata_o~7_combout  & (\reg2_rdata_o~338_combout ))) # (\reg2_rdata_o~1_combout  & (((\reg2_rdata_o~7_combout  & \reg2_rdata_o~338_combout )) # (\reg_wdata_i[30]~input_o ))) ) ) )

	.dataa(!\reg2_rdata_o~1_combout ),
	.datab(!\reg2_rdata_o~7_combout ),
	.datac(!\reg2_rdata_o~338_combout ),
	.datad(!\reg_wdata_i[30]~input_o ),
	.datae(!\reg2_rdata_o~343_combout ),
	.dataf(!\reg2_rdata_o~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~344 .extended_lut = "off";
defparam \reg2_rdata_o~344 .lut_mask = 64'h035703570357FFFF;
defparam \reg2_rdata_o~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N48
cyclonev_lcell_comb \reg2_rdata_o~350 (
// Equation(s):
// \reg2_rdata_o~350_combout  = ( \regs[28][31]~q  & ( \regs[16][31]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[20][31]~q ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][31]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( 
// !\regs[28][31]~q  & ( \regs[16][31]~q  & ( (!\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o )) # (\regs[20][31]~q ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[24][31]~q )))) ) ) ) # ( \regs[28][31]~q  & ( 
// !\regs[16][31]~q  & ( (!\reg2_raddr_i[3]~input_o  & (\regs[20][31]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((\regs[24][31]~q ) # (\reg2_raddr_i[2]~input_o )))) ) ) ) # ( !\regs[28][31]~q  & ( !\regs[16][31]~q  & ( 
// (!\reg2_raddr_i[3]~input_o  & (\regs[20][31]~q  & (\reg2_raddr_i[2]~input_o ))) # (\reg2_raddr_i[3]~input_o  & (((!\reg2_raddr_i[2]~input_o  & \regs[24][31]~q )))) ) ) )

	.dataa(!\regs[20][31]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\reg2_raddr_i[2]~input_o ),
	.datad(!\regs[24][31]~q ),
	.datae(!\regs[28][31]~q ),
	.dataf(!\regs[16][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~350 .extended_lut = "off";
defparam \reg2_rdata_o~350 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg2_rdata_o~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N6
cyclonev_lcell_comb \reg2_rdata_o~351 (
// Equation(s):
// \reg2_rdata_o~351_combout  = ( \regs[29][31]~q  & ( \regs[25][31]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[17][31]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[21][31]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[29][31]~q  & ( \regs[25][31]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[17][31]~q ))) # (\reg2_raddr_i[2]~input_o  & (((!\reg2_raddr_i[3]~input_o  & \regs[21][31]~q )))) ) ) ) # ( \regs[29][31]~q  & ( !\regs[25][31]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[17][31]~q  & (!\reg2_raddr_i[3]~input_o ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[21][31]~q ) # (\reg2_raddr_i[3]~input_o )))) ) ) ) # ( !\regs[29][31]~q  & ( !\regs[25][31]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// (\regs[17][31]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[21][31]~q ))))) ) ) )

	.dataa(!\regs[17][31]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_raddr_i[3]~input_o ),
	.datad(!\regs[21][31]~q ),
	.datae(!\regs[29][31]~q ),
	.dataf(!\regs[25][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~351 .extended_lut = "off";
defparam \reg2_rdata_o~351 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg2_rdata_o~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N24
cyclonev_lcell_comb \reg2_rdata_o~353 (
// Equation(s):
// \reg2_rdata_o~353_combout  = ( \regs[31][31]~q  & ( \regs[23][31]~q  & ( ((!\reg2_raddr_i[3]~input_o  & ((\regs[19][31]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][31]~q ))) # (\reg2_raddr_i[2]~input_o ) ) ) ) # ( !\regs[31][31]~q  & ( \regs[23][31]~q 
//  & ( (!\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o ) # (\regs[19][31]~q )))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][31]~q  & ((!\reg2_raddr_i[2]~input_o )))) ) ) ) # ( \regs[31][31]~q  & ( !\regs[23][31]~q  & ( (!\reg2_raddr_i[3]~input_o  & 
// (((\regs[19][31]~q  & !\reg2_raddr_i[2]~input_o )))) # (\reg2_raddr_i[3]~input_o  & (((\reg2_raddr_i[2]~input_o )) # (\regs[27][31]~q ))) ) ) ) # ( !\regs[31][31]~q  & ( !\regs[23][31]~q  & ( (!\reg2_raddr_i[2]~input_o  & ((!\reg2_raddr_i[3]~input_o  & 
// ((\regs[19][31]~q ))) # (\reg2_raddr_i[3]~input_o  & (\regs[27][31]~q )))) ) ) )

	.dataa(!\regs[27][31]~q ),
	.datab(!\reg2_raddr_i[3]~input_o ),
	.datac(!\regs[19][31]~q ),
	.datad(!\reg2_raddr_i[2]~input_o ),
	.datae(!\regs[31][31]~q ),
	.dataf(!\regs[23][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~353 .extended_lut = "off";
defparam \reg2_rdata_o~353 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \reg2_rdata_o~353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \reg2_rdata_o~352 (
// Equation(s):
// \reg2_rdata_o~352_combout  = ( \regs[30][31]~q  & ( \regs[26][31]~q  & ( ((!\reg2_raddr_i[2]~input_o  & (\regs[18][31]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][31]~q )))) # (\reg2_raddr_i[3]~input_o ) ) ) ) # ( !\regs[30][31]~q  & ( \regs[26][31]~q 
//  & ( (!\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o )) # (\regs[18][31]~q ))) # (\reg2_raddr_i[2]~input_o  & (((\regs[22][31]~q  & !\reg2_raddr_i[3]~input_o )))) ) ) ) # ( \regs[30][31]~q  & ( !\regs[26][31]~q  & ( (!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][31]~q  & ((!\reg2_raddr_i[3]~input_o )))) # (\reg2_raddr_i[2]~input_o  & (((\reg2_raddr_i[3]~input_o ) # (\regs[22][31]~q )))) ) ) ) # ( !\regs[30][31]~q  & ( !\regs[26][31]~q  & ( (!\reg2_raddr_i[3]~input_o  & ((!\reg2_raddr_i[2]~input_o  & 
// (\regs[18][31]~q )) # (\reg2_raddr_i[2]~input_o  & ((\regs[22][31]~q ))))) ) ) )

	.dataa(!\regs[18][31]~q ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\regs[22][31]~q ),
	.datad(!\reg2_raddr_i[3]~input_o ),
	.datae(!\regs[30][31]~q ),
	.dataf(!\regs[26][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~352 .extended_lut = "off";
defparam \reg2_rdata_o~352 .lut_mask = 64'h4700473347CC47FF;
defparam \reg2_rdata_o~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \reg2_rdata_o~354 (
// Equation(s):
// \reg2_rdata_o~354_combout  = ( \reg2_rdata_o~353_combout  & ( \reg2_rdata_o~352_combout  & ( ((!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~350_combout )) # (\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~351_combout )))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # 
// ( !\reg2_rdata_o~353_combout  & ( \reg2_rdata_o~352_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~350_combout )) # (\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~351_combout ))))) # (\reg2_raddr_i[1]~input_o  & 
// (((!\reg2_raddr_i[0]~input_o )))) ) ) ) # ( \reg2_rdata_o~353_combout  & ( !\reg2_rdata_o~352_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & (\reg2_rdata_o~350_combout )) # (\reg2_raddr_i[0]~input_o  & 
// ((\reg2_rdata_o~351_combout ))))) # (\reg2_raddr_i[1]~input_o  & (((\reg2_raddr_i[0]~input_o )))) ) ) ) # ( !\reg2_rdata_o~353_combout  & ( !\reg2_rdata_o~352_combout  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & 
// (\reg2_rdata_o~350_combout )) # (\reg2_raddr_i[0]~input_o  & ((\reg2_rdata_o~351_combout ))))) ) ) )

	.dataa(!\reg2_rdata_o~350_combout ),
	.datab(!\reg2_raddr_i[1]~input_o ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\reg2_rdata_o~351_combout ),
	.datae(!\reg2_rdata_o~353_combout ),
	.dataf(!\reg2_rdata_o~352_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~354 .extended_lut = "off";
defparam \reg2_rdata_o~354 .lut_mask = 64'h404C434F707C737F;
defparam \reg2_rdata_o~354 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N24
cyclonev_lcell_comb \reg2_rdata_o~346 (
// Equation(s):
// \reg2_rdata_o~346_combout  = ( \regs[7][31]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\reg2_raddr_i[0]~input_o ) # (\regs[6][31]~q ) ) ) ) # ( !\regs[7][31]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[6][31]~q  & !\reg2_raddr_i[0]~input_o ) ) ) ) # ( 
// \regs[7][31]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[4][31]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][31]~q ))) ) ) ) # ( !\regs[7][31]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[4][31]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[5][31]~q ))) ) ) )

	.dataa(!\regs[4][31]~q ),
	.datab(!\regs[5][31]~q ),
	.datac(!\regs[6][31]~q ),
	.datad(!\reg2_raddr_i[0]~input_o ),
	.datae(!\regs[7][31]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~346 .extended_lut = "off";
defparam \reg2_rdata_o~346 .lut_mask = 64'h553355330F000FFF;
defparam \reg2_rdata_o~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N54
cyclonev_lcell_comb \reg2_rdata_o~348 (
// Equation(s):
// \reg2_rdata_o~348_combout  = ( \regs[15][31]~q  & ( \regs[14][31]~q  & ( ((!\reg2_raddr_i[0]~input_o  & (\regs[12][31]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[13][31]~q )))) # (\reg2_raddr_i[1]~input_o ) ) ) ) # ( !\regs[15][31]~q  & ( \regs[14][31]~q 
//  & ( (!\reg2_raddr_i[0]~input_o  & (((\reg2_raddr_i[1]~input_o )) # (\regs[12][31]~q ))) # (\reg2_raddr_i[0]~input_o  & (((!\reg2_raddr_i[1]~input_o  & \regs[13][31]~q )))) ) ) ) # ( \regs[15][31]~q  & ( !\regs[14][31]~q  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[12][31]~q  & (!\reg2_raddr_i[1]~input_o ))) # (\reg2_raddr_i[0]~input_o  & (((\regs[13][31]~q ) # (\reg2_raddr_i[1]~input_o )))) ) ) ) # ( !\regs[15][31]~q  & ( !\regs[14][31]~q  & ( (!\reg2_raddr_i[1]~input_o  & ((!\reg2_raddr_i[0]~input_o  & 
// (\regs[12][31]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[13][31]~q ))))) ) ) )

	.dataa(!\regs[12][31]~q ),
	.datab(!\reg2_raddr_i[0]~input_o ),
	.datac(!\reg2_raddr_i[1]~input_o ),
	.datad(!\regs[13][31]~q ),
	.datae(!\regs[15][31]~q ),
	.dataf(!\regs[14][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~348 .extended_lut = "off";
defparam \reg2_rdata_o~348 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg2_rdata_o~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N6
cyclonev_lcell_comb \reg2_rdata_o~347 (
// Equation(s):
// \reg2_rdata_o~347_combout  = ( \regs[11][31]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[10][31]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[11][31]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[10][31]~q ) ) ) ) # ( 
// \regs[11][31]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & (\regs[8][31]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][31]~q ))) ) ) ) # ( !\regs[11][31]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & 
// (\regs[8][31]~q )) # (\reg2_raddr_i[0]~input_o  & ((\regs[9][31]~q ))) ) ) )

	.dataa(!\regs[8][31]~q ),
	.datab(!\regs[9][31]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[10][31]~q ),
	.datae(!\regs[11][31]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~347 .extended_lut = "off";
defparam \reg2_rdata_o~347 .lut_mask = 64'h5353535300F00FFF;
defparam \reg2_rdata_o~347 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N24
cyclonev_lcell_comb \reg2_rdata_o~345 (
// Equation(s):
// \reg2_rdata_o~345_combout  = ( \regs[3][31]~q  & ( \reg2_raddr_i[1]~input_o  & ( (\regs[2][31]~q ) # (\reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[3][31]~q  & ( \reg2_raddr_i[1]~input_o  & ( (!\reg2_raddr_i[0]~input_o  & \regs[2][31]~q ) ) ) ) # ( 
// \regs[3][31]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (\regs[1][31]~q  & \reg2_raddr_i[0]~input_o ) ) ) ) # ( !\regs[3][31]~q  & ( !\reg2_raddr_i[1]~input_o  & ( (\regs[1][31]~q  & \reg2_raddr_i[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\regs[1][31]~q ),
	.datac(!\reg2_raddr_i[0]~input_o ),
	.datad(!\regs[2][31]~q ),
	.datae(!\regs[3][31]~q ),
	.dataf(!\reg2_raddr_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~345 .extended_lut = "off";
defparam \reg2_rdata_o~345 .lut_mask = 64'h0303030300F00FFF;
defparam \reg2_rdata_o~345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N54
cyclonev_lcell_comb \reg2_rdata_o~349 (
// Equation(s):
// \reg2_rdata_o~349_combout  = ( \reg2_raddr_i[3]~input_o  & ( \reg2_rdata_o~345_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~347_combout ))) # (\reg2_raddr_i[2]~input_o  & (\reg2_rdata_o~348_combout )) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( 
// \reg2_rdata_o~345_combout  & ( (!\reg2_raddr_i[2]~input_o ) # (\reg2_rdata_o~346_combout ) ) ) ) # ( \reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~345_combout  & ( (!\reg2_raddr_i[2]~input_o  & ((\reg2_rdata_o~347_combout ))) # (\reg2_raddr_i[2]~input_o  & 
// (\reg2_rdata_o~348_combout )) ) ) ) # ( !\reg2_raddr_i[3]~input_o  & ( !\reg2_rdata_o~345_combout  & ( (\reg2_rdata_o~346_combout  & \reg2_raddr_i[2]~input_o ) ) ) )

	.dataa(!\reg2_rdata_o~346_combout ),
	.datab(!\reg2_raddr_i[2]~input_o ),
	.datac(!\reg2_rdata_o~348_combout ),
	.datad(!\reg2_rdata_o~347_combout ),
	.datae(!\reg2_raddr_i[3]~input_o ),
	.dataf(!\reg2_rdata_o~345_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~349 .extended_lut = "off";
defparam \reg2_rdata_o~349 .lut_mask = 64'h111103CFDDDD03CF;
defparam \reg2_rdata_o~349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N54
cyclonev_lcell_comb \reg2_rdata_o~355 (
// Equation(s):
// \reg2_rdata_o~355_combout  = ( \reg2_rdata_o~7_combout  & ( \reg2_rdata_o~349_combout  ) ) # ( !\reg2_rdata_o~7_combout  & ( \reg2_rdata_o~349_combout  & ( (!\reg2_rdata_o~354_combout  & (\reg2_rdata_o~1_combout  & (\reg_wdata_i[31]~input_o ))) # 
// (\reg2_rdata_o~354_combout  & (((\reg2_rdata_o~1_combout  & \reg_wdata_i[31]~input_o )) # (\reg2_rdata_o~13_combout ))) ) ) ) # ( \reg2_rdata_o~7_combout  & ( !\reg2_rdata_o~349_combout  & ( (!\reg2_rdata_o~354_combout  & (\reg2_rdata_o~1_combout  & 
// (\reg_wdata_i[31]~input_o ))) # (\reg2_rdata_o~354_combout  & (((\reg2_rdata_o~1_combout  & \reg_wdata_i[31]~input_o )) # (\reg2_rdata_o~13_combout ))) ) ) ) # ( !\reg2_rdata_o~7_combout  & ( !\reg2_rdata_o~349_combout  & ( (!\reg2_rdata_o~354_combout  & 
// (\reg2_rdata_o~1_combout  & (\reg_wdata_i[31]~input_o ))) # (\reg2_rdata_o~354_combout  & (((\reg2_rdata_o~1_combout  & \reg_wdata_i[31]~input_o )) # (\reg2_rdata_o~13_combout ))) ) ) )

	.dataa(!\reg2_rdata_o~354_combout ),
	.datab(!\reg2_rdata_o~1_combout ),
	.datac(!\reg_wdata_i[31]~input_o ),
	.datad(!\reg2_rdata_o~13_combout ),
	.datae(!\reg2_rdata_o~7_combout ),
	.dataf(!\reg2_rdata_o~349_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg2_rdata_o~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg2_rdata_o~355 .extended_lut = "off";
defparam \reg2_rdata_o~355 .lut_mask = 64'h035703570357FFFF;
defparam \reg2_rdata_o~355 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
