
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2.2 (64-bit)
  **** SW Build 6049644 on Mar  5 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 19:42:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'xxue64' on host 'ece-linlab14.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Thu Apr 03 19:42:51 EDT 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/xxue64/ECE8893/Lab3_upload'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'dataset_hls_ip_export.tcl'
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Opening project '/nethome/xxue64/ECE8893/Lab3_upload/project_1'.
INFO: [HLS 200-1510] Running: set_top sparse_matrix_multiply_HLS 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb A_matrix_csr_sparsity_0.10.bin 
INFO: [HLS 200-10] Adding test bench file 'A_matrix_csr_sparsity_0.10.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb B_matrix_csc_sparsity_0.10.bin 
INFO: [HLS 200-10] Adding test bench file 'B_matrix_csc_sparsity_0.10.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb C_matrix_result_sparsity_0.10.bin 
INFO: [HLS 200-10] Adding test bench file 'C_matrix_result_sparsity_0.10.bin' to the project
INFO: [HLS 200-1510] Running: open_solution solution_OPT2_01 
INFO: [HLS 200-10] Opening solution '/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 698.012 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.23 seconds. CPU system time: 0.76 seconds. Elapsed time: 17.4 seconds; current allocated memory: 704.035 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,302 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,731 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,510 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 885 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 26,034 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,671 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,671 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,671 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,241 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,986 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,596 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,595 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,595 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,598 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,633 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_2' is marked as complete unroll implied by the pipeline pragma (top.cpp:127:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:84:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:31:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:102:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:67:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:48:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_14_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:14:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_2' (top.cpp:127:27) in function 'store_c' completely with a factor of 32 (top.cpp:119:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (top.cpp:84:26) in function 'load_ptr_B' completely with a factor of 16 (top.cpp:78:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (top.cpp:31:26) in function 'load_ptr_A' completely with a factor of 16 (top.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (top.cpp:102:27) in function 'load_Ridx_B' completely with a factor of 16 (top.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_1' (top.cpp:67:26) in function 'load_value_B' completely with a factor of 32 (top.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (top.cpp:48:26) in function 'load_Cidx_A' completely with a factor of 16 (top.cpp:42:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (top.cpp:14:26) in function 'load_value_A' completely with a factor of 32 (top.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'load_Cidx_A(int*, int*)' into 'sparse_matrix_multiply_HLS(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' (top.cpp:145:0)
INFO: [HLS 214-178] Inlining function 'load_Ridx_B(int*, int*)' into 'sparse_matrix_multiply_HLS(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' (top.cpp:145:0)
INFO: [HLS 214-248] Applying array_partition to 'va_buff': Cyclic partitioning with factor 128 on dimension 1. (top.cpp:158:9)
INFO: [HLS 214-248] Applying array_partition to 'vb_buff': Cyclic partitioning with factor 128 on dimension 1. (top.cpp:158:27)
INFO: [HLS 214-248] Applying array_partition to 'ca_buff': Cyclic partitioning with factor 128 on dimension 1. (top.cpp:159:9)
INFO: [HLS 214-248] Applying array_partition to 'rb_buff': Cyclic partitioning with factor 128 on dimension 1. (top.cpp:159:27)
INFO: [HLS 214-248] Applying array_partition to 'rp_a': Cyclic partitioning with factor 32 on dimension 1. (top.cpp:160:9)
INFO: [HLS 214-248] Applying array_partition to 'cp_b': Cyclic partitioning with factor 32 on dimension 1. (top.cpp:160:23)
INFO: [HLS 214-248] Applying array_partition to 'c_buff': Cyclic partitioning with factor 128 on dimension 2. (top.cpp:161:12)
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at top.cpp:161:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at top.cpp:161:29 
INFO: [HLS 214-376] automatically set the pipeline for Loop< LOOP_Main_02> at top.cpp:199:13 
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (top.cpp:161:31)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (top.cpp:161:31) in function 'sparse_matrix_multiply_HLS' completely with a factor of 64 (top.cpp:145:0)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 512 in loop 'LOOP_Value_A'(top.cpp:11:5) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:11:5)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 512 in loop 'LOOP_Value_B'(top.cpp:64:5) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:64:5)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 512 in loop 'LOOP_PTR_A'(top.cpp:28:5) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:28:5)
INFO: [HLS 214-115] Multiple burst reads of length 5 and bit width 512 in loop 'LOOP_PTR_B'(top.cpp:81:5) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:81:5)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 512 in loop 'LOOP_STORE_C'(top.cpp:122:2) has been inferred on bundle 'mem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:122:2)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 in loop 'LOOP_Column_A'(top.cpp:45:5) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:45:5)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 in loop 'LOOP_ROW_B'(top.cpp:99:5) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:99:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.37 seconds. CPU system time: 0.38 seconds. Elapsed time: 12.54 seconds; current allocated memory: 713.441 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 713.441 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 721.785 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 733.301 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.9 seconds; current allocated memory: 766.035 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOOP_STORE_C'(top.cpp:122:2) and 'VITIS_LOOP_123_1'(top.cpp:123:23) in function 'store_c' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_STORE_C' (top.cpp:122:2) in function 'store_c'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.92 seconds; current allocated memory: 946.621 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 949.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 950.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_value_A_Pipeline_LOOP_Value_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_Value_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_Value_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 954.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 954.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_value_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 954.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 954.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_Column_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_Column_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 958.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 958.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_value_B_Pipeline_LOOP_Value_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_Value_B'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_Value_B'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 961.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 961.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_value_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 961.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 961.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ROW_B'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_ROW_B'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 964.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 964.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_ptr_A_Pipeline_LOOP_PTR_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_PTR_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_PTR_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 966.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 966.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_ptr_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 966.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 966.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_ptr_B_Pipeline_LOOP_PTR_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_PTR_B'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_PTR_B'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 968.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 968.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_ptr_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 968.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 968.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Main_02' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln205) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_Main_02'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'LOOP_Main_02'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.65 seconds; current allocated memory: 993.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 993.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Outline_Loop_Main_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1005.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1005.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STORE_C_VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'LOOP_STORE_C_VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1005.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1005.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1005.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1005.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1005.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1005.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1006.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_value_A_Pipeline_LOOP_Value_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_value_A_Pipeline_LOOP_Value_A' pipeline 'LOOP_Value_A' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_A_Pipeline_LOOP_Value_A/m_axi_mem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_value_A_Pipeline_LOOP_Value_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1012.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_value_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_value_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1022.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A' pipeline 'LOOP_Column_A' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A/m_axi_mem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_value_B_Pipeline_LOOP_Value_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_value_B_Pipeline_LOOP_Value_B' pipeline 'LOOP_Value_B' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_value_B_Pipeline_LOOP_Value_B/m_axi_mem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_value_B_Pipeline_LOOP_Value_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_value_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_value_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B' pipeline 'LOOP_ROW_B' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B/m_axi_mem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_ptr_A_Pipeline_LOOP_PTR_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_ptr_A_Pipeline_LOOP_PTR_A' pipeline 'LOOP_PTR_A' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_A_Pipeline_LOOP_PTR_A/m_axi_mem1_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_ptr_A_Pipeline_LOOP_PTR_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_ptr_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_ptr_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_ptr_B_Pipeline_LOOP_PTR_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_ptr_B_Pipeline_LOOP_PTR_B' pipeline 'LOOP_PTR_B' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_ptr_B_Pipeline_LOOP_PTR_B/m_axi_mem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_ptr_B_Pipeline_LOOP_PTR_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_ptr_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_ptr_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Main_02' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Main_02' pipeline 'LOOP_Main_02' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_LOOP_Main_02'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Outline_Loop_Main_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Outline_Loop_Main_00'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Outline_Loop_Main_00_c_buff_127_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1' pipeline 'LOOP_STORE_C_VITIS_LOOP_123_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1/m_axi_mem3_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_c'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'values_A', 'column_indices_A', 'row_ptr_A', 'values_B', 'row_indices_B', 'col_ptr_B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_va_buff_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_ca_buff_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_rb_buff_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_rp_a_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.261 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:53; Allocated memory: 593.367 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling apatb_sparse_matrix_multiply_HLS.cpp
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_sparse_matrix_multiply_HLS_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
MSE: 0.00000002
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sparse_matrix_multiply_HLS_top glbl -Oenable_linking_all_libraries -prj sparse_matrix_multiply_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s sparse_matrix_multiply_HLS 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sparse_matrix_multiply_HLS_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/AESL_axi_master_mem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/AESL_axi_master_mem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/AESL_axi_master_mem3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_load_value_A_Pipeline_LOOP_Value_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_value_A_Pipeline_LOOP_Value_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_load_value_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_value_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_load_value_B_Pipeline_LOOP_Value_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_value_B_Pipeline_LOOP_Value_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_load_value_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_value_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_load_ptr_A_Pipeline_LOOP_PTR_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_ptr_A_Pipeline_LOOP_PTR_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_load_ptr_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_ptr_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_load_ptr_B_Pipeline_LOOP_PTR_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_ptr_B_Pipeline_LOOP_PTR_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_load_ptr_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_load_ptr_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_LOOP_Main_02.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_LOOP_Main_02
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Outline_Loop_Main_00.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Outline_Loop_Main_00
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_store_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_store_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_129_6_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_129_6_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_129_6_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_129_6_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_mul_16s_16s_27_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mul_16s_16s_27_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_33_4_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_33_4_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_129_6_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_129_6_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_va_buff_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_va_buff_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_va_buff_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_va_buff_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_ca_buff_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_ca_buff_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_ca_buff_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_ca_buff_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_rb_buff_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_rb_buff_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_rb_buff_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_rb_buff_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_rp_a_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_rp_a_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_rp_a_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_rp_a_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_fifo_w64_d5_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w64_d5_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w64_d5_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_fifo_w80_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w80_d64_A
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w80_d64_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_mem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_mem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_mem3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_257_7_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_257_7_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_257_7_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_257_7_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_65_5_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_65_5_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparsemux_257_7_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparsemux_257_7_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Outline_Loop_Main_00_c_buff_127_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Outline_Loop_Main_00_c_buff_127_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_va_bu...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_ca_bu...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_rb_bu...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_rp_a_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_flow_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_load_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_store...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_store...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_contr...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS
Compiling module xil_defaultlib.AESL_axi_master_mem1
Compiling module xil_defaultlib.AESL_axi_master_mem2
Compiling module xil_defaultlib.AESL_axi_master_mem3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sparse_matrix_multiply_HLS...
Compiling module work.glbl
Built simulation snapshot sparse_matrix_multiply_HLS

****** xsim v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 19:45:52 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/sparse_matrix_multiply_HLS/xsim_script.tcl
# xsim {sparse_matrix_multiply_HLS} -autoloadwcfg -tclbatch {sparse_matrix_multiply_HLS.tcl}
Time resolution is 1 ps
source sparse_matrix_multiply_HLS.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "75945000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 76005 ns : File "/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/sim/verilog/sparse_matrix_multiply_HLS.autotb.v" Line 753
## quit
INFO: xsimkernel Simulation Memory Usage: 504240 KB (Peak: 557008 KB), Simulation CPU Usage: 1720 ms
INFO: [Common 17-206] Exiting xsim at Thu Apr  3 19:46:04 2025...
INFO: [COSIM 212-316] Starting C post checking ...
MSE: 0.00000002
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:02:16; Allocated memory: 9.523 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 19:47:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/solution_OPT2_01_data.json outdir=/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/ip srcdir=/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/ip/misc
INFO: Copied 56 verilog file(s) to /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/ip/hdl/verilog
INFO: Copied 56 vhdl file(s) to /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1787.109 ; gain = 152.859 ; free physical = 229 ; free virtual = 8555
INFO: Import ports from HDL: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/ip/hdl/vhdl/sparse_matrix_multiply_HLS.vhd (sparse_matrix_multiply_HLS)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_mem1
INFO: Add axi4full interface m_axi_mem2
INFO: Add axi4full interface m_axi_mem3
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/ip/component.xml
INFO: Created IP archive /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/ip/xilinx_com_hls_sparse_matrix_multiply_HLS_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 19:47:39 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 19:47:51 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module sparse_matrix_multiply_HLS
## set language verilog
## set family zynquplus
## set device xczu3eg
## set package -sbva484
## set speed -1-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:sparse_matrix_multiply_HLS:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_1
# dict set report_options hls_solution solution_OPT2_01
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "sparse_matrix_multiply_HLS"
# dict set report_options funcmodules {sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_2 sparse_matrix_multiply_HLS_load_value_A_Pipeline_LOOP_Value_A sparse_matrix_multiply_HLS_load_value_A sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_LOOP_Column_A sparse_matrix_multiply_HLS_load_value_B_Pipeline_LOOP_Value_B sparse_matrix_multiply_HLS_load_value_B sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_LOOP_ROW_B sparse_matrix_multiply_HLS_load_ptr_A_Pipeline_LOOP_PTR_A sparse_matrix_multiply_HLS_load_ptr_A sparse_matrix_multiply_HLS_load_ptr_B_Pipeline_LOOP_PTR_B sparse_matrix_multiply_HLS_load_ptr_B sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_LOOP_Main_02 sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Outline_Loop_Main_00 sparse_matrix_multiply_HLS_store_c_Pipeline_LOOP_STORE_C_VITIS_LOOP_123_1 sparse_matrix_multiply_HLS_store_c}
# dict set report_options bindmodules {sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_sparsemux_257_7_16_1_1 sparse_matrix_multiply_HLS_sparsemux_257_7_32_1_1 sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27s_32_4_1 sparse_matrix_multiply_HLS_sparsemux_65_5_32_1_1 sparse_matrix_multiply_HLS_sparsemux_257_7_7_1_1 sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Outline_Loop_Main_00_c_buff_127_local_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_va_buff_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_ca_buff_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_rb_buff_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_rp_a_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_mem1_m_axi sparse_matrix_multiply_HLS_mem2_m_axi sparse_matrix_multiply_HLS_mem3_m_axi sparse_matrix_multiply_HLS_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1745.055 ; gain = 144.891 ; free physical = 325 ; free virtual = 8567
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : </nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_mem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem3' at <0x44A0_0000 [ 64K ]>.
Wrote  : </nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.117 ; gain = 88.043 ; free physical = 307 ; free virtual = 8473
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-04-03 19:48:19 EDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.
[Thu Apr  3 19:48:20 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Apr  3 19:48:20 2025] Launched synth_1...
Run output will be captured here: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.runs/synth_1/runme.log
[Thu Apr  3 19:48:20 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 19:52:42 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1745.020 ; gain = 145.891 ; free physical = 2397 ; free virtual = 7930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2013555
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.387 ; gain = 122.688 ; free physical = 1057 ; free virtual = 6735
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.runs/synth_1/.Xil/Vivado-2013357-ece-linlab14.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.runs/synth_1/.Xil/Vivado-2013357-ece-linlab14.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2905.355 ; gain = 203.656 ; free physical = 956 ; free virtual = 6637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2905.355 ; gain = 203.656 ; free physical = 956 ; free virtual = 6637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2905.355 ; gain = 203.656 ; free physical = 956 ; free virtual = 6637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2909.355 ; gain = 0.000 ; free physical = 956 ; free virtual = 6637
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/sparse_matrix_multiply_HLS.xdc]
Finished Parsing XDC File [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/sparse_matrix_multiply_HLS.xdc]
Parsing XDC File [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2955.398 ; gain = 0.000 ; free physical = 948 ; free virtual = 6629
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2955.398 ; gain = 0.000 ; free physical = 947 ; free virtual = 6628
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2955.398 ; gain = 253.699 ; free physical = 944 ; free virtual = 6625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2963.402 ; gain = 261.703 ; free physical = 944 ; free virtual = 6625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2963.402 ; gain = 261.703 ; free physical = 944 ; free virtual = 6625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2963.402 ; gain = 261.703 ; free physical = 943 ; free virtual = 6625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2963.402 ; gain = 261.703 ; free physical = 945 ; free virtual = 6627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3588.219 ; gain = 886.520 ; free physical = 398 ; free virtual = 6082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3589.219 ; gain = 887.520 ; free physical = 396 ; free virtual = 6080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3600.328 ; gain = 898.629 ; free physical = 386 ; free virtual = 6071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3760.141 ; gain = 1058.441 ; free physical = 246 ; free virtual = 5930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3760.141 ; gain = 1058.441 ; free physical = 246 ; free virtual = 5930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3760.141 ; gain = 1058.441 ; free physical = 245 ; free virtual = 5930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3760.141 ; gain = 1058.441 ; free physical = 245 ; free virtual = 5930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3760.141 ; gain = 1058.441 ; free physical = 245 ; free virtual = 5930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3760.141 ; gain = 1058.441 ; free physical = 245 ; free virtual = 5929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3760.141 ; gain = 1058.441 ; free physical = 245 ; free virtual = 5929
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3760.141 ; gain = 1008.398 ; free physical = 244 ; free virtual = 5929
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3760.141 ; gain = 1058.441 ; free physical = 244 ; free virtual = 5929
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3760.141 ; gain = 0.000 ; free physical = 409 ; free virtual = 6094
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3760.141 ; gain = 0.000 ; free physical = 409 ; free virtual = 6094
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d3140e45
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3760.141 ; gain = 1970.457 ; free physical = 409 ; free virtual = 6094
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2722.192; main = 2722.192; forked = 289.270
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4927.738; main = 3686.312; forked = 1553.258
INFO: [Common 17-1381] The checkpoint '/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 19:53:37 2025...
[Thu Apr  3 19:53:47 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:04:32 ; elapsed = 00:05:27 . Memory (MB): peak = 1991.258 ; gain = 0.000 ; free physical = 2809 ; free virtual = 8493
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-04-03 19:53:47 EDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2813.230 ; gain = 0.000 ; free physical = 1937 ; free virtual = 7627
INFO: [Netlist 29-17] Analyzing 8183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/sparse_matrix_multiply_HLS.xdc]
Finished Parsing XDC File [/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/sparse_matrix_multiply_HLS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3265.281 ; gain = 0.000 ; free physical = 1507 ; free virtual = 7208
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6279 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4224 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2048 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 5 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3265.281 ; gain = 1274.023 ; free physical = 1507 ; free virtual = 7208
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-04-03 19:54:13 EDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/sparse_matrix_multiply_HLS_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/sparse_matrix_multiply_HLS_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/sparse_matrix_multiply_HLS_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 4617.043 ; gain = 1346.762 ; free physical = 291 ; free virtual = 6125
INFO: HLS-REPORT: Running report: report_power -file ./report/sparse_matrix_multiply_HLS_power_synth.rpt -xpe ./sparse_matrix_multiply_HLS_power.xpe
Command: report_power -file ./report/sparse_matrix_multiply_HLS_power_synth.rpt -xpe ./sparse_matrix_multiply_HLS_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/sparse_matrix_multiply_HLS_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/sparse_matrix_multiply_HLS_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/sparse_matrix_multiply_HLS_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 3 seconds
 -I- average fanout metrics completed in 6 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -I- path budgeting metrics completed in 2 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xczu3eg-sbva484-1-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 50.69% | OK     |
#  | FD                                                        | 50%       | 17.73% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 76.13% | REVIEW |
#  | CARRY8                                                    | 25%       | 1.34%  | OK     |
#  | MUXF7                                                     | 15%       | 27.35% | REVIEW |
#  | LUT Combining                                             | 20%       | 30.44% | REVIEW |
#  | DSP                                                       | 80%       | 0.28%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 10.65% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 5.46%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 1323      | 934    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 5.22   | REVIEW |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/report/sparse_matrix_multiply_HLS_failfast_synth.rpt
 -I- Number of criteria to review: 4
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 17 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-04-03 19:54:58 EDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-04-03 19:54:58 EDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-04-03 19:54:58 EDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-04-03 19:54:59 EDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-04-03 19:54:59 EDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-04-03 19:54:59 EDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-04-03 19:54:59 EDT
HLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0
HLS EXTRACTION: synth area_current: 0 35767 25027 1 46 0 890 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 35767 AVAIL_FF 141120 FF 25027 AVAIL_DSP 360 DSP 1 AVAIL_BRAM 432 BRAM 46 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 890 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/report/verilog/sparse_matrix_multiply_HLS_export.rpt


Implementation tool: Xilinx Vivado v.2024.2.2
Project:             project_1
Solution:            solution_OPT2_01
Device target:       xczu3eg-sbva484-1-e
Report date:         Thu Apr 03 19:55:00 EDT 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          35767
FF:           25027
DSP:              1
BRAM:            46
URAM:             0
LATCH:            0
SRL:            890
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.436
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-04-03 19:55:00 EDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4844.250 ; gain = 0.000 ; free physical = 247 ; free virtual = 5881
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Thu Apr  3 19:55:04 2025] Launched impl_1...
Run output will be captured here: /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.runs/impl_1/runme.log
[Thu Apr  3 19:55:04 2025] Waiting for impl_1 to finish...
WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace

WARNING: /tools/software/xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Thu Apr  3 19:55:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2664.445 ; gain = 0.000 ; free physical = 247 ; free virtual = 4362
INFO: [Netlist 29-17] Analyzing 8183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2672.445 ; gain = 0.000 ; free physical = 259 ; free virtual = 4326
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3560.496 ; gain = 0.000 ; free physical = 231 ; free virtual = 3476
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6279 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4224 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2048 instances
  RAM64M => RAM64M (RAMD64E(x4)): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 5 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2.2 (64-bit) build 6060944
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 3560.496 ; gain = 1959.395 ; free physical = 231 ; free virtual = 3472
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3721.715 ; gain = 157.250 ; free physical = 274 ; free virtual = 3320

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1b9ebe9d3

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3721.715 ; gain = 0.000 ; free physical = 258 ; free virtual = 3310

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b9ebe9d3

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3975.699 ; gain = 0.000 ; free physical = 233 ; free virtual = 2970

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b9ebe9d3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3975.699 ; gain = 0.000 ; free physical = 236 ; free virtual = 2968
Phase 1 Initialization | Checksum: 1b9ebe9d3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3975.699 ; gain = 0.000 ; free physical = 236 ; free virtual = 2968

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b9ebe9d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3975.699 ; gain = 0.000 ; free physical = 258 ; free virtual = 2964

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b9ebe9d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3975.699 ; gain = 0.000 ; free physical = 247 ; free virtual = 2953
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b9ebe9d3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3975.699 ; gain = 0.000 ; free physical = 247 ; free virtual = 2953

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 148 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6770 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 16921c7d6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4031.727 ; gain = 56.027 ; free physical = 244 ; free virtual = 2951
Retarget | Checksum: 16921c7d6
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 171eaa42c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4031.727 ; gain = 56.027 ; free physical = 243 ; free virtual = 2951
Constant propagation | Checksum: 171eaa42c
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4031.727 ; gain = 0.000 ; free physical = 243 ; free virtual = 2951
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4031.727 ; gain = 0.000 ; free physical = 242 ; free virtual = 2951
Phase 5 Sweep | Checksum: 9966fad6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4031.727 ; gain = 56.027 ; free physical = 242 ; free virtual = 2950
Sweep | Checksum: 9966fad6
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 9966fad6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4063.742 ; gain = 88.043 ; free physical = 242 ; free virtual = 2950
BUFG optimization | Checksum: 9966fad6
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 9966fad6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4063.742 ; gain = 88.043 ; free physical = 242 ; free virtual = 2950
Shift Register Optimization | Checksum: 9966fad6
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 9966fad6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4063.742 ; gain = 88.043 ; free physical = 242 ; free virtual = 2950
Post Processing Netlist | Checksum: 9966fad6
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18d57d5a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4063.742 ; gain = 88.043 ; free physical = 242 ; free virtual = 2950

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4063.742 ; gain = 0.000 ; free physical = 242 ; free virtual = 2950
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18d57d5a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4063.742 ; gain = 88.043 ; free physical = 242 ; free virtual = 2950
Phase 9 Finalization | Checksum: 18d57d5a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4063.742 ; gain = 88.043 ; free physical = 242 ; free virtual = 2950
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18d57d5a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4063.742 ; gain = 88.043 ; free physical = 242 ; free virtual = 2950

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 48
Ending PowerOpt Patch Enables Task | Checksum: 102a7bb2f

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:01 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 249 ; free virtual = 2534
Ending Power Optimization Task | Checksum: 102a7bb2f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4477.102 ; gain = 413.359 ; free physical = 231 ; free virtual = 2523

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 201b38ad0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 239 ; free virtual = 2460
Ending Final Cleanup Task | Checksum: 201b38ad0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 246 ; free virtual = 2467

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 246 ; free virtual = 2467
Ending Netlist Obfuscation Task | Checksum: 201b38ad0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 245 ; free virtual = 2466
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 4477.102 ; gain = 916.605 ; free physical = 242 ; free virtual = 2463
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 262 ; free virtual = 2453
generate_parallel_reports: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 262 ; free virtual = 2453
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 230 ; free virtual = 2449
INFO: [Common 17-1381] The checkpoint '/nethome/xxue64/ECE8893/Lab3_upload/project_1/solution_OPT2_01/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 375 ; free virtual = 2445
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 370 ; free virtual = 2449
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10e05fbe7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 370 ; free virtual = 2449
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4477.102 ; gain = 0.000 ; free physical = 370 ; free virtual = 2450

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 90f2ede9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 4915.176 ; gain = 438.074 ; free physical = 260 ; free virtual = 1926

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15d872cf9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 4947.191 ; gain = 470.090 ; free physical = 267 ; free virtual = 1976

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15d872cf9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 4947.191 ; gain = 470.090 ; free physical = 266 ; free virtual = 1975
Phase 1 Placer Initialization | Checksum: 15d872cf9

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 4947.191 ; gain = 470.090 ; free physical = 265 ; free virtual = 1975

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 94468066

Time (s): cpu = 00:01:20 ; elapsed = 00:00:49 . Memory (MB): peak = 4947.191 ; gain = 470.090 ; free physical = 250 ; free virtual = 1970

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 94468066

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 4947.191 ; gain = 470.090 ; free physical = 238 ; free virtual = 1962

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 94468066

Time (s): cpu = 00:01:30 ; elapsed = 00:01:02 . Memory (MB): peak = 5234.176 ; gain = 757.074 ; free physical = 228 ; free virtual = 1601

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: acd18f34

Time (s): cpu = 00:01:34 ; elapsed = 00:01:04 . Memory (MB): peak = 5266.191 ; gain = 789.090 ; free physical = 272 ; free virtual = 1600

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: acd18f34

Time (s): cpu = 00:01:34 ; elapsed = 00:01:04 . Memory (MB): peak = 5266.191 ; gain = 789.090 ; free physical = 265 ; free virtual = 1600
Phase 2.1.1 Partition Driven Placement | Checksum: acd18f34

Time (s): cpu = 00:01:34 ; elapsed = 00:01:04 . Memory (MB): peak = 5266.191 ; gain = 789.090 ; free physical = 265 ; free virtual = 1600
Phase 2.1 Floorplanning | Checksum: c7b87a3f

Time (s): cpu = 00:01:34 ; elapsed = 00:01:04 . Memory (MB): peak = 5266.191 ; gain = 789.090 ; free physical = 264 ; free virtual = 1599

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c7b87a3f

Time (s): cpu = 00:01:34 ; elapsed = 00:01:04 . Memory (MB): peak = 5266.191 ; gain = 789.090 ; free physical = 264 ; free virtual = 1600

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c7b87a3f

Time (s): cpu = 00:01:35 ; elapsed = 00:01:04 . Memory (MB): peak = 5266.191 ; gain = 789.090 ; free physical = 264 ; free virtual = 1600

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 19db1611c

Time (s): cpu = 00:02:39 ; elapsed = 00:01:28 . Memory (MB): peak = 5357.191 ; gain = 880.090 ; free physical = 385 ; free virtual = 1712

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 23d37a745

Time (s): cpu = 00:02:43 ; elapsed = 00:01:29 . Memory (MB): peak = 5357.191 ; gain = 880.090 ; free physical = 384 ; free virtual = 1711

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2872 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1419 nets or LUTs. Breaked 0 LUT, combined 1419 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 75 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 18 nets.  Re-placed 189 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 189 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5357.191 ; gain = 0.000 ; free physical = 341 ; free virtual = 1710
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5357.191 ; gain = 0.000 ; free physical = 341 ; free virtual = 1710

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1419  |                  1419  |           0  |           1  |  00:00:02  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    18  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1419  |                  1437  |           0  |           5  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 180805d2f

Time (s): cpu = 00:02:54 ; elapsed = 00:01:37 . Memory (MB): peak = 5357.191 ; gain = 880.090 ; free physical = 340 ; free virtual = 1710
Phase 2.5 Global Place Phase2 | Checksum: 18b139454

Time (s): cpu = 00:03:07 ; elapsed = 00:01:43 . Memory (MB): peak = 5357.191 ; gain = 880.090 ; free physical = 232 ; free virtual = 1718
Phase 2 Global Placement | Checksum: 18b139454

Time (s): cpu = 00:03:07 ; elapsed = 00:01:43 . Memory (MB): peak = 5357.191 ; gain = 880.090 ; free physical = 231 ; free virtual = 1718

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e900bd61

Time (s): cpu = 00:03:22 ; elapsed = 00:01:48 . Memory (MB): peak = 5357.191 ; gain = 880.090 ; free physical = 269 ; free virtual = 1718

Phase 3.2 Commit Most Macros & LUTRAMs
