<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_tcc1.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_tcc1.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ins__tcc1_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_TCC1_INSTANCE_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_TCC1_INSTANCE_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========== Register definition for TCC1 peripheral ========== */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define REG_TCC1_CTRLA             (0x42002400U) </span>
<a name="l00050"></a>00050 <span class="preprocessor">#define REG_TCC1_CTRLBCLR          (0x42002404U) </span>
<a name="l00051"></a>00051 <span class="preprocessor">#define REG_TCC1_CTRLBSET          (0x42002405U) </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define REG_TCC1_SYNCBUSY          (0x42002408U) </span>
<a name="l00053"></a>00053 <span class="preprocessor">#define REG_TCC1_FCTRLA            (0x4200240CU) </span>
<a name="l00054"></a>00054 <span class="preprocessor">#define REG_TCC1_FCTRLB            (0x42002410U) </span>
<a name="l00055"></a>00055 <span class="preprocessor">#define REG_TCC1_DRVCTRL           (0x42002418U) </span>
<a name="l00056"></a>00056 <span class="preprocessor">#define REG_TCC1_DBGCTRL           (0x4200241EU) </span>
<a name="l00057"></a>00057 <span class="preprocessor">#define REG_TCC1_EVCTRL            (0x42002420U) </span>
<a name="l00058"></a>00058 <span class="preprocessor">#define REG_TCC1_INTENCLR          (0x42002424U) </span>
<a name="l00059"></a>00059 <span class="preprocessor">#define REG_TCC1_INTENSET          (0x42002428U) </span>
<a name="l00060"></a>00060 <span class="preprocessor">#define REG_TCC1_INTFLAG           (0x4200242CU) </span>
<a name="l00061"></a>00061 <span class="preprocessor">#define REG_TCC1_STATUS            (0x42002430U) </span>
<a name="l00062"></a>00062 <span class="preprocessor">#define REG_TCC1_COUNT             (0x42002434U) </span>
<a name="l00063"></a>00063 <span class="preprocessor">#define REG_TCC1_PATT              (0x42002438U) </span>
<a name="l00064"></a>00064 <span class="preprocessor">#define REG_TCC1_WAVE              (0x4200243CU) </span>
<a name="l00065"></a>00065 <span class="preprocessor">#define REG_TCC1_PER               (0x42002440U) </span>
<a name="l00066"></a>00066 <span class="preprocessor">#define REG_TCC1_CC0               (0x42002444U) </span>
<a name="l00067"></a>00067 <span class="preprocessor">#define REG_TCC1_CC1               (0x42002448U) </span>
<a name="l00068"></a>00068 <span class="preprocessor">#define REG_TCC1_PATTB             (0x42002464U) </span>
<a name="l00069"></a>00069 <span class="preprocessor">#define REG_TCC1_WAVEB             (0x42002468U) </span>
<a name="l00070"></a>00070 <span class="preprocessor">#define REG_TCC1_PERB              (0x4200246CU) </span>
<a name="l00071"></a>00071 <span class="preprocessor">#define REG_TCC1_CCB0              (0x42002470U) </span>
<a name="l00072"></a>00072 <span class="preprocessor">#define REG_TCC1_CCB1              (0x42002474U) </span>
<a name="l00073"></a>00073 <span class="preprocessor">#else</span>
<a name="l00074"></a><a class="code" href="ins__tcc1_8h.html#ae5cd7851f51bed0c0120fa8eb3f705de">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_TCC1_CTRLA             (*(RwReg  *)0x42002400U) </span>
<a name="l00075"></a><a class="code" href="ins__tcc1_8h.html#a963334a0bf0172f4af2c7ea2be63fd9b">00075</a> <span class="preprocessor">#define REG_TCC1_CTRLBCLR          (*(RwReg8 *)0x42002404U) </span>
<a name="l00076"></a><a class="code" href="ins__tcc1_8h.html#a2ccc9b17368b82bec29bd91e859b4669">00076</a> <span class="preprocessor">#define REG_TCC1_CTRLBSET          (*(RwReg8 *)0x42002405U) </span>
<a name="l00077"></a><a class="code" href="ins__tcc1_8h.html#a06e728439e8d707ef68a5837936f00b1">00077</a> <span class="preprocessor">#define REG_TCC1_SYNCBUSY          (*(RoReg  *)0x42002408U) </span>
<a name="l00078"></a><a class="code" href="ins__tcc1_8h.html#a23cb6fe2cfec2c5e6489b62a326d84e5">00078</a> <span class="preprocessor">#define REG_TCC1_FCTRLA            (*(RwReg  *)0x4200240CU) </span>
<a name="l00079"></a><a class="code" href="ins__tcc1_8h.html#a7ee7fd9855dcc2f260a055161ed9b1b6">00079</a> <span class="preprocessor">#define REG_TCC1_FCTRLB            (*(RwReg  *)0x42002410U) </span>
<a name="l00080"></a><a class="code" href="ins__tcc1_8h.html#ab17fec223c549a0f605db732798a68c5">00080</a> <span class="preprocessor">#define REG_TCC1_DRVCTRL           (*(RwReg  *)0x42002418U) </span>
<a name="l00081"></a><a class="code" href="ins__tcc1_8h.html#a6e6b584653cc910b9c289c1eda03bbe3">00081</a> <span class="preprocessor">#define REG_TCC1_DBGCTRL           (*(RwReg8 *)0x4200241EU) </span>
<a name="l00082"></a><a class="code" href="ins__tcc1_8h.html#af0b1f8e9ff3efe003808eb2d8408965e">00082</a> <span class="preprocessor">#define REG_TCC1_EVCTRL            (*(RwReg  *)0x42002420U) </span>
<a name="l00083"></a><a class="code" href="ins__tcc1_8h.html#ac0cb1252cf859d4aa67d6004212ac495">00083</a> <span class="preprocessor">#define REG_TCC1_INTENCLR          (*(RwReg  *)0x42002424U) </span>
<a name="l00084"></a><a class="code" href="ins__tcc1_8h.html#af07b2355341e617601807231394b5470">00084</a> <span class="preprocessor">#define REG_TCC1_INTENSET          (*(RwReg  *)0x42002428U) </span>
<a name="l00085"></a><a class="code" href="ins__tcc1_8h.html#ab4cc78645dd2570eba921057e1869467">00085</a> <span class="preprocessor">#define REG_TCC1_INTFLAG           (*(RwReg  *)0x4200242CU) </span>
<a name="l00086"></a><a class="code" href="ins__tcc1_8h.html#a4c77e42df68ed5322240d48e0fb13046">00086</a> <span class="preprocessor">#define REG_TCC1_STATUS            (*(RwReg  *)0x42002430U) </span>
<a name="l00087"></a><a class="code" href="ins__tcc1_8h.html#a4c9fa592136ece3acfbe6a1152bca25f">00087</a> <span class="preprocessor">#define REG_TCC1_COUNT             (*(RwReg  *)0x42002434U) </span>
<a name="l00088"></a><a class="code" href="ins__tcc1_8h.html#a547e919ab428cff5269cf6ceb5820afa">00088</a> <span class="preprocessor">#define REG_TCC1_PATT              (*(RwReg16*)0x42002438U) </span>
<a name="l00089"></a><a class="code" href="ins__tcc1_8h.html#ab8c27a81ebc3115d0c7de44d0e6a01ab">00089</a> <span class="preprocessor">#define REG_TCC1_WAVE              (*(RwReg  *)0x4200243CU) </span>
<a name="l00090"></a><a class="code" href="ins__tcc1_8h.html#a0e578ce9efac12016f937e00e2b1b94b">00090</a> <span class="preprocessor">#define REG_TCC1_PER               (*(RwReg  *)0x42002440U) </span>
<a name="l00091"></a><a class="code" href="ins__tcc1_8h.html#a21dc13ef126e1b5986e369244fe315d3">00091</a> <span class="preprocessor">#define REG_TCC1_CC0               (*(RwReg  *)0x42002444U) </span>
<a name="l00092"></a><a class="code" href="ins__tcc1_8h.html#ab4efa5c221d02499fa1b4f9b3115b525">00092</a> <span class="preprocessor">#define REG_TCC1_CC1               (*(RwReg  *)0x42002448U) </span>
<a name="l00093"></a><a class="code" href="ins__tcc1_8h.html#a3cc293ac51794c33a1a86c425b1b7008">00093</a> <span class="preprocessor">#define REG_TCC1_PATTB             (*(RwReg16*)0x42002464U) </span>
<a name="l00094"></a><a class="code" href="ins__tcc1_8h.html#adc23043cea425e61c427ab728f665f1b">00094</a> <span class="preprocessor">#define REG_TCC1_WAVEB             (*(RwReg  *)0x42002468U) </span>
<a name="l00095"></a><a class="code" href="ins__tcc1_8h.html#a5816202c076533dbf51cc629d5f2bc94">00095</a> <span class="preprocessor">#define REG_TCC1_PERB              (*(RwReg  *)0x4200246CU) </span>
<a name="l00096"></a><a class="code" href="ins__tcc1_8h.html#a2b2545ff04eda93815397ebcad7527e2">00096</a> <span class="preprocessor">#define REG_TCC1_CCB0              (*(RwReg  *)0x42002470U) </span>
<a name="l00097"></a><a class="code" href="ins__tcc1_8h.html#a3a170db0d9741a02b4d8c2eb76941306">00097</a> <span class="preprocessor">#define REG_TCC1_CCB1              (*(RwReg  *)0x42002474U) </span>
<a name="l00098"></a>00098 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00099"></a>00099 
<a name="l00100"></a>00100 <span class="comment">/* ========== Instance parameters for TCC1 peripheral ========== */</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define TCC1_CC_NUM                 2        // Number of Compare/Capture units</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_DITHERING              1        // Dithering feature implemented</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_DMAC_ID_MC_0           19</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_DMAC_ID_MC_1           20</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_DMAC_ID_MC_LSB         19</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_DMAC_ID_MC_MSB         20</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_DMAC_ID_MC_SIZE        2</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_DMAC_ID_OVF            18       // DMA overflow/underflow/retrigger trigger</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_DTI                    0        // Dead-Time-Insertion feature implemented</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_EXT                    24       // Coding of implemented extended features</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_GCLK_ID                26       // Index of Generic Clock</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_OTMX                   0        // Output Matrix feature implemented</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_OW_NUM                 4        // Number of Output Waveforms</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_PG                     1        // Pattern Generation feature implemented</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_SIZE                   24</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_SWAP                   0        // DTI outputs swap feature implemented</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define TCC1_TYPE                   0        // TCC type 0 : NA, 1 : Master, 2 : Slave</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a>00119 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_TCC1_INSTANCE_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:06 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
