# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../midterm.vhd" \
"../../../../../midterm_tb.vhd" \

# Do not sort compile order
nosort
