// Seed: 2926474872
`define pp_5 0
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    input id_3,
    input id_4
);
  assign id_2 = "" + id_1;
  assign id_2 = id_0;
  always @(posedge id_0 or 1) #1 id_2 = id_0 == 1;
  always #1 begin
    id_2 <= id_1;
    id_2 <= id_3;
  end
  assign id_2 = 1;
endmodule
