

================================================================
== Vivado HLS Report for 'visualSaliency'
================================================================
* Date:           Thu Jul 20 20:14:06 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        wavelet-transform
* Solution:       wavelet-transform
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.18|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3447825|  4135953|  3447826|  4135954|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+---------+---------+---------+
        |                                                |                                      |      Latency      |      Interval     | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |   min   |   max   |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+---------+---------+---------+
        |grp_visualSaliency_512_512_fwt_512_512_s_fu_64  |visualSaliency_512_512_fwt_512_512_s  |  2625540|  3149828|  2625540|  3149828|   none  |
        |grp_visualSaliency_512_512_fwt_256_256_s_fu_78  |visualSaliency_512_512_fwt_256_256_s  |   657412|   788484|   657412|   788484|   none  |
        |grp_visualSaliency_512_512_fwt_128_128_s_fu_87  |visualSaliency_512_512_fwt_128_128_s  |   164868|   197636|   164868|   197636|   none  |
        +------------------------------------------------+--------------------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       84|      -|    1216|   2378|
|Memory           |      168|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     35|
|Register         |        -|      -|       9|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      252|      0|    1225|   2413|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       90|      0|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |grp_visualSaliency_512_512_fwt_128_128_s_fu_87  |visualSaliency_512_512_fwt_128_128_s  |        4|      0|  366|  722|
    |grp_visualSaliency_512_512_fwt_256_256_s_fu_78  |visualSaliency_512_512_fwt_256_256_s  |       16|      0|  403|  794|
    |grp_visualSaliency_512_512_fwt_512_512_s_fu_64  |visualSaliency_512_512_fwt_512_512_s  |       64|      0|  447|  862|
    +------------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                           |                                      |       84|      0| 1216| 2378|
    +------------------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+--------------------+---------+---+----+-------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+---+----+-------+-----+------+-------------+
    |lh1_U  |visualSaliency_lh1  |       32|  0|   0|  65536|    8|     1|       524288|
    |hl1_U  |visualSaliency_lh1  |       32|  0|   0|  65536|    8|     1|       524288|
    |hh1_U  |visualSaliency_lh1  |       32|  0|   0|  65536|    8|     1|       524288|
    |lh2_U  |visualSaliency_lh2  |        8|  0|   0|  16384|    8|     1|       131072|
    |hl2_U  |visualSaliency_lh2  |        8|  0|   0|  16384|    8|     1|       131072|
    |hh2_U  |visualSaliency_lh2  |        8|  0|   0|  16384|    8|     1|       131072|
    |ll1_U  |visualSaliency_ll1  |       32|  0|   0|  65536|    8|     1|       524288|
    |ll2_U  |visualSaliency_ll2  |        8|  0|   0|  16384|    8|     1|       131072|
    |ll3_U  |visualSaliency_ll3  |        2|  0|   0|   4096|    8|     1|        32768|
    |lh3_U  |visualSaliency_ll3  |        2|  0|   0|   4096|    8|     1|        32768|
    |hl3_U  |visualSaliency_ll3  |        2|  0|   0|   4096|    8|     1|        32768|
    |hh3_U  |visualSaliency_ll3  |        2|  0|   0|   4096|    8|     1|        32768|
    +-------+--------------------+---------+---+----+-------+-----+------+-------------+
    |Total  |                    |      168|  0|   0| 344064|   96|    12|      2752512|
    +-------+--------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |   1|          7|    1|          7|
    |ll1_address0  |  16|          3|   16|         48|
    |ll1_ce0       |   1|          3|    1|          3|
    |ll1_ce1       |   1|          2|    1|          2|
    |ll2_address0  |  14|          3|   14|         42|
    |ll2_ce0       |   1|          3|    1|          3|
    |ll2_ce1       |   1|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  35|         23|   35|        107|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                       |  6|   0|    6|          0|
    |ap_reg_grp_visualSaliency_512_512_fwt_128_128_s_fu_87_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_fwt_256_256_s_fu_78_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_visualSaliency_512_512_fwt_512_512_s_fu_64_ap_start  |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           |  9|   0|    9|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|ap_done           | out |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | visualSaliency<512, 512> | return value |
|image_r_address0  | out |   18|  ap_memory |          image_r         |     array    |
|image_r_ce0       | out |    1|  ap_memory |          image_r         |     array    |
|image_r_q0        |  in |    8|  ap_memory |          image_r         |     array    |
|image_r_address1  | out |   18|  ap_memory |          image_r         |     array    |
|image_r_ce1       | out |    1|  ap_memory |          image_r         |     array    |
|image_r_q1        |  in |    8|  ap_memory |          image_r         |     array    |
+------------------+-----+-----+------------+--------------------------+--------------+

