INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drobi/Desktop/fs/Lab1/Part2/Lab1/Lab1.srcs/sources_1/new/majorcontroller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majorcontroller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/drobi/Desktop/fs/Lab1/Part2/Lab1/Lab1.srcs/sim_1/new/majorcontroller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majorcontroller_tb
