{
    "spec": "Module name: Computer_System_mm_interconnect_0. Module specification: This module serves as an interconnect component for a computer system, managing communication between various parts including an ARM A9 processor, audio subsystem, and AV configuration interface. It handles address translation, data routing, and protocol conversion between different bus interfaces such as AXI and Avalon. The module has input ports for AXI master signals from the ARM A9 processor, system clock, reset signals, and Avalon master signals from the audio bus master. Output ports include AXI master signals back to the ARM A9 processor, signals for the audio subsystem slave interface, AV configuration slave interface, and response signals for the audio bus master. Internal signals are used for various purposes including protocol translation, response multiplexing, agent communication, data buffering, and routing management. The module is structured with several sub-blocks including AXI and Avalon",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nModule name: Computer_System_mm_interconnect_0\n\nExplanation: This module appears to be an interconnect component for a computer system, likely part of a System-on-Chip (SoC) design. It manages communication between different parts of the system, including an ARM A9 processor, audio subsystem, and AV configuration interface. The module handles address translation, data routing, and protocol conversion between various bus interfaces (such as AXI and Avalon). It includes components for command and response multiplexing, demultiplexing, and burst adaptation, suggesting it's responsible for efficiently managing data transfers between different system components with potentially different bus protocols and data widths."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nBased on the given Verilog code, here are the input and output ports of the Computer_System_mm_interconnect_0 module:\n\nInput ports:\n- ARM_A9_HPS_h2f_lw_axi_master_* (multiple signals)\n- System_PLL_sys_clk_clk\n- ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset\n- Audio_Subsystem_sys_reset_reset_bridge_in_reset_reset\n- Bus_master_audio_reset_reset_bridge_in_reset_reset\n- Bus_master_audio_avalon_master_*\n\nExplanation: These input ports include AXI master signals from the ARM A9 processor, system clock, reset signals, and Avalon master signals from the audio bus master. They provide control, data, and timing information to the interconnect.\n\nOutput ports:\n- ARM_A9_HPS_h2f_lw_axi_master_* (multiple signals)\n- Audio_Subsystem_audio_slave_*\n- AV_Config_avalon_av_config_slave_*\n- Bus_master_audio_avalon_master_waitrequest\n- Bus_master_audio_avalon_master_readdata\n\nExplanation: These output ports include AXI master signals back to the ARM A9 processor, signals for the audio subsystem slave interface, AV configuration slave interface, and response signals for the audio bus master. They provide data, control, and status information from the interconnect to various components in the system."
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nInternal signals:\n- bus_master_audio_avalon_master_translator_avalon_universal_master_0_*\n- rsp_mux_002_src_*\n- audio_subsystem_audio_slave_agent_m0_*\n- audio_subsystem_audio_slave_agent_rf_source_*\n- audio_subsystem_audio_slave_agent_rsp_fifo_out_*\n- audio_subsystem_audio_slave_agent_rdata_fifo_src_*\n- av_config_avalon_av_config_slave_agent_m0_*\n- av_config_avalon_av_config_slave_agent_rf_source_*\n- av_config_avalon_av_config_slave_agent_rsp_fifo_out_*\n- av_config_avalon_av_config_slave_agent_rdata_fifo_src_*\n- arm_a9_hps_h2f_lw_axi_master_agent_write_cp_*\n- arm_a9_hps_h2f_lw_axi_master_agent_read_cp_*\n- bus_master_audio_avalon_master_agent_cp_*\n- router_*_src_*\n- cmd_mux_src_*\n- cmd_demux_src*\n- rsp_demux_src*\n- rsp_mux_*_src_*\n\nExplanation: These internal signals are used for various purposes within the interconnect module:\n1. Translator signals convert between different bus protocols.\n2. Response multiplexer signals manage data flow from slaves to masters.\n3. Agent signals handle communication for specific components (e.g., audio subsystem, AV config).\n4. FIFO signals manage data buffering and flow control.\n5. AXI master agent signals handle communication with the ARM processor.\n6. Router, multiplexer, and demultiplexer signals manage data routing within the interconnect.\n7. Command and response signals handle requests and replies between masters and slaves.\n\nThese signals collectively manage data flow, protocol conversion, and routing within the interconnect, enabling communication between different system components with varying interfaces and protocols."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\n\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule Computer_System_mm_interconnect_0 (\n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_awid,                                        \n\t\tinput  wire [20:0] ARM_A9_HPS_h2f_lw_axi_master_awaddr,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_awlen,                                       \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_awsize,                                      \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_awburst,                                     \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_awlock,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_awcache,                                     \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_awprot,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_awvalid,                                     \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_awready,                                     \n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_wid,                                         \n\t\tinput  wire [31:0] ARM_A9_HPS_h2f_lw_axi_master_wdata,                                       \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_wstrb,                                       \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_wlast,                                       \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_wvalid,                                      \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_wready,                                      \n\t\toutput wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_bid,                                         \n\t\toutput wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_bresp,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_bvalid,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_bready,                                      \n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_arid,                                        \n\t\tinput  wire [20:0] ARM_A9_HPS_h2f_lw_axi_master_araddr,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_arlen,                                       \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_arsize,                                      \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_arburst,                                     \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_arlock,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_arcache,                                     \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_arprot,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_arvalid,                                     \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_arready,                                     \n\t\toutput wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_rid,                                         \n\t\toutput wire [31:0] ARM_A9_HPS_h2f_lw_axi_master_rdata,                                       \n\t\toutput wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_rresp,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_rlast,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_rvalid,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_rready,                                      \n\t\tinput  wire        System_PLL_sys_clk_clk,                                                   \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, \n\t\tinput  wire        Audio_Subsystem_sys_reset_reset_bridge_in_reset_reset,                    \n\t\tinput  wire        Bus_master_audio_reset_reset_bridge_in_reset_reset,                       \n\t\tinput  wire [15:0] Bus_master_audio_avalon_master_address,                                   \n\t\toutput wire        Bus_master_audio_avalon_master_waitrequest,                               \n\t\tinput  wire [3:0]  Bus_master_audio_avalon_master_byteenable,                                \n\t\tinput  wire        Bus_master_audio_avalon_master_read,                                      \n\t\toutput wire [31:0] Bus_master_audio_avalon_master_readdata,                                  \n\t\tinput  wire        Bus_master_audio_avalon_master_write,                                     \n\t\tinput  wire [31:0] Bus_master_audio_avalon_master_writedata,                                 \n\t\toutput wire [1:0]  Audio_Subsystem_audio_slave_address,                                      \n\t\toutput wire        Audio_Subsystem_audio_slave_write,                                        \n\t\toutput wire        Audio_Subsystem_audio_slave_read,                                         \n\t\tinput  wire [31:0] Audio_Subsystem_audio_slave_readdata,                                     \n\t\toutput wire [31:0] Audio_Subsystem_audio_slave_writedata,                                    \n\t\toutput wire        Audio_Subsystem_audio_slave_chipselect,                                   \n\t\toutput wire [1:0]  AV_Config_avalon_av_config_slave_address,                                 \n\t\toutput wire        AV_Config_avalon_av_config_slave_write,                                   \n\t\toutput wire        AV_Config_avalon_av_config_slave_read,                                    \n\t\tinput  wire [31:0] AV_Config_avalon_av_config_slave_readdata,                                \n\t\toutput wire [31:0] AV_Config_avalon_av_config_slave_writedata,                               \n\t\toutput wire [3:0]  AV_Config_avalon_av_config_slave_byteenable,                              \n\t\tinput  wire        AV_Config_avalon_av_config_slave_waitrequest                              \n\t);\n\n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_waitrequest;   \n\twire   [31:0] bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdata;      \n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_debugaccess;   \n\twire   [20:0] bus_master_audio_avalon_master_translator_avalon_universal_master_0_address;       \n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_read;          \n\twire    [3:0] bus_master_audio_avalon_master_translator_avalon_universal_master_0_byteenable;    \n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdatavalid; \n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_lock;          \n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_write;         \n\twire   [31:0] bus_master_audio_avalon_master_translator_avalon_universal_master_0_writedata;     \n\twire    [2:0] bus_master_audio_avalon_master_translator_avalon_universal_master_0_burstcount;    \n\twire          rsp_mux_002_src_valid;                                                             \n\twire  [111:0] rsp_mux_002_src_data;                                                              \n\twire          rsp_mux_002_src_ready;                                                             \n\twire    [2:0] rsp_mux_002_src_channel;                                                           \n\twire          rsp_mux_002_src_startofpacket;                                                     \n\twire          rsp_mux_002_src_endofpacket;                                                       \n\twire   [31:0] audio_subsystem_audio_slave_agent_m0_readdata;                                     \n\twire          audio_subsystem_audio_slave_agent_m0_waitrequest;                                  \n\twire          audio_subsystem_audio_slave_agent_m0_debugaccess;                                  \n\twire   [20:0] audio_subsystem_audio_slave_agent_m0_address;                                      \n\twire    [3:0] audio_subsystem_audio_slave_agent_m0_byteenable;                                   \n\twire          audio_subsystem_audio_slave_agent_m0_read;                                         \n\twire          audio_subsystem_audio_slave_agent_m0_readdatavalid;                                \n\twire          audio_subsystem_audio_slave_agent_m0_lock;                                         \n\twire   [31:0] audio_subsystem_audio_slave_agent_m0_writedata;                                    \n\twire          audio_subsystem_audio_slave_agent_m0_write;                                        \n\twire    [2:0] audio_subsystem_audio_slave_agent_m0_burstcount;                                   \n\twire          audio_subsystem_audio_slave_agent_rf_source_valid;                                 \n\twire  [112:0] audio_subsystem_audio_slave_agent_rf_source_data;                                  \n\twire          audio_subsystem_audio_slave_agent_rf_source_ready;                                 \n\twire          audio_subsystem_audio_slave_agent_rf_source_startofpacket;                         \n\twire          audio_subsystem_audio_slave_agent_rf_source_endofpacket;                           \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_valid;                              \n\twire  [112:0] audio_subsystem_audio_slave_agent_rsp_fifo_out_data;                               \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_ready;                              \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket;                      \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket;                        \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_src_valid;                            \n\twire   [33:0] audio_subsystem_audio_slave_agent_rdata_fifo_src_data;                             \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_src_ready;                            \n\twire   [31:0] av_config_avalon_av_config_slave_agent_m0_readdata;                                \n\twire          av_config_avalon_av_config_slave_agent_m0_waitrequest;                             \n\twire          av_config_avalon_av_config_slave_agent_m0_debugaccess;                             \n\twire   [20:0] av_config_avalon_av_config_slave_agent_m0_address;                                 \n\twire    [3:0] av_config_avalon_av_config_slave_agent_m0_byteenable;                              \n\twire          av_config_avalon_av_config_slave_agent_m0_read;                                    \n\twire          av_config_avalon_av_config_slave_agent_m0_readdatavalid;                           \n\twire          av_config_avalon_av_config_slave_agent_m0_lock;                                    \n\twire   [31:0] av_config_avalon_av_config_slave_agent_m0_writedata;                               \n\twire          av_config_avalon_av_config_slave_agent_m0_write;                                   \n\twire    [2:0] av_config_avalon_av_config_slave_agent_m0_burstcount;                              \n\twire          av_config_avalon_av_config_slave_agent_rf_source_valid;                            \n\twire  [112:0] av_config_avalon_av_config_slave_agent_rf_source_data;                             \n\twire          av_config_avalon_av_config_slave_agent_rf_source_ready;                            \n\twire          av_config_avalon_av_config_slave_agent_rf_source_startofpacket;                    \n\twire          av_config_avalon_av_config_slave_agent_rf_source_endofpacket;                      \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid;                         \n\twire  [112:0] av_config_avalon_av_config_slave_agent_rsp_fifo_out_data;                          \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready;                         \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket;                 \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket;                   \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid;                       \n\twire   [33:0] av_config_avalon_av_config_slave_agent_rdata_fifo_src_data;                        \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready;                       \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid;                                 \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data;                                  \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready;                                 \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket;                         \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid;                                  \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data;                                   \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready;                                  \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket;                          \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket;                            \n\twire          bus_master_audio_avalon_master_agent_cp_valid;                                     \n\twire  [111:0] bus_master_audio_avalon_master_agent_cp_data;                                      \n\twire          bus_master_audio_avalon_master_agent_cp_ready;                                     \n\twire          bus_master_audio_avalon_master_agent_cp_startofpacket;                             \n\twire          bus_master_audio_avalon_master_agent_cp_endofpacket;                               \n\twire          router_002_src_valid;                                                              \n\twire  [111:0] router_002_src_data;                                                               \n\twire          router_002_src_ready;                                                              \n\twire    [2:0] router_002_src_channel;                                                            \n\twire          router_002_src_startofpacket;                                                      \n\twire          router_002_src_endofpacket;                                                        \n\twire          audio_subsystem_audio_slave_agent_rp_valid;                                        \n\twire  [111:0] audio_subsystem_audio_slave_agent_rp_data;                                         \n\twire          audio_subsystem_audio_slave_agent_rp_ready;                                        \n\twire          audio_subsystem_audio_slave_agent_rp_startofpacket;                                \n\twire          audio_subsystem_audio_slave_agent_rp_endofpacket;                                  \n\twire          router_003_src_valid;                                                              \n\twire  [111:0] router_003_src_data;                                                               \n\twire          router_003_src_ready;                                                              \n\twire    [2:0] router_003_src_channel;                                                            \n\twire          router_003_src_startofpacket;                                                      \n\twire          router_003_src_endofpacket;                                                        \n\twire          av_config_avalon_av_config_slave_agent_rp_valid;                                   \n\twire  [111:0] av_config_avalon_av_config_slave_agent_rp_data;                                    \n\twire          av_config_avalon_av_config_slave_agent_rp_ready;                                   \n\twire          av_config_avalon_av_config_slave_agent_rp_startofpacket;                           \n\twire          av_config_avalon_av_config_slave_agent_rp_endofpacket;                             \n\twire          router_004_src_valid;                                                              \n\twire  [111:0] router_004_src_data;                                                               \n\twire          router_004_src_ready;                                                              \n\twire    [2:0] router_004_src_channel;                                                            \n\twire          router_004_src_startofpacket;                                                      \n\twire          router_004_src_endofpacket;                                                        \n\twire          router_src_valid;                                                                  \n\twire  [111:0] router_src_data;                                                                   \n\twire          router_src_ready;                                                                  \n\twire    [2:0] router_src_channel;                                                                \n\twire          router_src_startofpacket;                                                          \n\twire          router_src_endofpacket;                                                            \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data;                              \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready;                             \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket;                       \n\twire          rsp_mux_src_valid;                                                                 \n\twire  [111:0] rsp_mux_src_data;                                                                  \n\twire          rsp_mux_src_ready;                                                                 \n\twire    [2:0] rsp_mux_src_channel;                                                               \n\twire          rsp_mux_src_startofpacket;                                                         \n\twire          rsp_mux_src_endofpacket;                                                           \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid;                             \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data;                              \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready;                             \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket;                       \n\twire          router_001_src_valid;                                                              \n\twire  [111:0] router_001_src_data;                                                               \n\twire          router_001_src_ready;                                                              \n\twire    [2:0] router_001_src_channel;                                                            \n\twire          router_001_src_startofpacket;                                                      \n\twire          router_001_src_endofpacket;                                                        \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data;                              \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready;                             \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket;                       \n\twire          rsp_mux_001_src_valid;                                                             \n\twire  [111:0] rsp_mux_001_src_data;                                                              \n\twire          rsp_mux_001_src_ready;                                                             \n\twire    [2:0] rsp_mux_001_src_channel;                                                           \n\twire          rsp_mux_001_src_startofpacket;                                                     \n\twire          rsp_mux_001_src_endofpacket;                                                       \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid;                             \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data;                              \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready;                             \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket;                       \n\twire          cmd_mux_src_valid;                                                                 \n\twire  [111:0] cmd_mux_src_data;                                                                  \n\twire          cmd_mux_src_ready;                                                                 \n\twire    [2:0] cmd_mux_src_channel;                                                               \n\twire          cmd_mux_src_startofpacket;                                                         \n\twire          cmd_mux_src_endofpacket;                                                           \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_valid;                           \n\twire  [111:0] audio_subsystem_audio_slave_burst_adapter_source0_data;                            \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_ready;                           \n\twire    [2:0] audio_subsystem_audio_slave_burst_adapter_source0_channel;                         \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_startofpacket;                   \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_endofpacket;                     \n\twire          cmd_mux_001_src_valid;                                                             \n\twire  [111:0] cmd_mux_001_src_data;                                                              \n\twire          cmd_mux_001_src_ready;                                                             \n\twire    [2:0] cmd_mux_001_src_channel;                                                           \n\twire          cmd_mux_001_src_startofpacket;                                                     \n\twire          cmd_mux_001_src_endofpacket;                                                       \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_valid;                      \n\twire  [111:0] av_config_avalon_av_config_slave_burst_adapter_source0_data;                       \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_ready;                      \n\twire    [2:0] av_config_avalon_av_config_slave_burst_adapter_source0_channel;                    \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket;              \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket;                \n\twire          cmd_demux_src0_valid;                                                              \n\twire  [111:0] cmd_demux_src0_data;                                                               \n\twire          cmd_demux_src0_ready;                                                              \n\twire    [2:0] cmd_demux_src0_channel;                                                            \n\twire          cmd_demux_src0_startofpacket;                                                      \n\twire          cmd_demux_src0_endofpacket;                                                        \n\twire          cmd_demux_src1_valid;                                                              \n\twire  [111:0] cmd_demux_src1_data;                                                               \n\twire          cmd_demux_src1_ready;                                                              \n\twire    [2:0] cmd_demux_src1_channel;                                                            \n\twire          cmd_demux_src1_startofpacket;                                                      \n\twire          cmd_demux_src1_endofpacket;                                                        \n\twire          cmd_demux_001_src0_valid;                                                          \n\twire  [111:0] cmd_demux_001_src0_data;                                                           \n\twire          cmd_demux_001_src0_ready;                                                          \n\twire    [2:0] cmd_demux_001_src0_channel;                                                        \n\twire          cmd_demux_001_src0_startofpacket;                                                  \n\twire          cmd_demux_001_src0_endofpacket;                                                    \n\twire          cmd_demux_001_src1_valid;                                                          \n\twire  [111:0] cmd_demux_001_src1_data;                                                           \n\twire          cmd_demux_001_src1_ready;                                                          \n\twire    [2:0] cmd_demux_001_src1_channel;                                                        \n\twire          cmd_demux_001_src1_startofpacket;                                                  \n\twire          cmd_demux_001_src1_endofpacket;                                                    \n\twire          cmd_demux_002_src0_valid;                                                          \n\twire  [111:0] cmd_demux_002_src0_data;                                                           \n\twire          cmd_demux_002_src0_ready;                                                          \n\twire    [2:0] cmd_demux_002_src0_channel;                                                        \n\twire          cmd_demux_002_src0_startofpacket;                                                  \n\twire          cmd_demux_002_src0_endofpacket;                                                    \n\twire          rsp_demux_src0_valid;                                                              \n\twire  [111:0] rsp_demux_src0_data;                                                               \n\twire          rsp_demux_src0_ready;                                                              \n\twire    [2:0] rsp_demux_src0_channel;                                                            \n\twire          rsp_demux_src0_startofpacket;                                                      \n\twire          rsp_demux_src0_endofpacket;                                                        \n\twire          rsp_demux_src1_valid;                                                              \n\twire  [111:0] rsp_demux_src1_data;                                                               \n\twire          rsp_demux_src1_ready;                                                              \n\twire    [2:0] rsp_demux_src1_channel;                                                            \n\twire          rsp_demux_src1_startofpacket;                                                      \n\twire          rsp_demux_src1_endofpacket;                                                        \n\twire          rsp_demux_src2_valid;                                                              \n\twire  [111:0] rsp_demux_src2_data;                                                               \n\twire          rsp_demux_src2_ready;                                                              \n\twire    [2:0] rsp_demux_src2_channel;                                                            \n\twire          rsp_demux_src2_startofpacket;                                                      \n\twire          rsp_demux_src2_endofpacket;                                                        \n\twire          rsp_demux_001_src0_valid;                                                          \n\twire  [111:0] rsp_demux_001_src0_data;                                                           \n\twire          rsp_demux_001_src0_ready;                                                          \n\twire    [2:0] rsp_demux_001_src0_channel;                                                        \n\twire          rsp_demux_001_src0_startofpacket;                                                  \n\twire          rsp_demux_001_src0_endofpacket;                                                    \n\twire          rsp_demux_001_src1_valid;                                                          \n\twire  [111:0] rsp_demux_001_src1_data;                                                           \n\twire          rsp_demux_001_src1_ready;                                                          \n\twire    [2:0] rsp_demux_001_src1_channel;                                                        \n\twire          rsp_demux_001_src1_startofpacket;                                                  \n\twire          rsp_demux_001_src1_endofpacket;                                                    \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data;                            \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data;                            \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_out_valid;                            \n\twire   [33:0] audio_subsystem_audio_slave_agent_rdata_fifo_out_data;                             \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_out_ready;                            \n\twire          avalon_st_adapter_out_0_valid;                                                     \n\twire   [33:0] avalon_st_adapter_out_0_data;                                                      \n\twire          avalon_st_adapter_out_0_ready;                                                     \n\twire    [0:0] avalon_st_adapter_out_0_error;                                                     \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid;                       \n\twire   [33:0] av_config_avalon_av_config_slave_agent_rdata_fifo_out_data;                        \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready;                       \n\twire          avalon_st_adapter_001_out_0_valid;                                                 \n\twire   [33:0] avalon_st_adapter_001_out_0_data;                                                  \n\twire          avalon_st_adapter_001_out_0_ready;                                                 \n\twire    [0:0] avalon_st_adapter_001_out_0_error;                                                 \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (16),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (21),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (0),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) bus_master_audio_avalon_master_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                            \n\t\t.reset                  (Bus_master_audio_reset_reset_bridge_in_reset_reset),                                \n\t\t.uav_address            (bus_master_audio_avalon_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount         (bus_master_audio_avalon_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read               (bus_master_audio_avalon_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write              (bus_master_audio_avalon_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest        (bus_master_audio_avalon_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid      (bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable         (bus_master_audio_avalon_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata           (bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata          (bus_master_audio_avalon_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock               (bus_master_audio_avalon_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess        (bus_master_audio_avalon_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address             (Bus_master_audio_avalon_master_address),                                            \n\t\t.av_waitrequest         (Bus_master_audio_avalon_master_waitrequest),                                        \n\t\t.av_byteenable          (Bus_master_audio_avalon_master_byteenable),                                         \n\t\t.av_read                (Bus_master_audio_avalon_master_read),                                               \n\t\t.av_readdata            (Bus_master_audio_avalon_master_readdata),                                           \n\t\t.av_write               (Bus_master_audio_avalon_master_write),                                              \n\t\t.av_writedata           (Bus_master_audio_avalon_master_writedata),                                          \n\t\t.av_burstcount          (1'b1),                                                                              \n\t\t.av_beginbursttransfer  (1'b0),                                                                              \n\t\t.av_begintransfer       (1'b0),                                                                              \n\t\t.av_chipselect          (1'b0),                                                                              \n\t\t.av_readdatavalid       (),                                                                                  \n\t\t.av_lock                (1'b0),                                                                              \n\t\t.av_debugaccess         (1'b0),                                                                              \n\t\t.uav_clken              (),                                                                                  \n\t\t.av_clken               (1'b1),                                                                              \n\t\t.uav_response           (2'b00),                                                                             \n\t\t.av_response            (),                                                                                  \n\t\t.uav_writeresponsevalid (1'b0),                                                                              \n\t\t.av_writeresponsevalid  ()                                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) audio_subsystem_audio_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                             \n\t\t.reset                  (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (audio_subsystem_audio_slave_agent_m0_address),       \n\t\t.uav_burstcount         (audio_subsystem_audio_slave_agent_m0_burstcount),    \n\t\t.uav_read               (audio_subsystem_audio_slave_agent_m0_read),          \n\t\t.uav_write              (audio_subsystem_audio_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (audio_subsystem_audio_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (audio_subsystem_audio_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (audio_subsystem_audio_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (audio_subsystem_audio_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (audio_subsystem_audio_slave_agent_m0_writedata),     \n\t\t.uav_lock               (audio_subsystem_audio_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (audio_subsystem_audio_slave_agent_m0_debugaccess),   \n\t\t.av_address             (Audio_Subsystem_audio_slave_address),                \n\t\t.av_write               (Audio_Subsystem_audio_slave_write),                  \n\t\t.av_read                (Audio_Subsystem_audio_slave_read),                   \n\t\t.av_readdata            (Audio_Subsystem_audio_slave_readdata),               \n\t\t.av_writedata           (Audio_Subsystem_audio_slave_writedata),              \n\t\t.av_chipselect          (Audio_Subsystem_audio_slave_chipselect),             \n\t\t.av_begintransfer       (),                                                   \n\t\t.av_beginbursttransfer  (),                                                   \n\t\t.av_burstcount          (),                                                   \n\t\t.av_byteenable          (),                                                   \n\t\t.av_readdatavalid       (1'b0),                                               \n\t\t.av_waitrequest         (1'b0),                                               \n\t\t.av_writebyteenable     (),                                                   \n\t\t.av_lock                (),                                                   \n\t\t.av_clken               (),                                                   \n\t\t.uav_clken              (1'b0),                                               \n\t\t.av_debugaccess         (),                                                   \n\t\t.av_outputenable        (),                                                   \n\t\t.uav_response           (),                                                   \n\t\t.av_response            (2'b00),                                              \n\t\t.uav_writeresponsevalid (),                                                   \n\t\t.av_writeresponsevalid  (1'b0)                                                \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) av_config_avalon_av_config_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                  \n\t\t.reset                  (Bus_master_audio_reset_reset_bridge_in_reset_reset),      \n\t\t.uav_address            (av_config_avalon_av_config_slave_agent_m0_address),       \n\t\t.uav_burstcount         (av_config_avalon_av_config_slave_agent_m0_burstcount),    \n\t\t.uav_read               (av_config_avalon_av_config_slave_agent_m0_read),          \n\t\t.uav_write              (av_config_avalon_av_config_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (av_config_avalon_av_config_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (av_config_avalon_av_config_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (av_config_avalon_av_config_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (av_config_avalon_av_config_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (av_config_avalon_av_config_slave_agent_m0_writedata),     \n\t\t.uav_lock               (av_config_avalon_av_config_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (av_config_avalon_av_config_slave_agent_m0_debugaccess),   \n\t\t.av_address             (AV_Config_avalon_av_config_slave_address),                \n\t\t.av_write               (AV_Config_avalon_av_config_slave_write),                  \n\t\t.av_read                (AV_Config_avalon_av_config_slave_read),                   \n\t\t.av_readdata            (AV_Config_avalon_av_config_slave_readdata),               \n\t\t.av_writedata           (AV_Config_avalon_av_config_slave_writedata),              \n\t\t.av_byteenable          (AV_Config_avalon_av_config_slave_byteenable),             \n\t\t.av_waitrequest         (AV_Config_avalon_av_config_slave_waitrequest),            \n\t\t.av_begintransfer       (),                                                        \n\t\t.av_beginbursttransfer  (),                                                        \n\t\t.av_burstcount          (),                                                        \n\t\t.av_readdatavalid       (1'b0),                                                    \n\t\t.av_writebyteenable     (),                                                        \n\t\t.av_lock                (),                                                        \n\t\t.av_chipselect          (),                                                        \n\t\t.av_clken               (),                                                        \n\t\t.uav_clken              (1'b0),                                                    \n\t\t.av_debugaccess         (),                                                        \n\t\t.av_outputenable        (),                                                        \n\t\t.uav_response           (),                                                        \n\t\t.av_response            (2'b00),                                                   \n\t\t.uav_writeresponsevalid (),                                                        \n\t\t.av_writeresponsevalid  (1'b0)                                                     \n\t);\n\n\taltera_merlin_axi_master_ni #(\n\t\t.ID_WIDTH                  (12),\n\t\t.ADDR_WIDTH                (21),\n\t\t.RDATA_WIDTH               (32),\n\t\t.WDATA_WIDTH               (32),\n\t\t.ADDR_USER_WIDTH           (1),\n\t\t.DATA_USER_WIDTH           (1),\n\t\t.AXI_BURST_LENGTH_WIDTH    (4),\n\t\t.AXI_LOCK_WIDTH            (2),\n\t\t.AXI_VERSION               (\"AXI3\"),\n\t\t.WRITE_ISSUING_CAPABILITY  (8),\n\t\t.READ_ISSUING_CAPABILITY   (8),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_CACHE_H               (106),\n\t\t.PKT_CACHE_L               (103),\n\t\t.PKT_ADDR_SIDEBAND_H       (82),\n\t\t.PKT_ADDR_SIDEBAND_L       (82),\n\t\t.PKT_PROTECTION_H          (102),\n\t\t.PKT_PROTECTION_L          (100),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_RESPONSE_STATUS_L     (107),\n\t\t.PKT_RESPONSE_STATUS_H     (108),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_EXCLUSIVE       (62),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_THREAD_ID_H           (99),\n\t\t.PKT_THREAD_ID_L           (88),\n\t\t.PKT_QOS_L                 (85),\n\t\t.PKT_QOS_H                 (85),\n\t\t.PKT_ORI_BURST_SIZE_L      (109),\n\t\t.PKT_ORI_BURST_SIZE_H      (111),\n\t\t.PKT_DATA_SIDEBAND_H       (83),\n\t\t.PKT_DATA_SIDEBAND_L       (83),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.ID                        (0)\n\t) arm_a9_hps_h2f_lw_axi_master_agent (\n\t\t.aclk                   (System_PLL_sys_clk_clk),                                                    \n\t\t.aresetn                (~ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.write_cp_valid         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid),                         \n\t\t.write_cp_data          (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data),                          \n\t\t.write_cp_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket),                 \n\t\t.write_cp_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),                   \n\t\t.write_cp_ready         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready),                         \n\t\t.write_rp_valid         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                     \n\t\t.write_rp_data          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),                      \n\t\t.write_rp_channel       (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                   \n\t\t.write_rp_startofpacket (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),             \n\t\t.write_rp_endofpacket   (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),               \n\t\t.write_rp_ready         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                     \n\t\t.read_cp_valid          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid),                          \n\t\t.read_cp_data           (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data),                           \n\t\t.read_cp_startofpacket  (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket),                  \n\t\t.read_cp_endofpacket    (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),                    \n\t\t.read_cp_ready          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready),                          \n\t\t.read_rp_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                     \n\t\t.read_rp_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),                      \n\t\t.read_rp_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                   \n\t\t.read_rp_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),             \n\t\t.read_rp_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),               \n\t\t.read_rp_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                     \n\t\t.awid                   (ARM_A9_HPS_h2f_lw_axi_master_awid),                                         \n\t\t.awaddr                 (ARM_A9_HPS_h2f_lw_axi_master_awaddr),                                       \n\t\t.awlen                  (ARM_A9_HPS_h2f_lw_axi_master_awlen),                                        \n\t\t.awsize                 (ARM_A9_HPS_h2f_lw_axi_master_awsize),                                       \n\t\t.awburst                (ARM_A9_HPS_h2f_lw_axi_master_awburst),                                      \n\t\t.awlock                 (ARM_A9_HPS_h2f_lw_axi_master_awlock),                                       \n\t\t.awcache                (ARM_A9_HPS_h2f_lw_axi_master_awcache),                                      \n\t\t.awprot                 (ARM_A9_HPS_h2f_lw_axi_master_awprot),                                       \n\t\t.awvalid                (ARM_A9_HPS_h2f_lw_axi_master_awvalid),                                      \n\t\t.awready                (ARM_A9_HPS_h2f_lw_axi_master_awready),                                      \n\t\t.wid                    (ARM_A9_HPS_h2f_lw_axi_master_wid),                                          \n\t\t.wdata                  (ARM_A9_HPS_h2f_lw_axi_master_wdata),                                        \n\t\t.wstrb                  (ARM_A9_HPS_h2f_lw_axi_master_wstrb),                                        \n\t\t.wlast                  (ARM_A9_HPS_h2f_lw_axi_master_wlast),                                        \n\t\t.wvalid                 (ARM_A9_HPS_h2f_lw_axi_master_wvalid),                                       \n\t\t.wready                 (ARM_A9_HPS_h2f_lw_axi_master_wready),                                       \n\t\t.bid                    (ARM_A9_HPS_h2f_lw_axi_master_bid),                                          \n\t\t.bresp                  (ARM_A9_HPS_h2f_lw_axi_master_bresp),                                        \n\t\t.bvalid                 (ARM_A9_HPS_h2f_lw_axi_master_bvalid),                                       \n\t\t.bready                 (ARM_A9_HPS_h2f_lw_axi_master_bready),                                       \n\t\t.arid                   (ARM_A9_HPS_h2f_lw_axi_master_arid),                                         \n\t\t.araddr                 (ARM_A9_HPS_h2f_lw_axi_master_araddr),                                       \n\t\t.arlen                  (ARM_A9_HPS_h2f_lw_axi_master_arlen),                                        \n\t\t.arsize                 (ARM_A9_HPS_h2f_lw_axi_master_arsize),                                       \n\t\t.arburst                (ARM_A9_HPS_h2f_lw_axi_master_arburst),                                      \n\t\t.arlock                 (ARM_A9_HPS_h2f_lw_axi_master_arlock),                                       \n\t\t.arcache                (ARM_A9_HPS_h2f_lw_axi_master_arcache),                                      \n\t\t.arprot                 (ARM_A9_HPS_h2f_lw_axi_master_arprot),                                       \n\t\t.arvalid                (ARM_A9_HPS_h2f_lw_axi_master_arvalid),                                      \n\t\t.arready                (ARM_A9_HPS_h2f_lw_axi_master_arready),                                      \n\t\t.rid                    (ARM_A9_HPS_h2f_lw_axi_master_rid),                                          \n\t\t.rdata                  (ARM_A9_HPS_h2f_lw_axi_master_rdata),                                        \n\t\t.rresp                  (ARM_A9_HPS_h2f_lw_axi_master_rresp),                                        \n\t\t.rlast                  (ARM_A9_HPS_h2f_lw_axi_master_rlast),                                        \n\t\t.rvalid                 (ARM_A9_HPS_h2f_lw_axi_master_rvalid),                                       \n\t\t.rready                 (ARM_A9_HPS_h2f_lw_axi_master_rready),                                       \n\t\t.awuser                 (1'b0),                                                                      \n\t\t.aruser                 (1'b0),                                                                      \n\t\t.awqos                  (4'b0000),                                                                   \n\t\t.arqos                  (4'b0000),                                                                   \n\t\t.awregion               (4'b0000),                                                                   \n\t\t.arregion               (4'b0000),                                                                   \n\t\t.wuser                  (1'b0),                                                                      \n\t\t.ruser                  (),                                                                          \n\t\t.buser                  ()                                                                           \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (111),\n\t\t.PKT_ORI_BURST_SIZE_L      (109),\n\t\t.PKT_RESPONSE_STATUS_H     (108),\n\t\t.PKT_RESPONSE_STATUS_L     (107),\n\t\t.PKT_QOS_H                 (85),\n\t\t.PKT_QOS_L                 (85),\n\t\t.PKT_DATA_SIDEBAND_H       (83),\n\t\t.PKT_DATA_SIDEBAND_L       (83),\n\t\t.PKT_ADDR_SIDEBAND_H       (82),\n\t\t.PKT_ADDR_SIDEBAND_L       (82),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_CACHE_H               (106),\n\t\t.PKT_CACHE_L               (103),\n\t\t.PKT_THREAD_ID_H           (99),\n\t\t.PKT_THREAD_ID_L           (88),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_EXCLUSIVE       (62),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (102),\n\t\t.PKT_PROTECTION_L          (100),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (1),\n\t\t.BURSTWRAP_VALUE           (127),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) bus_master_audio_avalon_master_agent (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                                            \n\t\t.reset                 (Bus_master_audio_reset_reset_bridge_in_reset_reset),                                \n\t\t.av_address            (bus_master_audio_avalon_master_translator_avalon_universal_master_0_address),       \n\t\t.av_write              (bus_master_audio_avalon_master_translator_avalon_universal_master_0_write),         \n\t\t.av_read               (bus_master_audio_avalon_master_translator_avalon_universal_master_0_read),          \n\t\t.av_writedata          (bus_master_audio_avalon_master_translator_avalon_universal_master_0_writedata),     \n\t\t.av_readdata           (bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdata),      \n\t\t.av_waitrequest        (bus_master_audio_avalon_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.av_readdatavalid      (bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.av_byteenable         (bus_master_audio_avalon_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.av_burstcount         (bus_master_audio_avalon_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.av_debugaccess        (bus_master_audio_avalon_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_lock               (bus_master_audio_avalon_master_translator_avalon_universal_master_0_lock),          \n\t\t.cp_valid              (bus_master_audio_avalon_master_agent_cp_valid),                                     \n\t\t.cp_data               (bus_master_audio_avalon_master_agent_cp_data),                                      \n\t\t.cp_startofpacket      (bus_master_audio_avalon_master_agent_cp_startofpacket),                             \n\t\t.cp_endofpacket        (bus_master_audio_avalon_master_agent_cp_endofpacket),                               \n\t\t.cp_ready              (bus_master_audio_avalon_master_agent_cp_ready),                                     \n\t\t.rp_valid              (rsp_mux_002_src_valid),                                                             \n\t\t.rp_data               (rsp_mux_002_src_data),                                                              \n\t\t.rp_channel            (rsp_mux_002_src_channel),                                                           \n\t\t.rp_startofpacket      (rsp_mux_002_src_startofpacket),                                                     \n\t\t.rp_endofpacket        (rsp_mux_002_src_endofpacket),                                                       \n\t\t.rp_ready              (rsp_mux_002_src_ready),                                                             \n\t\t.av_response           (),                                                                                  \n\t\t.av_writeresponsevalid ()                                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (111),\n\t\t.PKT_ORI_BURST_SIZE_L      (109),\n\t\t.PKT_RESPONSE_STATUS_H     (108),\n\t\t.PKT_RESPONSE_STATUS_L     (107),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (102),\n\t\t.PKT_PROTECTION_L          (100),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.ST_DATA_W                 (112),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) audio_subsystem_audio_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                          \n\t\t.reset                   (Bus_master_audio_reset_reset_bridge_in_reset_reset),              \n\t\t.m0_address              (audio_subsystem_audio_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (audio_subsystem_audio_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (audio_subsystem_audio_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (audio_subsystem_audio_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (audio_subsystem_audio_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (audio_subsystem_audio_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (audio_subsystem_audio_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (audio_subsystem_audio_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (audio_subsystem_audio_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (audio_subsystem_audio_slave_agent_m0_writedata),                  \n\t\t.m0_write                (audio_subsystem_audio_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (audio_subsystem_audio_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (audio_subsystem_audio_slave_agent_rp_ready),                      \n\t\t.rp_valid                (audio_subsystem_audio_slave_agent_rp_valid),                      \n\t\t.rp_data                 (audio_subsystem_audio_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (audio_subsystem_audio_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (audio_subsystem_audio_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (audio_subsystem_audio_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (audio_subsystem_audio_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (audio_subsystem_audio_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (audio_subsystem_audio_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (audio_subsystem_audio_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (audio_subsystem_audio_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (audio_subsystem_audio_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (audio_subsystem_audio_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (audio_subsystem_audio_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (audio_subsystem_audio_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (audio_subsystem_audio_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (audio_subsystem_audio_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (audio_subsystem_audio_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                   \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                   \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                    \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                   \n\t\t.rdata_fifo_src_ready    (audio_subsystem_audio_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (audio_subsystem_audio_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (audio_subsystem_audio_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                           \n\t\t.m0_writeresponsevalid   (1'b0)                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (113),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_subsystem_audio_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                       \n\t\t.reset             (Bus_master_audio_reset_reset_bridge_in_reset_reset),           \n\t\t.in_data           (audio_subsystem_audio_slave_agent_rf_source_data),             \n\t\t.in_valid          (audio_subsystem_audio_slave_agent_rf_source_valid),            \n\t\t.in_ready          (audio_subsystem_audio_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (audio_subsystem_audio_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (audio_subsystem_audio_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (audio_subsystem_audio_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (audio_subsystem_audio_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (audio_subsystem_audio_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                        \n\t\t.csr_read          (1'b0),                                                         \n\t\t.csr_write         (1'b0),                                                         \n\t\t.csr_readdata      (),                                                             \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                         \n\t\t.almost_full_data  (),                                                             \n\t\t.almost_empty_data (),                                                             \n\t\t.in_empty          (1'b0),                                                         \n\t\t.out_empty         (),                                                             \n\t\t.in_error          (1'b0),                                                         \n\t\t.out_error         (),                                                             \n\t\t.in_channel        (1'b0),                                                         \n\t\t.out_channel       ()                                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_subsystem_audio_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                 \n\t\t.reset             (Bus_master_audio_reset_reset_bridge_in_reset_reset),     \n\t\t.in_data           (audio_subsystem_audio_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (audio_subsystem_audio_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (audio_subsystem_audio_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (audio_subsystem_audio_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (audio_subsystem_audio_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (audio_subsystem_audio_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                  \n\t\t.csr_read          (1'b0),                                                   \n\t\t.csr_write         (1'b0),                                                   \n\t\t.csr_readdata      (),                                                       \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                   \n\t\t.almost_full_data  (),                                                       \n\t\t.almost_empty_data (),                                                       \n\t\t.in_startofpacket  (1'b0),                                                   \n\t\t.in_endofpacket    (1'b0),                                                   \n\t\t.out_startofpacket (),                                                       \n\t\t.out_endofpacket   (),                                                       \n\t\t.in_empty          (1'b0),                                                   \n\t\t.out_empty         (),                                                       \n\t\t.in_error          (1'b0),                                                   \n\t\t.out_error         (),                                                       \n\t\t.in_channel        (1'b0),                                                   \n\t\t.out_channel       ()                                                        \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (111),\n\t\t.PKT_ORI_BURST_SIZE_L      (109),\n\t\t.PKT_RESPONSE_STATUS_H     (108),\n\t\t.PKT_RESPONSE_STATUS_L     (107),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (102),\n\t\t.PKT_PROTECTION_L          (100),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.ST_DATA_W                 (112),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) av_config_avalon_av_config_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                               \n\t\t.reset                   (Bus_master_audio_reset_reset_bridge_in_reset_reset),                   \n\t\t.m0_address              (av_config_avalon_av_config_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (av_config_avalon_av_config_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (av_config_avalon_av_config_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (av_config_avalon_av_config_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (av_config_avalon_av_config_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (av_config_avalon_av_config_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (av_config_avalon_av_config_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (av_config_avalon_av_config_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (av_config_avalon_av_config_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (av_config_avalon_av_config_slave_agent_m0_writedata),                  \n\t\t.m0_write                (av_config_avalon_av_config_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (av_config_avalon_av_config_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (av_config_avalon_av_config_slave_agent_rp_ready),                      \n\t\t.rp_valid                (av_config_avalon_av_config_slave_agent_rp_valid),                      \n\t\t.rp_data                 (av_config_avalon_av_config_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (av_config_avalon_av_config_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (av_config_avalon_av_config_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (av_config_avalon_av_config_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (av_config_avalon_av_config_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (av_config_avalon_av_config_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (av_config_avalon_av_config_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (av_config_avalon_av_config_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (av_config_avalon_av_config_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (av_config_avalon_av_config_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (av_config_avalon_av_config_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (av_config_avalon_av_config_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                                    \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                                    \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                                     \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                                    \n\t\t.rdata_fifo_src_ready    (av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (av_config_avalon_av_config_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                  \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (113),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) av_config_avalon_av_config_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                            \n\t\t.reset             (Bus_master_audio_reset_reset_bridge_in_reset_reset),                \n\t\t.in_data           (av_config_avalon_av_config_slave_agent_rf_source_data),             \n\t\t.in_valid          (av_config_avalon_av_config_slave_agent_rf_source_valid),            \n\t\t.in_ready          (av_config_avalon_av_config_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (av_config_avalon_av_config_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (av_config_avalon_av_config_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (av_config_avalon_av_config_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                             \n\t\t.csr_read          (1'b0),                                                              \n\t\t.csr_write         (1'b0),                                                              \n\t\t.csr_readdata      (),                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                              \n\t\t.almost_full_data  (),                                                                  \n\t\t.almost_empty_data (),                                                                  \n\t\t.in_empty          (1'b0),                                                              \n\t\t.out_empty         (),                                                                  \n\t\t.in_error          (1'b0),                                                              \n\t\t.out_error         (),                                                                  \n\t\t.in_channel        (1'b0),                                                              \n\t\t.out_channel       ()                                                                   \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) av_config_avalon_av_config_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                      \n\t\t.reset             (Bus_master_audio_reset_reset_bridge_in_reset_reset),          \n\t\t.in_data           (av_config_avalon_av_config_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (av_config_avalon_av_config_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                       \n\t\t.csr_read          (1'b0),                                                        \n\t\t.csr_write         (1'b0),                                                        \n\t\t.csr_readdata      (),                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                        \n\t\t.almost_full_data  (),                                                            \n\t\t.almost_empty_data (),                                                            \n\t\t.in_startofpacket  (1'b0),                                                        \n\t\t.in_endofpacket    (1'b0),                                                        \n\t\t.out_startofpacket (),                                                            \n\t\t.out_endofpacket   (),                                                            \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.in_error          (1'b0),                                                        \n\t\t.out_error         (),                                                            \n\t\t.in_channel        (1'b0),                                                        \n\t\t.out_channel       ()                                                             \n\t);\n\n\tComputer_System_mm_interconnect_0_router router (\n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready),                        \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid),                        \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data),                         \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket),                \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),                  \n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_src_ready),                                                         \n\t\t.src_valid          (router_src_valid),                                                         \n\t\t.src_data           (router_src_data),                                                          \n\t\t.src_channel        (router_src_channel),                                                       \n\t\t.src_startofpacket  (router_src_startofpacket),                                                 \n\t\t.src_endofpacket    (router_src_endofpacket)                                                    \n\t);\n\n\tComputer_System_mm_interconnect_0_router router_001 (\n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready),                         \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid),                         \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data),                          \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket),                 \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),                   \n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_001_src_ready),                                                     \n\t\t.src_valid          (router_001_src_valid),                                                     \n\t\t.src_data           (router_001_src_data),                                                      \n\t\t.src_channel        (router_001_src_channel),                                                   \n\t\t.src_startofpacket  (router_001_src_startofpacket),                                             \n\t\t.src_endofpacket    (router_001_src_endofpacket)                                                \n\t);\n\n\tComputer_System_mm_interconnect_0_router_002 router_002 (\n\t\t.sink_ready         (bus_master_audio_avalon_master_agent_cp_ready),         \n\t\t.sink_valid         (bus_master_audio_avalon_master_agent_cp_valid),         \n\t\t.sink_data          (bus_master_audio_avalon_master_agent_cp_data),          \n\t\t.sink_startofpacket (bus_master_audio_avalon_master_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (bus_master_audio_avalon_master_agent_cp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset),    \n\t\t.src_ready          (router_002_src_ready),                                  \n\t\t.src_valid          (router_002_src_valid),                                  \n\t\t.src_data           (router_002_src_data),                                   \n\t\t.src_channel        (router_002_src_channel),                                \n\t\t.src_startofpacket  (router_002_src_startofpacket),                          \n\t\t.src_endofpacket    (router_002_src_endofpacket)                             \n\t);\n\n\tComputer_System_mm_interconnect_0_router_003 router_003 (\n\t\t.sink_ready         (audio_subsystem_audio_slave_agent_rp_ready),         \n\t\t.sink_valid         (audio_subsystem_audio_slave_agent_rp_valid),         \n\t\t.sink_data          (audio_subsystem_audio_slave_agent_rp_data),          \n\t\t.sink_startofpacket (audio_subsystem_audio_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (audio_subsystem_audio_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                             \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_003_src_ready),                               \n\t\t.src_valid          (router_003_src_valid),                               \n\t\t.src_data           (router_003_src_data),                                \n\t\t.src_channel        (router_003_src_channel),                             \n\t\t.src_startofpacket  (router_003_src_startofpacket),                       \n\t\t.src_endofpacket    (router_003_src_endofpacket)                          \n\t);\n\n\tComputer_System_mm_interconnect_0_router_004 router_004 (\n\t\t.sink_ready         (av_config_avalon_av_config_slave_agent_rp_ready),         \n\t\t.sink_valid         (av_config_avalon_av_config_slave_agent_rp_valid),         \n\t\t.sink_data          (av_config_avalon_av_config_slave_agent_rp_data),          \n\t\t.sink_startofpacket (av_config_avalon_av_config_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (av_config_avalon_av_config_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                  \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset),      \n\t\t.src_ready          (router_004_src_ready),                                    \n\t\t.src_valid          (router_004_src_valid),                                    \n\t\t.src_data           (router_004_src_data),                                     \n\t\t.src_channel        (router_004_src_channel),                                  \n\t\t.src_startofpacket  (router_004_src_startofpacket),                            \n\t\t.src_endofpacket    (router_004_src_endofpacket)                               \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.VALID_WIDTH               (3),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_lw_axi_master_wr_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                   \n\t\t.reset                  (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_src_ready),                                                         \n\t\t.cmd_sink_valid         (router_src_valid),                                                         \n\t\t.cmd_sink_data          (router_src_data),                                                          \n\t\t.cmd_sink_channel       (router_src_channel),                                                       \n\t\t.cmd_sink_startofpacket (router_src_startofpacket),                                                 \n\t\t.cmd_sink_endofpacket   (router_src_endofpacket),                                                   \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_src_ready),                                                        \n\t\t.rsp_sink_valid         (rsp_mux_src_valid),                                                        \n\t\t.rsp_sink_channel       (rsp_mux_src_channel),                                                      \n\t\t.rsp_sink_data          (rsp_mux_src_data),                                                         \n\t\t.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                                \n\t\t.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                                  \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.VALID_WIDTH               (3),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_lw_axi_master_rd_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                   \n\t\t.reset                  (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_001_src_ready),                                                     \n\t\t.cmd_sink_valid         (router_001_src_valid),                                                     \n\t\t.cmd_sink_data          (router_001_src_data),                                                      \n\t\t.cmd_sink_channel       (router_001_src_channel),                                                   \n\t\t.cmd_sink_startofpacket (router_001_src_startofpacket),                                             \n\t\t.cmd_sink_endofpacket   (router_001_src_endofpacket),                                               \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_001_src_ready),                                                    \n\t\t.rsp_sink_valid         (rsp_mux_001_src_valid),                                                    \n\t\t.rsp_sink_channel       (rsp_mux_001_src_channel),                                                  \n\t\t.rsp_sink_data          (rsp_mux_001_src_data),                                                     \n\t\t.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                            \n\t\t.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                              \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) audio_subsystem_audio_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                          \n\t\t.reset                 (Bus_master_audio_reset_reset_bridge_in_reset_reset),              \n\t\t.sink0_valid           (cmd_mux_src_valid),                                               \n\t\t.sink0_data            (cmd_mux_src_data),                                                \n\t\t.sink0_channel         (cmd_mux_src_channel),                                             \n\t\t.sink0_startofpacket   (cmd_mux_src_startofpacket),                                       \n\t\t.sink0_endofpacket     (cmd_mux_src_endofpacket),                                         \n\t\t.sink0_ready           (cmd_mux_src_ready),                                               \n\t\t.source0_valid         (audio_subsystem_audio_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (audio_subsystem_audio_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (audio_subsystem_audio_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (audio_subsystem_audio_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (audio_subsystem_audio_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (audio_subsystem_audio_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) av_config_avalon_av_config_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                               \n\t\t.reset                 (Bus_master_audio_reset_reset_bridge_in_reset_reset),                   \n\t\t.sink0_valid           (cmd_mux_001_src_valid),                                                \n\t\t.sink0_data            (cmd_mux_001_src_data),                                                 \n\t\t.sink0_channel         (cmd_mux_001_src_channel),                                              \n\t\t.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                                        \n\t\t.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                                          \n\t\t.sink0_ready           (cmd_mux_001_src_ready),                                                \n\t\t.source0_valid         (av_config_avalon_av_config_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (av_config_avalon_av_config_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (av_config_avalon_av_config_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (av_config_avalon_av_config_slave_burst_adapter_source0_ready)          \n\t);\n\n\tComputer_System_mm_interconnect_0_cmd_demux cmd_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_src0_ready),                                                     \n\t\t.src0_valid         (cmd_demux_src0_valid),                                                     \n\t\t.src0_data          (cmd_demux_src0_data),                                                      \n\t\t.src0_channel       (cmd_demux_src0_channel),                                                   \n\t\t.src0_startofpacket (cmd_demux_src0_startofpacket),                                             \n\t\t.src0_endofpacket   (cmd_demux_src0_endofpacket),                                               \n\t\t.src1_ready         (cmd_demux_src1_ready),                                                     \n\t\t.src1_valid         (cmd_demux_src1_valid),                                                     \n\t\t.src1_data          (cmd_demux_src1_data),                                                      \n\t\t.src1_channel       (cmd_demux_src1_channel),                                                   \n\t\t.src1_startofpacket (cmd_demux_src1_startofpacket),                                             \n\t\t.src1_endofpacket   (cmd_demux_src1_endofpacket)                                                \n\t);\n\n\tComputer_System_mm_interconnect_0_cmd_demux cmd_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_001_src0_ready),                                                 \n\t\t.src0_valid         (cmd_demux_001_src0_valid),                                                 \n\t\t.src0_data          (cmd_demux_001_src0_data),                                                  \n\t\t.src0_channel       (cmd_demux_001_src0_channel),                                               \n\t\t.src0_startofpacket (cmd_demux_001_src0_startofpacket),                                         \n\t\t.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                           \n\t\t.src1_ready         (cmd_demux_001_src1_ready),                                                 \n\t\t.src1_valid         (cmd_demux_001_src1_valid),                                                 \n\t\t.src1_data          (cmd_demux_001_src1_data),                                                  \n\t\t.src1_channel       (cmd_demux_001_src1_channel),                                               \n\t\t.src1_startofpacket (cmd_demux_001_src1_startofpacket),                                         \n\t\t.src1_endofpacket   (cmd_demux_001_src1_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (\n\t\t.clk                (System_PLL_sys_clk_clk),                             \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_002_src_ready),                               \n\t\t.sink_channel       (router_002_src_channel),                             \n\t\t.sink_data          (router_002_src_data),                                \n\t\t.sink_startofpacket (router_002_src_startofpacket),                       \n\t\t.sink_endofpacket   (router_002_src_endofpacket),                         \n\t\t.sink_valid         (router_002_src_valid),                               \n\t\t.src0_ready         (cmd_demux_002_src0_ready),                           \n\t\t.src0_valid         (cmd_demux_002_src0_valid),                           \n\t\t.src0_data          (cmd_demux_002_src0_data),                            \n\t\t.src0_channel       (cmd_demux_002_src0_channel),                         \n\t\t.src0_startofpacket (cmd_demux_002_src0_startofpacket),                   \n\t\t.src0_endofpacket   (cmd_demux_002_src0_endofpacket)                      \n\t);\n\n\tComputer_System_mm_interconnect_0_cmd_mux cmd_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                             \n\t\t.reset               (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_src_ready),                                  \n\t\t.src_valid           (cmd_mux_src_valid),                                  \n\t\t.src_data            (cmd_mux_src_data),                                   \n\t\t.src_channel         (cmd_mux_src_channel),                                \n\t\t.src_startofpacket   (cmd_mux_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_mux_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_demux_src0_ready),                               \n\t\t.sink0_valid         (cmd_demux_src0_valid),                               \n\t\t.sink0_channel       (cmd_demux_src0_channel),                             \n\t\t.sink0_data          (cmd_demux_src0_data),                                \n\t\t.sink0_startofpacket (cmd_demux_src0_startofpacket),                       \n\t\t.sink0_endofpacket   (cmd_demux_src0_endofpacket),                         \n\t\t.sink1_ready         (cmd_demux_001_src0_ready),                           \n\t\t.sink1_valid         (cmd_demux_001_src0_valid),                           \n\t\t.sink1_channel       (cmd_demux_001_src0_channel),                         \n\t\t.sink1_data          (cmd_demux_001_src0_data),                            \n\t\t.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                   \n\t\t.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                     \n\t\t.sink2_ready         (cmd_demux_002_src0_ready),                           \n\t\t.sink2_valid         (cmd_demux_002_src0_valid),                           \n\t\t.sink2_channel       (cmd_demux_002_src0_channel),                         \n\t\t.sink2_data          (cmd_demux_002_src0_data),                            \n\t\t.sink2_startofpacket (cmd_demux_002_src0_startofpacket),                   \n\t\t.sink2_endofpacket   (cmd_demux_002_src0_endofpacket)                      \n\t);\n\n\tComputer_System_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                             \n\t\t.reset               (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_001_src_ready),                              \n\t\t.src_valid           (cmd_mux_001_src_valid),                              \n\t\t.src_data            (cmd_mux_001_src_data),                               \n\t\t.src_channel         (cmd_mux_001_src_channel),                            \n\t\t.src_startofpacket   (cmd_mux_001_src_startofpacket),                      \n\t\t.src_endofpacket     (cmd_mux_001_src_endofpacket),                        \n\t\t.sink0_ready         (cmd_demux_src1_ready),                               \n\t\t.sink0_valid         (cmd_demux_src1_valid),                               \n\t\t.sink0_channel       (cmd_demux_src1_channel),                             \n\t\t.sink0_data          (cmd_demux_src1_data),                                \n\t\t.sink0_startofpacket (cmd_demux_src1_startofpacket),                       \n\t\t.sink0_endofpacket   (cmd_demux_src1_endofpacket),                         \n\t\t.sink1_ready         (cmd_demux_001_src1_ready),                           \n\t\t.sink1_valid         (cmd_demux_001_src1_valid),                           \n\t\t.sink1_channel       (cmd_demux_001_src1_channel),                         \n\t\t.sink1_data          (cmd_demux_001_src1_data),                            \n\t\t.sink1_startofpacket (cmd_demux_001_src1_startofpacket),                   \n\t\t.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)                      \n\t);\n\n\tComputer_System_mm_interconnect_0_rsp_demux rsp_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                             \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_003_src_ready),                               \n\t\t.sink_channel       (router_003_src_channel),                             \n\t\t.sink_data          (router_003_src_data),                                \n\t\t.sink_startofpacket (router_003_src_startofpacket),                       \n\t\t.sink_endofpacket   (router_003_src_endofpacket),                         \n\t\t.sink_valid         (router_003_src_valid),                               \n\t\t.src0_ready         (rsp_demux_src0_ready),                               \n\t\t.src0_valid         (rsp_demux_src0_valid),                               \n\t\t.src0_data          (rsp_demux_src0_data),                                \n\t\t.src0_channel       (rsp_demux_src0_channel),                             \n\t\t.src0_startofpacket (rsp_demux_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_demux_src0_endofpacket),                         \n\t\t.src1_ready         (rsp_demux_src1_ready),                               \n\t\t.src1_valid         (rsp_demux_src1_valid),                               \n\t\t.src1_data          (rsp_demux_src1_data),                                \n\t\t.src1_channel       (rsp_demux_src1_channel),                             \n\t\t.src1_startofpacket (rsp_demux_src1_startofpacket),                       \n\t\t.src1_endofpacket   (rsp_demux_src1_endofpacket),                         \n\t\t.src2_ready         (rsp_demux_src2_ready),                               \n\t\t.src2_valid         (rsp_demux_src2_valid),                               \n\t\t.src2_data          (rsp_demux_src2_data),                                \n\t\t.src2_channel       (rsp_demux_src2_channel),                             \n\t\t.src2_startofpacket (rsp_demux_src2_startofpacket),                       \n\t\t.src2_endofpacket   (rsp_demux_src2_endofpacket)                          \n\t);\n\n\tComputer_System_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                             \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_004_src_ready),                               \n\t\t.sink_channel       (router_004_src_channel),                             \n\t\t.sink_data          (router_004_src_data),                                \n\t\t.sink_startofpacket (router_004_src_startofpacket),                       \n\t\t.sink_endofpacket   (router_004_src_endofpacket),                         \n\t\t.sink_valid         (router_004_src_valid),                               \n\t\t.src0_ready         (rsp_demux_001_src0_ready),                           \n\t\t.src0_valid         (rsp_demux_001_src0_valid),                           \n\t\t.src0_data          (rsp_demux_001_src0_data),                            \n\t\t.src0_channel       (rsp_demux_001_src0_channel),                         \n\t\t.src0_startofpacket (rsp_demux_001_src0_startofpacket),                   \n\t\t.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                     \n\t\t.src1_ready         (rsp_demux_001_src1_ready),                           \n\t\t.src1_valid         (rsp_demux_001_src1_valid),                           \n\t\t.src1_data          (rsp_demux_001_src1_data),                            \n\t\t.src1_channel       (rsp_demux_001_src1_channel),                         \n\t\t.src1_startofpacket (rsp_demux_001_src1_startofpacket),                   \n\t\t.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                      \n\t);\n\n\tComputer_System_mm_interconnect_0_rsp_mux rsp_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                   \n\t\t.reset               (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_src_ready),                                                        \n\t\t.src_valid           (rsp_mux_src_valid),                                                        \n\t\t.src_data            (rsp_mux_src_data),                                                         \n\t\t.src_channel         (rsp_mux_src_channel),                                                      \n\t\t.src_startofpacket   (rsp_mux_src_startofpacket),                                                \n\t\t.src_endofpacket     (rsp_mux_src_endofpacket),                                                  \n\t\t.sink0_ready         (rsp_demux_src0_ready),                                                     \n\t\t.sink0_valid         (rsp_demux_src0_valid),                                                     \n\t\t.sink0_channel       (rsp_demux_src0_channel),                                                   \n\t\t.sink0_data          (rsp_demux_src0_data),                                                      \n\t\t.sink0_startofpacket (rsp_demux_src0_startofpacket),                                             \n\t\t.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                               \n\t\t.sink1_ready         (rsp_demux_001_src0_ready),                                                 \n\t\t.sink1_valid         (rsp_demux_001_src0_valid),                                                 \n\t\t.sink1_channel       (rsp_demux_001_src0_channel),                                               \n\t\t.sink1_data          (rsp_demux_001_src0_data),                                                  \n\t\t.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                                         \n\t\t.sink1_endofpacket   (rsp_demux_001_src0_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_0_rsp_mux rsp_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                   \n\t\t.reset               (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_001_src_ready),                                                    \n\t\t.src_valid           (rsp_mux_001_src_valid),                                                    \n\t\t.src_data            (rsp_mux_001_src_data),                                                     \n\t\t.src_channel         (rsp_mux_001_src_channel),                                                  \n\t\t.src_startofpacket   (rsp_mux_001_src_startofpacket),                                            \n\t\t.src_endofpacket     (rsp_mux_001_src_endofpacket),                                              \n\t\t.sink0_ready         (rsp_demux_src1_ready),                                                     \n\t\t.sink0_valid         (rsp_demux_src1_valid),                                                     \n\t\t.sink0_channel       (rsp_demux_src1_channel),                                                   \n\t\t.sink0_data          (rsp_demux_src1_data),                                                      \n\t\t.sink0_startofpacket (rsp_demux_src1_startofpacket),                                             \n\t\t.sink0_endofpacket   (rsp_demux_src1_endofpacket),                                               \n\t\t.sink1_ready         (rsp_demux_001_src1_ready),                                                 \n\t\t.sink1_valid         (rsp_demux_001_src1_valid),                                                 \n\t\t.sink1_channel       (rsp_demux_001_src1_channel),                                               \n\t\t.sink1_data          (rsp_demux_001_src1_data),                                                  \n\t\t.sink1_startofpacket (rsp_demux_001_src1_startofpacket),                                         \n\t\t.sink1_endofpacket   (rsp_demux_001_src1_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                             \n\t\t.reset               (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_002_src_ready),                              \n\t\t.src_valid           (rsp_mux_002_src_valid),                              \n\t\t.src_data            (rsp_mux_002_src_data),                               \n\t\t.src_channel         (rsp_mux_002_src_channel),                            \n\t\t.src_startofpacket   (rsp_mux_002_src_startofpacket),                      \n\t\t.src_endofpacket     (rsp_mux_002_src_endofpacket),                        \n\t\t.sink0_ready         (rsp_demux_src2_ready),                               \n\t\t.sink0_valid         (rsp_demux_src2_valid),                               \n\t\t.sink0_channel       (rsp_demux_src2_channel),                             \n\t\t.sink0_data          (rsp_demux_src2_data),                                \n\t\t.sink0_startofpacket (rsp_demux_src2_startofpacket),                       \n\t\t.sink0_endofpacket   (rsp_demux_src2_endofpacket)                          \n\t);\n\n\tComputer_System_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                 \n\t\t.in_rst_0_reset (Bus_master_audio_reset_reset_bridge_in_reset_reset),     \n\t\t.in_0_data      (audio_subsystem_audio_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (audio_subsystem_audio_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (audio_subsystem_audio_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_out_0_data),                           \n\t\t.out_0_valid    (avalon_st_adapter_out_0_valid),                          \n\t\t.out_0_ready    (avalon_st_adapter_out_0_ready),                          \n\t\t.out_0_error    (avalon_st_adapter_out_0_error)                           \n\t);\n\n\tComputer_System_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_001 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                      \n\t\t.in_rst_0_reset (Bus_master_audio_reset_reset_bridge_in_reset_reset),          \n\t\t.in_0_data      (av_config_avalon_av_config_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_001_out_0_data),                            \n\t\t.out_0_valid    (avalon_st_adapter_001_out_0_valid),                           \n\t\t.out_0_ready    (avalon_st_adapter_001_out_0_ready),                           \n\t\t.out_0_error    (avalon_st_adapter_001_out_0_error)                            \n\t);\n\nendmodule\n```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: Computer_System_mm_interconnect_0. Module specification: This module serves as an interconnect component for a computer system, managing communication between various parts including an ARM A9 processor, audio subsystem, and AV configuration interface. It handles address translation, data routing, and protocol conversion between different bus interfaces such as AXI and Avalon. The module has input ports for AXI master signals from the ARM A9 processor, system clock, reset signals, and Avalon master signals from the audio bus master. Output ports include AXI master signals back to the ARM A9 processor, signals for the audio subsystem slave interface, AV configuration slave interface, and response signals for the audio bus master. Internal signals are used for various purposes including protocol translation, response multiplexing, agent communication, data buffering, and routing management. The module is structured with several sub-blocks including AXI and Avalon"
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nModule name: Computer_System_mm_interconnect_0\n\nExplanation: This module appears to be an interconnect component for a computer system, likely part of a System-on-Chip (SoC) design. It manages communication between different parts of the system, including an ARM A9 processor, audio subsystem, and AV configuration interface. The module handles address translation, data routing, and protocol conversion between various bus interfaces (such as AXI and Avalon). It includes components for command and response multiplexing, demultiplexing, and burst adaptation, suggesting it's responsible for efficiently managing data transfers between different system components with potentially different bus protocols and data widths."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nBased on the given Verilog code, here are the input and output ports of the Computer_System_mm_interconnect_0 module:\n\nInput ports:\n- ARM_A9_HPS_h2f_lw_axi_master_* (multiple signals)\n- System_PLL_sys_clk_clk\n- ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset\n- Audio_Subsystem_sys_reset_reset_bridge_in_reset_reset\n- Bus_master_audio_reset_reset_bridge_in_reset_reset\n- Bus_master_audio_avalon_master_*\n\nExplanation: These input ports include AXI master signals from the ARM A9 processor, system clock, reset signals, and Avalon master signals from the audio bus master. They provide control, data, and timing information to the interconnect.\n\nOutput ports:\n- ARM_A9_HPS_h2f_lw_axi_master_* (multiple signals)\n- Audio_Subsystem_audio_slave_*\n- AV_Config_avalon_av_config_slave_*\n- Bus_master_audio_avalon_master_waitrequest\n- Bus_master_audio_avalon_master_readdata\n\nExplanation: These output ports include AXI master signals back to the ARM A9 processor, signals for the audio subsystem slave interface, AV configuration slave interface, and response signals for the audio bus master. They provide data, control, and status information from the interconnect to various components in the system."
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nInternal signals:\n- bus_master_audio_avalon_master_translator_avalon_universal_master_0_*\n- rsp_mux_002_src_*\n- audio_subsystem_audio_slave_agent_m0_*\n- audio_subsystem_audio_slave_agent_rf_source_*\n- audio_subsystem_audio_slave_agent_rsp_fifo_out_*\n- audio_subsystem_audio_slave_agent_rdata_fifo_src_*\n- av_config_avalon_av_config_slave_agent_m0_*\n- av_config_avalon_av_config_slave_agent_rf_source_*\n- av_config_avalon_av_config_slave_agent_rsp_fifo_out_*\n- av_config_avalon_av_config_slave_agent_rdata_fifo_src_*\n- arm_a9_hps_h2f_lw_axi_master_agent_write_cp_*\n- arm_a9_hps_h2f_lw_axi_master_agent_read_cp_*\n- bus_master_audio_avalon_master_agent_cp_*\n- router_*_src_*\n- cmd_mux_src_*\n- cmd_demux_src*\n- rsp_demux_src*\n- rsp_mux_*_src_*\n\nExplanation: These internal signals are used for various purposes within the interconnect module:\n1. Translator signals convert between different bus protocols.\n2. Response multiplexer signals manage data flow from slaves to masters.\n3. Agent signals handle communication for specific components (e.g., audio subsystem, AV config).\n4. FIFO signals manage data buffering and flow control.\n5. AXI master agent signals handle communication with the ARM processor.\n6. Router, multiplexer, and demultiplexer signals manage data routing within the interconnect.\n7. Command and response signals handle requests and replies between masters and slaves.\n\nThese signals collectively manage data flow, protocol conversion, and routing within the interconnect, enabling communication between different system components with varying interfaces and protocols."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule Computer_System_mm_interconnect_0 (\n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_awid,                                        \n\t\tinput  wire [20:0] ARM_A9_HPS_h2f_lw_axi_master_awaddr,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_awlen,                                       \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_awsize,                                      \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_awburst,                                     \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_awlock,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_awcache,                                     \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_awprot,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_awvalid,                                     \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_awready,                                     \n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_wid,                                         \n\t\tinput  wire [31:0] ARM_A9_HPS_h2f_lw_axi_master_wdata,                                       \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_wstrb,                                       \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_wlast,                                       \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_wvalid,                                      \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_wready,                                      \n\t\toutput wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_bid,                                         \n\t\toutput wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_bresp,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_bvalid,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_bready,                                      \n\t\tinput  wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_arid,                                        \n\t\tinput  wire [20:0] ARM_A9_HPS_h2f_lw_axi_master_araddr,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_arlen,                                       \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_arsize,                                      \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_arburst,                                     \n\t\tinput  wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_arlock,                                      \n\t\tinput  wire [3:0]  ARM_A9_HPS_h2f_lw_axi_master_arcache,                                     \n\t\tinput  wire [2:0]  ARM_A9_HPS_h2f_lw_axi_master_arprot,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_arvalid,                                     \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_arready,                                     \n\t\toutput wire [11:0] ARM_A9_HPS_h2f_lw_axi_master_rid,                                         \n\t\toutput wire [31:0] ARM_A9_HPS_h2f_lw_axi_master_rdata,                                       \n\t\toutput wire [1:0]  ARM_A9_HPS_h2f_lw_axi_master_rresp,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_rlast,                                       \n\t\toutput wire        ARM_A9_HPS_h2f_lw_axi_master_rvalid,                                      \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_rready,                                      \n\t\tinput  wire        System_PLL_sys_clk_clk,                                                   \n\t\tinput  wire        ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset, \n\t\tinput  wire        Audio_Subsystem_sys_reset_reset_bridge_in_reset_reset,                    \n\t\tinput  wire        Bus_master_audio_reset_reset_bridge_in_reset_reset,                       \n\t\tinput  wire [15:0] Bus_master_audio_avalon_master_address,                                   \n\t\toutput wire        Bus_master_audio_avalon_master_waitrequest,                               \n\t\tinput  wire [3:0]  Bus_master_audio_avalon_master_byteenable,                                \n\t\tinput  wire        Bus_master_audio_avalon_master_read,                                      \n\t\toutput wire [31:0] Bus_master_audio_avalon_master_readdata,                                  \n\t\tinput  wire        Bus_master_audio_avalon_master_write,                                     \n\t\tinput  wire [31:0] Bus_master_audio_avalon_master_writedata,                                 \n\t\toutput wire [1:0]  Audio_Subsystem_audio_slave_address,                                      \n\t\toutput wire        Audio_Subsystem_audio_slave_write,                                        \n\t\toutput wire        Audio_Subsystem_audio_slave_read,                                         \n\t\tinput  wire [31:0] Audio_Subsystem_audio_slave_readdata,                                     \n\t\toutput wire [31:0] Audio_Subsystem_audio_slave_writedata,                                    \n\t\toutput wire        Audio_Subsystem_audio_slave_chipselect,                                   \n\t\toutput wire [1:0]  AV_Config_avalon_av_config_slave_address,                                 \n\t\toutput wire        AV_Config_avalon_av_config_slave_write,                                   \n\t\toutput wire        AV_Config_avalon_av_config_slave_read,                                    \n\t\tinput  wire [31:0] AV_Config_avalon_av_config_slave_readdata,                                \n\t\toutput wire [31:0] AV_Config_avalon_av_config_slave_writedata,                               \n\t\toutput wire [3:0]  AV_Config_avalon_av_config_slave_byteenable,                              \n\t\tinput  wire        AV_Config_avalon_av_config_slave_waitrequest                              \n\t);\n\n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_waitrequest;   \n\twire   [31:0] bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdata;      \n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_debugaccess;   \n\twire   [20:0] bus_master_audio_avalon_master_translator_avalon_universal_master_0_address;       \n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_read;          \n\twire    [3:0] bus_master_audio_avalon_master_translator_avalon_universal_master_0_byteenable;    \n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdatavalid; \n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_lock;          \n\twire          bus_master_audio_avalon_master_translator_avalon_universal_master_0_write;         \n\twire   [31:0] bus_master_audio_avalon_master_translator_avalon_universal_master_0_writedata;     \n\twire    [2:0] bus_master_audio_avalon_master_translator_avalon_universal_master_0_burstcount;    \n\twire          rsp_mux_002_src_valid;                                                             \n\twire  [111:0] rsp_mux_002_src_data;                                                              \n\twire          rsp_mux_002_src_ready;                                                             \n\twire    [2:0] rsp_mux_002_src_channel;                                                           \n\twire          rsp_mux_002_src_startofpacket;                                                     \n\twire          rsp_mux_002_src_endofpacket;                                                       \n\twire   [31:0] audio_subsystem_audio_slave_agent_m0_readdata;                                     \n\twire          audio_subsystem_audio_slave_agent_m0_waitrequest;                                  \n\twire          audio_subsystem_audio_slave_agent_m0_debugaccess;                                  \n\twire   [20:0] audio_subsystem_audio_slave_agent_m0_address;                                      \n\twire    [3:0] audio_subsystem_audio_slave_agent_m0_byteenable;                                   \n\twire          audio_subsystem_audio_slave_agent_m0_read;                                         \n\twire          audio_subsystem_audio_slave_agent_m0_readdatavalid;                                \n\twire          audio_subsystem_audio_slave_agent_m0_lock;                                         \n\twire   [31:0] audio_subsystem_audio_slave_agent_m0_writedata;                                    \n\twire          audio_subsystem_audio_slave_agent_m0_write;                                        \n\twire    [2:0] audio_subsystem_audio_slave_agent_m0_burstcount;                                   \n\twire          audio_subsystem_audio_slave_agent_rf_source_valid;                                 \n\twire  [112:0] audio_subsystem_audio_slave_agent_rf_source_data;                                  \n\twire          audio_subsystem_audio_slave_agent_rf_source_ready;                                 \n\twire          audio_subsystem_audio_slave_agent_rf_source_startofpacket;                         \n\twire          audio_subsystem_audio_slave_agent_rf_source_endofpacket;                           \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_valid;                              \n\twire  [112:0] audio_subsystem_audio_slave_agent_rsp_fifo_out_data;                               \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_ready;                              \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket;                      \n\twire          audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket;                        \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_src_valid;                            \n\twire   [33:0] audio_subsystem_audio_slave_agent_rdata_fifo_src_data;                             \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_src_ready;                            \n\twire   [31:0] av_config_avalon_av_config_slave_agent_m0_readdata;                                \n\twire          av_config_avalon_av_config_slave_agent_m0_waitrequest;                             \n\twire          av_config_avalon_av_config_slave_agent_m0_debugaccess;                             \n\twire   [20:0] av_config_avalon_av_config_slave_agent_m0_address;                                 \n\twire    [3:0] av_config_avalon_av_config_slave_agent_m0_byteenable;                              \n\twire          av_config_avalon_av_config_slave_agent_m0_read;                                    \n\twire          av_config_avalon_av_config_slave_agent_m0_readdatavalid;                           \n\twire          av_config_avalon_av_config_slave_agent_m0_lock;                                    \n\twire   [31:0] av_config_avalon_av_config_slave_agent_m0_writedata;                               \n\twire          av_config_avalon_av_config_slave_agent_m0_write;                                   \n\twire    [2:0] av_config_avalon_av_config_slave_agent_m0_burstcount;                              \n\twire          av_config_avalon_av_config_slave_agent_rf_source_valid;                            \n\twire  [112:0] av_config_avalon_av_config_slave_agent_rf_source_data;                             \n\twire          av_config_avalon_av_config_slave_agent_rf_source_ready;                            \n\twire          av_config_avalon_av_config_slave_agent_rf_source_startofpacket;                    \n\twire          av_config_avalon_av_config_slave_agent_rf_source_endofpacket;                      \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid;                         \n\twire  [112:0] av_config_avalon_av_config_slave_agent_rsp_fifo_out_data;                          \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready;                         \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket;                 \n\twire          av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket;                   \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid;                       \n\twire   [33:0] av_config_avalon_av_config_slave_agent_rdata_fifo_src_data;                        \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready;                       \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid;                                 \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data;                                  \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready;                                 \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket;                         \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid;                                  \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data;                                   \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready;                                  \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket;                          \n\twire          arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket;                            \n\twire          bus_master_audio_avalon_master_agent_cp_valid;                                     \n\twire  [111:0] bus_master_audio_avalon_master_agent_cp_data;                                      \n\twire          bus_master_audio_avalon_master_agent_cp_ready;                                     \n\twire          bus_master_audio_avalon_master_agent_cp_startofpacket;                             \n\twire          bus_master_audio_avalon_master_agent_cp_endofpacket;                               \n\twire          router_002_src_valid;                                                              \n\twire  [111:0] router_002_src_data;                                                               \n\twire          router_002_src_ready;                                                              \n\twire    [2:0] router_002_src_channel;                                                            \n\twire          router_002_src_startofpacket;                                                      \n\twire          router_002_src_endofpacket;                                                        \n\twire          audio_subsystem_audio_slave_agent_rp_valid;                                        \n\twire  [111:0] audio_subsystem_audio_slave_agent_rp_data;                                         \n\twire          audio_subsystem_audio_slave_agent_rp_ready;                                        \n\twire          audio_subsystem_audio_slave_agent_rp_startofpacket;                                \n\twire          audio_subsystem_audio_slave_agent_rp_endofpacket;                                  \n\twire          router_003_src_valid;                                                              \n\twire  [111:0] router_003_src_data;                                                               \n\twire          router_003_src_ready;                                                              \n\twire    [2:0] router_003_src_channel;                                                            \n\twire          router_003_src_startofpacket;                                                      \n\twire          router_003_src_endofpacket;                                                        \n\twire          av_config_avalon_av_config_slave_agent_rp_valid;                                   \n\twire  [111:0] av_config_avalon_av_config_slave_agent_rp_data;                                    \n\twire          av_config_avalon_av_config_slave_agent_rp_ready;                                   \n\twire          av_config_avalon_av_config_slave_agent_rp_startofpacket;                           \n\twire          av_config_avalon_av_config_slave_agent_rp_endofpacket;                             \n\twire          router_004_src_valid;                                                              \n\twire  [111:0] router_004_src_data;                                                               \n\twire          router_004_src_ready;                                                              \n\twire    [2:0] router_004_src_channel;                                                            \n\twire          router_004_src_startofpacket;                                                      \n\twire          router_004_src_endofpacket;                                                        \n\twire          router_src_valid;                                                                  \n\twire  [111:0] router_src_data;                                                                   \n\twire          router_src_ready;                                                                  \n\twire    [2:0] router_src_channel;                                                                \n\twire          router_src_startofpacket;                                                          \n\twire          router_src_endofpacket;                                                            \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data;                              \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready;                             \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket;                       \n\twire          rsp_mux_src_valid;                                                                 \n\twire  [111:0] rsp_mux_src_data;                                                                  \n\twire          rsp_mux_src_ready;                                                                 \n\twire    [2:0] rsp_mux_src_channel;                                                               \n\twire          rsp_mux_src_startofpacket;                                                         \n\twire          rsp_mux_src_endofpacket;                                                           \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid;                             \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data;                              \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready;                             \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket;                       \n\twire          router_001_src_valid;                                                              \n\twire  [111:0] router_001_src_data;                                                               \n\twire          router_001_src_ready;                                                              \n\twire    [2:0] router_001_src_channel;                                                            \n\twire          router_001_src_startofpacket;                                                      \n\twire          router_001_src_endofpacket;                                                        \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data;                              \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready;                             \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket;                       \n\twire          rsp_mux_001_src_valid;                                                             \n\twire  [111:0] rsp_mux_001_src_data;                                                              \n\twire          rsp_mux_001_src_ready;                                                             \n\twire    [2:0] rsp_mux_001_src_channel;                                                           \n\twire          rsp_mux_001_src_startofpacket;                                                     \n\twire          rsp_mux_001_src_endofpacket;                                                       \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid;                             \n\twire  [111:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data;                              \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready;                             \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel;                           \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket;                     \n\twire          arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket;                       \n\twire          cmd_mux_src_valid;                                                                 \n\twire  [111:0] cmd_mux_src_data;                                                                  \n\twire          cmd_mux_src_ready;                                                                 \n\twire    [2:0] cmd_mux_src_channel;                                                               \n\twire          cmd_mux_src_startofpacket;                                                         \n\twire          cmd_mux_src_endofpacket;                                                           \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_valid;                           \n\twire  [111:0] audio_subsystem_audio_slave_burst_adapter_source0_data;                            \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_ready;                           \n\twire    [2:0] audio_subsystem_audio_slave_burst_adapter_source0_channel;                         \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_startofpacket;                   \n\twire          audio_subsystem_audio_slave_burst_adapter_source0_endofpacket;                     \n\twire          cmd_mux_001_src_valid;                                                             \n\twire  [111:0] cmd_mux_001_src_data;                                                              \n\twire          cmd_mux_001_src_ready;                                                             \n\twire    [2:0] cmd_mux_001_src_channel;                                                           \n\twire          cmd_mux_001_src_startofpacket;                                                     \n\twire          cmd_mux_001_src_endofpacket;                                                       \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_valid;                      \n\twire  [111:0] av_config_avalon_av_config_slave_burst_adapter_source0_data;                       \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_ready;                      \n\twire    [2:0] av_config_avalon_av_config_slave_burst_adapter_source0_channel;                    \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket;              \n\twire          av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket;                \n\twire          cmd_demux_src0_valid;                                                              \n\twire  [111:0] cmd_demux_src0_data;                                                               \n\twire          cmd_demux_src0_ready;                                                              \n\twire    [2:0] cmd_demux_src0_channel;                                                            \n\twire          cmd_demux_src0_startofpacket;                                                      \n\twire          cmd_demux_src0_endofpacket;                                                        \n\twire          cmd_demux_src1_valid;                                                              \n\twire  [111:0] cmd_demux_src1_data;                                                               \n\twire          cmd_demux_src1_ready;                                                              \n\twire    [2:0] cmd_demux_src1_channel;                                                            \n\twire          cmd_demux_src1_startofpacket;                                                      \n\twire          cmd_demux_src1_endofpacket;                                                        \n\twire          cmd_demux_001_src0_valid;                                                          \n\twire  [111:0] cmd_demux_001_src0_data;                                                           \n\twire          cmd_demux_001_src0_ready;                                                          \n\twire    [2:0] cmd_demux_001_src0_channel;                                                        \n\twire          cmd_demux_001_src0_startofpacket;                                                  \n\twire          cmd_demux_001_src0_endofpacket;                                                    \n\twire          cmd_demux_001_src1_valid;                                                          \n\twire  [111:0] cmd_demux_001_src1_data;                                                           \n\twire          cmd_demux_001_src1_ready;                                                          \n\twire    [2:0] cmd_demux_001_src1_channel;                                                        \n\twire          cmd_demux_001_src1_startofpacket;                                                  \n\twire          cmd_demux_001_src1_endofpacket;                                                    \n\twire          cmd_demux_002_src0_valid;                                                          \n\twire  [111:0] cmd_demux_002_src0_data;                                                           \n\twire          cmd_demux_002_src0_ready;                                                          \n\twire    [2:0] cmd_demux_002_src0_channel;                                                        \n\twire          cmd_demux_002_src0_startofpacket;                                                  \n\twire          cmd_demux_002_src0_endofpacket;                                                    \n\twire          rsp_demux_src0_valid;                                                              \n\twire  [111:0] rsp_demux_src0_data;                                                               \n\twire          rsp_demux_src0_ready;                                                              \n\twire    [2:0] rsp_demux_src0_channel;                                                            \n\twire          rsp_demux_src0_startofpacket;                                                      \n\twire          rsp_demux_src0_endofpacket;                                                        \n\twire          rsp_demux_src1_valid;                                                              \n\twire  [111:0] rsp_demux_src1_data;                                                               \n\twire          rsp_demux_src1_ready;                                                              \n\twire    [2:0] rsp_demux_src1_channel;                                                            \n\twire          rsp_demux_src1_startofpacket;                                                      \n\twire          rsp_demux_src1_endofpacket;                                                        \n\twire          rsp_demux_src2_valid;                                                              \n\twire  [111:0] rsp_demux_src2_data;                                                               \n\twire          rsp_demux_src2_ready;                                                              \n\twire    [2:0] rsp_demux_src2_channel;                                                            \n\twire          rsp_demux_src2_startofpacket;                                                      \n\twire          rsp_demux_src2_endofpacket;                                                        \n\twire          rsp_demux_001_src0_valid;                                                          \n\twire  [111:0] rsp_demux_001_src0_data;                                                           \n\twire          rsp_demux_001_src0_ready;                                                          \n\twire    [2:0] rsp_demux_001_src0_channel;                                                        \n\twire          rsp_demux_001_src0_startofpacket;                                                  \n\twire          rsp_demux_001_src0_endofpacket;                                                    \n\twire          rsp_demux_001_src1_valid;                                                          \n\twire  [111:0] rsp_demux_001_src1_data;                                                           \n\twire          rsp_demux_001_src1_ready;                                                          \n\twire    [2:0] rsp_demux_001_src1_channel;                                                        \n\twire          rsp_demux_001_src1_startofpacket;                                                  \n\twire          rsp_demux_001_src1_endofpacket;                                                    \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data;                            \n\twire    [2:0] arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data;                            \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_out_valid;                            \n\twire   [33:0] audio_subsystem_audio_slave_agent_rdata_fifo_out_data;                             \n\twire          audio_subsystem_audio_slave_agent_rdata_fifo_out_ready;                            \n\twire          avalon_st_adapter_out_0_valid;                                                     \n\twire   [33:0] avalon_st_adapter_out_0_data;                                                      \n\twire          avalon_st_adapter_out_0_ready;                                                     \n\twire    [0:0] avalon_st_adapter_out_0_error;                                                     \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid;                       \n\twire   [33:0] av_config_avalon_av_config_slave_agent_rdata_fifo_out_data;                        \n\twire          av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready;                       \n\twire          avalon_st_adapter_001_out_0_valid;                                                 \n\twire   [33:0] avalon_st_adapter_001_out_0_data;                                                  \n\twire          avalon_st_adapter_001_out_0_ready;                                                 \n\twire    [0:0] avalon_st_adapter_001_out_0_error;                                                 \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (16),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (21),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (0),\n\t\t.USE_READDATAVALID           (0),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) bus_master_audio_avalon_master_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                            \n\t\t.reset                  (Bus_master_audio_reset_reset_bridge_in_reset_reset),                                \n\t\t.uav_address            (bus_master_audio_avalon_master_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount         (bus_master_audio_avalon_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read               (bus_master_audio_avalon_master_translator_avalon_universal_master_0_read),          \n\t\t.uav_write              (bus_master_audio_avalon_master_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest        (bus_master_audio_avalon_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid      (bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable         (bus_master_audio_avalon_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata           (bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata          (bus_master_audio_avalon_master_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock               (bus_master_audio_avalon_master_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess        (bus_master_audio_avalon_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address             (Bus_master_audio_avalon_master_address),                                            \n\t\t.av_waitrequest         (Bus_master_audio_avalon_master_waitrequest),                                        \n\t\t.av_byteenable          (Bus_master_audio_avalon_master_byteenable),                                         \n\t\t.av_read                (Bus_master_audio_avalon_master_read),                                               \n\t\t.av_readdata            (Bus_master_audio_avalon_master_readdata),                                           \n\t\t.av_write               (Bus_master_audio_avalon_master_write),                                              \n\t\t.av_writedata           (Bus_master_audio_avalon_master_writedata),                                          \n\t\t.av_burstcount          (1'b1),                                                                              \n\t\t.av_beginbursttransfer  (1'b0),                                                                              \n\t\t.av_begintransfer       (1'b0),                                                                              \n\t\t.av_chipselect          (1'b0),                                                                              \n\t\t.av_readdatavalid       (),                                                                                  \n\t\t.av_lock                (1'b0),                                                                              \n\t\t.av_debugaccess         (1'b0),                                                                              \n\t\t.uav_clken              (),                                                                                  \n\t\t.av_clken               (1'b1),                                                                              \n\t\t.uav_response           (2'b00),                                                                             \n\t\t.av_response            (),                                                                                  \n\t\t.uav_writeresponsevalid (1'b0),                                                                              \n\t\t.av_writeresponsevalid  ()                                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) audio_subsystem_audio_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                             \n\t\t.reset                  (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.uav_address            (audio_subsystem_audio_slave_agent_m0_address),       \n\t\t.uav_burstcount         (audio_subsystem_audio_slave_agent_m0_burstcount),    \n\t\t.uav_read               (audio_subsystem_audio_slave_agent_m0_read),          \n\t\t.uav_write              (audio_subsystem_audio_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (audio_subsystem_audio_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (audio_subsystem_audio_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (audio_subsystem_audio_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (audio_subsystem_audio_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (audio_subsystem_audio_slave_agent_m0_writedata),     \n\t\t.uav_lock               (audio_subsystem_audio_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (audio_subsystem_audio_slave_agent_m0_debugaccess),   \n\t\t.av_address             (Audio_Subsystem_audio_slave_address),                \n\t\t.av_write               (Audio_Subsystem_audio_slave_write),                  \n\t\t.av_read                (Audio_Subsystem_audio_slave_read),                   \n\t\t.av_readdata            (Audio_Subsystem_audio_slave_readdata),               \n\t\t.av_writedata           (Audio_Subsystem_audio_slave_writedata),              \n\t\t.av_chipselect          (Audio_Subsystem_audio_slave_chipselect),             \n\t\t.av_begintransfer       (),                                                   \n\t\t.av_beginbursttransfer  (),                                                   \n\t\t.av_burstcount          (),                                                   \n\t\t.av_byteenable          (),                                                   \n\t\t.av_readdatavalid       (1'b0),                                               \n\t\t.av_waitrequest         (1'b0),                                               \n\t\t.av_writebyteenable     (),                                                   \n\t\t.av_lock                (),                                                   \n\t\t.av_clken               (),                                                   \n\t\t.uav_clken              (1'b0),                                               \n\t\t.av_debugaccess         (),                                                   \n\t\t.av_outputenable        (),                                                   \n\t\t.uav_response           (),                                                   \n\t\t.av_response            (2'b00),                                              \n\t\t.uav_writeresponsevalid (),                                                   \n\t\t.av_writeresponsevalid  (1'b0)                                                \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (21),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (1),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (1),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (0),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) av_config_avalon_av_config_slave_translator (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                  \n\t\t.reset                  (Bus_master_audio_reset_reset_bridge_in_reset_reset),      \n\t\t.uav_address            (av_config_avalon_av_config_slave_agent_m0_address),       \n\t\t.uav_burstcount         (av_config_avalon_av_config_slave_agent_m0_burstcount),    \n\t\t.uav_read               (av_config_avalon_av_config_slave_agent_m0_read),          \n\t\t.uav_write              (av_config_avalon_av_config_slave_agent_m0_write),         \n\t\t.uav_waitrequest        (av_config_avalon_av_config_slave_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid      (av_config_avalon_av_config_slave_agent_m0_readdatavalid), \n\t\t.uav_byteenable         (av_config_avalon_av_config_slave_agent_m0_byteenable),    \n\t\t.uav_readdata           (av_config_avalon_av_config_slave_agent_m0_readdata),      \n\t\t.uav_writedata          (av_config_avalon_av_config_slave_agent_m0_writedata),     \n\t\t.uav_lock               (av_config_avalon_av_config_slave_agent_m0_lock),          \n\t\t.uav_debugaccess        (av_config_avalon_av_config_slave_agent_m0_debugaccess),   \n\t\t.av_address             (AV_Config_avalon_av_config_slave_address),                \n\t\t.av_write               (AV_Config_avalon_av_config_slave_write),                  \n\t\t.av_read                (AV_Config_avalon_av_config_slave_read),                   \n\t\t.av_readdata            (AV_Config_avalon_av_config_slave_readdata),               \n\t\t.av_writedata           (AV_Config_avalon_av_config_slave_writedata),              \n\t\t.av_byteenable          (AV_Config_avalon_av_config_slave_byteenable),             \n\t\t.av_waitrequest         (AV_Config_avalon_av_config_slave_waitrequest),            \n\t\t.av_begintransfer       (),                                                        \n\t\t.av_beginbursttransfer  (),                                                        \n\t\t.av_burstcount          (),                                                        \n\t\t.av_readdatavalid       (1'b0),                                                    \n\t\t.av_writebyteenable     (),                                                        \n\t\t.av_lock                (),                                                        \n\t\t.av_chipselect          (),                                                        \n\t\t.av_clken               (),                                                        \n\t\t.uav_clken              (1'b0),                                                    \n\t\t.av_debugaccess         (),                                                        \n\t\t.av_outputenable        (),                                                        \n\t\t.uav_response           (),                                                        \n\t\t.av_response            (2'b00),                                                   \n\t\t.uav_writeresponsevalid (),                                                        \n\t\t.av_writeresponsevalid  (1'b0)                                                     \n\t);\n\n\taltera_merlin_axi_master_ni #(\n\t\t.ID_WIDTH                  (12),\n\t\t.ADDR_WIDTH                (21),\n\t\t.RDATA_WIDTH               (32),\n\t\t.WDATA_WIDTH               (32),\n\t\t.ADDR_USER_WIDTH           (1),\n\t\t.DATA_USER_WIDTH           (1),\n\t\t.AXI_BURST_LENGTH_WIDTH    (4),\n\t\t.AXI_LOCK_WIDTH            (2),\n\t\t.AXI_VERSION               (\"AXI3\"),\n\t\t.WRITE_ISSUING_CAPABILITY  (8),\n\t\t.READ_ISSUING_CAPABILITY   (8),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_CACHE_H               (106),\n\t\t.PKT_CACHE_L               (103),\n\t\t.PKT_ADDR_SIDEBAND_H       (82),\n\t\t.PKT_ADDR_SIDEBAND_L       (82),\n\t\t.PKT_PROTECTION_H          (102),\n\t\t.PKT_PROTECTION_L          (100),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_RESPONSE_STATUS_L     (107),\n\t\t.PKT_RESPONSE_STATUS_H     (108),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_EXCLUSIVE       (62),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_THREAD_ID_H           (99),\n\t\t.PKT_THREAD_ID_L           (88),\n\t\t.PKT_QOS_L                 (85),\n\t\t.PKT_QOS_H                 (85),\n\t\t.PKT_ORI_BURST_SIZE_L      (109),\n\t\t.PKT_ORI_BURST_SIZE_H      (111),\n\t\t.PKT_DATA_SIDEBAND_H       (83),\n\t\t.PKT_DATA_SIDEBAND_L       (83),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.ID                        (0)\n\t) arm_a9_hps_h2f_lw_axi_master_agent (\n\t\t.aclk                   (System_PLL_sys_clk_clk),                                                    \n\t\t.aresetn                (~ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.write_cp_valid         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid),                         \n\t\t.write_cp_data          (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data),                          \n\t\t.write_cp_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket),                 \n\t\t.write_cp_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),                   \n\t\t.write_cp_ready         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready),                         \n\t\t.write_rp_valid         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                     \n\t\t.write_rp_data          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),                      \n\t\t.write_rp_channel       (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                   \n\t\t.write_rp_startofpacket (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),             \n\t\t.write_rp_endofpacket   (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),               \n\t\t.write_rp_ready         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                     \n\t\t.read_cp_valid          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid),                          \n\t\t.read_cp_data           (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data),                           \n\t\t.read_cp_startofpacket  (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket),                  \n\t\t.read_cp_endofpacket    (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),                    \n\t\t.read_cp_ready          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready),                          \n\t\t.read_rp_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                     \n\t\t.read_rp_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),                      \n\t\t.read_rp_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                   \n\t\t.read_rp_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),             \n\t\t.read_rp_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),               \n\t\t.read_rp_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                     \n\t\t.awid                   (ARM_A9_HPS_h2f_lw_axi_master_awid),                                         \n\t\t.awaddr                 (ARM_A9_HPS_h2f_lw_axi_master_awaddr),                                       \n\t\t.awlen                  (ARM_A9_HPS_h2f_lw_axi_master_awlen),                                        \n\t\t.awsize                 (ARM_A9_HPS_h2f_lw_axi_master_awsize),                                       \n\t\t.awburst                (ARM_A9_HPS_h2f_lw_axi_master_awburst),                                      \n\t\t.awlock                 (ARM_A9_HPS_h2f_lw_axi_master_awlock),                                       \n\t\t.awcache                (ARM_A9_HPS_h2f_lw_axi_master_awcache),                                      \n\t\t.awprot                 (ARM_A9_HPS_h2f_lw_axi_master_awprot),                                       \n\t\t.awvalid                (ARM_A9_HPS_h2f_lw_axi_master_awvalid),                                      \n\t\t.awready                (ARM_A9_HPS_h2f_lw_axi_master_awready),                                      \n\t\t.wid                    (ARM_A9_HPS_h2f_lw_axi_master_wid),                                          \n\t\t.wdata                  (ARM_A9_HPS_h2f_lw_axi_master_wdata),                                        \n\t\t.wstrb                  (ARM_A9_HPS_h2f_lw_axi_master_wstrb),                                        \n\t\t.wlast                  (ARM_A9_HPS_h2f_lw_axi_master_wlast),                                        \n\t\t.wvalid                 (ARM_A9_HPS_h2f_lw_axi_master_wvalid),                                       \n\t\t.wready                 (ARM_A9_HPS_h2f_lw_axi_master_wready),                                       \n\t\t.bid                    (ARM_A9_HPS_h2f_lw_axi_master_bid),                                          \n\t\t.bresp                  (ARM_A9_HPS_h2f_lw_axi_master_bresp),                                        \n\t\t.bvalid                 (ARM_A9_HPS_h2f_lw_axi_master_bvalid),                                       \n\t\t.bready                 (ARM_A9_HPS_h2f_lw_axi_master_bready),                                       \n\t\t.arid                   (ARM_A9_HPS_h2f_lw_axi_master_arid),                                         \n\t\t.araddr                 (ARM_A9_HPS_h2f_lw_axi_master_araddr),                                       \n\t\t.arlen                  (ARM_A9_HPS_h2f_lw_axi_master_arlen),                                        \n\t\t.arsize                 (ARM_A9_HPS_h2f_lw_axi_master_arsize),                                       \n\t\t.arburst                (ARM_A9_HPS_h2f_lw_axi_master_arburst),                                      \n\t\t.arlock                 (ARM_A9_HPS_h2f_lw_axi_master_arlock),                                       \n\t\t.arcache                (ARM_A9_HPS_h2f_lw_axi_master_arcache),                                      \n\t\t.arprot                 (ARM_A9_HPS_h2f_lw_axi_master_arprot),                                       \n\t\t.arvalid                (ARM_A9_HPS_h2f_lw_axi_master_arvalid),                                      \n\t\t.arready                (ARM_A9_HPS_h2f_lw_axi_master_arready),                                      \n\t\t.rid                    (ARM_A9_HPS_h2f_lw_axi_master_rid),                                          \n\t\t.rdata                  (ARM_A9_HPS_h2f_lw_axi_master_rdata),                                        \n\t\t.rresp                  (ARM_A9_HPS_h2f_lw_axi_master_rresp),                                        \n\t\t.rlast                  (ARM_A9_HPS_h2f_lw_axi_master_rlast),                                        \n\t\t.rvalid                 (ARM_A9_HPS_h2f_lw_axi_master_rvalid),                                       \n\t\t.rready                 (ARM_A9_HPS_h2f_lw_axi_master_rready),                                       \n\t\t.awuser                 (1'b0),                                                                      \n\t\t.aruser                 (1'b0),                                                                      \n\t\t.awqos                  (4'b0000),                                                                   \n\t\t.arqos                  (4'b0000),                                                                   \n\t\t.awregion               (4'b0000),                                                                   \n\t\t.arregion               (4'b0000),                                                                   \n\t\t.wuser                  (1'b0),                                                                      \n\t\t.ruser                  (),                                                                          \n\t\t.buser                  ()                                                                           \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (111),\n\t\t.PKT_ORI_BURST_SIZE_L      (109),\n\t\t.PKT_RESPONSE_STATUS_H     (108),\n\t\t.PKT_RESPONSE_STATUS_L     (107),\n\t\t.PKT_QOS_H                 (85),\n\t\t.PKT_QOS_L                 (85),\n\t\t.PKT_DATA_SIDEBAND_H       (83),\n\t\t.PKT_DATA_SIDEBAND_L       (83),\n\t\t.PKT_ADDR_SIDEBAND_H       (82),\n\t\t.PKT_ADDR_SIDEBAND_L       (82),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_CACHE_H               (106),\n\t\t.PKT_CACHE_L               (103),\n\t\t.PKT_THREAD_ID_H           (99),\n\t\t.PKT_THREAD_ID_L           (88),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_EXCLUSIVE       (62),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (102),\n\t\t.PKT_PROTECTION_L          (100),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (1),\n\t\t.BURSTWRAP_VALUE           (127),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) bus_master_audio_avalon_master_agent (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                                            \n\t\t.reset                 (Bus_master_audio_reset_reset_bridge_in_reset_reset),                                \n\t\t.av_address            (bus_master_audio_avalon_master_translator_avalon_universal_master_0_address),       \n\t\t.av_write              (bus_master_audio_avalon_master_translator_avalon_universal_master_0_write),         \n\t\t.av_read               (bus_master_audio_avalon_master_translator_avalon_universal_master_0_read),          \n\t\t.av_writedata          (bus_master_audio_avalon_master_translator_avalon_universal_master_0_writedata),     \n\t\t.av_readdata           (bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdata),      \n\t\t.av_waitrequest        (bus_master_audio_avalon_master_translator_avalon_universal_master_0_waitrequest),   \n\t\t.av_readdatavalid      (bus_master_audio_avalon_master_translator_avalon_universal_master_0_readdatavalid), \n\t\t.av_byteenable         (bus_master_audio_avalon_master_translator_avalon_universal_master_0_byteenable),    \n\t\t.av_burstcount         (bus_master_audio_avalon_master_translator_avalon_universal_master_0_burstcount),    \n\t\t.av_debugaccess        (bus_master_audio_avalon_master_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_lock               (bus_master_audio_avalon_master_translator_avalon_universal_master_0_lock),          \n\t\t.cp_valid              (bus_master_audio_avalon_master_agent_cp_valid),                                     \n\t\t.cp_data               (bus_master_audio_avalon_master_agent_cp_data),                                      \n\t\t.cp_startofpacket      (bus_master_audio_avalon_master_agent_cp_startofpacket),                             \n\t\t.cp_endofpacket        (bus_master_audio_avalon_master_agent_cp_endofpacket),                               \n\t\t.cp_ready              (bus_master_audio_avalon_master_agent_cp_ready),                                     \n\t\t.rp_valid              (rsp_mux_002_src_valid),                                                             \n\t\t.rp_data               (rsp_mux_002_src_data),                                                              \n\t\t.rp_channel            (rsp_mux_002_src_channel),                                                           \n\t\t.rp_startofpacket      (rsp_mux_002_src_startofpacket),                                                     \n\t\t.rp_endofpacket        (rsp_mux_002_src_endofpacket),                                                       \n\t\t.rp_ready              (rsp_mux_002_src_ready),                                                             \n\t\t.av_response           (),                                                                                  \n\t\t.av_writeresponsevalid ()                                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (111),\n\t\t.PKT_ORI_BURST_SIZE_L      (109),\n\t\t.PKT_RESPONSE_STATUS_H     (108),\n\t\t.PKT_RESPONSE_STATUS_L     (107),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (102),\n\t\t.PKT_PROTECTION_L          (100),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.ST_DATA_W                 (112),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) audio_subsystem_audio_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                          \n\t\t.reset                   (Bus_master_audio_reset_reset_bridge_in_reset_reset),              \n\t\t.m0_address              (audio_subsystem_audio_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (audio_subsystem_audio_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (audio_subsystem_audio_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (audio_subsystem_audio_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (audio_subsystem_audio_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (audio_subsystem_audio_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (audio_subsystem_audio_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (audio_subsystem_audio_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (audio_subsystem_audio_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (audio_subsystem_audio_slave_agent_m0_writedata),                  \n\t\t.m0_write                (audio_subsystem_audio_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (audio_subsystem_audio_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (audio_subsystem_audio_slave_agent_rp_ready),                      \n\t\t.rp_valid                (audio_subsystem_audio_slave_agent_rp_valid),                      \n\t\t.rp_data                 (audio_subsystem_audio_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (audio_subsystem_audio_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (audio_subsystem_audio_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (audio_subsystem_audio_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (audio_subsystem_audio_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (audio_subsystem_audio_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (audio_subsystem_audio_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (audio_subsystem_audio_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (audio_subsystem_audio_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (audio_subsystem_audio_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (audio_subsystem_audio_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (audio_subsystem_audio_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (audio_subsystem_audio_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (audio_subsystem_audio_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (audio_subsystem_audio_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (audio_subsystem_audio_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                   \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                   \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                    \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                   \n\t\t.rdata_fifo_src_ready    (audio_subsystem_audio_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (audio_subsystem_audio_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (audio_subsystem_audio_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                           \n\t\t.m0_writeresponsevalid   (1'b0)                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (113),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_subsystem_audio_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                       \n\t\t.reset             (Bus_master_audio_reset_reset_bridge_in_reset_reset),           \n\t\t.in_data           (audio_subsystem_audio_slave_agent_rf_source_data),             \n\t\t.in_valid          (audio_subsystem_audio_slave_agent_rf_source_valid),            \n\t\t.in_ready          (audio_subsystem_audio_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (audio_subsystem_audio_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (audio_subsystem_audio_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (audio_subsystem_audio_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (audio_subsystem_audio_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (audio_subsystem_audio_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (audio_subsystem_audio_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (audio_subsystem_audio_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                        \n\t\t.csr_read          (1'b0),                                                         \n\t\t.csr_write         (1'b0),                                                         \n\t\t.csr_readdata      (),                                                             \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                         \n\t\t.almost_full_data  (),                                                             \n\t\t.almost_empty_data (),                                                             \n\t\t.in_empty          (1'b0),                                                         \n\t\t.out_empty         (),                                                             \n\t\t.in_error          (1'b0),                                                         \n\t\t.out_error         (),                                                             \n\t\t.in_channel        (1'b0),                                                         \n\t\t.out_channel       ()                                                              \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) audio_subsystem_audio_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                 \n\t\t.reset             (Bus_master_audio_reset_reset_bridge_in_reset_reset),     \n\t\t.in_data           (audio_subsystem_audio_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (audio_subsystem_audio_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (audio_subsystem_audio_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (audio_subsystem_audio_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (audio_subsystem_audio_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (audio_subsystem_audio_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                  \n\t\t.csr_read          (1'b0),                                                   \n\t\t.csr_write         (1'b0),                                                   \n\t\t.csr_readdata      (),                                                       \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                   \n\t\t.almost_full_data  (),                                                       \n\t\t.almost_empty_data (),                                                       \n\t\t.in_startofpacket  (1'b0),                                                   \n\t\t.in_endofpacket    (1'b0),                                                   \n\t\t.out_startofpacket (),                                                       \n\t\t.out_endofpacket   (),                                                       \n\t\t.in_empty          (1'b0),                                                   \n\t\t.out_empty         (),                                                       \n\t\t.in_error          (1'b0),                                                   \n\t\t.out_error         (),                                                       \n\t\t.in_channel        (1'b0),                                                   \n\t\t.out_channel       ()                                                        \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_ORI_BURST_SIZE_H      (111),\n\t\t.PKT_ORI_BURST_SIZE_L      (109),\n\t\t.PKT_RESPONSE_STATUS_H     (108),\n\t\t.PKT_RESPONSE_STATUS_L     (107),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_TRANS_LOCK            (61),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_PROTECTION_H          (102),\n\t\t.PKT_PROTECTION_L          (100),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.ST_DATA_W                 (112),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (1),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0),\n\t\t.ECC_ENABLE                (0)\n\t) av_config_avalon_av_config_slave_agent (\n\t\t.clk                     (System_PLL_sys_clk_clk),                                               \n\t\t.reset                   (Bus_master_audio_reset_reset_bridge_in_reset_reset),                   \n\t\t.m0_address              (av_config_avalon_av_config_slave_agent_m0_address),                    \n\t\t.m0_burstcount           (av_config_avalon_av_config_slave_agent_m0_burstcount),                 \n\t\t.m0_byteenable           (av_config_avalon_av_config_slave_agent_m0_byteenable),                 \n\t\t.m0_debugaccess          (av_config_avalon_av_config_slave_agent_m0_debugaccess),                \n\t\t.m0_lock                 (av_config_avalon_av_config_slave_agent_m0_lock),                       \n\t\t.m0_readdata             (av_config_avalon_av_config_slave_agent_m0_readdata),                   \n\t\t.m0_readdatavalid        (av_config_avalon_av_config_slave_agent_m0_readdatavalid),              \n\t\t.m0_read                 (av_config_avalon_av_config_slave_agent_m0_read),                       \n\t\t.m0_waitrequest          (av_config_avalon_av_config_slave_agent_m0_waitrequest),                \n\t\t.m0_writedata            (av_config_avalon_av_config_slave_agent_m0_writedata),                  \n\t\t.m0_write                (av_config_avalon_av_config_slave_agent_m0_write),                      \n\t\t.rp_endofpacket          (av_config_avalon_av_config_slave_agent_rp_endofpacket),                \n\t\t.rp_ready                (av_config_avalon_av_config_slave_agent_rp_ready),                      \n\t\t.rp_valid                (av_config_avalon_av_config_slave_agent_rp_valid),                      \n\t\t.rp_data                 (av_config_avalon_av_config_slave_agent_rp_data),                       \n\t\t.rp_startofpacket        (av_config_avalon_av_config_slave_agent_rp_startofpacket),              \n\t\t.cp_ready                (av_config_avalon_av_config_slave_burst_adapter_source0_ready),         \n\t\t.cp_valid                (av_config_avalon_av_config_slave_burst_adapter_source0_valid),         \n\t\t.cp_data                 (av_config_avalon_av_config_slave_burst_adapter_source0_data),          \n\t\t.cp_startofpacket        (av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket), \n\t\t.cp_endofpacket          (av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket),   \n\t\t.cp_channel              (av_config_avalon_av_config_slave_burst_adapter_source0_channel),       \n\t\t.rf_sink_ready           (av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready),            \n\t\t.rf_sink_valid           (av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid),            \n\t\t.rf_sink_startofpacket   (av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket),    \n\t\t.rf_sink_endofpacket     (av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket),      \n\t\t.rf_sink_data            (av_config_avalon_av_config_slave_agent_rsp_fifo_out_data),             \n\t\t.rf_source_ready         (av_config_avalon_av_config_slave_agent_rf_source_ready),               \n\t\t.rf_source_valid         (av_config_avalon_av_config_slave_agent_rf_source_valid),               \n\t\t.rf_source_startofpacket (av_config_avalon_av_config_slave_agent_rf_source_startofpacket),       \n\t\t.rf_source_endofpacket   (av_config_avalon_av_config_slave_agent_rf_source_endofpacket),         \n\t\t.rf_source_data          (av_config_avalon_av_config_slave_agent_rf_source_data),                \n\t\t.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                                    \n\t\t.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                                    \n\t\t.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                                     \n\t\t.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                                    \n\t\t.rdata_fifo_src_ready    (av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready),          \n\t\t.rdata_fifo_src_valid    (av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid),          \n\t\t.rdata_fifo_src_data     (av_config_avalon_av_config_slave_agent_rdata_fifo_src_data),           \n\t\t.m0_response             (2'b00),                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                  \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (113),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) av_config_avalon_av_config_slave_agent_rsp_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                            \n\t\t.reset             (Bus_master_audio_reset_reset_bridge_in_reset_reset),                \n\t\t.in_data           (av_config_avalon_av_config_slave_agent_rf_source_data),             \n\t\t.in_valid          (av_config_avalon_av_config_slave_agent_rf_source_valid),            \n\t\t.in_ready          (av_config_avalon_av_config_slave_agent_rf_source_ready),            \n\t\t.in_startofpacket  (av_config_avalon_av_config_slave_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (av_config_avalon_av_config_slave_agent_rf_source_endofpacket),      \n\t\t.out_data          (av_config_avalon_av_config_slave_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (av_config_avalon_av_config_slave_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (av_config_avalon_av_config_slave_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (av_config_avalon_av_config_slave_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (av_config_avalon_av_config_slave_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                             \n\t\t.csr_read          (1'b0),                                                              \n\t\t.csr_write         (1'b0),                                                              \n\t\t.csr_readdata      (),                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                              \n\t\t.almost_full_data  (),                                                                  \n\t\t.almost_empty_data (),                                                                  \n\t\t.in_empty          (1'b0),                                                              \n\t\t.out_empty         (),                                                                  \n\t\t.in_error          (1'b0),                                                              \n\t\t.out_error         (),                                                                  \n\t\t.in_channel        (1'b0),                                                              \n\t\t.out_channel       ()                                                                   \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (34),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (0),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (0),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) av_config_avalon_av_config_slave_agent_rdata_fifo (\n\t\t.clk               (System_PLL_sys_clk_clk),                                      \n\t\t.reset             (Bus_master_audio_reset_reset_bridge_in_reset_reset),          \n\t\t.in_data           (av_config_avalon_av_config_slave_agent_rdata_fifo_src_data),  \n\t\t.in_valid          (av_config_avalon_av_config_slave_agent_rdata_fifo_src_valid), \n\t\t.in_ready          (av_config_avalon_av_config_slave_agent_rdata_fifo_src_ready), \n\t\t.out_data          (av_config_avalon_av_config_slave_agent_rdata_fifo_out_data),  \n\t\t.out_valid         (av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid), \n\t\t.out_ready         (av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready), \n\t\t.csr_address       (2'b00),                                                       \n\t\t.csr_read          (1'b0),                                                        \n\t\t.csr_write         (1'b0),                                                        \n\t\t.csr_readdata      (),                                                            \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                        \n\t\t.almost_full_data  (),                                                            \n\t\t.almost_empty_data (),                                                            \n\t\t.in_startofpacket  (1'b0),                                                        \n\t\t.in_endofpacket    (1'b0),                                                        \n\t\t.out_startofpacket (),                                                            \n\t\t.out_endofpacket   (),                                                            \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.in_error          (1'b0),                                                        \n\t\t.out_error         (),                                                            \n\t\t.in_channel        (1'b0),                                                        \n\t\t.out_channel       ()                                                             \n\t);\n\n\tComputer_System_mm_interconnect_0_router router (\n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_ready),                        \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_valid),                        \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_data),                         \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_startofpacket),                \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_write_cp_endofpacket),                  \n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_src_ready),                                                         \n\t\t.src_valid          (router_src_valid),                                                         \n\t\t.src_data           (router_src_data),                                                          \n\t\t.src_channel        (router_src_channel),                                                       \n\t\t.src_startofpacket  (router_src_startofpacket),                                                 \n\t\t.src_endofpacket    (router_src_endofpacket)                                                    \n\t);\n\n\tComputer_System_mm_interconnect_0_router router_001 (\n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_ready),                         \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_valid),                         \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_data),                          \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_startofpacket),                 \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_agent_read_cp_endofpacket),                   \n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_001_src_ready),                                                     \n\t\t.src_valid          (router_001_src_valid),                                                     \n\t\t.src_data           (router_001_src_data),                                                      \n\t\t.src_channel        (router_001_src_channel),                                                   \n\t\t.src_startofpacket  (router_001_src_startofpacket),                                             \n\t\t.src_endofpacket    (router_001_src_endofpacket)                                                \n\t);\n\n\tComputer_System_mm_interconnect_0_router_002 router_002 (\n\t\t.sink_ready         (bus_master_audio_avalon_master_agent_cp_ready),         \n\t\t.sink_valid         (bus_master_audio_avalon_master_agent_cp_valid),         \n\t\t.sink_data          (bus_master_audio_avalon_master_agent_cp_data),          \n\t\t.sink_startofpacket (bus_master_audio_avalon_master_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (bus_master_audio_avalon_master_agent_cp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset),    \n\t\t.src_ready          (router_002_src_ready),                                  \n\t\t.src_valid          (router_002_src_valid),                                  \n\t\t.src_data           (router_002_src_data),                                   \n\t\t.src_channel        (router_002_src_channel),                                \n\t\t.src_startofpacket  (router_002_src_startofpacket),                          \n\t\t.src_endofpacket    (router_002_src_endofpacket)                             \n\t);\n\n\tComputer_System_mm_interconnect_0_router_003 router_003 (\n\t\t.sink_ready         (audio_subsystem_audio_slave_agent_rp_ready),         \n\t\t.sink_valid         (audio_subsystem_audio_slave_agent_rp_valid),         \n\t\t.sink_data          (audio_subsystem_audio_slave_agent_rp_data),          \n\t\t.sink_startofpacket (audio_subsystem_audio_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (audio_subsystem_audio_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                             \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (router_003_src_ready),                               \n\t\t.src_valid          (router_003_src_valid),                               \n\t\t.src_data           (router_003_src_data),                                \n\t\t.src_channel        (router_003_src_channel),                             \n\t\t.src_startofpacket  (router_003_src_startofpacket),                       \n\t\t.src_endofpacket    (router_003_src_endofpacket)                          \n\t);\n\n\tComputer_System_mm_interconnect_0_router_004 router_004 (\n\t\t.sink_ready         (av_config_avalon_av_config_slave_agent_rp_ready),         \n\t\t.sink_valid         (av_config_avalon_av_config_slave_agent_rp_valid),         \n\t\t.sink_data          (av_config_avalon_av_config_slave_agent_rp_data),          \n\t\t.sink_startofpacket (av_config_avalon_av_config_slave_agent_rp_startofpacket), \n\t\t.sink_endofpacket   (av_config_avalon_av_config_slave_agent_rp_endofpacket),   \n\t\t.clk                (System_PLL_sys_clk_clk),                                  \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset),      \n\t\t.src_ready          (router_004_src_ready),                                    \n\t\t.src_valid          (router_004_src_valid),                                    \n\t\t.src_data           (router_004_src_data),                                     \n\t\t.src_channel        (router_004_src_channel),                                  \n\t\t.src_startofpacket  (router_004_src_startofpacket),                            \n\t\t.src_endofpacket    (router_004_src_endofpacket)                               \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.VALID_WIDTH               (3),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_lw_axi_master_wr_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                   \n\t\t.reset                  (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_src_ready),                                                         \n\t\t.cmd_sink_valid         (router_src_valid),                                                         \n\t\t.cmd_sink_data          (router_src_data),                                                          \n\t\t.cmd_sink_channel       (router_src_channel),                                                       \n\t\t.cmd_sink_startofpacket (router_src_startofpacket),                                                 \n\t\t.cmd_sink_endofpacket   (router_src_endofpacket),                                                   \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_src_ready),                                                        \n\t\t.rsp_sink_valid         (rsp_mux_src_valid),                                                        \n\t\t.rsp_sink_channel       (rsp_mux_src_channel),                                                      \n\t\t.rsp_sink_data          (rsp_mux_src_data),                                                         \n\t\t.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                                \n\t\t.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                                  \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_wr_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (87),\n\t\t.PKT_DEST_ID_L             (87),\n\t\t.PKT_SRC_ID_H              (86),\n\t\t.PKT_SRC_ID_L              (86),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_TRANS_POSTED          (58),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.MAX_OUTSTANDING_RESPONSES (3),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.VALID_WIDTH               (3),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.SUPPORTS_POSTED_WRITES    (1),\n\t\t.SUPPORTS_NONPOSTED_WRITES (0),\n\t\t.REORDER                   (0)\n\t) arm_a9_hps_h2f_lw_axi_master_rd_limiter (\n\t\t.clk                    (System_PLL_sys_clk_clk),                                                   \n\t\t.reset                  (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (router_001_src_ready),                                                     \n\t\t.cmd_sink_valid         (router_001_src_valid),                                                     \n\t\t.cmd_sink_data          (router_001_src_data),                                                      \n\t\t.cmd_sink_channel       (router_001_src_channel),                                                   \n\t\t.cmd_sink_startofpacket (router_001_src_startofpacket),                                             \n\t\t.cmd_sink_endofpacket   (router_001_src_endofpacket),                                               \n\t\t.cmd_src_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.cmd_src_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.cmd_src_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.cmd_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.cmd_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.rsp_sink_ready         (rsp_mux_001_src_ready),                                                    \n\t\t.rsp_sink_valid         (rsp_mux_001_src_valid),                                                    \n\t\t.rsp_sink_channel       (rsp_mux_001_src_channel),                                                  \n\t\t.rsp_sink_data          (rsp_mux_001_src_data),                                                     \n\t\t.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),                                            \n\t\t.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                                              \n\t\t.rsp_src_ready          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_ready),                    \n\t\t.rsp_src_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_valid),                    \n\t\t.rsp_src_data           (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_data),                     \n\t\t.rsp_src_channel        (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_channel),                  \n\t\t.rsp_src_startofpacket  (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_startofpacket),            \n\t\t.rsp_src_endofpacket    (arm_a9_hps_h2f_lw_axi_master_rd_limiter_rsp_src_endofpacket),              \n\t\t.cmd_src_valid          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data)                    \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) audio_subsystem_audio_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                          \n\t\t.reset                 (Bus_master_audio_reset_reset_bridge_in_reset_reset),              \n\t\t.sink0_valid           (cmd_mux_src_valid),                                               \n\t\t.sink0_data            (cmd_mux_src_data),                                                \n\t\t.sink0_channel         (cmd_mux_src_channel),                                             \n\t\t.sink0_startofpacket   (cmd_mux_src_startofpacket),                                       \n\t\t.sink0_endofpacket     (cmd_mux_src_endofpacket),                                         \n\t\t.sink0_ready           (cmd_mux_src_ready),                                               \n\t\t.source0_valid         (audio_subsystem_audio_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (audio_subsystem_audio_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (audio_subsystem_audio_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (audio_subsystem_audio_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (audio_subsystem_audio_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (audio_subsystem_audio_slave_burst_adapter_source0_ready)          \n\t);\n\n\taltera_merlin_burst_adapter #(\n\t\t.PKT_ADDR_H                (56),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_BEGIN_BURST           (84),\n\t\t.PKT_BYTE_CNT_H            (69),\n\t\t.PKT_BYTE_CNT_L            (63),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_BURST_SIZE_H          (79),\n\t\t.PKT_BURST_SIZE_L          (77),\n\t\t.PKT_BURST_TYPE_H          (81),\n\t\t.PKT_BURST_TYPE_L          (80),\n\t\t.PKT_BURSTWRAP_H           (76),\n\t\t.PKT_BURSTWRAP_L           (70),\n\t\t.PKT_TRANS_COMPRESSED_READ (57),\n\t\t.PKT_TRANS_WRITE           (59),\n\t\t.PKT_TRANS_READ            (60),\n\t\t.OUT_NARROW_SIZE           (0),\n\t\t.IN_NARROW_SIZE            (1),\n\t\t.OUT_FIXED                 (0),\n\t\t.OUT_COMPLETE_WRAP         (0),\n\t\t.ST_DATA_W                 (112),\n\t\t.ST_CHANNEL_W              (3),\n\t\t.OUT_BYTE_CNT_H            (65),\n\t\t.OUT_BURSTWRAP_H           (76),\n\t\t.COMPRESSED_READ_SUPPORT   (1),\n\t\t.BYTEENABLE_SYNTHESIS      (1),\n\t\t.PIPE_INPUTS               (0),\n\t\t.NO_WRAP_SUPPORT           (0),\n\t\t.INCOMPLETE_WRAP_SUPPORT   (0),\n\t\t.BURSTWRAP_CONST_MASK      (0),\n\t\t.BURSTWRAP_CONST_VALUE     (0),\n\t\t.ADAPTER_VERSION           (\"13.1\")\n\t) av_config_avalon_av_config_slave_burst_adapter (\n\t\t.clk                   (System_PLL_sys_clk_clk),                                               \n\t\t.reset                 (Bus_master_audio_reset_reset_bridge_in_reset_reset),                   \n\t\t.sink0_valid           (cmd_mux_001_src_valid),                                                \n\t\t.sink0_data            (cmd_mux_001_src_data),                                                 \n\t\t.sink0_channel         (cmd_mux_001_src_channel),                                              \n\t\t.sink0_startofpacket   (cmd_mux_001_src_startofpacket),                                        \n\t\t.sink0_endofpacket     (cmd_mux_001_src_endofpacket),                                          \n\t\t.sink0_ready           (cmd_mux_001_src_ready),                                                \n\t\t.source0_valid         (av_config_avalon_av_config_slave_burst_adapter_source0_valid),         \n\t\t.source0_data          (av_config_avalon_av_config_slave_burst_adapter_source0_data),          \n\t\t.source0_channel       (av_config_avalon_av_config_slave_burst_adapter_source0_channel),       \n\t\t.source0_startofpacket (av_config_avalon_av_config_slave_burst_adapter_source0_startofpacket), \n\t\t.source0_endofpacket   (av_config_avalon_av_config_slave_burst_adapter_source0_endofpacket),   \n\t\t.source0_ready         (av_config_avalon_av_config_slave_burst_adapter_source0_ready)          \n\t);\n\n\tComputer_System_mm_interconnect_0_cmd_demux cmd_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_wr_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_src0_ready),                                                     \n\t\t.src0_valid         (cmd_demux_src0_valid),                                                     \n\t\t.src0_data          (cmd_demux_src0_data),                                                      \n\t\t.src0_channel       (cmd_demux_src0_channel),                                                   \n\t\t.src0_startofpacket (cmd_demux_src0_startofpacket),                                             \n\t\t.src0_endofpacket   (cmd_demux_src0_endofpacket),                                               \n\t\t.src1_ready         (cmd_demux_src1_ready),                                                     \n\t\t.src1_valid         (cmd_demux_src1_valid),                                                     \n\t\t.src1_data          (cmd_demux_src1_data),                                                      \n\t\t.src1_channel       (cmd_demux_src1_channel),                                                   \n\t\t.src1_startofpacket (cmd_demux_src1_startofpacket),                                             \n\t\t.src1_endofpacket   (cmd_demux_src1_endofpacket)                                                \n\t);\n\n\tComputer_System_mm_interconnect_0_cmd_demux cmd_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                                                   \n\t\t.reset              (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_ready),                    \n\t\t.sink_channel       (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_channel),                  \n\t\t.sink_data          (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_data),                     \n\t\t.sink_startofpacket (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_startofpacket),            \n\t\t.sink_endofpacket   (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_src_endofpacket),              \n\t\t.sink_valid         (arm_a9_hps_h2f_lw_axi_master_rd_limiter_cmd_valid_data),                   \n\t\t.src0_ready         (cmd_demux_001_src0_ready),                                                 \n\t\t.src0_valid         (cmd_demux_001_src0_valid),                                                 \n\t\t.src0_data          (cmd_demux_001_src0_data),                                                  \n\t\t.src0_channel       (cmd_demux_001_src0_channel),                                               \n\t\t.src0_startofpacket (cmd_demux_001_src0_startofpacket),                                         \n\t\t.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                           \n\t\t.src1_ready         (cmd_demux_001_src1_ready),                                                 \n\t\t.src1_valid         (cmd_demux_001_src1_valid),                                                 \n\t\t.src1_data          (cmd_demux_001_src1_data),                                                  \n\t\t.src1_channel       (cmd_demux_001_src1_channel),                                               \n\t\t.src1_startofpacket (cmd_demux_001_src1_startofpacket),                                         \n\t\t.src1_endofpacket   (cmd_demux_001_src1_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_0_cmd_demux_002 cmd_demux_002 (\n\t\t.clk                (System_PLL_sys_clk_clk),                             \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_002_src_ready),                               \n\t\t.sink_channel       (router_002_src_channel),                             \n\t\t.sink_data          (router_002_src_data),                                \n\t\t.sink_startofpacket (router_002_src_startofpacket),                       \n\t\t.sink_endofpacket   (router_002_src_endofpacket),                         \n\t\t.sink_valid         (router_002_src_valid),                               \n\t\t.src0_ready         (cmd_demux_002_src0_ready),                           \n\t\t.src0_valid         (cmd_demux_002_src0_valid),                           \n\t\t.src0_data          (cmd_demux_002_src0_data),                            \n\t\t.src0_channel       (cmd_demux_002_src0_channel),                         \n\t\t.src0_startofpacket (cmd_demux_002_src0_startofpacket),                   \n\t\t.src0_endofpacket   (cmd_demux_002_src0_endofpacket)                      \n\t);\n\n\tComputer_System_mm_interconnect_0_cmd_mux cmd_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                             \n\t\t.reset               (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_src_ready),                                  \n\t\t.src_valid           (cmd_mux_src_valid),                                  \n\t\t.src_data            (cmd_mux_src_data),                                   \n\t\t.src_channel         (cmd_mux_src_channel),                                \n\t\t.src_startofpacket   (cmd_mux_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_mux_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_demux_src0_ready),                               \n\t\t.sink0_valid         (cmd_demux_src0_valid),                               \n\t\t.sink0_channel       (cmd_demux_src0_channel),                             \n\t\t.sink0_data          (cmd_demux_src0_data),                                \n\t\t.sink0_startofpacket (cmd_demux_src0_startofpacket),                       \n\t\t.sink0_endofpacket   (cmd_demux_src0_endofpacket),                         \n\t\t.sink1_ready         (cmd_demux_001_src0_ready),                           \n\t\t.sink1_valid         (cmd_demux_001_src0_valid),                           \n\t\t.sink1_channel       (cmd_demux_001_src0_channel),                         \n\t\t.sink1_data          (cmd_demux_001_src0_data),                            \n\t\t.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                   \n\t\t.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                     \n\t\t.sink2_ready         (cmd_demux_002_src0_ready),                           \n\t\t.sink2_valid         (cmd_demux_002_src0_valid),                           \n\t\t.sink2_channel       (cmd_demux_002_src0_channel),                         \n\t\t.sink2_data          (cmd_demux_002_src0_data),                            \n\t\t.sink2_startofpacket (cmd_demux_002_src0_startofpacket),                   \n\t\t.sink2_endofpacket   (cmd_demux_002_src0_endofpacket)                      \n\t);\n\n\tComputer_System_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                             \n\t\t.reset               (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_mux_001_src_ready),                              \n\t\t.src_valid           (cmd_mux_001_src_valid),                              \n\t\t.src_data            (cmd_mux_001_src_data),                               \n\t\t.src_channel         (cmd_mux_001_src_channel),                            \n\t\t.src_startofpacket   (cmd_mux_001_src_startofpacket),                      \n\t\t.src_endofpacket     (cmd_mux_001_src_endofpacket),                        \n\t\t.sink0_ready         (cmd_demux_src1_ready),                               \n\t\t.sink0_valid         (cmd_demux_src1_valid),                               \n\t\t.sink0_channel       (cmd_demux_src1_channel),                             \n\t\t.sink0_data          (cmd_demux_src1_data),                                \n\t\t.sink0_startofpacket (cmd_demux_src1_startofpacket),                       \n\t\t.sink0_endofpacket   (cmd_demux_src1_endofpacket),                         \n\t\t.sink1_ready         (cmd_demux_001_src1_ready),                           \n\t\t.sink1_valid         (cmd_demux_001_src1_valid),                           \n\t\t.sink1_channel       (cmd_demux_001_src1_channel),                         \n\t\t.sink1_data          (cmd_demux_001_src1_data),                            \n\t\t.sink1_startofpacket (cmd_demux_001_src1_startofpacket),                   \n\t\t.sink1_endofpacket   (cmd_demux_001_src1_endofpacket)                      \n\t);\n\n\tComputer_System_mm_interconnect_0_rsp_demux rsp_demux (\n\t\t.clk                (System_PLL_sys_clk_clk),                             \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_003_src_ready),                               \n\t\t.sink_channel       (router_003_src_channel),                             \n\t\t.sink_data          (router_003_src_data),                                \n\t\t.sink_startofpacket (router_003_src_startofpacket),                       \n\t\t.sink_endofpacket   (router_003_src_endofpacket),                         \n\t\t.sink_valid         (router_003_src_valid),                               \n\t\t.src0_ready         (rsp_demux_src0_ready),                               \n\t\t.src0_valid         (rsp_demux_src0_valid),                               \n\t\t.src0_data          (rsp_demux_src0_data),                                \n\t\t.src0_channel       (rsp_demux_src0_channel),                             \n\t\t.src0_startofpacket (rsp_demux_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_demux_src0_endofpacket),                         \n\t\t.src1_ready         (rsp_demux_src1_ready),                               \n\t\t.src1_valid         (rsp_demux_src1_valid),                               \n\t\t.src1_data          (rsp_demux_src1_data),                                \n\t\t.src1_channel       (rsp_demux_src1_channel),                             \n\t\t.src1_startofpacket (rsp_demux_src1_startofpacket),                       \n\t\t.src1_endofpacket   (rsp_demux_src1_endofpacket),                         \n\t\t.src2_ready         (rsp_demux_src2_ready),                               \n\t\t.src2_valid         (rsp_demux_src2_valid),                               \n\t\t.src2_data          (rsp_demux_src2_data),                                \n\t\t.src2_channel       (rsp_demux_src2_channel),                             \n\t\t.src2_startofpacket (rsp_demux_src2_startofpacket),                       \n\t\t.src2_endofpacket   (rsp_demux_src2_endofpacket)                          \n\t);\n\n\tComputer_System_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (\n\t\t.clk                (System_PLL_sys_clk_clk),                             \n\t\t.reset              (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (router_004_src_ready),                               \n\t\t.sink_channel       (router_004_src_channel),                             \n\t\t.sink_data          (router_004_src_data),                                \n\t\t.sink_startofpacket (router_004_src_startofpacket),                       \n\t\t.sink_endofpacket   (router_004_src_endofpacket),                         \n\t\t.sink_valid         (router_004_src_valid),                               \n\t\t.src0_ready         (rsp_demux_001_src0_ready),                           \n\t\t.src0_valid         (rsp_demux_001_src0_valid),                           \n\t\t.src0_data          (rsp_demux_001_src0_data),                            \n\t\t.src0_channel       (rsp_demux_001_src0_channel),                         \n\t\t.src0_startofpacket (rsp_demux_001_src0_startofpacket),                   \n\t\t.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                     \n\t\t.src1_ready         (rsp_demux_001_src1_ready),                           \n\t\t.src1_valid         (rsp_demux_001_src1_valid),                           \n\t\t.src1_data          (rsp_demux_001_src1_data),                            \n\t\t.src1_channel       (rsp_demux_001_src1_channel),                         \n\t\t.src1_startofpacket (rsp_demux_001_src1_startofpacket),                   \n\t\t.src1_endofpacket   (rsp_demux_001_src1_endofpacket)                      \n\t);\n\n\tComputer_System_mm_interconnect_0_rsp_mux rsp_mux (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                   \n\t\t.reset               (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_src_ready),                                                        \n\t\t.src_valid           (rsp_mux_src_valid),                                                        \n\t\t.src_data            (rsp_mux_src_data),                                                         \n\t\t.src_channel         (rsp_mux_src_channel),                                                      \n\t\t.src_startofpacket   (rsp_mux_src_startofpacket),                                                \n\t\t.src_endofpacket     (rsp_mux_src_endofpacket),                                                  \n\t\t.sink0_ready         (rsp_demux_src0_ready),                                                     \n\t\t.sink0_valid         (rsp_demux_src0_valid),                                                     \n\t\t.sink0_channel       (rsp_demux_src0_channel),                                                   \n\t\t.sink0_data          (rsp_demux_src0_data),                                                      \n\t\t.sink0_startofpacket (rsp_demux_src0_startofpacket),                                             \n\t\t.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                               \n\t\t.sink1_ready         (rsp_demux_001_src0_ready),                                                 \n\t\t.sink1_valid         (rsp_demux_001_src0_valid),                                                 \n\t\t.sink1_channel       (rsp_demux_001_src0_channel),                                               \n\t\t.sink1_data          (rsp_demux_001_src0_data),                                                  \n\t\t.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                                         \n\t\t.sink1_endofpacket   (rsp_demux_001_src0_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_0_rsp_mux rsp_mux_001 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                                                   \n\t\t.reset               (ARM_A9_HPS_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_001_src_ready),                                                    \n\t\t.src_valid           (rsp_mux_001_src_valid),                                                    \n\t\t.src_data            (rsp_mux_001_src_data),                                                     \n\t\t.src_channel         (rsp_mux_001_src_channel),                                                  \n\t\t.src_startofpacket   (rsp_mux_001_src_startofpacket),                                            \n\t\t.src_endofpacket     (rsp_mux_001_src_endofpacket),                                              \n\t\t.sink0_ready         (rsp_demux_src1_ready),                                                     \n\t\t.sink0_valid         (rsp_demux_src1_valid),                                                     \n\t\t.sink0_channel       (rsp_demux_src1_channel),                                                   \n\t\t.sink0_data          (rsp_demux_src1_data),                                                      \n\t\t.sink0_startofpacket (rsp_demux_src1_startofpacket),                                             \n\t\t.sink0_endofpacket   (rsp_demux_src1_endofpacket),                                               \n\t\t.sink1_ready         (rsp_demux_001_src1_ready),                                                 \n\t\t.sink1_valid         (rsp_demux_001_src1_valid),                                                 \n\t\t.sink1_channel       (rsp_demux_001_src1_channel),                                               \n\t\t.sink1_data          (rsp_demux_001_src1_data),                                                  \n\t\t.sink1_startofpacket (rsp_demux_001_src1_startofpacket),                                         \n\t\t.sink1_endofpacket   (rsp_demux_001_src1_endofpacket)                                            \n\t);\n\n\tComputer_System_mm_interconnect_0_rsp_mux_002 rsp_mux_002 (\n\t\t.clk                 (System_PLL_sys_clk_clk),                             \n\t\t.reset               (Bus_master_audio_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_mux_002_src_ready),                              \n\t\t.src_valid           (rsp_mux_002_src_valid),                              \n\t\t.src_data            (rsp_mux_002_src_data),                               \n\t\t.src_channel         (rsp_mux_002_src_channel),                            \n\t\t.src_startofpacket   (rsp_mux_002_src_startofpacket),                      \n\t\t.src_endofpacket     (rsp_mux_002_src_endofpacket),                        \n\t\t.sink0_ready         (rsp_demux_src2_ready),                               \n\t\t.sink0_valid         (rsp_demux_src2_valid),                               \n\t\t.sink0_channel       (rsp_demux_src2_channel),                             \n\t\t.sink0_data          (rsp_demux_src2_data),                                \n\t\t.sink0_startofpacket (rsp_demux_src2_startofpacket),                       \n\t\t.sink0_endofpacket   (rsp_demux_src2_endofpacket)                          \n\t);\n\n\tComputer_System_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                 \n\t\t.in_rst_0_reset (Bus_master_audio_reset_reset_bridge_in_reset_reset),     \n\t\t.in_0_data      (audio_subsystem_audio_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (audio_subsystem_audio_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (audio_subsystem_audio_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_out_0_data),                           \n\t\t.out_0_valid    (avalon_st_adapter_out_0_valid),                          \n\t\t.out_0_ready    (avalon_st_adapter_out_0_ready),                          \n\t\t.out_0_error    (avalon_st_adapter_out_0_error)                           \n\t);\n\n\tComputer_System_mm_interconnect_0_avalon_st_adapter #(\n\t\t.inBitsPerSymbol (34),\n\t\t.inUsePackets    (0),\n\t\t.inDataWidth     (34),\n\t\t.inChannelWidth  (0),\n\t\t.inErrorWidth    (0),\n\t\t.inUseEmptyPort  (0),\n\t\t.inUseValid      (1),\n\t\t.inUseReady      (1),\n\t\t.inReadyLatency  (0),\n\t\t.outDataWidth    (34),\n\t\t.outChannelWidth (0),\n\t\t.outErrorWidth   (1),\n\t\t.outUseEmptyPort (0),\n\t\t.outUseValid     (1),\n\t\t.outUseReady     (1),\n\t\t.outReadyLatency (0)\n\t) avalon_st_adapter_001 (\n\t\t.in_clk_0_clk   (System_PLL_sys_clk_clk),                                      \n\t\t.in_rst_0_reset (Bus_master_audio_reset_reset_bridge_in_reset_reset),          \n\t\t.in_0_data      (av_config_avalon_av_config_slave_agent_rdata_fifo_out_data),  \n\t\t.in_0_valid     (av_config_avalon_av_config_slave_agent_rdata_fifo_out_valid), \n\t\t.in_0_ready     (av_config_avalon_av_config_slave_agent_rdata_fifo_out_ready), \n\t\t.out_0_data     (avalon_st_adapter_001_out_0_data),                            \n\t\t.out_0_valid    (avalon_st_adapter_001_out_0_valid),                           \n\t\t.out_0_ready    (avalon_st_adapter_001_out_0_ready),                           \n\t\t.out_0_error    (avalon_st_adapter_001_out_0_error)                            \n\t);\n\nendmodule\n</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: Computer_System_mm_interconnect_0. Module specification: This module serves as an interconnect component for a computer system, managing communication between various parts including an ARM A9 processor, audio subsystem, and AV configuration interface. It handles address translation, data routing, and protocol conversion between different bus interfaces such as AXI and Avalon. The module has input ports for AXI master signals from the ARM A9 processor, system clock, reset signals, and Avalon master signals from the audio bus master. Output ports include AXI master signals back to the ARM A9 processor, signals for the audio subsystem slave interface, AV configuration slave interface, and response signals for the audio bus master. Internal signals are used for various purposes including protocol translation, response multiplexing, agent communication, data buffering, and routing management. The module is structured with several sub-blocks including AXI and Avalon"
                }
            ]
        }
    ]
}