Functional_Units_CPU
Basic_Operational_Concepts
Instruction_Execution_Cycle
Memory_Map
Endianness_Big_vs_Little
CISC_vs_RISC_Comparison
RISC_Architecture_Features
Assembly_Language_Programming_Concepts
Assembler_Directives
Addressing_Modes
Stored_Program_Concept
Evolution_of_RISC
Processor_Performance_Metrics
Single_Cycle_Datapath
Single_Cycle_Control
Pipelined_Datapath
Pipelined_Control
Pipeline_Hazards_Overview
Hazard_Resolution_Techniques
Pipeline_Performance_Analysis
Memory_Hierarchy
Memory_Performance_Analysis
Cache_Basic_Concepts
Direct_Mapped_Cache
Associative_Cache
Set_Associative_Cache
Cache_Replacement_Policies
Cache_Write_Policies
Multi_Level_Cache
Reducing_Cache_Miss_Rate
Virtual_Memory_Concept
Address_Translation
Page_Table
TLB_Working
Memory_Protection
Main_Memory_Technologies
External_Devices
I_O_Modules
Programmed_IO
Interrupt_Driven_IO
Interrupt_Handling_Sequence
DMA_Working
DMA_Types_and_Operation
Embedded_IO_Systems
General_Purpose_IO
Serial_IO
IO_Addressing_Techniques
