# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FinalLab.srcs/sources_1/new/Adder_3.vhd" \
"../../../../FinalLab.srcs/sources_1/new/FA.vhd" \
"../../../../FinalLab.srcs/sources_1/new/HA.vhd" \
"../../../../FinalLab.srcs/sim_1/new/TB_Adder_3.vhd" \

# Do not sort compile order
nosort
