

================================================================
== Vivado HLS Report for 'multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333'
================================================================
* Date:           Thu Nov 14 17:15:24 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.458 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       72|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|       74|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done               |   9|          2|    1|          2|
    |data_q_V_blk_n        |   9|          2|    1|          2|
    |data_q_V_out1_blk_n   |   9|          2|    1|          2|
    |data_q_V_out_blk_n    |   9|          2|    1|          2|
    |data_vk_V_blk_n       |   9|          2|    1|          2|
    |data_vk_V_out2_blk_n  |   9|          2|    1|          2|
    |data_vk_V_out_blk_n   |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  72|         16|    8|         16|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+---------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  |                            Source Object                            |    C Type    |
+-----------------------+-----+------+------------+---------------------------------------------------------------------+--------------+
|ap_clk                 |  in |     1| ap_ctrl_hs | multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 | return value |
|ap_rst                 |  in |     1| ap_ctrl_hs | multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 | return value |
|ap_start               |  in |     1| ap_ctrl_hs | multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 | return value |
|start_full_n           |  in |     1| ap_ctrl_hs | multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 | return value |
|ap_done                | out |     1| ap_ctrl_hs | multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 | return value |
|ap_continue            |  in |     1| ap_ctrl_hs | multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 | return value |
|ap_idle                | out |     1| ap_ctrl_hs | multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 | return value |
|ap_ready               | out |     1| ap_ctrl_hs | multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 | return value |
|start_out              | out |     1| ap_ctrl_hs | multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 | return value |
|start_write            | out |     1| ap_ctrl_hs | multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 | return value |
|data_q_V               |  in |  1280|   ap_vld   |                               data_q_V                              |    pointer   |
|data_q_V_ap_vld        |  in |     1|   ap_vld   |                               data_q_V                              |    pointer   |
|data_vk_V              |  in |  1280|   ap_vld   |                              data_vk_V                              |    pointer   |
|data_vk_V_ap_vld       |  in |     1|   ap_vld   |                              data_vk_V                              |    pointer   |
|data_q_V_out_din       | out |  1280|   ap_fifo  |                             data_q_V_out                            |    pointer   |
|data_q_V_out_full_n    |  in |     1|   ap_fifo  |                             data_q_V_out                            |    pointer   |
|data_q_V_out_write     | out |     1|   ap_fifo  |                             data_q_V_out                            |    pointer   |
|data_q_V_out1_din      | out |  1280|   ap_fifo  |                            data_q_V_out1                            |    pointer   |
|data_q_V_out1_full_n   |  in |     1|   ap_fifo  |                            data_q_V_out1                            |    pointer   |
|data_q_V_out1_write    | out |     1|   ap_fifo  |                            data_q_V_out1                            |    pointer   |
|data_vk_V_out_din      | out |  1280|   ap_fifo  |                            data_vk_V_out                            |    pointer   |
|data_vk_V_out_full_n   |  in |     1|   ap_fifo  |                            data_vk_V_out                            |    pointer   |
|data_vk_V_out_write    | out |     1|   ap_fifo  |                            data_vk_V_out                            |    pointer   |
|data_vk_V_out2_din     | out |  1280|   ap_fifo  |                            data_vk_V_out2                           |    pointer   |
|data_vk_V_out2_full_n  |  in |     1|   ap_fifo  |                            data_vk_V_out2                           |    pointer   |
|data_vk_V_out2_write   | out |     1|   ap_fifo  |                            data_vk_V_out2                           |    pointer   |
+-----------------------+-----+------+------------+---------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_q_V_read = call i1280 @_ssdm_op_Read.ap_auto.i1280P(i1280* %data_q_V)"   --->   Operation 2 'read' 'data_q_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1280* %data_q_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1280P(i1280* %data_q_V_out, i1280 %data_q_V_read)" [firmware/nnet_utils/nnet_multiheadattention.h:285]   --->   Operation 4 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1280* %data_q_V_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1280P(i1280* %data_q_V_out1, i1280 %data_q_V_read)" [firmware/nnet_utils/nnet_multiheadattention.h:285]   --->   Operation 6 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_vk_V_read = call i1280 @_ssdm_op_Read.ap_auto.i1280P(i1280* %data_vk_V)"   --->   Operation 7 'read' 'data_vk_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1280* %data_vk_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1280P(i1280* %data_vk_V_out, i1280 %data_vk_V_read)" [firmware/nnet_utils/nnet_multiheadattention.h:285]   --->   Operation 9 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1280* %data_vk_V_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1280P(i1280* %data_vk_V_out2, i1280 %data_vk_V_read)" [firmware/nnet_utils/nnet_multiheadattention.h:285]   --->   Operation 11 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_multiheadattention.h:285]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_q_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ data_vk_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ data_q_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_q_V_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_vk_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_vk_V_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_q_V_read     (read         ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln285       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln285       (write        ) [ 00]
data_vk_V_read    (read         ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln285       (write        ) [ 00]
specinterface_ln0 (specinterface) [ 00]
write_ln285       (write        ) [ 00]
ret_ln285         (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_q_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_q_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_vk_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_vk_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_q_V_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_q_V_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_q_V_out1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_q_V_out1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_vk_V_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_vk_V_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_vk_V_out2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_vk_V_out2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1280P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1280P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="data_q_V_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1280" slack="0"/>
<pin id="32" dir="0" index="1" bw="1280" slack="0"/>
<pin id="33" dir="1" index="2" bw="1280" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_q_V_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="write_ln285_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="1280" slack="0"/>
<pin id="39" dir="0" index="2" bw="1280" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln285/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln285_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="1280" slack="0"/>
<pin id="47" dir="0" index="2" bw="1280" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln285/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="data_vk_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1280" slack="0"/>
<pin id="54" dir="0" index="1" bw="1280" slack="0"/>
<pin id="55" dir="1" index="2" bw="1280" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_vk_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln285_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="1280" slack="0"/>
<pin id="61" dir="0" index="2" bw="1280" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln285/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln285_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="1280" slack="0"/>
<pin id="69" dir="0" index="2" bw="1280" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln285/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="28" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="30" pin="2"/><net_sink comp="36" pin=2"/></net>

<net id="49"><net_src comp="28" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="30" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="52" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="52" pin="2"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_q_V | {}
	Port: data_vk_V | {}
	Port: data_q_V_out | {1 }
	Port: data_q_V_out1 | {1 }
	Port: data_vk_V_out | {1 }
	Port: data_vk_V_out2 | {1 }
 - Input state : 
	Port: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 : data_q_V | {1 }
	Port: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 : data_vk_V | {1 }
	Port: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 : data_q_V_out | {}
	Port: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 : data_q_V_out1 | {}
	Port: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 : data_vk_V_out | {}
	Port: multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333 : data_vk_V_out2 | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|   read   |  data_q_V_read_read_fu_30 |
|          | data_vk_V_read_read_fu_52 |
|----------|---------------------------|
|          |  write_ln285_write_fu_36  |
|   write  |  write_ln285_write_fu_44  |
|          |  write_ln285_write_fu_58  |
|          |  write_ln285_write_fu_66  |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
