{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1486501266519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1486501266524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 07 13:01:06 2017 " "Processing started: Tue Feb 07 13:01:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1486501266524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501266524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501266524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1486501266881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1486501266881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "sv/TopLevel_tb.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel_tb.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "halt HALT TopLevel.sv(21) " "Verilog HDL Declaration information at TopLevel.sv(21): object \"halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "sv/TopLevel.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1486501279750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "sv/TopLevel.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/reg_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/reg_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_tb " "Found entity 1: reg_file_tb" {  } { { "sv/reg_file_tb.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/reg_file_tb.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "sv/reg_file.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "sv/InstROM.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/InstROM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/if_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/if_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_tb " "Found entity 1: IF_tb" {  } { { "sv/IF_tb.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/IF_tb.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/if.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "sv/IF.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file sv/definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "sv/definitions.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/definitions.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279761 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataRAM.sv(40) " "Verilog HDL warning at DataRAM.sv(40): extended using \"x\" or \"z\"" {  } { { "sv/DataRAM.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/DataRAM.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1486501279762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/dataram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/dataram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Found entity 1: DataRAM" {  } { { "sv/DataRAM.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/DataRAM.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/control_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/control_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_tb " "Found entity 1: Control_tb" {  } { { "sv/Control_tb.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/Control_tb.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "sv/Control.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/Control.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "sv/ALU_tb.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/ALU_tb.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "sv/ALU.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv/lookup.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv/lookup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookup " "Found entity 1: lookup" {  } { { "sv/lookup.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/lookup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1486501279774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279774 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EQ TopLevel.sv(115) " "Verilog HDL Implicit Net warning at TopLevel.sv(115): created implicit net for \"EQ\"" {  } { { "sv/TopLevel.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486501279825 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "ReadA reg_file TopLevel.sv(105) " "Verilog HDL Module Instantiation error at TopLevel.sv(105): port \"ReadA\" is not declared by module \"reg_file\"" {  } { { "sv/TopLevel.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel.sv" 105 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486501279891 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "ReadB reg_file TopLevel.sv(107) " "Verilog HDL Module Instantiation error at TopLevel.sv(107): port \"ReadB\" is not declared by module \"reg_file\"" {  } { { "sv/TopLevel.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel.sv" 107 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486501279891 ""}
{ "Error" "EVRFX_VERI_PORT_NOT_DECLARED" "ZERO ALU TopLevel.sv(114) " "Verilog HDL Module Instantiation error at TopLevel.sv(114): port \"ZERO\" is not declared by module \"ALU\"" {  } { { "sv/TopLevel.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel.sv" 114 0 0 } }  } 0 10284 "Verilog HDL Module Instantiation error at %3!s!: port \"%1!s!\" is not declared by module \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486501279892 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "start uut TopLevel matching object in present scope does not have an equivalent data type TopLevel_tb.sv(32) " "SystemVerilog error at TopLevel_tb.sv(32): can't implicitly connect port \"start\" on instance \"uut\" of module \"TopLevel\" - matching object in present scope does not have an equivalent data type" {  } { { "sv/TopLevel_tb.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel_tb.sv" 32 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279893 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "start TopLevel.sv(19) " "HDL error at TopLevel.sv(19): see declaration for object \"start\"" {  } { { "sv/TopLevel.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel.sv" 19 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486501279893 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "start TopLevel_tb.sv(24) " "HDL error at TopLevel_tb.sv(24): see declaration for object \"start\"" {  } { { "sv/TopLevel_tb.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel_tb.sv" 24 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486501279894 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "CLK uut TopLevel matching object in present scope does not have an equivalent data type TopLevel_tb.sv(33) " "SystemVerilog error at TopLevel_tb.sv(33): can't implicitly connect port \"CLK\" on instance \"uut\" of module \"TopLevel\" - matching object in present scope does not have an equivalent data type" {  } { { "sv/TopLevel_tb.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel_tb.sv" 33 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279894 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "CLK TopLevel.sv(20) " "HDL error at TopLevel.sv(20): see declaration for object \"CLK\"" {  } { { "sv/TopLevel.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel.sv" 20 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486501279894 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "CLK TopLevel_tb.sv(25) " "HDL error at TopLevel_tb.sv(25): see declaration for object \"CLK\"" {  } { { "sv/TopLevel_tb.sv" "" { Text "D:/Bash/CSE-141L/processor/sv/TopLevel_tb.sv" 25 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1486501279894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Bash/CSE-141L/processor/output_files/processor.map.smsg " "Generated suppressed messages file D:/Bash/CSE-141L/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501279936 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1486501280019 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 07 13:01:20 2017 " "Processing ended: Tue Feb 07 13:01:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1486501280019 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1486501280019 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1486501280019 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1486501280019 ""}
