<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>GICR_IGROUPR0</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICR_IGROUPR0, Interrupt Group Register 0</h1><p>The GICR_IGROUPR0 characteristics are:</p><h2>Purpose</h2><p>Controls whether the corresponding SGI or PPI is in Group 0 or Group 1.</p><h2>Configuration</h2><p></p><p><del>RW fields in this register reset to architecturally </del><span class="arm-defined-word"><del>UNKNOWN</del></span><del> values.</del></p><p>This register is available in all GIC configurations. If the GIC implementation supports two Security states, this register is Secure.</p><p>A copy of this register is provided for each Redistributor.</p><h2>Attributes</h2><p>GICR_IGROUPR0 is a 32-bit register.</p><h2>Field descriptions</h2><p>The GICR_IGROUPR0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Redistributor_group_status_bit&lt;x>_31">Redistributor_group_status_bit&lt;x>, bit [x], for x = 0 to 31</a></td></tr></tbody></table><div class="text_before_fields"></div><h4 id="Redistributor_group_status_bit&lt;x>_31">Redistributor_group_status_bit&lt;x>, bit [x], for x = 0 to 31</h4><p>Group status bit. In this register:</p><ul><li>Bits [31:16] are group status bits for PPIs.
</li><li>Bits [15:0] are group status bits for SGIs.
</li></ul><table class="valuetable"><tr><th>Redistributor_group_status_bit&lt;x></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==1, the corresponding interrupt is Group 0.</p><p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, the corresponding interrupt is Secure.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==1, the corresponding interrupt is Group 1.</p><p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0, the corresponding interrupt is Non-secure Group 1.</p></td></tr></table><p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0, the bit that corresponds to the interrupt is concatenated with the equivalent bit in <a href="ext-gicr_igrpmodr0.html">GICR_IGRPMODR0</a> to form a 2-bit field that defines an interrupt group. The encoding of this field is at <a href="ext-gicr_igrpmodr0.html">GICR_IGRPMODR0</a>.</p><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields"><p>The considerations for the reset value of this register are the same as those for <a href="ext-gicd_igrouprn.html">GICD_IGROUPR&lt;n></a> with n=0.</p></div><h2>Accessing the GICR_IGROUPR0</h2><p>When affinity routing is not enabled for the Security state of an interrupt in GICR_IGROUPR0, the corresponding bit is <span class="arm-defined-word">RES0</span> and equivalent functionality is provided by <a href="ext-gicd_igrouprn.html">GICD_IGROUPR&lt;n></a> with n=0.</p><p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS == 0, the register is RAZ/WI to Non-secure accesses.</p><p>Bits corresponding to unimplemented interrupts are RAZ/WI.</p><div class="note"><span class="note-header">Note</span><p>Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.</p></div><h4>GICR_IGROUPR0 can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Redistributor</td><td>SGI_base</td><td><span class="hexnumber">0x0080</span></td><td>GICR_IGROUPR0</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">RW</span>.
          </li></ul><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>