// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft32_fft32,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030-sbv485-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=7.100813,HLS_SYN_LAT=72,HLS_SYN_TPT=32,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=10982,HLS_SYN_LUT=14606,HLS_VERSION=2023_1}" *)

module fft32 (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 32'd1;
parameter    ap_ST_fsm_pp0_stage1 = 32'd2;
parameter    ap_ST_fsm_pp0_stage2 = 32'd4;
parameter    ap_ST_fsm_pp0_stage3 = 32'd8;
parameter    ap_ST_fsm_pp0_stage4 = 32'd16;
parameter    ap_ST_fsm_pp0_stage5 = 32'd32;
parameter    ap_ST_fsm_pp0_stage6 = 32'd64;
parameter    ap_ST_fsm_pp0_stage7 = 32'd128;
parameter    ap_ST_fsm_pp0_stage8 = 32'd256;
parameter    ap_ST_fsm_pp0_stage9 = 32'd512;
parameter    ap_ST_fsm_pp0_stage10 = 32'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 32'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 32'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 32'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 32'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 32'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 32'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 32'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 32'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 32'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 32'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 32'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 32'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 32'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 32'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 32'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 32'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 32'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 32'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 32'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 32'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 32'd2147483648;

input   ap_clk;
input   ap_rst_n;
input  [47:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
output  [47:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;

 reg    ap_rst_n_inv;
reg    in_stream_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_pp0_stage31;
reg    out_stream_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
wire   [15:0] grp_fu_143_p4;
reg   [15:0] reg_153;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state34_pp0_stage1_iter1;
reg    ap_block_state66_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state29_pp0_stage28_iter0;
reg    ap_block_state61_pp0_stage28_iter1;
reg    ap_block_pp0_stage28_11001;
reg   [15:0] reg_157;
reg    ap_block_state9_pp0_stage8_iter0;
reg    ap_block_state41_pp0_stage8_iter1;
wire    regslice_both_out_stream_U_apdone_blk;
reg    ap_block_state73_pp0_stage8_iter2;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_state28_pp0_stage27_iter0;
reg    ap_block_state60_pp0_stage27_iter1;
reg    ap_block_pp0_stage27_11001;
reg   [15:0] reg_161;
reg    ap_block_state10_pp0_stage9_iter0;
reg    ap_block_state42_pp0_stage9_iter1;
reg    ap_block_pp0_stage9_11001;
reg    ap_block_state27_pp0_stage26_iter0;
reg    ap_block_state59_pp0_stage26_iter1;
reg    ap_block_pp0_stage26_11001;
reg   [15:0] reg_165;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_state46_pp0_stage13_iter1;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state32_pp0_stage31_iter0;
reg    ap_block_state64_pp0_stage31_iter1;
reg    ap_block_pp0_stage31_11001;
reg   [15:0] reg_169;
reg    ap_block_state17_pp0_stage16_iter0;
reg    ap_block_state49_pp0_stage16_iter1;
reg    ap_block_pp0_stage16_11001;
reg    ap_block_state31_pp0_stage30_iter0;
reg    ap_block_state63_pp0_stage30_iter1;
reg    ap_block_pp0_stage30_11001;
wire   [13:0] grp_cos_16_4_s_fu_101_ap_return;
reg  signed [13:0] reg_173;
reg    ap_block_state21_pp0_stage20_iter0;
reg    ap_block_state53_pp0_stage20_iter1;
reg    ap_block_pp0_stage20_11001;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state33_pp0_stage0_iter1;
reg    ap_block_state65_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state39_pp0_stage6_iter1;
reg    ap_block_state71_pp0_stage6_iter2;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_state43_pp0_stage10_iter1;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_state19_pp0_stage18_iter0;
reg    ap_block_state51_pp0_stage18_iter1;
reg    ap_block_pp0_stage18_11001;
wire   [13:0] grp_sin_16_4_s_fu_122_ap_return;
reg  signed [13:0] reg_177;
reg    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state37_pp0_stage4_iter1;
reg    ap_block_state69_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_11001;
reg  signed [13:0] reg_181;
reg    ap_block_state23_pp0_stage22_iter0;
reg    ap_block_state55_pp0_stage22_iter1;
reg    ap_block_pp0_stage22_11001;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_state45_pp0_stage12_iter1;
reg    ap_block_pp0_stage12_11001;
reg  signed [13:0] reg_185;
reg  signed [13:0] reg_189;
reg    ap_block_state25_pp0_stage24_iter0;
reg    ap_block_state57_pp0_stage24_iter1;
reg    ap_block_pp0_stage24_11001;
reg    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state35_pp0_stage2_iter1;
reg    ap_block_state67_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_state47_pp0_stage14_iter1;
reg    ap_block_pp0_stage14_11001;
reg  signed [13:0] reg_193;
wire   [15:0] ar_fu_197_p1;
reg   [15:0] ar_reg_4315;
reg   [15:0] ai_reg_4321;
wire   [15:0] ar_4_fu_201_p1;
reg   [15:0] ar_4_reg_4327;
wire   [15:0] ar_2_fu_205_p1;
reg   [15:0] ar_2_reg_4333;
reg   [15:0] ar_2_reg_4333_pp0_iter1_reg;
reg   [15:0] ai_1_reg_4339;
reg   [15:0] ai_1_reg_4339_pp0_iter1_reg;
wire   [15:0] ar_6_fu_209_p1;
reg   [15:0] ar_6_reg_4345;
reg    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state36_pp0_stage3_iter1;
reg    ap_block_state68_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
reg   [15:0] ai_2_reg_4351;
wire   [15:0] ar_1_fu_213_p1;
reg   [15:0] ar_1_reg_4357;
reg   [15:0] ai_3_reg_4363;
wire   [15:0] ar_5_fu_217_p1;
reg   [15:0] ar_5_reg_4369;
reg    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state38_pp0_stage5_iter1;
reg    ap_block_state70_pp0_stage5_iter2;
reg    ap_block_pp0_stage5_11001;
reg   [15:0] ai_4_reg_4375;
wire   [15:0] ar_3_fu_221_p1;
reg   [15:0] ar_3_reg_4381;
reg   [15:0] ar_3_reg_4381_pp0_iter1_reg;
reg   [15:0] ai_5_reg_4387;
reg   [15:0] ai_5_reg_4387_pp0_iter1_reg;
wire   [15:0] ar_7_fu_225_p1;
reg   [15:0] ar_7_reg_4393;
reg    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state40_pp0_stage7_iter1;
reg    ap_block_state72_pp0_stage7_iter2;
reg    ap_block_pp0_stage7_11001;
reg   [15:0] ar_7_reg_4393_pp0_iter1_reg;
reg   [15:0] ai_6_reg_4399;
reg   [15:0] ai_6_reg_4399_pp0_iter1_reg;
wire   [15:0] cr_fu_229_p1;
reg   [15:0] cr_reg_4405;
wire   [15:0] cr_4_fu_233_p1;
reg   [15:0] cr_4_reg_4411;
wire   [15:0] cr_2_fu_237_p1;
reg   [15:0] cr_2_reg_4417;
reg   [15:0] ci_1_reg_4423;
wire   [15:0] cr_6_fu_241_p1;
reg   [15:0] cr_6_reg_4429;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_state44_pp0_stage11_iter1;
reg    ap_block_pp0_stage11_11001;
reg   [15:0] ci_2_reg_4435;
wire   [15:0] cr_1_fu_245_p1;
reg   [15:0] cr_1_reg_4441;
reg   [15:0] ci_3_reg_4447;
wire   [15:0] cr_5_fu_249_p1;
reg   [15:0] cr_5_reg_4453;
wire   [15:0] cr_3_fu_253_p1;
reg   [15:0] cr_3_reg_4459;
reg   [15:0] ci_5_reg_4465;
wire   [15:0] cr_7_fu_257_p1;
reg   [15:0] cr_7_reg_4471;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_state48_pp0_stage15_iter1;
reg    ap_block_pp0_stage15_11001;
reg   [15:0] ci_6_reg_4477;
wire   [15:0] br_fu_261_p1;
reg   [15:0] br_reg_4483;
wire   [15:0] br_4_fu_265_p1;
reg   [15:0] br_4_reg_4489;
reg    ap_block_state18_pp0_stage17_iter0;
reg    ap_block_state50_pp0_stage17_iter1;
reg    ap_block_pp0_stage17_11001;
reg   [15:0] bi_7_reg_4495;
wire   [15:0] br_2_fu_269_p1;
reg   [15:0] br_2_reg_4501;
reg   [15:0] bi_1_reg_4507;
wire   [15:0] br_6_fu_273_p1;
reg   [15:0] br_6_reg_4513;
reg    ap_block_state20_pp0_stage19_iter0;
reg    ap_block_state52_pp0_stage19_iter1;
reg    ap_block_pp0_stage19_11001;
reg   [15:0] bi_2_reg_4519;
wire   [15:0] br_1_fu_277_p1;
reg   [15:0] br_1_reg_4525;
reg   [15:0] bi_3_reg_4531;
wire   [15:0] br_5_fu_281_p1;
reg   [15:0] br_5_reg_4537;
reg    ap_block_state22_pp0_stage21_iter0;
reg    ap_block_state54_pp0_stage21_iter1;
reg    ap_block_pp0_stage21_11001;
reg   [15:0] bi_4_reg_4543;
wire   [15:0] br_3_fu_285_p1;
reg   [15:0] br_3_reg_4549;
reg   [15:0] bi_5_reg_4555;
wire   [15:0] br_7_fu_289_p1;
reg   [15:0] br_7_reg_4561;
reg    ap_block_state24_pp0_stage23_iter0;
reg    ap_block_state56_pp0_stage23_iter1;
reg    ap_block_pp0_stage23_11001;
reg   [15:0] bi_6_reg_4567;
wire   [15:0] dr_fu_293_p1;
reg   [15:0] dr_reg_4573;
reg   [15:0] di_reg_4579;
wire   [15:0] a_real_22_fu_341_p2;
reg   [15:0] a_real_22_reg_4585;
reg    ap_block_state26_pp0_stage25_iter0;
reg    ap_block_state58_pp0_stage25_iter1;
reg    ap_block_pp0_stage25_11001;
wire   [15:0] a_imag_22_fu_347_p2;
reg   [15:0] a_imag_22_reg_4591;
wire   [15:0] sub_ln35_4_fu_359_p2;
reg   [15:0] sub_ln35_4_reg_4597;
wire   [15:0] sub_ln36_9_fu_371_p2;
reg   [15:0] sub_ln36_9_reg_4602;
wire   [15:0] add_ln37_4_fu_383_p2;
reg   [15:0] add_ln37_4_reg_4607;
wire  signed [27:0] sext_ln10_21_fu_389_p1;
reg  signed [27:0] sext_ln10_21_reg_4612;
wire  signed [27:0] sext_ln10_32_fu_393_p1;
reg  signed [27:0] sext_ln10_32_reg_4626;
wire  signed [27:0] sext_ln10_34_fu_397_p1;
reg  signed [27:0] sext_ln10_34_reg_4632;
wire  signed [27:0] sext_ln10_37_fu_401_p1;
reg  signed [27:0] sext_ln10_37_reg_4638;
wire  signed [27:0] sext_ln10_38_fu_405_p1;
reg  signed [27:0] sext_ln10_38_reg_4648;
wire  signed [27:0] sext_ln10_41_fu_409_p1;
reg  signed [27:0] sext_ln10_41_reg_4654;
wire   [15:0] dr_2_fu_413_p1;
reg   [15:0] dr_2_reg_4668;
wire  signed [27:0] sext_ln10_19_fu_417_p1;
reg  signed [27:0] sext_ln10_19_reg_4674;
wire  signed [27:0] sext_ln10_33_fu_421_p1;
wire   [27:0] mul_ln11_25_fu_424_p2;
reg  signed [27:0] mul_ln11_25_reg_4692;
wire  signed [27:0] sext_ln10_35_fu_430_p1;
reg  signed [27:0] sext_ln10_35_reg_4697;
wire  signed [27:0] sext_ln10_36_fu_434_p1;
wire   [27:0] mul_ln11_27_fu_437_p2;
reg  signed [27:0] mul_ln11_27_reg_4711;
wire  signed [27:0] sext_ln10_39_fu_443_p1;
reg  signed [27:0] sext_ln10_39_reg_4716;
wire  signed [27:0] sext_ln10_40_fu_447_p1;
wire   [27:0] mul_ln11_29_fu_450_p2;
reg  signed [27:0] mul_ln11_29_reg_4734;
wire   [15:0] dr_6_fu_456_p1;
reg   [15:0] dr_6_reg_4739;
wire   [15:0] a_real_fu_496_p2;
reg   [15:0] a_real_reg_4745;
wire   [15:0] a_imag_fu_502_p2;
reg   [15:0] a_imag_reg_4751;
wire   [15:0] add_ln35_fu_508_p2;
reg   [15:0] add_ln35_reg_4757;
wire   [15:0] sub_ln36_fu_520_p2;
reg  signed [15:0] sub_ln36_reg_4762;
wire   [15:0] sub_ln37_fu_532_p2;
reg   [15:0] sub_ln37_reg_4767;
wire   [15:0] add_ln37_fu_538_p2;
reg   [15:0] add_ln37_reg_4772;
wire  signed [27:0] sext_ln10_1_fu_544_p1;
reg  signed [27:0] sext_ln10_1_reg_4777;
wire  signed [27:0] sext_ln10_2_fu_548_p1;
wire  signed [27:0] sext_ln10_3_fu_552_p1;
reg  signed [27:0] sext_ln10_3_reg_4801;
wire  signed [27:0] sext_ln10_5_fu_556_p1;
reg  signed [27:0] sext_ln10_5_reg_4819;
wire   [27:0] mul_ln10_24_fu_560_p2;
reg  signed [27:0] mul_ln10_24_reg_4825;
wire   [27:0] mul_ln10_26_fu_564_p2;
reg  signed [27:0] mul_ln10_26_reg_4830;
wire   [27:0] mul_ln10_28_fu_568_p2;
reg  signed [27:0] mul_ln10_28_reg_4835;
wire   [15:0] dr_1_fu_572_p1;
reg   [15:0] dr_1_reg_4840;
wire   [27:0] mul_ln10_fu_579_p2;
reg  signed [27:0] mul_ln10_reg_4846;
wire   [27:0] mul_ln11_fu_584_p2;
reg  signed [27:0] mul_ln11_reg_4851;
wire  signed [27:0] sext_ln10_4_fu_589_p1;
reg  signed [27:0] sext_ln10_4_reg_4856;
wire   [27:0] mul_ln10_2_fu_592_p2;
reg  signed [27:0] mul_ln10_2_reg_4861;
wire  signed [27:0] sext_ln10_7_fu_597_p1;
reg   [15:0] bi_12_reg_4872;
reg   [15:0] ci_12_reg_4878;
reg   [15:0] di_12_reg_4884;
wire   [15:0] ar0_5_fu_631_p2;
reg   [15:0] ar0_5_reg_4890;
reg    ap_block_state30_pp0_stage29_iter0;
reg    ap_block_state62_pp0_stage29_iter1;
reg    ap_block_pp0_stage29_11001;
wire   [15:0] ai0_5_fu_635_p2;
reg   [15:0] ai0_5_reg_4896;
wire   [15:0] cr0_5_fu_647_p2;
reg   [15:0] cr0_5_reg_4902;
wire   [15:0] ci0_5_fu_652_p2;
reg   [15:0] ci0_5_reg_4908;
wire   [15:0] sub_ln35_5_fu_675_p2;
reg  signed [15:0] sub_ln35_5_reg_4914;
wire   [15:0] sub_ln37_5_fu_681_p2;
reg  signed [15:0] sub_ln37_5_reg_4919;
wire   [15:0] add_ln37_5_fu_687_p2;
reg  signed [15:0] add_ln37_5_reg_4924;
wire   [27:0] mul_ln11_2_fu_693_p2;
reg  signed [27:0] mul_ln11_2_reg_4929;
wire   [27:0] mul_ln10_4_fu_700_p2;
reg  signed [27:0] mul_ln10_4_reg_4934;
wire   [27:0] mul_ln11_4_fu_705_p2;
reg  signed [27:0] mul_ln11_4_reg_4939;
wire   [15:0] ar1_12_fu_746_p2;
reg   [15:0] ar1_12_reg_4944;
wire   [15:0] ai1_12_fu_751_p2;
reg   [15:0] ai1_12_reg_4950;
wire   [15:0] cr1_12_fu_765_p2;
reg   [15:0] cr1_12_reg_4956;
wire   [15:0] ci1_12_fu_771_p2;
reg   [15:0] ci1_12_reg_4962;
wire   [15:0] a_real_8_fu_775_p2;
reg   [15:0] a_real_8_reg_4968;
wire   [15:0] sub_ln36_24_fu_787_p2;
reg   [15:0] sub_ln36_24_reg_4973;
wire   [15:0] sub_ln36_25_fu_793_p2;
reg   [15:0] sub_ln36_25_reg_4978;
wire  signed [27:0] sext_ln10_42_fu_799_p1;
reg  signed [27:0] sext_ln10_42_reg_4983;
wire  signed [27:0] sext_ln10_63_fu_803_p1;
wire   [15:0] dr_3_fu_807_p1;
reg   [15:0] dr_3_reg_4995;
wire   [15:0] a_real_23_fu_811_p2;
reg   [15:0] a_real_23_reg_5001;
wire   [15:0] a_imag_23_fu_815_p2;
reg   [15:0] a_imag_23_reg_5007;
wire   [15:0] sub_ln36_11_fu_823_p2;
reg   [15:0] sub_ln36_11_reg_5013;
reg   [15:0] br_8_reg_5018;
reg   [15:0] bi_8_reg_5024;
reg   [15:0] cr_8_reg_5030;
wire  signed [27:0] sext_ln10_17_fu_854_p1;
reg  signed [27:0] sext_ln10_17_reg_5036;
wire   [15:0] add_ln35_12_fu_858_p2;
reg  signed [15:0] add_ln35_12_reg_5046;
wire   [15:0] sub_ln37_12_fu_866_p2;
reg   [15:0] sub_ln37_12_reg_5051;
wire   [15:0] add_ln37_12_fu_870_p2;
reg   [15:0] add_ln37_12_reg_5056;
wire  signed [27:0] sext_ln10_43_fu_874_p1;
reg  signed [27:0] sext_ln10_43_reg_5061;
wire   [27:0] mul_ln11_31_fu_877_p2;
reg  signed [27:0] mul_ln11_31_reg_5066;
wire  signed [27:0] sext_ln10_44_fu_882_p1;
reg  signed [27:0] sext_ln10_44_reg_5071;
wire  signed [27:0] sext_ln10_46_fu_886_p1;
reg  signed [27:0] sext_ln10_46_reg_5077;
wire   [27:0] mul_ln10_48_fu_892_p2;
reg  signed [27:0] mul_ln10_48_reg_5083;
wire   [27:0] mul_ln11_48_fu_897_p2;
reg  signed [27:0] mul_ln11_48_reg_5088;
wire  signed [27:0] sext_ln10_65_fu_902_p1;
reg  signed [27:0] sext_ln10_65_reg_5093;
wire   [15:0] dr_7_fu_906_p1;
reg   [15:0] dr_7_reg_5099;
reg   [15:0] ci_8_reg_5105;
reg   [15:0] dr_8_reg_5111;
reg   [15:0] di_8_reg_5117;
wire  signed [27:0] sext_ln10_15_fu_937_p1;
reg  signed [27:0] sext_ln10_15_reg_5123;
wire  signed [27:0] sext_ln10_45_fu_941_p1;
wire   [27:0] mul_ln11_33_fu_944_p2;
reg  signed [27:0] mul_ln11_33_reg_5137;
wire  signed [27:0] sext_ln10_47_fu_949_p1;
reg  signed [27:0] sext_ln10_47_reg_5142;
wire   [27:0] mul_ln11_35_fu_952_p2;
reg  signed [27:0] mul_ln11_35_reg_5147;
wire  signed [27:0] sext_ln10_64_fu_957_p1;
reg  signed [27:0] sext_ln10_64_reg_5152;
wire   [27:0] mul_ln10_50_fu_960_p2;
reg  signed [27:0] mul_ln10_50_reg_5157;
wire   [27:0] mul_ln10_30_fu_966_p2;
reg  signed [27:0] mul_ln10_30_reg_5162;
reg   [15:0] bi_13_reg_5167;
wire   [27:0] mul_ln10_32_fu_979_p2;
reg  signed [27:0] mul_ln10_32_reg_5173;
reg   [15:0] trunc_ln_reg_5178;
reg   [15:0] trunc_ln1_reg_5184;
wire   [27:0] mul_ln11_50_fu_1001_p2;
reg  signed [27:0] mul_ln11_50_reg_5190;
wire  signed [27:0] sext_ln10_67_fu_1005_p1;
wire   [15:0] a_real_16_fu_1042_p2;
reg   [15:0] a_real_16_reg_5201;
wire   [15:0] a_imag_16_fu_1048_p2;
reg   [15:0] a_imag_16_reg_5207;
wire   [15:0] add_ln35_1_fu_1054_p2;
reg   [15:0] add_ln35_1_reg_5213;
wire   [15:0] sub_ln36_2_fu_1066_p2;
reg  signed [15:0] sub_ln36_2_reg_5218;
wire   [15:0] sub_ln37_1_fu_1078_p2;
reg   [15:0] sub_ln37_1_reg_5223;
wire   [15:0] add_ln37_1_fu_1084_p2;
reg   [15:0] add_ln37_1_reg_5228;
wire  signed [27:0] sext_ln10_9_fu_1090_p1;
wire  signed [27:0] sext_ln10_11_fu_1094_p1;
reg  signed [27:0] sext_ln10_11_reg_5239;
reg   [15:0] ci_13_reg_5245;
wire   [27:0] mul_ln10_34_fu_1107_p2;
reg  signed [27:0] mul_ln10_34_reg_5251;
reg   [15:0] di_13_reg_5256;
reg   [15:0] trunc_ln10_s_reg_5262;
wire   [27:0] mul_ln10_52_fu_1132_p2;
reg  signed [27:0] mul_ln10_52_reg_5268;
wire   [27:0] mul_ln11_52_fu_1137_p2;
reg  signed [27:0] mul_ln11_52_reg_5273;
wire   [27:0] mul_ln10_6_fu_1145_p2;
reg  signed [27:0] mul_ln10_6_reg_5278;
wire   [27:0] mul_ln11_6_fu_1150_p2;
reg  signed [27:0] mul_ln11_6_reg_5283;
wire  signed [27:0] sext_ln10_10_fu_1155_p1;
reg  signed [27:0] sext_ln10_10_reg_5288;
wire   [27:0] mul_ln10_8_fu_1158_p2;
reg  signed [27:0] mul_ln10_8_reg_5293;
wire  signed [27:0] sext_ln10_13_fu_1163_p1;
reg   [15:0] br_13_reg_5304;
reg   [15:0] cr_13_reg_5310;
reg   [15:0] trunc_ln11_s_reg_5316;
wire   [15:0] ar0_6_fu_1193_p2;
reg   [15:0] ar0_6_reg_5322;
wire   [15:0] ai0_6_fu_1197_p2;
reg   [15:0] ai0_6_reg_5328;
wire   [15:0] cr0_6_fu_1209_p2;
reg   [15:0] cr0_6_reg_5334;
wire   [15:0] ci0_6_fu_1213_p2;
reg   [15:0] ci0_6_reg_5340;
wire   [15:0] sub_ln35_6_fu_1233_p2;
reg  signed [15:0] sub_ln35_6_reg_5346;
wire   [15:0] sub_ln37_6_fu_1239_p2;
reg  signed [15:0] sub_ln37_6_reg_5351;
wire   [15:0] add_ln37_6_fu_1245_p2;
reg  signed [15:0] add_ln37_6_reg_5356;
wire   [27:0] mul_ln11_8_fu_1251_p2;
reg  signed [27:0] mul_ln11_8_reg_5361;
wire   [27:0] mul_ln10_10_fu_1258_p2;
reg  signed [27:0] mul_ln10_10_reg_5366;
wire   [27:0] mul_ln11_10_fu_1263_p2;
reg  signed [27:0] mul_ln11_10_reg_5371;
wire  signed [27:0] sext_ln10_23_fu_1268_p1;
reg  signed [27:0] sext_ln10_23_reg_5376;
wire  signed [27:0] sext_ln10_25_fu_1272_p1;
reg  signed [27:0] sext_ln10_25_reg_5390;
reg   [15:0] dr_13_reg_5404;
wire  signed [27:0] sext_ln10_48_fu_1285_p1;
reg  signed [27:0] sext_ln10_48_reg_5410;
reg   [15:0] trunc_ln10_1_reg_5416;
reg   [15:0] trunc_ln11_1_reg_5422;
wire  signed [27:0] sext_ln10_69_fu_1307_p1;
wire   [15:0] a_real_24_fu_1310_p2;
reg   [15:0] a_real_24_reg_5434;
wire   [15:0] a_imag_24_fu_1314_p2;
reg   [15:0] a_imag_24_reg_5440;
wire   [15:0] sub_ln36_13_fu_1322_p2;
reg   [15:0] sub_ln36_13_reg_5446;
reg   [15:0] br_9_reg_5451;
reg   [15:0] bi_9_reg_5457;
reg   [15:0] cr_9_reg_5463;
wire   [15:0] ar1_13_fu_1361_p2;
reg   [15:0] ar1_13_reg_5469;
wire   [15:0] ai1_13_fu_1365_p2;
reg   [15:0] ai1_13_reg_5475;
wire   [15:0] cr1_13_fu_1377_p2;
reg   [15:0] cr1_13_reg_5481;
wire   [15:0] ci1_13_fu_1381_p2;
reg   [15:0] ci1_13_reg_5487;
wire   [15:0] a_real_10_fu_1385_p2;
reg  signed [15:0] a_real_10_reg_5493;
wire   [15:0] sub_ln36_26_fu_1397_p2;
reg   [15:0] sub_ln36_26_reg_5498;
wire   [15:0] sub_ln36_27_fu_1403_p2;
reg   [15:0] sub_ln36_27_reg_5503;
wire  signed [27:0] sext_ln10_49_fu_1409_p1;
reg  signed [27:0] sext_ln10_49_reg_5508;
wire   [27:0] mul_ln11_37_fu_1412_p2;
reg  signed [27:0] mul_ln11_37_reg_5513;
wire  signed [27:0] sext_ln10_50_fu_1417_p1;
reg  signed [27:0] sext_ln10_50_reg_5518;
wire  signed [27:0] sext_ln10_52_fu_1421_p1;
reg  signed [27:0] sext_ln10_52_reg_5524;
wire  signed [27:0] sext_ln10_55_fu_1424_p1;
reg  signed [27:0] sext_ln10_55_reg_5530;
wire   [27:0] mul_ln10_54_fu_1431_p2;
reg  signed [27:0] mul_ln10_54_reg_5540;
wire   [27:0] mul_ln11_54_fu_1436_p2;
reg  signed [27:0] mul_ln11_54_reg_5545;
wire  signed [27:0] sext_ln10_71_fu_1441_p1;
reg  signed [27:0] sext_ln10_71_reg_5550;
reg   [15:0] ci_9_reg_5556;
reg   [15:0] dr_9_reg_5562;
reg   [15:0] di_9_reg_5568;
wire  signed [27:0] sext_ln10_51_fu_1472_p1;
wire   [27:0] mul_ln11_39_fu_1475_p2;
reg  signed [27:0] mul_ln11_39_reg_5579;
wire  signed [27:0] sext_ln10_53_fu_1480_p1;
reg  signed [27:0] sext_ln10_53_reg_5584;
wire  signed [27:0] sext_ln10_54_fu_1484_p1;
reg  signed [27:0] sext_ln10_54_reg_5593;
wire   [27:0] mul_ln11_41_fu_1487_p2;
reg  signed [27:0] mul_ln11_41_reg_5598;
wire  signed [27:0] sext_ln10_70_fu_1493_p1;
reg  signed [27:0] sext_ln10_70_reg_5603;
wire   [27:0] mul_ln10_56_fu_1496_p2;
reg  signed [27:0] mul_ln10_56_reg_5608;
wire   [15:0] add_ln35_13_fu_1501_p2;
reg   [15:0] add_ln35_13_reg_5613;
wire   [15:0] sub_ln37_13_fu_1509_p2;
reg  signed [15:0] sub_ln37_13_reg_5618;
wire   [15:0] add_ln37_13_fu_1513_p2;
reg  signed [15:0] add_ln37_13_reg_5623;
wire   [27:0] mul_ln10_36_fu_1517_p2;
reg  signed [27:0] mul_ln10_36_reg_5628;
reg   [15:0] bi_14_reg_5633;
wire   [27:0] mul_ln10_38_fu_1530_p2;
reg  signed [27:0] mul_ln10_38_reg_5639;
reg   [15:0] trunc_ln10_2_reg_5644;
reg   [15:0] trunc_ln11_2_reg_5650;
wire   [27:0] mul_ln11_56_fu_1552_p2;
reg  signed [27:0] mul_ln11_56_reg_5656;
wire  signed [27:0] sext_ln10_73_fu_1556_p1;
reg  signed [27:0] sext_ln10_73_reg_5661;
wire  signed [27:0] sext_ln10_74_fu_1560_p1;
wire  signed [27:0] sext_ln10_75_fu_1564_p1;
reg  signed [27:0] sext_ln10_75_reg_5673;
wire   [15:0] ar0_2_fu_1568_p2;
reg   [15:0] ar0_2_reg_5679;
wire   [15:0] ai0_2_fu_1572_p2;
reg   [15:0] ai0_2_reg_5685;
wire   [15:0] cr0_2_fu_1584_p2;
reg   [15:0] cr0_2_reg_5691;
wire   [15:0] ci0_2_fu_1588_p2;
reg   [15:0] ci0_2_reg_5697;
wire   [15:0] add_ln35_2_fu_1602_p2;
reg  signed [15:0] add_ln35_2_reg_5703;
wire   [15:0] sub_ln37_2_fu_1614_p2;
reg   [15:0] sub_ln37_2_reg_5708;
wire   [15:0] add_ln37_2_fu_1620_p2;
reg   [15:0] add_ln37_2_reg_5713;
wire  signed [27:0] sext_ln10_16_fu_1626_p1;
reg  signed [27:0] sext_ln10_16_reg_5718;
reg   [15:0] ci_14_reg_5724;
wire   [27:0] mul_ln10_40_fu_1639_p2;
reg  signed [27:0] mul_ln10_40_reg_5730;
reg   [15:0] di_14_reg_5735;
reg   [15:0] trunc_ln10_3_reg_5741;
wire   [27:0] mul_ln10_58_fu_1664_p2;
reg  signed [27:0] mul_ln10_58_reg_5747;
wire   [27:0] mul_ln11_58_fu_1669_p2;
reg  signed [27:0] mul_ln11_58_reg_5752;
wire  signed [27:0] sext_ln10_77_fu_1674_p1;
wire   [15:0] a_real_18_fu_1677_p2;
reg   [15:0] a_real_18_reg_5763;
wire   [15:0] a_imag_18_fu_1681_p2;
reg   [15:0] a_imag_18_reg_5769;
wire   [15:0] sub_ln36_4_fu_1685_p2;
reg   [15:0] sub_ln36_4_reg_5775;
wire   [15:0] ar1_8_fu_1701_p2;
reg   [15:0] ar1_8_reg_5780;
wire   [15:0] ai1_8_fu_1705_p2;
reg   [15:0] ai1_8_reg_5786;
wire   [15:0] cr1_8_fu_1717_p2;
reg   [15:0] cr1_8_reg_5792;
wire   [15:0] ci1_8_fu_1721_p2;
reg   [15:0] ci1_8_reg_5798;
wire   [15:0] ar_18_fu_1737_p2;
reg   [15:0] ar_18_reg_5804;
wire   [15:0] ai_18_fu_1743_p2;
reg   [15:0] ai_18_reg_5810;
wire  signed [27:0] sext_ln10_14_fu_1749_p1;
reg  signed [27:0] sext_ln10_14_reg_5816;
wire   [27:0] mul_ln10_12_fu_1752_p2;
reg  signed [27:0] mul_ln10_12_reg_5821;
wire  signed [27:0] sext_ln10_20_fu_1757_p1;
reg   [15:0] br_14_reg_5832;
reg   [15:0] cr_14_reg_5838;
wire   [15:0] sub_ln47_fu_1789_p2;
reg   [15:0] sub_ln47_reg_5844;
wire   [15:0] sub_ln48_fu_1794_p2;
reg   [15:0] sub_ln48_reg_5849;
reg   [15:0] trunc_ln11_3_reg_5854;
wire   [27:0] mul_ln10_60_fu_1811_p2;
reg  signed [27:0] mul_ln10_60_reg_5860;
wire   [27:0] mul_ln11_60_fu_1816_p2;
reg  signed [27:0] mul_ln11_60_reg_5865;
wire   [47:0] zext_ln162_fu_1829_p1;
wire   [15:0] ar_19_fu_1842_p2;
reg   [15:0] ar_19_reg_5875;
wire   [15:0] ai_19_fu_1846_p2;
reg   [15:0] ai_19_reg_5881;
wire   [27:0] mul_ln11_12_fu_1850_p2;
reg  signed [27:0] mul_ln11_12_reg_5887;
wire   [27:0] mul_ln10_14_fu_1857_p2;
reg  signed [27:0] mul_ln10_14_reg_5892;
wire   [27:0] mul_ln11_14_fu_1862_p2;
reg  signed [27:0] mul_ln11_14_reg_5897;
wire  signed [27:0] sext_ln10_24_fu_1867_p1;
reg   [15:0] dr_14_reg_5908;
wire   [15:0] sub_ln47_1_fu_1889_p2;
reg   [15:0] sub_ln47_1_reg_5914;
wire   [15:0] sub_ln48_1_fu_1894_p2;
reg   [15:0] sub_ln48_1_reg_5919;
reg   [15:0] trunc_ln10_4_reg_5924;
reg   [15:0] trunc_ln11_4_reg_5930;
wire  signed [27:0] sext_ln10_80_fu_1917_p1;
reg  signed [27:0] sext_ln10_80_reg_5936;
wire  signed [27:0] sext_ln10_81_fu_1920_p1;
reg  signed [27:0] sext_ln10_81_reg_5942;
wire   [47:0] zext_ln162_1_fu_1932_p1;
reg   [15:0] br_10_reg_5953;
wire   [27:0] mul_ln10_16_fu_1949_p2;
reg  signed [27:0] mul_ln10_16_reg_5959;
wire   [27:0] mul_ln11_16_fu_1954_p2;
reg  signed [27:0] mul_ln11_16_reg_5964;
wire   [15:0] ar1_14_fu_1967_p2;
reg   [15:0] ar1_14_reg_5969;
wire   [15:0] ai1_14_fu_1971_p2;
reg   [15:0] ai1_14_reg_5975;
wire   [15:0] cr1_14_fu_1983_p2;
reg   [15:0] cr1_14_reg_5981;
wire   [15:0] ci1_14_fu_1987_p2;
reg   [15:0] ci1_14_reg_5987;
wire   [15:0] a_real_12_fu_1991_p2;
reg   [15:0] a_real_12_reg_5993;
wire   [15:0] sub_ln36_28_fu_2003_p2;
reg  signed [15:0] sub_ln36_28_reg_5998;
wire   [15:0] sub_ln36_29_fu_2009_p2;
reg  signed [15:0] sub_ln36_29_reg_6003;
wire   [15:0] sub_ln47_2_fu_2023_p2;
reg   [15:0] sub_ln47_2_reg_6008;
wire   [15:0] sub_ln48_2_fu_2027_p2;
reg   [15:0] sub_ln48_2_reg_6013;
reg   [15:0] trunc_ln10_5_reg_6018;
reg   [15:0] trunc_ln11_5_reg_6024;
wire  signed [27:0] sext_ln10_78_fu_2049_p1;
reg  signed [27:0] sext_ln10_78_reg_6030;
wire  signed [27:0] sext_ln10_79_fu_2052_p1;
wire   [27:0] mul_ln10_62_fu_2056_p2;
reg  signed [27:0] mul_ln10_62_reg_6040;
wire  signed [27:0] sext_ln10_83_fu_2062_p1;
reg  signed [27:0] sext_ln10_83_reg_6045;
wire  signed [27:0] sext_ln10_84_fu_2066_p1;
wire  signed [27:0] sext_ln10_85_fu_2070_p1;
reg  signed [27:0] sext_ln10_85_reg_6057;
wire   [47:0] zext_ln162_2_fu_2082_p1;
wire   [15:0] a_real_25_fu_2121_p2;
reg   [15:0] a_real_25_reg_6068;
wire   [15:0] a_imag_25_fu_2127_p2;
reg   [15:0] a_imag_25_reg_6074;
wire   [15:0] sub_ln35_7_fu_2139_p2;
reg   [15:0] sub_ln35_7_reg_6080;
wire   [15:0] sub_ln36_15_fu_2151_p2;
reg  signed [15:0] sub_ln36_15_reg_6085;
wire   [15:0] add_ln37_7_fu_2163_p2;
reg  signed [15:0] add_ln37_7_reg_6090;
reg   [15:0] bi_10_reg_6095;
reg   [15:0] cr_10_reg_6101;
reg   [15:0] ci_10_reg_6107;
wire  signed [27:0] sext_ln10_56_fu_2196_p1;
reg  signed [27:0] sext_ln10_56_reg_6113;
wire  signed [27:0] sext_ln10_58_fu_2200_p1;
reg  signed [27:0] sext_ln10_58_reg_6119;
wire  signed [27:0] sext_ln10_60_fu_2204_p1;
reg  signed [27:0] sext_ln10_60_reg_6125;
wire   [15:0] sub_ln47_3_fu_2216_p2;
reg   [15:0] sub_ln47_3_reg_6131;
wire   [15:0] sub_ln48_3_fu_2220_p2;
reg   [15:0] sub_ln48_3_reg_6136;
wire   [27:0] mul_ln11_62_fu_2224_p2;
reg  signed [27:0] mul_ln11_62_reg_6141;
wire   [27:0] mul_ln10_64_fu_2231_p2;
reg  signed [27:0] mul_ln10_64_reg_6146;
wire   [27:0] mul_ln11_64_fu_2236_p2;
reg  signed [27:0] mul_ln11_64_reg_6151;
wire   [47:0] zext_ln162_3_fu_2249_p1;
wire   [15:0] ar1_9_fu_2262_p2;
reg   [15:0] ar1_9_reg_6161;
wire   [15:0] ai1_9_fu_2266_p2;
reg   [15:0] ai1_9_reg_6167;
wire   [15:0] cr1_9_fu_2278_p2;
reg   [15:0] cr1_9_reg_6173;
wire   [15:0] ci1_9_fu_2282_p2;
reg   [15:0] ci1_9_reg_6179;
wire   [15:0] ar_22_fu_2298_p2;
reg   [15:0] ar_22_reg_6185;
wire   [15:0] ai_22_fu_2304_p2;
reg   [15:0] ai_22_reg_6191;
reg   [15:0] dr_10_reg_6197;
reg   [15:0] di_10_reg_6203;
wire   [15:0] add_ln35_14_fu_2328_p2;
reg   [15:0] add_ln35_14_reg_6209;
wire   [15:0] sub_ln37_14_fu_2336_p2;
reg   [15:0] sub_ln37_14_reg_6214;
wire   [15:0] add_ln37_14_fu_2340_p2;
reg   [15:0] add_ln37_14_reg_6219;
wire  signed [27:0] sext_ln10_57_fu_2344_p1;
wire   [27:0] mul_ln11_43_fu_2347_p2;
reg  signed [27:0] mul_ln11_43_reg_6229;
wire  signed [27:0] sext_ln10_59_fu_2352_p1;
reg  signed [27:0] sext_ln10_59_reg_6234;
wire   [27:0] mul_ln11_45_fu_2355_p2;
reg  signed [27:0] mul_ln11_45_reg_6239;
wire  signed [27:0] sext_ln10_61_fu_2360_p1;
reg  signed [27:0] sext_ln10_61_reg_6244;
wire   [27:0] mul_ln11_47_fu_2363_p2;
reg  signed [27:0] mul_ln11_47_reg_6249;
wire   [15:0] sub_ln47_4_fu_2378_p2;
reg   [15:0] sub_ln47_4_reg_6254;
wire   [15:0] sub_ln48_4_fu_2383_p2;
reg   [15:0] sub_ln48_4_reg_6259;
reg   [15:0] trunc_ln10_6_reg_6264;
wire  signed [27:0] sext_ln10_87_fu_2397_p1;
wire   [47:0] zext_ln162_4_fu_2409_p1;
wire   [15:0] ar_23_fu_2422_p2;
reg   [15:0] ar_23_reg_6281;
wire   [15:0] ai_23_fu_2426_p2;
reg   [15:0] ai_23_reg_6287;
wire   [27:0] mul_ln10_42_fu_2430_p2;
reg  signed [27:0] mul_ln10_42_reg_6293;
wire   [15:0] sub_ln47_5_fu_2444_p2;
reg   [15:0] sub_ln47_5_reg_6298;
wire   [15:0] sub_ln48_5_fu_2449_p2;
reg   [15:0] sub_ln48_5_reg_6303;
reg   [15:0] trunc_ln11_6_reg_6308;
reg   [15:0] trunc_ln10_7_reg_6314;
reg   [15:0] trunc_ln11_7_reg_6320;
wire   [27:0] mul_ln10_66_fu_2484_p2;
reg  signed [27:0] mul_ln10_66_reg_6326;
wire   [27:0] mul_ln11_66_fu_2489_p2;
reg  signed [27:0] mul_ln11_66_reg_6331;
wire  signed [27:0] sext_ln10_90_fu_2494_p1;
reg  signed [27:0] sext_ln10_90_reg_6336;
wire  signed [27:0] sext_ln10_91_fu_2497_p1;
reg  signed [27:0] sext_ln10_91_reg_6342;
wire   [47:0] zext_ln162_5_fu_2509_p1;
wire   [15:0] ar0_3_fu_2514_p2;
reg   [15:0] ar0_3_reg_6353;
wire   [15:0] ai0_3_fu_2518_p2;
reg   [15:0] ai0_3_reg_6359;
wire   [15:0] cr0_3_fu_2530_p2;
reg   [15:0] cr0_3_reg_6365;
wire   [15:0] ci0_3_fu_2534_p2;
reg   [15:0] ci0_3_reg_6371;
wire   [15:0] add_ln35_3_fu_2548_p2;
reg   [15:0] add_ln35_3_reg_6377;
wire   [15:0] sub_ln37_3_fu_2560_p2;
reg   [15:0] sub_ln37_3_reg_6382;
wire   [15:0] add_ln37_3_fu_2566_p2;
reg  signed [15:0] add_ln37_3_reg_6387;
wire  signed [27:0] sext_ln10_27_fu_2572_p1;
reg   [15:0] bi_15_reg_6398;
wire   [27:0] mul_ln10_44_fu_2585_p2;
reg  signed [27:0] mul_ln10_44_reg_6404;
reg   [15:0] ci_15_reg_6409;
wire   [27:0] mul_ln10_46_fu_2598_p2;
reg  signed [27:0] mul_ln10_46_reg_6415;
reg   [15:0] di_15_reg_6420;
wire   [15:0] sub_ln47_6_fu_2619_p2;
reg   [15:0] sub_ln47_6_reg_6426;
wire   [15:0] sub_ln48_6_fu_2623_p2;
reg   [15:0] sub_ln48_6_reg_6431;
wire  signed [27:0] sext_ln10_88_fu_2627_p1;
reg  signed [27:0] sext_ln10_88_reg_6436;
wire  signed [27:0] sext_ln10_89_fu_2630_p1;
wire   [27:0] mul_ln10_68_fu_2634_p2;
reg  signed [27:0] mul_ln10_68_reg_6446;
wire   [47:0] zext_ln162_6_fu_2648_p1;
wire   [15:0] a_real_20_fu_2653_p2;
reg   [15:0] a_real_20_reg_6456;
wire   [15:0] a_imag_20_fu_2657_p2;
reg   [15:0] a_imag_20_reg_6462;
wire   [15:0] sub_ln36_6_fu_2661_p2;
reg   [15:0] sub_ln36_6_reg_6468;
wire   [15:0] ar0_10_fu_2669_p2;
reg   [15:0] ar0_10_reg_6473;
wire   [15:0] ai0_10_fu_2673_p2;
reg   [15:0] ai0_10_reg_6479;
wire   [15:0] cr0_10_fu_2685_p2;
reg   [15:0] cr0_10_reg_6485;
wire   [15:0] ci0_10_fu_2689_p2;
reg   [15:0] ci0_10_reg_6491;
wire   [15:0] ar_27_fu_2713_p2;
reg   [15:0] ar_27_reg_6497;
wire   [15:0] ai_27_fu_2719_p2;
reg   [15:0] ai_27_reg_6503;
wire   [27:0] mul_ln10_18_fu_2728_p2;
reg  signed [27:0] mul_ln10_18_reg_6509;
wire   [27:0] mul_ln11_18_fu_2733_p2;
reg  signed [27:0] mul_ln11_18_reg_6514;
wire  signed [27:0] sext_ln10_29_fu_2738_p1;
wire  signed [27:0] sext_ln10_31_fu_2742_p1;
reg  signed [27:0] sext_ln10_31_reg_6525;
reg   [15:0] br_15_reg_6531;
wire   [15:0] sub_ln47_7_fu_2762_p2;
reg   [15:0] sub_ln47_7_reg_6537;
wire   [15:0] sub_ln48_7_fu_2766_p2;
reg   [15:0] sub_ln48_7_reg_6542;
wire   [15:0] add_ln45_9_fu_2788_p2;
reg   [15:0] add_ln45_9_reg_6547;
wire   [15:0] add_ln46_9_fu_2794_p2;
reg   [15:0] add_ln46_9_reg_6552;
wire   [15:0] sub_ln47_9_fu_2800_p2;
reg   [15:0] sub_ln47_9_reg_6557;
wire   [15:0] sub_ln48_9_fu_2806_p2;
reg   [15:0] sub_ln48_9_reg_6562;
wire   [27:0] mul_ln11_68_fu_2812_p2;
reg  signed [27:0] mul_ln11_68_reg_6567;
wire   [47:0] zext_ln162_7_fu_2824_p1;
wire   [15:0] ar_26_fu_2837_p2;
reg   [15:0] ar_26_reg_6577;
wire   [15:0] ai_26_fu_2841_p2;
reg   [15:0] ai_26_reg_6583;
wire   [27:0] mul_ln10_20_fu_2848_p2;
reg  signed [27:0] mul_ln10_20_reg_6589;
wire   [27:0] mul_ln11_20_fu_2853_p2;
reg  signed [27:0] mul_ln11_20_reg_6594;
wire  signed [27:0] sext_ln10_30_fu_2858_p1;
wire   [27:0] mul_ln10_22_fu_2861_p2;
reg  signed [27:0] mul_ln10_22_reg_6604;
reg   [15:0] cr_15_reg_6609;
reg   [15:0] dr_15_reg_6615;
wire   [15:0] sub_ln47_8_fu_2894_p2;
reg   [15:0] sub_ln47_8_reg_6621;
wire   [15:0] sub_ln48_8_fu_2899_p2;
reg   [15:0] sub_ln48_8_reg_6626;
reg   [15:0] trunc_ln10_9_reg_6631;
wire  signed [27:0] sext_ln10_93_fu_2913_p1;
reg  signed [27:0] sext_ln10_93_reg_6637;
wire  signed [27:0] sext_ln10_94_fu_2917_p1;
wire  signed [27:0] sext_ln10_95_fu_2920_p1;
reg  signed [27:0] sext_ln10_95_reg_6649;
wire   [47:0] zext_ln162_8_fu_2932_p1;
reg   [15:0] br_11_reg_6660;
reg   [15:0] bi_11_reg_6666;
wire   [27:0] mul_ln11_23_fu_2955_p2;
reg  signed [27:0] mul_ln11_23_reg_6672;
wire   [15:0] a_real_14_fu_2991_p2;
reg   [15:0] a_real_14_reg_6677;
wire   [15:0] add_ln35_15_fu_3003_p2;
reg  signed [15:0] add_ln35_15_reg_6682;
wire   [15:0] sub_ln36_30_fu_3015_p2;
reg   [15:0] sub_ln36_30_reg_6687;
wire   [15:0] sub_ln36_31_fu_3021_p2;
reg   [15:0] sub_ln36_31_reg_6692;
wire   [15:0] sub_ln37_15_fu_3027_p2;
reg   [15:0] sub_ln37_15_reg_6697;
wire   [15:0] add_ln37_15_fu_3033_p2;
reg   [15:0] add_ln37_15_reg_6702;
reg   [15:0] trunc_ln11_9_reg_6707;
wire   [27:0] mul_ln10_70_fu_3051_p2;
reg  signed [27:0] mul_ln10_70_reg_6713;
wire   [27:0] mul_ln11_70_fu_3056_p2;
reg  signed [27:0] mul_ln11_70_reg_6718;
wire  signed [27:0] sext_ln10_97_fu_3061_p1;
reg  signed [27:0] sext_ln10_97_reg_6723;
wire  signed [27:0] sext_ln10_98_fu_3065_p1;
wire  signed [27:0] sext_ln10_99_fu_3069_p1;
reg  signed [27:0] sext_ln10_99_reg_6735;
wire  signed [27:0] sext_ln10_102_fu_3073_p1;
reg  signed [27:0] sext_ln10_102_reg_6741;
wire  signed [27:0] sext_ln10_103_fu_3077_p1;
reg  signed [27:0] sext_ln10_103_reg_6747;
wire   [47:0] zext_ln162_9_fu_3087_p1;
reg   [15:0] cr_11_reg_6758;
reg   [15:0] ci_11_reg_6764;
reg   [15:0] dr_11_reg_6770;
wire   [15:0] sub_ln47_10_fu_3127_p2;
reg   [15:0] sub_ln47_10_reg_6776;
wire   [15:0] sub_ln48_10_fu_3131_p2;
reg   [15:0] sub_ln48_10_reg_6781;
wire   [27:0] mul_ln10_72_fu_3138_p2;
reg  signed [27:0] mul_ln10_72_reg_6786;
wire   [27:0] mul_ln11_72_fu_3143_p2;
reg  signed [27:0] mul_ln11_72_reg_6791;
wire  signed [27:0] sext_ln10_100_fu_3148_p1;
reg  signed [27:0] sext_ln10_100_reg_6796;
wire  signed [27:0] sext_ln10_101_fu_3151_p1;
wire   [27:0] mul_ln10_74_fu_3155_p2;
reg  signed [27:0] mul_ln10_74_reg_6806;
wire  signed [27:0] sext_ln10_105_fu_3161_p1;
reg  signed [27:0] sext_ln10_105_reg_6811;
wire  signed [27:0] sext_ln10_106_fu_3165_p1;
wire  signed [27:0] sext_ln10_107_fu_3168_p1;
reg  signed [27:0] sext_ln10_107_reg_6823;
wire   [47:0] zext_ln162_10_fu_3180_p1;
reg   [15:0] di_11_reg_6834;
wire   [15:0] sub_ln47_11_fu_3222_p2;
reg   [15:0] sub_ln47_11_reg_6840;
wire   [15:0] sub_ln48_11_fu_3227_p2;
reg   [15:0] sub_ln48_11_reg_6845;
wire   [27:0] mul_ln11_74_fu_3232_p2;
reg  signed [27:0] mul_ln11_74_reg_6850;
wire   [27:0] mul_ln10_76_fu_3239_p2;
reg  signed [27:0] mul_ln10_76_reg_6855;
wire   [27:0] mul_ln11_76_fu_3244_p2;
reg  signed [27:0] mul_ln11_76_reg_6860;
wire  signed [27:0] sext_ln10_109_fu_3249_p1;
reg  signed [27:0] sext_ln10_109_reg_6865;
wire  signed [27:0] sext_ln10_110_fu_3253_p1;
wire  signed [27:0] sext_ln10_111_fu_3256_p1;
reg  signed [27:0] sext_ln10_111_reg_6877;
wire   [47:0] zext_ln162_11_fu_3268_p1;
wire   [15:0] ar1_11_fu_3281_p2;
reg   [15:0] ar1_11_reg_6888;
wire   [15:0] ai1_11_fu_3285_p2;
reg   [15:0] ai1_11_reg_6894;
wire   [15:0] cr1_11_fu_3297_p2;
reg   [15:0] cr1_11_reg_6900;
wire   [15:0] ci1_11_fu_3301_p2;
reg   [15:0] ci1_11_reg_6906;
wire   [15:0] ar_30_fu_3317_p2;
reg   [15:0] ar_30_reg_6912;
wire   [15:0] ai_30_fu_3323_p2;
reg   [15:0] ai_30_reg_6918;
wire   [15:0] sub_ln47_12_fu_3359_p2;
reg   [15:0] sub_ln47_12_reg_6924;
wire   [15:0] sub_ln48_12_fu_3365_p2;
reg   [15:0] sub_ln48_12_reg_6929;
reg   [15:0] trunc_ln10_12_reg_6934;
wire   [27:0] mul_ln10_78_fu_3383_p2;
reg  signed [27:0] mul_ln10_78_reg_6940;
wire   [27:0] mul_ln11_78_fu_3388_p2;
reg  signed [27:0] mul_ln11_78_reg_6945;
wire   [47:0] zext_ln162_12_fu_3401_p1;
wire   [15:0] ar_31_fu_3414_p2;
reg   [15:0] ar_31_reg_6955;
wire   [15:0] ai_31_fu_3418_p2;
reg   [15:0] ai_31_reg_6961;
wire   [15:0] sub_ln47_13_fu_3442_p2;
reg   [15:0] sub_ln47_13_reg_6967;
wire   [15:0] sub_ln48_13_fu_3447_p2;
reg   [15:0] sub_ln48_13_reg_6972;
reg   [15:0] trunc_ln11_13_reg_6977;
wire   [15:0] add_ln45_14_fu_3471_p2;
reg   [15:0] add_ln45_14_reg_6983;
wire   [15:0] sub_ln47_14_fu_3476_p2;
reg   [15:0] sub_ln47_14_reg_6988;
wire   [47:0] zext_ln162_13_fu_3489_p1;
wire   [15:0] sub_ln48_14_fu_3498_p2;
reg   [15:0] sub_ln48_14_reg_6998;
reg   [15:0] trunc_ln10_14_reg_7003;
reg   [15:0] trunc_ln11_14_reg_7009;
wire   [47:0] zext_ln162_14_fu_3527_p1;
wire   [15:0] sub_ln47_15_fu_3540_p2;
reg   [15:0] sub_ln47_15_reg_7020;
wire   [15:0] sub_ln48_15_fu_3544_p2;
reg   [15:0] sub_ln48_15_reg_7025;
wire   [47:0] zext_ln162_15_fu_3556_p1;
wire   [47:0] zext_ln162_16_fu_3567_p1;
wire   [47:0] zext_ln162_17_fu_3578_p1;
wire   [47:0] zext_ln162_18_fu_3589_p1;
wire   [47:0] zext_ln162_19_fu_3600_p1;
wire   [47:0] zext_ln162_20_fu_3611_p1;
wire   [47:0] zext_ln162_21_fu_3622_p1;
wire   [47:0] zext_ln162_22_fu_3633_p1;
wire   [47:0] zext_ln162_23_fu_3644_p1;
wire   [47:0] zext_ln162_24_fu_3655_p1;
wire   [47:0] zext_ln162_25_fu_3666_p1;
wire   [47:0] zext_ln162_26_fu_3677_p1;
wire   [47:0] zext_ln162_27_fu_3688_p1;
wire   [47:0] zext_ln162_28_fu_3699_p1;
wire   [47:0] zext_ln162_29_fu_3710_p1;
wire   [47:0] zext_ln162_30_fu_3721_p1;
wire   [47:0] zext_ln162_31_fu_3734_p1;
reg    ap_block_pp0_stage31_subdone;
reg    ap_block_pp0_stage8_subdone;
wire    grp_cos_16_4_s_fu_101_ap_start;
wire    grp_cos_16_4_s_fu_101_ap_done;
wire    grp_cos_16_4_s_fu_101_ap_idle;
wire    grp_cos_16_4_s_fu_101_ap_ready;
reg    grp_cos_16_4_s_fu_101_ap_ce;
reg   [13:0] grp_cos_16_4_s_fu_101_x_val;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call329;
wire    ap_block_state33_pp0_stage0_iter1_ignore_call329;
reg    ap_block_state65_pp0_stage0_iter2_ignore_call329;
reg    ap_block_pp0_stage0_11001_ignoreCallOp77;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call329;
wire    ap_block_state34_pp0_stage1_iter1_ignore_call329;
reg    ap_block_state66_pp0_stage1_iter2_ignore_call329;
reg    ap_block_pp0_stage1_11001_ignoreCallOp82;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call329;
wire    ap_block_state35_pp0_stage2_iter1_ignore_call329;
reg    ap_block_state67_pp0_stage2_iter2_ignore_call329;
reg    ap_block_pp0_stage2_11001_ignoreCallOp87;
reg    ap_block_state4_pp0_stage3_iter0_ignore_call329;
wire    ap_block_state36_pp0_stage3_iter1_ignore_call329;
reg    ap_block_state68_pp0_stage3_iter2_ignore_call329;
reg    ap_block_pp0_stage3_11001_ignoreCallOp94;
reg    ap_block_state5_pp0_stage4_iter0_ignore_call329;
wire    ap_block_state37_pp0_stage4_iter1_ignore_call329;
reg    ap_block_state69_pp0_stage4_iter2_ignore_call329;
reg    ap_block_pp0_stage4_11001_ignoreCallOp101;
reg    ap_block_state6_pp0_stage5_iter0_ignore_call329;
wire    ap_block_state38_pp0_stage5_iter1_ignore_call329;
reg    ap_block_state70_pp0_stage5_iter2_ignore_call329;
reg    ap_block_pp0_stage5_11001_ignoreCallOp110;
reg    ap_block_state7_pp0_stage6_iter0_ignore_call329;
wire    ap_block_state39_pp0_stage6_iter1_ignore_call329;
reg    ap_block_state71_pp0_stage6_iter2_ignore_call329;
reg    ap_block_pp0_stage6_11001_ignoreCallOp121;
reg    ap_block_state8_pp0_stage7_iter0_ignore_call329;
wire    ap_block_state40_pp0_stage7_iter1_ignore_call329;
reg    ap_block_state72_pp0_stage7_iter2_ignore_call329;
reg    ap_block_pp0_stage7_11001_ignoreCallOp132;
reg    ap_block_state9_pp0_stage8_iter0_ignore_call329;
reg    ap_block_state41_pp0_stage8_iter1_ignore_call329;
reg    ap_block_state73_pp0_stage8_iter2_ignore_call329;
reg    ap_block_pp0_stage8_11001_ignoreCallOp145;
reg    ap_block_state10_pp0_stage9_iter0_ignore_call329;
reg    ap_block_state42_pp0_stage9_iter1_ignore_call329;
reg    ap_block_pp0_stage9_11001_ignoreCallOp158;
reg    ap_block_state11_pp0_stage10_iter0_ignore_call329;
reg    ap_block_state43_pp0_stage10_iter1_ignore_call329;
reg    ap_block_pp0_stage10_11001_ignoreCallOp171;
reg    ap_block_state12_pp0_stage11_iter0_ignore_call329;
reg    ap_block_state44_pp0_stage11_iter1_ignore_call329;
reg    ap_block_pp0_stage11_11001_ignoreCallOp186;
reg    ap_block_state13_pp0_stage12_iter0_ignore_call329;
reg    ap_block_state45_pp0_stage12_iter1_ignore_call329;
reg    ap_block_pp0_stage12_11001_ignoreCallOp201;
reg    ap_block_state14_pp0_stage13_iter0_ignore_call329;
reg    ap_block_state46_pp0_stage13_iter1_ignore_call329;
reg    ap_block_pp0_stage13_11001_ignoreCallOp218;
reg    ap_block_state15_pp0_stage14_iter0_ignore_call329;
reg    ap_block_state47_pp0_stage14_iter1_ignore_call329;
reg    ap_block_pp0_stage14_11001_ignoreCallOp235;
reg    ap_block_state16_pp0_stage15_iter0_ignore_call329;
reg    ap_block_state48_pp0_stage15_iter1_ignore_call329;
reg    ap_block_pp0_stage15_11001_ignoreCallOp254;
reg    ap_block_state17_pp0_stage16_iter0_ignore_call329;
reg    ap_block_state49_pp0_stage16_iter1_ignore_call329;
reg    ap_block_pp0_stage16_11001_ignoreCallOp273;
reg    ap_block_state18_pp0_stage17_iter0_ignore_call329;
reg    ap_block_state50_pp0_stage17_iter1_ignore_call329;
reg    ap_block_pp0_stage17_11001_ignoreCallOp294;
reg    ap_block_state19_pp0_stage18_iter0_ignore_call329;
reg    ap_block_state51_pp0_stage18_iter1_ignore_call329;
reg    ap_block_pp0_stage18_11001_ignoreCallOp315;
reg    ap_block_state20_pp0_stage19_iter0_ignore_call329;
reg    ap_block_state52_pp0_stage19_iter1_ignore_call329;
reg    ap_block_pp0_stage19_11001_ignoreCallOp338;
reg    ap_block_state21_pp0_stage20_iter0_ignore_call329;
reg    ap_block_state53_pp0_stage20_iter1_ignore_call329;
reg    ap_block_pp0_stage20_11001_ignoreCallOp361;
reg    ap_block_state22_pp0_stage21_iter0_ignore_call431;
reg    ap_block_state54_pp0_stage21_iter1_ignore_call431;
reg    ap_block_pp0_stage21_11001_ignoreCallOp388;
reg    ap_block_state23_pp0_stage22_iter0_ignore_call431;
reg    ap_block_state55_pp0_stage22_iter1_ignore_call431;
reg    ap_block_pp0_stage22_11001_ignoreCallOp411;
reg    ap_block_state24_pp0_stage23_iter0_ignore_call433;
reg    ap_block_state56_pp0_stage23_iter1_ignore_call433;
reg    ap_block_pp0_stage23_11001_ignoreCallOp436;
reg    ap_block_state25_pp0_stage24_iter0_ignore_call433;
reg    ap_block_state57_pp0_stage24_iter1_ignore_call433;
reg    ap_block_pp0_stage24_11001_ignoreCallOp459;
reg    ap_block_state26_pp0_stage25_iter0_ignore_call231;
reg    ap_block_state58_pp0_stage25_iter1_ignore_call231;
reg    ap_block_pp0_stage25_11001_ignoreCallOp494;
reg    ap_block_state27_pp0_stage26_iter0_ignore_call231;
reg    ap_block_state59_pp0_stage26_iter1_ignore_call231;
reg    ap_block_pp0_stage26_11001_ignoreCallOp526;
reg    ap_block_state28_pp0_stage27_iter0_ignore_call327;
reg    ap_block_state60_pp0_stage27_iter1_ignore_call327;
reg    ap_block_pp0_stage27_11001_ignoreCallOp589;
reg    ap_block_state29_pp0_stage28_iter0_ignore_call327;
reg    ap_block_state61_pp0_stage28_iter1_ignore_call327;
reg    ap_block_pp0_stage28_11001_ignoreCallOp636;
reg    ap_block_state30_pp0_stage29_iter0_ignore_call331;
reg    ap_block_state62_pp0_stage29_iter1_ignore_call331;
reg    ap_block_pp0_stage29_11001_ignoreCallOp698;
reg    ap_block_state31_pp0_stage30_iter0_ignore_call331;
reg    ap_block_state63_pp0_stage30_iter1_ignore_call331;
reg    ap_block_pp0_stage30_11001_ignoreCallOp760;
reg    ap_block_state32_pp0_stage31_iter0_ignore_call531;
reg    ap_block_state64_pp0_stage31_iter1_ignore_call531;
reg    ap_block_pp0_stage31_11001_ignoreCallOp821;
wire    grp_sin_16_4_s_fu_122_ap_start;
wire    grp_sin_16_4_s_fu_122_ap_done;
wire    grp_sin_16_4_s_fu_122_ap_idle;
wire    grp_sin_16_4_s_fu_122_ap_ready;
reg    grp_sin_16_4_s_fu_122_ap_ce;
reg   [13:0] grp_sin_16_4_s_fu_122_x_val;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call330;
wire    ap_block_state33_pp0_stage0_iter1_ignore_call330;
reg    ap_block_state65_pp0_stage0_iter2_ignore_call330;
reg    ap_block_pp0_stage0_11001_ignoreCallOp78;
reg    ap_block_state2_pp0_stage1_iter0_ignore_call330;
wire    ap_block_state34_pp0_stage1_iter1_ignore_call330;
reg    ap_block_state66_pp0_stage1_iter2_ignore_call330;
reg    ap_block_pp0_stage1_11001_ignoreCallOp83;
reg    ap_block_state3_pp0_stage2_iter0_ignore_call330;
wire    ap_block_state35_pp0_stage2_iter1_ignore_call330;
reg    ap_block_state67_pp0_stage2_iter2_ignore_call330;
reg    ap_block_pp0_stage2_11001_ignoreCallOp88;
reg    ap_block_state4_pp0_stage3_iter0_ignore_call330;
wire    ap_block_state36_pp0_stage3_iter1_ignore_call330;
reg    ap_block_state68_pp0_stage3_iter2_ignore_call330;
reg    ap_block_pp0_stage3_11001_ignoreCallOp95;
reg    ap_block_state5_pp0_stage4_iter0_ignore_call330;
wire    ap_block_state37_pp0_stage4_iter1_ignore_call330;
reg    ap_block_state69_pp0_stage4_iter2_ignore_call330;
reg    ap_block_pp0_stage4_11001_ignoreCallOp102;
reg    ap_block_state6_pp0_stage5_iter0_ignore_call330;
wire    ap_block_state38_pp0_stage5_iter1_ignore_call330;
reg    ap_block_state70_pp0_stage5_iter2_ignore_call330;
reg    ap_block_pp0_stage5_11001_ignoreCallOp111;
reg    ap_block_state7_pp0_stage6_iter0_ignore_call330;
wire    ap_block_state39_pp0_stage6_iter1_ignore_call330;
reg    ap_block_state71_pp0_stage6_iter2_ignore_call330;
reg    ap_block_pp0_stage6_11001_ignoreCallOp122;
reg    ap_block_state8_pp0_stage7_iter0_ignore_call330;
wire    ap_block_state40_pp0_stage7_iter1_ignore_call330;
reg    ap_block_state72_pp0_stage7_iter2_ignore_call330;
reg    ap_block_pp0_stage7_11001_ignoreCallOp133;
reg    ap_block_state9_pp0_stage8_iter0_ignore_call330;
reg    ap_block_state41_pp0_stage8_iter1_ignore_call330;
reg    ap_block_state73_pp0_stage8_iter2_ignore_call330;
reg    ap_block_pp0_stage8_11001_ignoreCallOp146;
reg    ap_block_state10_pp0_stage9_iter0_ignore_call330;
reg    ap_block_state42_pp0_stage9_iter1_ignore_call330;
reg    ap_block_pp0_stage9_11001_ignoreCallOp159;
reg    ap_block_state11_pp0_stage10_iter0_ignore_call330;
reg    ap_block_state43_pp0_stage10_iter1_ignore_call330;
reg    ap_block_pp0_stage10_11001_ignoreCallOp172;
reg    ap_block_state12_pp0_stage11_iter0_ignore_call330;
reg    ap_block_state44_pp0_stage11_iter1_ignore_call330;
reg    ap_block_pp0_stage11_11001_ignoreCallOp187;
reg    ap_block_state13_pp0_stage12_iter0_ignore_call330;
reg    ap_block_state45_pp0_stage12_iter1_ignore_call330;
reg    ap_block_pp0_stage12_11001_ignoreCallOp202;
reg    ap_block_state14_pp0_stage13_iter0_ignore_call330;
reg    ap_block_state46_pp0_stage13_iter1_ignore_call330;
reg    ap_block_pp0_stage13_11001_ignoreCallOp219;
reg    ap_block_state15_pp0_stage14_iter0_ignore_call330;
reg    ap_block_state47_pp0_stage14_iter1_ignore_call330;
reg    ap_block_pp0_stage14_11001_ignoreCallOp236;
reg    ap_block_state16_pp0_stage15_iter0_ignore_call330;
reg    ap_block_state48_pp0_stage15_iter1_ignore_call330;
reg    ap_block_pp0_stage15_11001_ignoreCallOp255;
reg    ap_block_state17_pp0_stage16_iter0_ignore_call330;
reg    ap_block_state49_pp0_stage16_iter1_ignore_call330;
reg    ap_block_pp0_stage16_11001_ignoreCallOp274;
reg    ap_block_state18_pp0_stage17_iter0_ignore_call330;
reg    ap_block_state50_pp0_stage17_iter1_ignore_call330;
reg    ap_block_pp0_stage17_11001_ignoreCallOp295;
reg    ap_block_state19_pp0_stage18_iter0_ignore_call330;
reg    ap_block_state51_pp0_stage18_iter1_ignore_call330;
reg    ap_block_pp0_stage18_11001_ignoreCallOp316;
reg    ap_block_state20_pp0_stage19_iter0_ignore_call330;
reg    ap_block_state52_pp0_stage19_iter1_ignore_call330;
reg    ap_block_pp0_stage19_11001_ignoreCallOp339;
reg    ap_block_state21_pp0_stage20_iter0_ignore_call330;
reg    ap_block_state53_pp0_stage20_iter1_ignore_call330;
reg    ap_block_pp0_stage20_11001_ignoreCallOp362;
reg    ap_block_state22_pp0_stage21_iter0_ignore_call432;
reg    ap_block_state54_pp0_stage21_iter1_ignore_call432;
reg    ap_block_pp0_stage21_11001_ignoreCallOp389;
reg    ap_block_state23_pp0_stage22_iter0_ignore_call432;
reg    ap_block_state55_pp0_stage22_iter1_ignore_call432;
reg    ap_block_pp0_stage22_11001_ignoreCallOp412;
reg    ap_block_state24_pp0_stage23_iter0_ignore_call434;
reg    ap_block_state56_pp0_stage23_iter1_ignore_call434;
reg    ap_block_pp0_stage23_11001_ignoreCallOp437;
reg    ap_block_state25_pp0_stage24_iter0_ignore_call434;
reg    ap_block_state57_pp0_stage24_iter1_ignore_call434;
reg    ap_block_pp0_stage24_11001_ignoreCallOp460;
reg    ap_block_state26_pp0_stage25_iter0_ignore_call232;
reg    ap_block_state58_pp0_stage25_iter1_ignore_call232;
reg    ap_block_pp0_stage25_11001_ignoreCallOp495;
reg    ap_block_state27_pp0_stage26_iter0_ignore_call232;
reg    ap_block_state59_pp0_stage26_iter1_ignore_call232;
reg    ap_block_pp0_stage26_11001_ignoreCallOp527;
reg    ap_block_state28_pp0_stage27_iter0_ignore_call328;
reg    ap_block_state60_pp0_stage27_iter1_ignore_call328;
reg    ap_block_pp0_stage27_11001_ignoreCallOp590;
reg    ap_block_state29_pp0_stage28_iter0_ignore_call328;
reg    ap_block_state61_pp0_stage28_iter1_ignore_call328;
reg    ap_block_pp0_stage28_11001_ignoreCallOp637;
reg    ap_block_state30_pp0_stage29_iter0_ignore_call332;
reg    ap_block_state62_pp0_stage29_iter1_ignore_call332;
reg    ap_block_pp0_stage29_11001_ignoreCallOp699;
reg    ap_block_state31_pp0_stage30_iter0_ignore_call332;
reg    ap_block_state63_pp0_stage30_iter1_ignore_call332;
reg    ap_block_pp0_stage30_11001_ignoreCallOp761;
reg    ap_block_state32_pp0_stage31_iter0_ignore_call532;
reg    ap_block_state64_pp0_stage31_iter1_ignore_call532;
reg    ap_block_pp0_stage31_11001_ignoreCallOp822;
reg    grp_cos_16_4_s_fu_101_ap_start_reg;
reg    grp_cos_16_4_s_fu_101_onepulse_ap_start;
reg    grp_sin_16_4_s_fu_122_ap_start_reg;
reg    grp_sin_16_4_s_fu_122_onepulse_ap_start;
reg    ap_block_pp0_stage8_01001;
reg    ap_block_pp0_stage9_01001;
reg    ap_block_pp0_stage10_01001;
reg    ap_block_pp0_stage11_01001;
reg    ap_block_pp0_stage12_01001;
reg    ap_block_pp0_stage13_01001;
reg    ap_block_pp0_stage14_01001;
reg    ap_block_pp0_stage15_01001;
reg    ap_block_pp0_stage16_01001;
reg    ap_block_pp0_stage17_01001;
reg    ap_block_pp0_stage18_01001;
reg    ap_block_pp0_stage19_01001;
reg    ap_block_pp0_stage20_01001;
reg    ap_block_pp0_stage21_01001;
reg    ap_block_pp0_stage22_01001;
reg    ap_block_pp0_stage23_01001;
reg    ap_block_pp0_stage24_01001;
reg    ap_block_pp0_stage25_01001;
reg    ap_block_pp0_stage26_01001;
reg    ap_block_pp0_stage27_01001;
reg    ap_block_pp0_stage28_01001;
reg    ap_block_pp0_stage29_01001;
reg    ap_block_pp0_stage30_01001;
reg    ap_block_pp0_stage31_01001;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
wire   [15:0] dr_4_fu_297_p1;
wire   [15:0] cr0_4_fu_319_p2;
wire   [15:0] ar0_4_fu_301_p2;
wire   [15:0] ci0_4_fu_324_p2;
wire   [15:0] ai0_4_fu_305_p2;
wire   [15:0] ci1_4_fu_335_p2;
wire   [15:0] ar1_4_fu_310_p2;
wire   [15:0] ai1_4_fu_314_p2;
wire   [15:0] cr1_4_fu_330_p2;
wire  signed [15:0] add_ln35_4_fu_353_p2;
wire  signed [15:0] sub_ln36_8_fu_365_p2;
wire  signed [15:0] sub_ln37_4_fu_377_p2;
wire  signed [15:0] mul_ln11_25_fu_424_p0;
wire  signed [15:0] mul_ln11_27_fu_437_p0;
wire  signed [15:0] mul_ln11_29_fu_450_p0;
wire   [15:0] cr0_fu_478_p2;
wire   [15:0] ar0_fu_460_p2;
wire   [15:0] ci0_fu_482_p2;
wire   [15:0] ai0_fu_464_p2;
wire   [15:0] ci1_fu_491_p2;
wire   [15:0] ar1_fu_469_p2;
wire   [15:0] ai1_fu_473_p2;
wire   [15:0] cr1_fu_487_p2;
wire   [15:0] sub_ln35_fu_514_p2;
wire  signed [15:0] sub_ln36_1_fu_526_p2;
wire  signed [15:0] mul_ln10_24_fu_560_p0;
wire  signed [13:0] mul_ln10_24_fu_560_p1;
wire  signed [15:0] mul_ln10_26_fu_564_p0;
wire  signed [13:0] mul_ln10_26_fu_564_p1;
wire  signed [15:0] mul_ln10_28_fu_568_p0;
wire  signed [13:0] mul_ln10_28_fu_568_p1;
wire  signed [15:0] mul_ln10_fu_579_p0;
wire  signed [27:0] sext_ln10_fu_576_p1;
wire  signed [13:0] mul_ln10_fu_579_p1;
wire  signed [15:0] mul_ln11_fu_584_p0;
wire  signed [13:0] mul_ln11_fu_584_p1;
wire  signed [13:0] mul_ln10_2_fu_592_p1;
wire  signed [27:0] grp_fu_3739_p3;
wire  signed [27:0] grp_fu_3747_p3;
wire  signed [27:0] grp_fu_3755_p3;
wire   [15:0] dr_5_fu_627_p1;
wire   [15:0] ci1_5_fu_663_p2;
wire   [15:0] ar1_5_fu_639_p2;
wire   [15:0] ai1_5_fu_643_p2;
wire   [15:0] cr1_5_fu_658_p2;
wire  signed [15:0] mul_ln11_2_fu_693_p0;
wire  signed [13:0] mul_ln11_2_fu_693_p1;
wire  signed [15:0] mul_ln10_4_fu_700_p0;
wire  signed [27:0] sext_ln10_6_fu_697_p1;
wire  signed [13:0] mul_ln10_4_fu_700_p1;
wire  signed [15:0] mul_ln11_4_fu_705_p0;
wire  signed [13:0] mul_ln11_4_fu_705_p1;
wire  signed [27:0] grp_fu_3763_p3;
wire  signed [27:0] grp_fu_3770_p3;
wire  signed [27:0] grp_fu_3777_p3;
wire   [15:0] br_12_fu_710_p4;
wire   [15:0] dr_12_fu_728_p4;
wire   [15:0] cr_12_fu_719_p4;
wire   [15:0] cr0_12_fu_755_p2;
wire   [15:0] ar0_12_fu_737_p2;
wire   [15:0] ci0_12_fu_761_p2;
wire   [15:0] ai0_12_fu_742_p2;
wire  signed [15:0] add_ln35_5_fu_669_p2;
wire   [15:0] a_imag_8_fu_781_p2;
wire  signed [27:0] grp_fu_3784_p3;
wire  signed [27:0] grp_fu_3792_p3;
wire  signed [27:0] grp_fu_3800_p3;
wire  signed [13:0] mul_ln11_31_fu_877_p1;
wire  signed [15:0] sub_ln36_10_fu_819_p2;
wire  signed [15:0] mul_ln10_48_fu_892_p0;
wire  signed [27:0] sext_ln10_62_fu_889_p1;
wire  signed [13:0] mul_ln10_48_fu_892_p1;
wire  signed [15:0] mul_ln11_48_fu_897_p0;
wire  signed [13:0] mul_ln11_48_fu_897_p1;
wire  signed [15:0] sub_ln35_12_fu_862_p2;
wire  signed [27:0] grp_fu_3808_p3;
wire  signed [27:0] grp_fu_3814_p3;
wire  signed [27:0] grp_fu_3821_p3;
wire  signed [15:0] mul_ln11_33_fu_944_p0;
wire  signed [13:0] mul_ln11_33_fu_944_p1;
wire  signed [13:0] mul_ln11_35_fu_952_p1;
wire  signed [13:0] mul_ln10_50_fu_960_p1;
wire  signed [15:0] mul_ln10_30_fu_966_p0;
wire  signed [13:0] mul_ln10_30_fu_966_p1;
wire  signed [27:0] grp_fu_3828_p3;
wire  signed [15:0] mul_ln10_32_fu_979_p0;
wire  signed [13:0] mul_ln10_32_fu_979_p1;
wire  signed [27:0] grp_fu_3835_p3;
wire  signed [27:0] grp_fu_3842_p3;
wire  signed [15:0] mul_ln11_50_fu_1001_p0;
wire  signed [13:0] mul_ln11_50_fu_1001_p1;
wire   [15:0] cr0_1_fu_1024_p2;
wire   [15:0] ar0_1_fu_1008_p2;
wire   [15:0] ci0_1_fu_1028_p2;
wire   [15:0] ai0_1_fu_1012_p2;
wire   [15:0] ci1_1_fu_1037_p2;
wire   [15:0] ar1_1_fu_1016_p2;
wire   [15:0] ai1_1_fu_1020_p2;
wire   [15:0] cr1_1_fu_1033_p2;
wire   [15:0] sub_ln35_1_fu_1060_p2;
wire  signed [15:0] sub_ln36_3_fu_1072_p2;
wire  signed [27:0] grp_fu_3849_p3;
wire  signed [15:0] mul_ln10_34_fu_1107_p0;
wire  signed [13:0] mul_ln10_34_fu_1107_p1;
wire  signed [27:0] grp_fu_3856_p3;
wire  signed [27:0] grp_fu_3863_p3;
wire  signed [15:0] mul_ln10_52_fu_1132_p0;
wire  signed [27:0] sext_ln10_66_fu_1129_p1;
wire  signed [13:0] mul_ln10_52_fu_1132_p1;
wire  signed [15:0] mul_ln11_52_fu_1137_p0;
wire  signed [13:0] mul_ln11_52_fu_1137_p1;
wire  signed [15:0] mul_ln10_6_fu_1145_p0;
wire  signed [27:0] sext_ln10_8_fu_1142_p1;
wire  signed [13:0] mul_ln10_6_fu_1145_p1;
wire  signed [15:0] mul_ln11_6_fu_1150_p0;
wire  signed [13:0] mul_ln11_6_fu_1150_p1;
wire  signed [13:0] mul_ln10_8_fu_1158_p1;
wire  signed [27:0] grp_fu_3871_p3;
wire  signed [27:0] grp_fu_3877_p3;
wire  signed [27:0] grp_fu_3884_p3;
wire   [15:0] ci1_6_fu_1222_p2;
wire   [15:0] ar1_6_fu_1201_p2;
wire   [15:0] ai1_6_fu_1205_p2;
wire   [15:0] cr1_6_fu_1218_p2;
wire  signed [15:0] mul_ln11_8_fu_1251_p0;
wire  signed [13:0] mul_ln11_8_fu_1251_p1;
wire  signed [15:0] mul_ln10_10_fu_1258_p0;
wire  signed [27:0] sext_ln10_12_fu_1255_p1;
wire  signed [13:0] mul_ln10_10_fu_1258_p1;
wire  signed [15:0] mul_ln11_10_fu_1263_p0;
wire  signed [13:0] mul_ln11_10_fu_1263_p1;
wire  signed [27:0] grp_fu_3891_p3;
wire  signed [15:0] add_ln35_6_fu_1227_p2;
wire  signed [27:0] grp_fu_3897_p3;
wire  signed [27:0] grp_fu_3904_p3;
wire  signed [27:0] grp_fu_3911_p3;
wire  signed [27:0] grp_fu_3918_p3;
wire  signed [27:0] grp_fu_3925_p3;
wire   [15:0] cr0_13_fu_1369_p2;
wire   [15:0] ar0_13_fu_1353_p2;
wire   [15:0] ci0_13_fu_1373_p2;
wire   [15:0] ai0_13_fu_1357_p2;
wire  signed [13:0] mul_ln11_37_fu_1412_p1;
wire  signed [15:0] sub_ln36_12_fu_1318_p2;
wire  signed [15:0] mul_ln10_54_fu_1431_p0;
wire  signed [27:0] sext_ln10_68_fu_1428_p1;
wire  signed [13:0] mul_ln10_54_fu_1431_p1;
wire  signed [15:0] mul_ln11_54_fu_1436_p0;
wire  signed [13:0] mul_ln11_54_fu_1436_p1;
wire  signed [15:0] a_imag_10_fu_1391_p2;
wire  signed [27:0] grp_fu_3932_p3;
wire  signed [27:0] grp_fu_3938_p3;
wire  signed [27:0] grp_fu_3945_p3;
wire  signed [15:0] mul_ln11_39_fu_1475_p0;
wire  signed [13:0] mul_ln11_39_fu_1475_p1;
wire  signed [13:0] mul_ln10_56_fu_1496_p1;
wire  signed [15:0] mul_ln10_36_fu_1517_p0;
wire  signed [13:0] mul_ln10_36_fu_1517_p1;
wire  signed [27:0] grp_fu_3952_p3;
wire  signed [15:0] mul_ln10_38_fu_1530_p0;
wire  signed [13:0] mul_ln10_38_fu_1530_p1;
wire  signed [27:0] grp_fu_3960_p3;
wire  signed [27:0] grp_fu_3968_p3;
wire  signed [15:0] mul_ln11_56_fu_1552_p0;
wire  signed [13:0] mul_ln11_56_fu_1552_p1;
wire   [15:0] sub_ln35_13_fu_1505_p2;
wire   [15:0] ci1_2_fu_1597_p2;
wire   [15:0] ar1_2_fu_1576_p2;
wire   [15:0] ai1_2_fu_1580_p2;
wire   [15:0] cr1_2_fu_1593_p2;
wire  signed [15:0] sub_ln35_2_fu_1608_p2;
wire  signed [27:0] grp_fu_3976_p3;
wire  signed [15:0] mul_ln10_40_fu_1639_p0;
wire  signed [13:0] mul_ln10_40_fu_1639_p1;
wire  signed [27:0] grp_fu_3983_p3;
wire  signed [27:0] grp_fu_3991_p3;
wire  signed [15:0] mul_ln10_58_fu_1664_p0;
wire  signed [27:0] sext_ln10_72_fu_1661_p1;
wire  signed [13:0] mul_ln10_58_fu_1664_p1;
wire  signed [15:0] mul_ln11_58_fu_1669_p0;
wire  signed [13:0] mul_ln11_58_fu_1669_p1;
wire   [15:0] cr0_8_fu_1709_p2;
wire   [15:0] ar0_8_fu_1693_p2;
wire   [15:0] ci0_8_fu_1713_p2;
wire   [15:0] ai0_8_fu_1697_p2;
wire  signed [13:0] mul_ln10_12_fu_1752_p1;
wire   [15:0] sub_ln36_5_fu_1689_p2;
wire  signed [27:0] grp_fu_3998_p3;
wire  signed [27:0] grp_fu_4004_p3;
wire   [15:0] a_real_15_fu_1725_p2;
wire   [15:0] a_imag_15_fu_1731_p2;
wire  signed [27:0] grp_fu_4011_p3;
wire  signed [15:0] mul_ln10_60_fu_1811_p0;
wire  signed [27:0] sext_ln10_76_fu_1808_p1;
wire  signed [13:0] mul_ln10_60_fu_1811_p1;
wire  signed [15:0] mul_ln11_60_fu_1816_p0;
wire  signed [13:0] mul_ln11_60_fu_1816_p1;
wire   [15:0] add_ln46_fu_1784_p2;
wire   [15:0] add_ln45_fu_1779_p2;
wire   [31:0] tmp_fu_1821_p3;
wire  signed [15:0] mul_ln11_12_fu_1850_p0;
wire  signed [13:0] mul_ln11_12_fu_1850_p1;
wire  signed [15:0] mul_ln10_14_fu_1857_p0;
wire  signed [27:0] sext_ln10_18_fu_1854_p1;
wire  signed [13:0] mul_ln10_14_fu_1857_p1;
wire  signed [15:0] mul_ln11_14_fu_1862_p0;
wire  signed [13:0] mul_ln11_14_fu_1862_p1;
wire  signed [27:0] grp_fu_4017_p3;
wire   [15:0] ar_17_fu_1834_p2;
wire   [15:0] ai_17_fu_1838_p2;
wire  signed [27:0] grp_fu_4023_p3;
wire  signed [27:0] grp_fu_4031_p3;
wire   [15:0] add_ln46_1_fu_1884_p2;
wire   [15:0] add_ln45_1_fu_1879_p2;
wire   [31:0] tmp_s_fu_1924_p3;
wire  signed [27:0] grp_fu_4039_p3;
wire  signed [15:0] mul_ln10_16_fu_1949_p0;
wire  signed [27:0] sext_ln10_22_fu_1946_p1;
wire  signed [13:0] mul_ln10_16_fu_1949_p1;
wire  signed [15:0] mul_ln11_16_fu_1954_p0;
wire  signed [13:0] mul_ln11_16_fu_1954_p1;
wire   [15:0] cr0_14_fu_1975_p2;
wire   [15:0] ar0_14_fu_1959_p2;
wire   [15:0] ci0_14_fu_1979_p2;
wire   [15:0] ai0_14_fu_1963_p2;
wire  signed [27:0] grp_fu_4046_p3;
wire  signed [27:0] grp_fu_4053_p3;
wire  signed [13:0] mul_ln10_62_fu_2056_p1;
wire   [15:0] a_imag_12_fu_1997_p2;
wire   [15:0] add_ln46_2_fu_2019_p2;
wire   [15:0] add_ln45_2_fu_2015_p2;
wire   [31:0] tmp_1_fu_2074_p3;
wire   [15:0] cr0_7_fu_2103_p2;
wire   [15:0] ar0_7_fu_2087_p2;
wire   [15:0] ci0_7_fu_2107_p2;
wire   [15:0] ai0_7_fu_2091_p2;
wire   [15:0] ci1_7_fu_2116_p2;
wire   [15:0] ar1_7_fu_2095_p2;
wire   [15:0] ai1_7_fu_2099_p2;
wire   [15:0] cr1_7_fu_2112_p2;
wire  signed [27:0] grp_fu_4060_p3;
wire  signed [27:0] grp_fu_4066_p3;
wire  signed [27:0] grp_fu_4073_p3;
wire  signed [15:0] add_ln35_7_fu_2133_p2;
wire  signed [15:0] sub_ln36_14_fu_2145_p2;
wire  signed [15:0] sub_ln37_7_fu_2157_p2;
wire  signed [15:0] mul_ln11_62_fu_2224_p0;
wire  signed [13:0] mul_ln11_62_fu_2224_p1;
wire  signed [15:0] mul_ln10_64_fu_2231_p0;
wire  signed [27:0] sext_ln10_82_fu_2228_p1;
wire  signed [13:0] mul_ln10_64_fu_2231_p1;
wire  signed [15:0] mul_ln11_64_fu_2236_p0;
wire  signed [13:0] mul_ln11_64_fu_2236_p1;
wire   [15:0] add_ln46_3_fu_2212_p2;
wire   [15:0] add_ln45_3_fu_2208_p2;
wire   [31:0] tmp_2_fu_2241_p3;
wire   [15:0] cr0_9_fu_2270_p2;
wire   [15:0] ar0_9_fu_2254_p2;
wire   [15:0] ci0_9_fu_2274_p2;
wire   [15:0] ai0_9_fu_2258_p2;
wire  signed [27:0] grp_fu_4080_p3;
wire  signed [27:0] grp_fu_4087_p3;
wire  signed [15:0] mul_ln11_43_fu_2347_p0;
wire  signed [13:0] mul_ln11_43_fu_2347_p1;
wire  signed [13:0] mul_ln11_45_fu_2355_p1;
wire  signed [13:0] mul_ln11_47_fu_2363_p1;
wire   [15:0] a_real_17_fu_2286_p2;
wire   [15:0] a_imag_17_fu_2292_p2;
wire  signed [27:0] grp_fu_4094_p3;
wire   [15:0] sub_ln35_14_fu_2332_p2;
wire   [15:0] add_ln46_4_fu_2373_p2;
wire   [15:0] add_ln45_4_fu_2368_p2;
wire   [31:0] tmp_3_fu_2401_p3;
wire  signed [15:0] mul_ln10_42_fu_2430_p0;
wire  signed [13:0] mul_ln10_42_fu_2430_p1;
wire   [15:0] ar_21_fu_2414_p2;
wire   [15:0] ai_21_fu_2418_p2;
wire  signed [27:0] grp_fu_4102_p3;
wire  signed [27:0] grp_fu_4109_p3;
wire  signed [27:0] grp_fu_4117_p3;
wire  signed [15:0] mul_ln10_66_fu_2484_p0;
wire  signed [27:0] sext_ln10_86_fu_2481_p1;
wire  signed [13:0] mul_ln10_66_fu_2484_p1;
wire  signed [15:0] mul_ln11_66_fu_2489_p0;
wire  signed [13:0] mul_ln11_66_fu_2489_p1;
wire   [15:0] add_ln46_5_fu_2439_p2;
wire   [15:0] add_ln45_5_fu_2434_p2;
wire   [31:0] tmp_4_fu_2501_p3;
wire   [15:0] ci1_3_fu_2543_p2;
wire   [15:0] ar1_3_fu_2522_p2;
wire   [15:0] ai1_3_fu_2526_p2;
wire   [15:0] cr1_3_fu_2539_p2;
wire   [15:0] sub_ln35_3_fu_2554_p2;
wire  signed [27:0] grp_fu_4125_p3;
wire  signed [15:0] mul_ln10_44_fu_2585_p0;
wire  signed [13:0] mul_ln10_44_fu_2585_p1;
wire  signed [27:0] grp_fu_4132_p3;
wire  signed [15:0] mul_ln10_46_fu_2598_p0;
wire  signed [13:0] mul_ln10_46_fu_2598_p1;
wire  signed [27:0] grp_fu_4139_p3;
wire  signed [13:0] mul_ln10_68_fu_2634_p1;
wire   [15:0] add_ln46_6_fu_2615_p2;
wire   [15:0] add_ln45_6_fu_2611_p2;
wire   [31:0] tmp_5_fu_2640_p3;
wire   [15:0] ci1_10_fu_2697_p2;
wire   [15:0] ar1_10_fu_2677_p2;
wire   [15:0] ai1_10_fu_2681_p2;
wire   [15:0] cr1_10_fu_2693_p2;
wire  signed [15:0] mul_ln10_18_fu_2728_p0;
wire  signed [27:0] sext_ln10_26_fu_2725_p1;
wire  signed [13:0] mul_ln10_18_fu_2728_p1;
wire  signed [15:0] mul_ln11_18_fu_2733_p0;
wire  signed [13:0] mul_ln11_18_fu_2733_p1;
wire   [15:0] sub_ln36_7_fu_2665_p2;
wire  signed [27:0] grp_fu_4146_p3;
wire  signed [27:0] grp_fu_4153_p3;
wire  signed [27:0] grp_fu_4160_p3;
wire   [15:0] trunc_ln10_8_fu_2770_p4;
wire   [15:0] ar_25_fu_2701_p2;
wire   [15:0] trunc_ln11_8_fu_2779_p4;
wire   [15:0] ai_25_fu_2707_p2;
wire  signed [15:0] mul_ln11_68_fu_2812_p0;
wire  signed [13:0] mul_ln11_68_fu_2812_p1;
wire   [15:0] add_ln46_7_fu_2758_p2;
wire   [15:0] add_ln45_7_fu_2754_p2;
wire   [31:0] tmp_6_fu_2816_p3;
wire  signed [15:0] mul_ln10_20_fu_2848_p0;
wire  signed [27:0] sext_ln10_28_fu_2845_p1;
wire  signed [13:0] mul_ln10_20_fu_2848_p1;
wire  signed [15:0] mul_ln11_20_fu_2853_p0;
wire  signed [13:0] mul_ln11_20_fu_2853_p1;
wire  signed [15:0] mul_ln10_22_fu_2861_p0;
wire  signed [13:0] mul_ln10_22_fu_2861_p1;
wire  signed [27:0] grp_fu_4167_p3;
wire  signed [27:0] grp_fu_4173_p3;
wire   [15:0] a_real_19_fu_2829_p2;
wire   [15:0] a_imag_19_fu_2833_p2;
wire  signed [27:0] grp_fu_4179_p3;
wire   [15:0] add_ln46_8_fu_2889_p2;
wire   [15:0] add_ln45_8_fu_2884_p2;
wire   [31:0] tmp_7_fu_2924_p3;
wire  signed [27:0] grp_fu_4187_p3;
wire  signed [27:0] grp_fu_4194_p3;
wire  signed [15:0] mul_ln11_23_fu_2955_p0;
wire  signed [13:0] mul_ln11_23_fu_2955_p1;
wire   [15:0] cr0_15_fu_2975_p2;
wire   [15:0] ar0_15_fu_2959_p2;
wire   [15:0] ci0_15_fu_2979_p2;
wire   [15:0] ai0_15_fu_2963_p2;
wire   [15:0] ci1_15_fu_2987_p2;
wire   [15:0] ar1_15_fu_2967_p2;
wire   [15:0] ai1_15_fu_2971_p2;
wire   [15:0] cr1_15_fu_2983_p2;
wire  signed [27:0] grp_fu_4201_p3;
wire  signed [15:0] mul_ln10_70_fu_3051_p0;
wire  signed [27:0] sext_ln10_92_fu_3048_p1;
wire  signed [13:0] mul_ln10_70_fu_3051_p1;
wire  signed [15:0] mul_ln11_70_fu_3056_p0;
wire  signed [13:0] mul_ln11_70_fu_3056_p1;
wire   [15:0] a_imag_14_fu_2997_p2;
wire  signed [15:0] sub_ln35_15_fu_3009_p2;
wire   [31:0] tmp_8_fu_3081_p3;
wire  signed [27:0] grp_fu_4208_p3;
wire  signed [27:0] grp_fu_4215_p3;
wire  signed [27:0] grp_fu_4222_p3;
wire  signed [15:0] mul_ln10_72_fu_3138_p0;
wire  signed [27:0] sext_ln10_96_fu_3135_p1;
wire  signed [13:0] mul_ln10_72_fu_3138_p1;
wire  signed [15:0] mul_ln11_72_fu_3143_p0;
wire  signed [13:0] mul_ln11_72_fu_3143_p1;
wire  signed [13:0] mul_ln10_74_fu_3155_p1;
wire   [15:0] add_ln46_10_fu_3123_p2;
wire   [15:0] add_ln45_10_fu_3119_p2;
wire   [31:0] tmp_9_fu_3172_p3;
wire  signed [27:0] grp_fu_4229_p3;
wire  signed [27:0] grp_fu_4236_p3;
wire  signed [27:0] grp_fu_4244_p3;
wire   [15:0] trunc_ln10_10_fu_3194_p4;
wire   [15:0] trunc_ln11_10_fu_3203_p4;
wire  signed [15:0] mul_ln11_74_fu_3232_p0;
wire  signed [13:0] mul_ln11_74_fu_3232_p1;
wire  signed [15:0] mul_ln10_76_fu_3239_p0;
wire  signed [27:0] sext_ln10_104_fu_3236_p1;
wire  signed [13:0] mul_ln10_76_fu_3239_p1;
wire  signed [15:0] mul_ln11_76_fu_3244_p0;
wire  signed [13:0] mul_ln11_76_fu_3244_p1;
wire   [15:0] add_ln46_11_fu_3217_p2;
wire   [15:0] add_ln45_11_fu_3212_p2;
wire   [31:0] tmp_10_fu_3260_p3;
wire   [15:0] cr0_11_fu_3289_p2;
wire   [15:0] ar0_11_fu_3273_p2;
wire   [15:0] ci0_11_fu_3293_p2;
wire   [15:0] ai0_11_fu_3277_p2;
wire  signed [27:0] grp_fu_4252_p3;
wire  signed [27:0] grp_fu_4260_p3;
wire   [15:0] trunc_ln10_11_fu_3329_p4;
wire   [15:0] a_real_21_fu_3305_p2;
wire   [15:0] trunc_ln11_11_fu_3338_p4;
wire   [15:0] a_imag_21_fu_3311_p2;
wire  signed [27:0] grp_fu_4268_p3;
wire  signed [15:0] mul_ln10_78_fu_3383_p0;
wire  signed [27:0] sext_ln10_108_fu_3380_p1;
wire  signed [13:0] mul_ln10_78_fu_3383_p1;
wire  signed [15:0] mul_ln11_78_fu_3388_p0;
wire  signed [13:0] mul_ln11_78_fu_3388_p1;
wire   [15:0] add_ln46_12_fu_3353_p2;
wire   [15:0] add_ln45_12_fu_3347_p2;
wire   [31:0] tmp_11_fu_3393_p3;
wire  signed [27:0] grp_fu_4276_p3;
wire   [15:0] ar_29_fu_3406_p2;
wire   [15:0] trunc_ln11_12_fu_3422_p4;
wire   [15:0] ai_29_fu_3410_p2;
wire  signed [27:0] grp_fu_4283_p3;
wire  signed [27:0] grp_fu_4291_p3;
wire   [15:0] trunc_ln10_13_fu_3453_p4;
wire   [15:0] add_ln46_13_fu_3436_p2;
wire   [15:0] add_ln45_13_fu_3431_p2;
wire   [31:0] tmp_12_fu_3481_p3;
wire  signed [27:0] grp_fu_4299_p3;
wire  signed [27:0] grp_fu_4307_p3;
wire   [15:0] add_ln46_14_fu_3494_p2;
wire   [31:0] tmp_13_fu_3520_p3;
wire   [15:0] add_ln46_15_fu_3536_p2;
wire   [15:0] add_ln45_15_fu_3532_p2;
wire   [31:0] tmp_14_fu_3548_p3;
wire   [31:0] tmp_15_fu_3561_p3;
wire   [31:0] tmp_16_fu_3572_p3;
wire   [31:0] tmp_17_fu_3583_p3;
wire   [31:0] tmp_18_fu_3594_p3;
wire   [31:0] tmp_19_fu_3605_p3;
wire   [31:0] tmp_20_fu_3616_p3;
wire   [31:0] tmp_21_fu_3627_p3;
wire   [31:0] tmp_22_fu_3638_p3;
wire   [31:0] tmp_23_fu_3649_p3;
wire   [31:0] tmp_24_fu_3660_p3;
wire   [31:0] tmp_25_fu_3671_p3;
wire   [31:0] tmp_26_fu_3682_p3;
wire   [31:0] tmp_27_fu_3693_p3;
wire   [31:0] tmp_28_fu_3704_p3;
wire   [31:0] tmp_29_fu_3715_p3;
wire   [32:0] zext_ln162_31_cast_fu_3726_p4;
wire  signed [15:0] grp_fu_3763_p0;
wire  signed [13:0] grp_fu_3763_p1;
wire  signed [15:0] grp_fu_3770_p0;
wire  signed [13:0] grp_fu_3770_p1;
wire  signed [15:0] grp_fu_3777_p0;
wire  signed [13:0] grp_fu_3777_p1;
wire  signed [15:0] grp_fu_3784_p0;
wire  signed [13:0] grp_fu_3784_p1;
wire  signed [15:0] grp_fu_3792_p0;
wire  signed [13:0] grp_fu_3800_p1;
wire  signed [15:0] grp_fu_3808_p0;
wire  signed [13:0] grp_fu_3808_p1;
wire  signed [15:0] grp_fu_3814_p0;
wire  signed [13:0] grp_fu_3814_p1;
wire  signed [15:0] grp_fu_3821_p0;
wire  signed [13:0] grp_fu_3821_p1;
wire  signed [13:0] grp_fu_3828_p1;
wire  signed [15:0] grp_fu_3835_p0;
wire  signed [13:0] grp_fu_3835_p1;
wire  signed [15:0] grp_fu_3842_p0;
wire  signed [13:0] grp_fu_3842_p1;
wire  signed [13:0] grp_fu_3849_p1;
wire  signed [13:0] grp_fu_3856_p1;
wire  signed [15:0] grp_fu_3871_p0;
wire  signed [13:0] grp_fu_3871_p1;
wire  signed [15:0] grp_fu_3877_p0;
wire  signed [13:0] grp_fu_3877_p1;
wire  signed [15:0] grp_fu_3884_p0;
wire  signed [13:0] grp_fu_3884_p1;
wire  signed [15:0] grp_fu_3891_p0;
wire  signed [13:0] grp_fu_3891_p1;
wire  signed [15:0] grp_fu_3897_p0;
wire  signed [13:0] grp_fu_3897_p1;
wire  signed [15:0] grp_fu_3904_p0;
wire  signed [13:0] grp_fu_3904_p1;
wire  signed [15:0] grp_fu_3911_p0;
wire  signed [13:0] grp_fu_3911_p1;
wire  signed [15:0] grp_fu_3918_p0;
wire  signed [13:0] grp_fu_3918_p1;
wire  signed [13:0] grp_fu_3925_p1;
wire  signed [15:0] grp_fu_3932_p0;
wire  signed [13:0] grp_fu_3932_p1;
wire  signed [15:0] grp_fu_3938_p0;
wire  signed [13:0] grp_fu_3938_p1;
wire  signed [15:0] grp_fu_3945_p0;
wire  signed [13:0] grp_fu_3945_p1;
wire  signed [13:0] grp_fu_3952_p1;
wire  signed [15:0] grp_fu_3960_p0;
wire  signed [13:0] grp_fu_3960_p1;
wire  signed [15:0] grp_fu_3968_p0;
wire  signed [13:0] grp_fu_3976_p1;
wire  signed [13:0] grp_fu_3991_p1;
wire  signed [15:0] grp_fu_3998_p0;
wire  signed [13:0] grp_fu_3998_p1;
wire  signed [15:0] grp_fu_4004_p0;
wire  signed [13:0] grp_fu_4004_p1;
wire  signed [15:0] grp_fu_4011_p0;
wire  signed [13:0] grp_fu_4011_p1;
wire  signed [15:0] grp_fu_4017_p0;
wire  signed [13:0] grp_fu_4017_p1;
wire  signed [15:0] grp_fu_4023_p0;
wire  signed [15:0] grp_fu_4031_p0;
wire  signed [13:0] grp_fu_4039_p1;
wire  signed [15:0] grp_fu_4046_p0;
wire  signed [13:0] grp_fu_4046_p1;
wire  signed [15:0] grp_fu_4053_p0;
wire  signed [13:0] grp_fu_4053_p1;
wire  signed [15:0] grp_fu_4060_p0;
wire  signed [13:0] grp_fu_4060_p1;
wire  signed [15:0] grp_fu_4066_p0;
wire  signed [13:0] grp_fu_4066_p1;
wire  signed [15:0] grp_fu_4073_p0;
wire  signed [13:0] grp_fu_4073_p1;
wire  signed [15:0] grp_fu_4080_p0;
wire  signed [13:0] grp_fu_4080_p1;
wire  signed [15:0] grp_fu_4087_p0;
wire  signed [13:0] grp_fu_4087_p1;
wire  signed [15:0] grp_fu_4102_p0;
wire  signed [13:0] grp_fu_4102_p1;
wire  signed [15:0] grp_fu_4109_p0;
wire  signed [15:0] grp_fu_4117_p0;
wire  signed [13:0] grp_fu_4125_p1;
wire  signed [13:0] grp_fu_4132_p1;
wire  signed [13:0] grp_fu_4139_p1;
wire  signed [15:0] grp_fu_4146_p0;
wire  signed [13:0] grp_fu_4146_p1;
wire  signed [15:0] grp_fu_4153_p0;
wire  signed [13:0] grp_fu_4153_p1;
wire  signed [15:0] grp_fu_4160_p0;
wire  signed [13:0] grp_fu_4160_p1;
wire  signed [15:0] grp_fu_4167_p0;
wire  signed [13:0] grp_fu_4167_p1;
wire  signed [15:0] grp_fu_4173_p0;
wire  signed [13:0] grp_fu_4173_p1;
wire  signed [15:0] grp_fu_4187_p0;
wire  signed [13:0] grp_fu_4187_p1;
wire  signed [15:0] grp_fu_4194_p0;
wire  signed [13:0] grp_fu_4194_p1;
wire  signed [15:0] grp_fu_4201_p0;
wire  signed [13:0] grp_fu_4201_p1;
wire  signed [15:0] grp_fu_4208_p0;
wire  signed [13:0] grp_fu_4208_p1;
wire  signed [15:0] grp_fu_4215_p0;
wire  signed [13:0] grp_fu_4215_p1;
wire  signed [13:0] grp_fu_4222_p1;
wire  signed [15:0] grp_fu_4229_p0;
wire  signed [13:0] grp_fu_4229_p1;
wire  signed [15:0] grp_fu_4236_p0;
wire  signed [15:0] grp_fu_4244_p0;
wire  signed [15:0] grp_fu_4252_p0;
wire  signed [15:0] grp_fu_4260_p0;
wire  signed [15:0] grp_fu_4276_p0;
wire  signed [13:0] grp_fu_4276_p1;
wire  signed [15:0] grp_fu_4283_p0;
wire  signed [15:0] grp_fu_4291_p0;
wire  signed [15:0] grp_fu_4299_p0;
wire  signed [15:0] grp_fu_4307_p0;
reg    grp_fu_3739_ce;
reg    grp_fu_3747_ce;
reg    grp_fu_3755_ce;
reg    grp_fu_3763_ce;
reg    grp_fu_3770_ce;
reg    grp_fu_3777_ce;
reg    grp_fu_3784_ce;
reg    grp_fu_3792_ce;
reg    grp_fu_3800_ce;
reg    grp_fu_3808_ce;
reg    grp_fu_3814_ce;
reg    grp_fu_3821_ce;
reg    grp_fu_3828_ce;
reg    grp_fu_3835_ce;
reg    grp_fu_3842_ce;
reg    grp_fu_3849_ce;
reg    grp_fu_3856_ce;
reg    grp_fu_3863_ce;
reg    grp_fu_3871_ce;
reg    grp_fu_3877_ce;
reg    grp_fu_3884_ce;
reg    grp_fu_3891_ce;
reg    grp_fu_3897_ce;
reg    grp_fu_3904_ce;
reg    grp_fu_3911_ce;
reg    grp_fu_3918_ce;
reg    grp_fu_3925_ce;
reg    grp_fu_3932_ce;
reg    grp_fu_3938_ce;
reg    grp_fu_3945_ce;
reg    grp_fu_3952_ce;
reg    grp_fu_3960_ce;
reg    grp_fu_3968_ce;
reg    grp_fu_3976_ce;
reg    grp_fu_3983_ce;
reg    grp_fu_3991_ce;
reg    grp_fu_3998_ce;
reg    grp_fu_4004_ce;
reg    grp_fu_4011_ce;
reg    grp_fu_4017_ce;
reg    grp_fu_4023_ce;
reg    grp_fu_4031_ce;
reg    grp_fu_4039_ce;
reg    grp_fu_4046_ce;
reg    grp_fu_4053_ce;
reg    grp_fu_4060_ce;
reg    grp_fu_4066_ce;
reg    grp_fu_4073_ce;
reg    grp_fu_4080_ce;
reg    grp_fu_4087_ce;
reg    grp_fu_4094_ce;
reg    grp_fu_4102_ce;
reg    grp_fu_4109_ce;
reg    grp_fu_4117_ce;
reg    grp_fu_4125_ce;
reg    grp_fu_4132_ce;
reg    grp_fu_4139_ce;
reg    grp_fu_4146_ce;
reg    grp_fu_4153_ce;
reg    grp_fu_4160_ce;
reg    grp_fu_4167_ce;
reg    grp_fu_4173_ce;
reg    grp_fu_4179_ce;
reg    grp_fu_4187_ce;
reg    grp_fu_4194_ce;
reg    grp_fu_4201_ce;
reg    grp_fu_4208_ce;
reg    grp_fu_4215_ce;
reg    grp_fu_4222_ce;
reg    grp_fu_4229_ce;
reg    grp_fu_4236_ce;
reg    grp_fu_4244_ce;
reg    grp_fu_4252_ce;
reg    grp_fu_4260_ce;
reg    grp_fu_4268_ce;
reg    grp_fu_4276_ce;
reg    grp_fu_4283_ce;
reg    grp_fu_4291_ce;
reg    grp_fu_4299_ce;
reg    grp_fu_4307_ce;
reg   [31:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
wire    ap_reset_idle_pp0;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
reg    ap_block_pp0_stage27_subdone;
reg    ap_block_pp0_stage28_subdone;
reg    ap_block_pp0_stage29_subdone;
reg    ap_block_pp0_stage30_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_in_stream_U_apdone_blk;
wire   [47:0] in_stream_TDATA_int_regslice;
wire    in_stream_TVALID_int_regslice;
reg    in_stream_TREADY_int_regslice;
wire    regslice_both_in_stream_U_ack_in;
reg   [47:0] out_stream_TDATA_int_regslice;
reg    out_stream_TVALID_int_regslice;
wire    out_stream_TREADY_int_regslice;
wire    regslice_both_out_stream_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_cos_16_4_s_fu_101_ap_start_reg = 1'b0;
#0 grp_sin_16_4_s_fu_122_ap_start_reg = 1'b0;
end

fft32_cos_16_4_s grp_cos_16_4_s_fu_101(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cos_16_4_s_fu_101_ap_start),
    .ap_done(grp_cos_16_4_s_fu_101_ap_done),
    .ap_idle(grp_cos_16_4_s_fu_101_ap_idle),
    .ap_ready(grp_cos_16_4_s_fu_101_ap_ready),
    .ap_ce(grp_cos_16_4_s_fu_101_ap_ce),
    .x_val(grp_cos_16_4_s_fu_101_x_val),
    .ap_return(grp_cos_16_4_s_fu_101_ap_return)
);

fft32_sin_16_4_s grp_sin_16_4_s_fu_122(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_16_4_s_fu_122_ap_start),
    .ap_done(grp_sin_16_4_s_fu_122_ap_done),
    .ap_idle(grp_sin_16_4_s_fu_122_ap_idle),
    .ap_ready(grp_sin_16_4_s_fu_122_ap_ready),
    .ap_ce(grp_sin_16_4_s_fu_122_ap_ce),
    .x_val(grp_sin_16_4_s_fu_122_x_val),
    .ap_return(grp_sin_16_4_s_fu_122_ap_return)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U10(
    .din0(mul_ln11_25_fu_424_p0),
    .din1(reg_173),
    .dout(mul_ln11_25_fu_424_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U11(
    .din0(mul_ln11_27_fu_437_p0),
    .din1(reg_181),
    .dout(mul_ln11_27_fu_437_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U12(
    .din0(mul_ln11_29_fu_450_p0),
    .din1(reg_189),
    .dout(mul_ln11_29_fu_450_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U13(
    .din0(mul_ln10_24_fu_560_p0),
    .din1(mul_ln10_24_fu_560_p1),
    .dout(mul_ln10_24_fu_560_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U14(
    .din0(mul_ln10_26_fu_564_p0),
    .din1(mul_ln10_26_fu_564_p1),
    .dout(mul_ln10_26_fu_564_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U15(
    .din0(mul_ln10_28_fu_568_p0),
    .din1(mul_ln10_28_fu_568_p1),
    .dout(mul_ln10_28_fu_568_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U16(
    .din0(mul_ln10_fu_579_p0),
    .din1(mul_ln10_fu_579_p1),
    .dout(mul_ln10_fu_579_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U17(
    .din0(mul_ln11_fu_584_p0),
    .din1(mul_ln11_fu_584_p1),
    .dout(mul_ln11_fu_584_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U18(
    .din0(sub_ln36_reg_4762),
    .din1(mul_ln10_2_fu_592_p1),
    .dout(mul_ln10_2_fu_592_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U19(
    .din0(mul_ln11_2_fu_693_p0),
    .din1(mul_ln11_2_fu_693_p1),
    .dout(mul_ln11_2_fu_693_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U20(
    .din0(mul_ln10_4_fu_700_p0),
    .din1(mul_ln10_4_fu_700_p1),
    .dout(mul_ln10_4_fu_700_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U21(
    .din0(mul_ln11_4_fu_705_p0),
    .din1(mul_ln11_4_fu_705_p1),
    .dout(mul_ln11_4_fu_705_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U22(
    .din0(sub_ln35_5_reg_4914),
    .din1(mul_ln11_31_fu_877_p1),
    .dout(mul_ln11_31_fu_877_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U23(
    .din0(mul_ln10_48_fu_892_p0),
    .din1(mul_ln10_48_fu_892_p1),
    .dout(mul_ln10_48_fu_892_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U24(
    .din0(mul_ln11_48_fu_897_p0),
    .din1(mul_ln11_48_fu_897_p1),
    .dout(mul_ln11_48_fu_897_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U25(
    .din0(mul_ln11_33_fu_944_p0),
    .din1(mul_ln11_33_fu_944_p1),
    .dout(mul_ln11_33_fu_944_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U26(
    .din0(add_ln37_5_reg_4924),
    .din1(mul_ln11_35_fu_952_p1),
    .dout(mul_ln11_35_fu_952_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U27(
    .din0(add_ln35_12_reg_5046),
    .din1(mul_ln10_50_fu_960_p1),
    .dout(mul_ln10_50_fu_960_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U28(
    .din0(mul_ln10_30_fu_966_p0),
    .din1(mul_ln10_30_fu_966_p1),
    .dout(mul_ln10_30_fu_966_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U29(
    .din0(mul_ln10_32_fu_979_p0),
    .din1(mul_ln10_32_fu_979_p1),
    .dout(mul_ln10_32_fu_979_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U30(
    .din0(mul_ln11_50_fu_1001_p0),
    .din1(mul_ln11_50_fu_1001_p1),
    .dout(mul_ln11_50_fu_1001_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U31(
    .din0(mul_ln10_34_fu_1107_p0),
    .din1(mul_ln10_34_fu_1107_p1),
    .dout(mul_ln10_34_fu_1107_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U32(
    .din0(mul_ln10_52_fu_1132_p0),
    .din1(mul_ln10_52_fu_1132_p1),
    .dout(mul_ln10_52_fu_1132_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U33(
    .din0(mul_ln11_52_fu_1137_p0),
    .din1(mul_ln11_52_fu_1137_p1),
    .dout(mul_ln11_52_fu_1137_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U34(
    .din0(mul_ln10_6_fu_1145_p0),
    .din1(mul_ln10_6_fu_1145_p1),
    .dout(mul_ln10_6_fu_1145_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U35(
    .din0(mul_ln11_6_fu_1150_p0),
    .din1(mul_ln11_6_fu_1150_p1),
    .dout(mul_ln11_6_fu_1150_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U36(
    .din0(sub_ln36_2_reg_5218),
    .din1(mul_ln10_8_fu_1158_p1),
    .dout(mul_ln10_8_fu_1158_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U37(
    .din0(mul_ln11_8_fu_1251_p0),
    .din1(mul_ln11_8_fu_1251_p1),
    .dout(mul_ln11_8_fu_1251_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U38(
    .din0(mul_ln10_10_fu_1258_p0),
    .din1(mul_ln10_10_fu_1258_p1),
    .dout(mul_ln10_10_fu_1258_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U39(
    .din0(mul_ln11_10_fu_1263_p0),
    .din1(mul_ln11_10_fu_1263_p1),
    .dout(mul_ln11_10_fu_1263_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U40(
    .din0(sub_ln35_6_reg_5346),
    .din1(mul_ln11_37_fu_1412_p1),
    .dout(mul_ln11_37_fu_1412_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U41(
    .din0(mul_ln10_54_fu_1431_p0),
    .din1(mul_ln10_54_fu_1431_p1),
    .dout(mul_ln10_54_fu_1431_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U42(
    .din0(mul_ln11_54_fu_1436_p0),
    .din1(mul_ln11_54_fu_1436_p1),
    .dout(mul_ln11_54_fu_1436_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U43(
    .din0(mul_ln11_39_fu_1475_p0),
    .din1(mul_ln11_39_fu_1475_p1),
    .dout(mul_ln11_39_fu_1475_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U44(
    .din0(add_ln37_6_reg_5356),
    .din1(reg_173),
    .dout(mul_ln11_41_fu_1487_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U45(
    .din0(a_real_10_reg_5493),
    .din1(mul_ln10_56_fu_1496_p1),
    .dout(mul_ln10_56_fu_1496_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U46(
    .din0(mul_ln10_36_fu_1517_p0),
    .din1(mul_ln10_36_fu_1517_p1),
    .dout(mul_ln10_36_fu_1517_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U47(
    .din0(mul_ln10_38_fu_1530_p0),
    .din1(mul_ln10_38_fu_1530_p1),
    .dout(mul_ln10_38_fu_1530_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U48(
    .din0(mul_ln11_56_fu_1552_p0),
    .din1(mul_ln11_56_fu_1552_p1),
    .dout(mul_ln11_56_fu_1552_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U49(
    .din0(mul_ln10_40_fu_1639_p0),
    .din1(mul_ln10_40_fu_1639_p1),
    .dout(mul_ln10_40_fu_1639_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U50(
    .din0(mul_ln10_58_fu_1664_p0),
    .din1(mul_ln10_58_fu_1664_p1),
    .dout(mul_ln10_58_fu_1664_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U51(
    .din0(mul_ln11_58_fu_1669_p0),
    .din1(mul_ln11_58_fu_1669_p1),
    .dout(mul_ln11_58_fu_1669_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U52(
    .din0(add_ln35_2_reg_5703),
    .din1(mul_ln10_12_fu_1752_p1),
    .dout(mul_ln10_12_fu_1752_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U53(
    .din0(mul_ln10_60_fu_1811_p0),
    .din1(mul_ln10_60_fu_1811_p1),
    .dout(mul_ln10_60_fu_1811_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U54(
    .din0(mul_ln11_60_fu_1816_p0),
    .din1(mul_ln11_60_fu_1816_p1),
    .dout(mul_ln11_60_fu_1816_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U55(
    .din0(mul_ln11_12_fu_1850_p0),
    .din1(mul_ln11_12_fu_1850_p1),
    .dout(mul_ln11_12_fu_1850_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U56(
    .din0(mul_ln10_14_fu_1857_p0),
    .din1(mul_ln10_14_fu_1857_p1),
    .dout(mul_ln10_14_fu_1857_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U57(
    .din0(mul_ln11_14_fu_1862_p0),
    .din1(mul_ln11_14_fu_1862_p1),
    .dout(mul_ln11_14_fu_1862_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U58(
    .din0(mul_ln10_16_fu_1949_p0),
    .din1(mul_ln10_16_fu_1949_p1),
    .dout(mul_ln10_16_fu_1949_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U59(
    .din0(mul_ln11_16_fu_1954_p0),
    .din1(mul_ln11_16_fu_1954_p1),
    .dout(mul_ln11_16_fu_1954_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U60(
    .din0(sub_ln37_13_reg_5618),
    .din1(mul_ln10_62_fu_2056_p1),
    .dout(mul_ln10_62_fu_2056_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U61(
    .din0(mul_ln11_62_fu_2224_p0),
    .din1(mul_ln11_62_fu_2224_p1),
    .dout(mul_ln11_62_fu_2224_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U62(
    .din0(mul_ln10_64_fu_2231_p0),
    .din1(mul_ln10_64_fu_2231_p1),
    .dout(mul_ln10_64_fu_2231_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U63(
    .din0(mul_ln11_64_fu_2236_p0),
    .din1(mul_ln11_64_fu_2236_p1),
    .dout(mul_ln11_64_fu_2236_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U64(
    .din0(mul_ln11_43_fu_2347_p0),
    .din1(mul_ln11_43_fu_2347_p1),
    .dout(mul_ln11_43_fu_2347_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U65(
    .din0(sub_ln36_15_reg_6085),
    .din1(mul_ln11_45_fu_2355_p1),
    .dout(mul_ln11_45_fu_2355_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U66(
    .din0(add_ln37_7_reg_6090),
    .din1(mul_ln11_47_fu_2363_p1),
    .dout(mul_ln11_47_fu_2363_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U67(
    .din0(mul_ln10_42_fu_2430_p0),
    .din1(mul_ln10_42_fu_2430_p1),
    .dout(mul_ln10_42_fu_2430_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U68(
    .din0(mul_ln10_66_fu_2484_p0),
    .din1(mul_ln10_66_fu_2484_p1),
    .dout(mul_ln10_66_fu_2484_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U69(
    .din0(mul_ln11_66_fu_2489_p0),
    .din1(mul_ln11_66_fu_2489_p1),
    .dout(mul_ln11_66_fu_2489_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U70(
    .din0(mul_ln10_44_fu_2585_p0),
    .din1(mul_ln10_44_fu_2585_p1),
    .dout(mul_ln10_44_fu_2585_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U71(
    .din0(mul_ln10_46_fu_2598_p0),
    .din1(mul_ln10_46_fu_2598_p1),
    .dout(mul_ln10_46_fu_2598_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U72(
    .din0(sub_ln36_28_reg_5998),
    .din1(mul_ln10_68_fu_2634_p1),
    .dout(mul_ln10_68_fu_2634_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U73(
    .din0(mul_ln10_18_fu_2728_p0),
    .din1(mul_ln10_18_fu_2728_p1),
    .dout(mul_ln10_18_fu_2728_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U74(
    .din0(mul_ln11_18_fu_2733_p0),
    .din1(mul_ln11_18_fu_2733_p1),
    .dout(mul_ln11_18_fu_2733_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U75(
    .din0(mul_ln11_68_fu_2812_p0),
    .din1(mul_ln11_68_fu_2812_p1),
    .dout(mul_ln11_68_fu_2812_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U76(
    .din0(mul_ln10_20_fu_2848_p0),
    .din1(mul_ln10_20_fu_2848_p1),
    .dout(mul_ln10_20_fu_2848_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U77(
    .din0(mul_ln11_20_fu_2853_p0),
    .din1(mul_ln11_20_fu_2853_p1),
    .dout(mul_ln11_20_fu_2853_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U78(
    .din0(mul_ln10_22_fu_2861_p0),
    .din1(mul_ln10_22_fu_2861_p1),
    .dout(mul_ln10_22_fu_2861_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U79(
    .din0(mul_ln11_23_fu_2955_p0),
    .din1(mul_ln11_23_fu_2955_p1),
    .dout(mul_ln11_23_fu_2955_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U80(
    .din0(mul_ln10_70_fu_3051_p0),
    .din1(mul_ln10_70_fu_3051_p1),
    .dout(mul_ln10_70_fu_3051_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U81(
    .din0(mul_ln11_70_fu_3056_p0),
    .din1(mul_ln11_70_fu_3056_p1),
    .dout(mul_ln11_70_fu_3056_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U82(
    .din0(mul_ln10_72_fu_3138_p0),
    .din1(mul_ln10_72_fu_3138_p1),
    .dout(mul_ln10_72_fu_3138_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U83(
    .din0(mul_ln11_72_fu_3143_p0),
    .din1(mul_ln11_72_fu_3143_p1),
    .dout(mul_ln11_72_fu_3143_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U84(
    .din0(add_ln35_15_reg_6682),
    .din1(mul_ln10_74_fu_3155_p1),
    .dout(mul_ln10_74_fu_3155_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U85(
    .din0(mul_ln11_74_fu_3232_p0),
    .din1(mul_ln11_74_fu_3232_p1),
    .dout(mul_ln11_74_fu_3232_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U86(
    .din0(mul_ln10_76_fu_3239_p0),
    .din1(mul_ln10_76_fu_3239_p1),
    .dout(mul_ln10_76_fu_3239_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U87(
    .din0(mul_ln11_76_fu_3244_p0),
    .din1(mul_ln11_76_fu_3244_p1),
    .dout(mul_ln11_76_fu_3244_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U88(
    .din0(mul_ln10_78_fu_3383_p0),
    .din1(mul_ln10_78_fu_3383_p1),
    .dout(mul_ln10_78_fu_3383_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U89(
    .din0(mul_ln11_78_fu_3388_p0),
    .din1(mul_ln11_78_fu_3388_p1),
    .dout(mul_ln11_78_fu_3388_p2)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U90(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln35_4_fu_353_p2),
    .din1(reg_177),
    .din2(mul_ln11_25_reg_4692),
    .ce(grp_fu_3739_ce),
    .dout(grp_fu_3739_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U91(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln36_8_fu_365_p2),
    .din1(reg_185),
    .din2(mul_ln11_27_reg_4711),
    .ce(grp_fu_3747_ce),
    .dout(grp_fu_3747_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln37_4_fu_377_p2),
    .din1(reg_193),
    .din2(mul_ln11_29_reg_4734),
    .ce(grp_fu_3755_ce),
    .dout(grp_fu_3755_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3763_p0),
    .din1(grp_fu_3763_p1),
    .din2(mul_ln10_24_reg_4825),
    .ce(grp_fu_3763_ce),
    .dout(grp_fu_3763_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3770_p0),
    .din1(grp_fu_3770_p1),
    .din2(mul_ln10_26_reg_4830),
    .ce(grp_fu_3770_ce),
    .dout(grp_fu_3770_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U95(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3777_p0),
    .din1(grp_fu_3777_p1),
    .din2(mul_ln10_28_reg_4835),
    .ce(grp_fu_3777_ce),
    .dout(grp_fu_3777_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3784_p0),
    .din1(grp_fu_3784_p1),
    .din2(mul_ln10_reg_4846),
    .ce(grp_fu_3784_ce),
    .dout(grp_fu_3784_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3792_p0),
    .din1(reg_173),
    .din2(mul_ln11_reg_4851),
    .ce(grp_fu_3792_ce),
    .dout(grp_fu_3792_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln36_1_fu_526_p2),
    .din1(grp_fu_3800_p1),
    .din2(mul_ln10_2_reg_4861),
    .ce(grp_fu_3800_ce),
    .dout(grp_fu_3800_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3808_p0),
    .din1(grp_fu_3808_p1),
    .din2(mul_ln11_2_reg_4929),
    .ce(grp_fu_3808_ce),
    .dout(grp_fu_3808_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3814_p0),
    .din1(grp_fu_3814_p1),
    .din2(mul_ln10_4_reg_4934),
    .ce(grp_fu_3814_ce),
    .dout(grp_fu_3814_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3821_p0),
    .din1(grp_fu_3821_p1),
    .din2(mul_ln11_4_reg_4939),
    .ce(grp_fu_3821_ce),
    .dout(grp_fu_3821_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln35_5_fu_669_p2),
    .din1(grp_fu_3828_p1),
    .din2(mul_ln11_31_reg_5066),
    .ce(grp_fu_3828_ce),
    .dout(grp_fu_3828_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3835_p0),
    .din1(grp_fu_3835_p1),
    .din2(mul_ln10_48_reg_5083),
    .ce(grp_fu_3835_ce),
    .dout(grp_fu_3835_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3842_p0),
    .din1(grp_fu_3842_p1),
    .din2(mul_ln11_48_reg_5088),
    .ce(grp_fu_3842_ce),
    .dout(grp_fu_3842_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln36_10_fu_819_p2),
    .din1(grp_fu_3849_p1),
    .din2(mul_ln11_33_reg_5137),
    .ce(grp_fu_3849_ce),
    .dout(grp_fu_3849_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln37_5_reg_4919),
    .din1(grp_fu_3856_p1),
    .din2(mul_ln11_35_reg_5147),
    .ce(grp_fu_3856_ce),
    .dout(grp_fu_3856_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln35_12_fu_862_p2),
    .din1(reg_177),
    .din2(mul_ln10_50_reg_5157),
    .ce(grp_fu_3863_ce),
    .dout(grp_fu_3863_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3871_p0),
    .din1(grp_fu_3871_p1),
    .din2(mul_ln10_30_reg_5162),
    .ce(grp_fu_3871_ce),
    .dout(grp_fu_3871_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3877_p0),
    .din1(grp_fu_3877_p1),
    .din2(mul_ln10_32_reg_5173),
    .ce(grp_fu_3877_ce),
    .dout(grp_fu_3877_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3884_p0),
    .din1(grp_fu_3884_p1),
    .din2(mul_ln11_50_reg_5190),
    .ce(grp_fu_3884_ce),
    .dout(grp_fu_3884_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U111(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3891_p0),
    .din1(grp_fu_3891_p1),
    .din2(mul_ln10_34_reg_5251),
    .ce(grp_fu_3891_ce),
    .dout(grp_fu_3891_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U112(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3897_p0),
    .din1(grp_fu_3897_p1),
    .din2(mul_ln10_52_reg_5268),
    .ce(grp_fu_3897_ce),
    .dout(grp_fu_3897_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U113(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3904_p0),
    .din1(grp_fu_3904_p1),
    .din2(mul_ln11_52_reg_5273),
    .ce(grp_fu_3904_ce),
    .dout(grp_fu_3904_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3911_p0),
    .din1(grp_fu_3911_p1),
    .din2(mul_ln10_6_reg_5278),
    .ce(grp_fu_3911_ce),
    .dout(grp_fu_3911_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U115(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3918_p0),
    .din1(grp_fu_3918_p1),
    .din2(mul_ln11_6_reg_5283),
    .ce(grp_fu_3918_ce),
    .dout(grp_fu_3918_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln36_3_fu_1072_p2),
    .din1(grp_fu_3925_p1),
    .din2(mul_ln10_8_reg_5293),
    .ce(grp_fu_3925_ce),
    .dout(grp_fu_3925_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3932_p0),
    .din1(grp_fu_3932_p1),
    .din2(mul_ln11_8_reg_5361),
    .ce(grp_fu_3932_ce),
    .dout(grp_fu_3932_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3938_p0),
    .din1(grp_fu_3938_p1),
    .din2(mul_ln10_10_reg_5366),
    .ce(grp_fu_3938_ce),
    .dout(grp_fu_3938_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3945_p0),
    .din1(grp_fu_3945_p1),
    .din2(mul_ln11_10_reg_5371),
    .ce(grp_fu_3945_ce),
    .dout(grp_fu_3945_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln35_6_fu_1227_p2),
    .din1(grp_fu_3952_p1),
    .din2(mul_ln11_37_reg_5513),
    .ce(grp_fu_3952_ce),
    .dout(grp_fu_3952_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3960_p0),
    .din1(grp_fu_3960_p1),
    .din2(mul_ln10_54_reg_5540),
    .ce(grp_fu_3960_ce),
    .dout(grp_fu_3960_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U122(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3968_p0),
    .din1(reg_181),
    .din2(mul_ln11_54_reg_5545),
    .ce(grp_fu_3968_ce),
    .dout(grp_fu_3968_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U123(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln36_12_fu_1318_p2),
    .din1(grp_fu_3976_p1),
    .din2(mul_ln11_39_reg_5579),
    .ce(grp_fu_3976_ce),
    .dout(grp_fu_3976_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U124(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln37_6_reg_5351),
    .din1(reg_185),
    .din2(mul_ln11_41_reg_5598),
    .ce(grp_fu_3983_ce),
    .dout(grp_fu_3983_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U125(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(a_imag_10_fu_1391_p2),
    .din1(grp_fu_3991_p1),
    .din2(mul_ln10_56_reg_5608),
    .ce(grp_fu_3991_ce),
    .dout(grp_fu_3991_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U126(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3998_p0),
    .din1(grp_fu_3998_p1),
    .din2(mul_ln10_36_reg_5628),
    .ce(grp_fu_3998_ce),
    .dout(grp_fu_3998_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4004_p0),
    .din1(grp_fu_4004_p1),
    .din2(mul_ln10_38_reg_5639),
    .ce(grp_fu_4004_ce),
    .dout(grp_fu_4004_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4011_p0),
    .din1(grp_fu_4011_p1),
    .din2(mul_ln11_56_reg_5656),
    .ce(grp_fu_4011_ce),
    .dout(grp_fu_4011_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4017_p0),
    .din1(grp_fu_4017_p1),
    .din2(mul_ln10_40_reg_5730),
    .ce(grp_fu_4017_ce),
    .dout(grp_fu_4017_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4023_p0),
    .din1(reg_193),
    .din2(mul_ln10_58_reg_5747),
    .ce(grp_fu_4023_ce),
    .dout(grp_fu_4023_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4031_p0),
    .din1(reg_189),
    .din2(mul_ln11_58_reg_5752),
    .ce(grp_fu_4031_ce),
    .dout(grp_fu_4031_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln35_2_fu_1608_p2),
    .din1(grp_fu_4039_p1),
    .din2(mul_ln10_12_reg_5821),
    .ce(grp_fu_4039_ce),
    .dout(grp_fu_4039_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4046_p0),
    .din1(grp_fu_4046_p1),
    .din2(mul_ln10_60_reg_5860),
    .ce(grp_fu_4046_ce),
    .dout(grp_fu_4046_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4053_p0),
    .din1(grp_fu_4053_p1),
    .din2(mul_ln11_60_reg_5865),
    .ce(grp_fu_4053_ce),
    .dout(grp_fu_4053_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4060_p0),
    .din1(grp_fu_4060_p1),
    .din2(mul_ln11_12_reg_5887),
    .ce(grp_fu_4060_ce),
    .dout(grp_fu_4060_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4066_p0),
    .din1(grp_fu_4066_p1),
    .din2(mul_ln10_14_reg_5892),
    .ce(grp_fu_4066_ce),
    .dout(grp_fu_4066_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4073_p0),
    .din1(grp_fu_4073_p1),
    .din2(mul_ln11_14_reg_5897),
    .ce(grp_fu_4073_ce),
    .dout(grp_fu_4073_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4080_p0),
    .din1(grp_fu_4080_p1),
    .din2(mul_ln10_16_reg_5959),
    .ce(grp_fu_4080_ce),
    .dout(grp_fu_4080_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U139(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4087_p0),
    .din1(grp_fu_4087_p1),
    .din2(mul_ln11_16_reg_5964),
    .ce(grp_fu_4087_ce),
    .dout(grp_fu_4087_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln37_13_reg_5623),
    .din1(reg_177),
    .din2(mul_ln10_62_reg_6040),
    .ce(grp_fu_4094_ce),
    .dout(grp_fu_4094_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4102_p0),
    .din1(grp_fu_4102_p1),
    .din2(mul_ln11_62_reg_6141),
    .ce(grp_fu_4102_ce),
    .dout(grp_fu_4102_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4109_p0),
    .din1(reg_185),
    .din2(mul_ln10_64_reg_6146),
    .ce(grp_fu_4109_ce),
    .dout(grp_fu_4109_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4117_p0),
    .din1(reg_173),
    .din2(mul_ln11_64_reg_6151),
    .ce(grp_fu_4117_ce),
    .dout(grp_fu_4117_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln35_7_fu_2133_p2),
    .din1(grp_fu_4125_p1),
    .din2(mul_ln11_43_reg_6229),
    .ce(grp_fu_4125_ce),
    .dout(grp_fu_4125_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U145(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln36_14_fu_2145_p2),
    .din1(grp_fu_4132_p1),
    .din2(mul_ln11_45_reg_6239),
    .ce(grp_fu_4132_ce),
    .dout(grp_fu_4132_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U146(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln37_7_fu_2157_p2),
    .din1(grp_fu_4139_p1),
    .din2(mul_ln11_47_reg_6249),
    .ce(grp_fu_4139_ce),
    .dout(grp_fu_4139_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U147(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4146_p0),
    .din1(grp_fu_4146_p1),
    .din2(mul_ln10_42_reg_6293),
    .ce(grp_fu_4146_ce),
    .dout(grp_fu_4146_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U148(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4153_p0),
    .din1(grp_fu_4153_p1),
    .din2(mul_ln10_66_reg_6326),
    .ce(grp_fu_4153_ce),
    .dout(grp_fu_4153_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U149(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4160_p0),
    .din1(grp_fu_4160_p1),
    .din2(mul_ln11_66_reg_6331),
    .ce(grp_fu_4160_ce),
    .dout(grp_fu_4160_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U150(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4167_p0),
    .din1(grp_fu_4167_p1),
    .din2(mul_ln10_44_reg_6404),
    .ce(grp_fu_4167_ce),
    .dout(grp_fu_4167_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U151(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4173_p0),
    .din1(grp_fu_4173_p1),
    .din2(mul_ln10_46_reg_6415),
    .ce(grp_fu_4173_ce),
    .dout(grp_fu_4173_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U152(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln36_29_reg_6003),
    .din1(reg_193),
    .din2(mul_ln10_68_reg_6446),
    .ce(grp_fu_4179_ce),
    .dout(grp_fu_4179_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U153(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4187_p0),
    .din1(grp_fu_4187_p1),
    .din2(mul_ln10_18_reg_6509),
    .ce(grp_fu_4187_ce),
    .dout(grp_fu_4187_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U154(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4194_p0),
    .din1(grp_fu_4194_p1),
    .din2(mul_ln11_18_reg_6514),
    .ce(grp_fu_4194_ce),
    .dout(grp_fu_4194_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U155(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4201_p0),
    .din1(grp_fu_4201_p1),
    .din2(mul_ln11_68_reg_6567),
    .ce(grp_fu_4201_ce),
    .dout(grp_fu_4201_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4208_p0),
    .din1(grp_fu_4208_p1),
    .din2(mul_ln10_20_reg_6589),
    .ce(grp_fu_4208_ce),
    .dout(grp_fu_4208_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4215_p0),
    .din1(grp_fu_4215_p1),
    .din2(mul_ln11_20_reg_6594),
    .ce(grp_fu_4215_ce),
    .dout(grp_fu_4215_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U158(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln37_3_reg_6387),
    .din1(grp_fu_4222_p1),
    .din2(mul_ln10_22_reg_6604),
    .ce(grp_fu_4222_ce),
    .dout(grp_fu_4222_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U159(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4229_p0),
    .din1(grp_fu_4229_p1),
    .din2(mul_ln11_23_reg_6672),
    .ce(grp_fu_4229_ce),
    .dout(grp_fu_4229_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U160(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4236_p0),
    .din1(reg_177),
    .din2(mul_ln10_70_reg_6713),
    .ce(grp_fu_4236_ce),
    .dout(grp_fu_4236_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U161(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4244_p0),
    .din1(reg_173),
    .din2(mul_ln11_70_reg_6718),
    .ce(grp_fu_4244_ce),
    .dout(grp_fu_4244_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U162(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4252_p0),
    .din1(reg_185),
    .din2(mul_ln10_72_reg_6786),
    .ce(grp_fu_4252_ce),
    .dout(grp_fu_4252_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U163(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4260_p0),
    .din1(reg_181),
    .din2(mul_ln11_72_reg_6791),
    .ce(grp_fu_4260_ce),
    .dout(grp_fu_4260_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U164(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(sub_ln35_15_fu_3009_p2),
    .din1(reg_193),
    .din2(mul_ln10_74_reg_6806),
    .ce(grp_fu_4268_ce),
    .dout(grp_fu_4268_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U165(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4276_p0),
    .din1(grp_fu_4276_p1),
    .din2(mul_ln11_74_reg_6850),
    .ce(grp_fu_4276_ce),
    .dout(grp_fu_4276_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U166(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4283_p0),
    .din1(reg_177),
    .din2(mul_ln10_76_reg_6855),
    .ce(grp_fu_4283_ce),
    .dout(grp_fu_4283_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U167(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4291_p0),
    .din1(reg_173),
    .din2(mul_ln11_76_reg_6860),
    .ce(grp_fu_4291_ce),
    .dout(grp_fu_4291_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U168(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4299_p0),
    .din1(reg_177),
    .din2(mul_ln10_78_reg_6940),
    .ce(grp_fu_4299_ce),
    .dout(grp_fu_4299_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U169(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_4307_p0),
    .din1(reg_173),
    .din2(mul_ln11_78_reg_6945),
    .ce(grp_fu_4307_ce),
    .dout(grp_fu_4307_p3)
);

fft32_regslice_both #(
    .DataWidth( 48 ))
regslice_both_in_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TDATA),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_U_ack_in),
    .data_out(in_stream_TDATA_int_regslice),
    .vld_out(in_stream_TVALID_int_regslice),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_U_apdone_blk)
);

fft32_regslice_both #(
    .DataWidth( 48 ))
regslice_both_out_stream_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TDATA_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(out_stream_TREADY_int_regslice),
    .data_out(out_stream_TDATA),
    .vld_out(regslice_both_out_stream_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cos_16_4_s_fu_101_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            grp_cos_16_4_s_fu_101_ap_start_reg <= 1'b1;
        end else if ((grp_cos_16_4_s_fu_101_ap_ready == 1'b1)) begin
            grp_cos_16_4_s_fu_101_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_16_4_s_fu_122_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) 
    & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            grp_sin_16_4_s_fu_122_ap_start_reg <= 1'b1;
        end else if ((grp_sin_16_4_s_fu_122_ap_ready == 1'b1)) begin
            grp_sin_16_4_s_fu_122_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a_imag_16_reg_5207 <= a_imag_16_fu_1048_p2;
        a_real_16_reg_5201 <= a_real_16_fu_1042_p2;
        add_ln35_1_reg_5213 <= add_ln35_1_fu_1054_p2;
        add_ln37_1_reg_5228 <= add_ln37_1_fu_1084_p2;
        ar_4_reg_4327 <= ar_4_fu_201_p1;
        ci_13_reg_5245 <= {{grp_fu_3849_p3[27:12]}};
        di_13_reg_5256 <= {{grp_fu_3856_p3[27:12]}};
        mul_ln10_34_reg_5251 <= mul_ln10_34_fu_1107_p2;
        mul_ln10_52_reg_5268 <= mul_ln10_52_fu_1132_p2;
        mul_ln11_52_reg_5273 <= mul_ln11_52_fu_1137_p2;
        sext_ln10_11_reg_5239 <= sext_ln10_11_fu_1094_p1;
        sub_ln36_2_reg_5218 <= sub_ln36_2_fu_1066_p2;
        sub_ln37_1_reg_5223 <= sub_ln37_1_fu_1078_p2;
        trunc_ln10_s_reg_5262 <= {{grp_fu_3863_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        a_imag_18_reg_5769 <= a_imag_18_fu_1681_p2;
        a_real_18_reg_5763 <= a_real_18_fu_1677_p2;
        ai1_8_reg_5786 <= ai1_8_fu_1705_p2;
        ai_18_reg_5810 <= ai_18_fu_1743_p2;
        ar1_8_reg_5780 <= ar1_8_fu_1701_p2;
        ar_18_reg_5804 <= ar_18_fu_1737_p2;
        br_14_reg_5832 <= {{grp_fu_3998_p3[27:12]}};
        ci1_8_reg_5798 <= ci1_8_fu_1721_p2;
        cr1_8_reg_5792 <= cr1_8_fu_1717_p2;
        cr_14_reg_5838 <= {{grp_fu_4004_p3[27:12]}};
        cr_reg_4405 <= cr_fu_229_p1;
        mul_ln10_12_reg_5821 <= mul_ln10_12_fu_1752_p2;
        mul_ln10_60_reg_5860 <= mul_ln10_60_fu_1811_p2;
        mul_ln11_60_reg_5865 <= mul_ln11_60_fu_1816_p2;
        sext_ln10_14_reg_5816 <= sext_ln10_14_fu_1749_p1;
        sub_ln36_4_reg_5775 <= sub_ln36_4_fu_1685_p2;
        sub_ln47_reg_5844 <= sub_ln47_fu_1789_p2;
        sub_ln48_reg_5849 <= sub_ln48_fu_1794_p2;
        trunc_ln11_3_reg_5854 <= {{grp_fu_4011_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        a_imag_20_reg_6462 <= a_imag_20_fu_2657_p2;
        a_real_20_reg_6456 <= a_real_20_fu_2653_p2;
        add_ln45_9_reg_6547 <= add_ln45_9_fu_2788_p2;
        add_ln46_9_reg_6552 <= add_ln46_9_fu_2794_p2;
        ai0_10_reg_6479 <= ai0_10_fu_2673_p2;
        ai_27_reg_6503 <= ai_27_fu_2719_p2;
        ar0_10_reg_6473 <= ar0_10_fu_2669_p2;
        ar_27_reg_6497 <= ar_27_fu_2713_p2;
        br_15_reg_6531 <= {{grp_fu_4146_p3[27:12]}};
        ci0_10_reg_6491 <= ci0_10_fu_2689_p2;
        cr0_10_reg_6485 <= cr0_10_fu_2685_p2;
        cr_7_reg_4471 <= cr_7_fu_257_p1;
        mul_ln10_18_reg_6509 <= mul_ln10_18_fu_2728_p2;
        mul_ln11_18_reg_6514 <= mul_ln11_18_fu_2733_p2;
        mul_ln11_68_reg_6567 <= mul_ln11_68_fu_2812_p2;
        sext_ln10_31_reg_6525 <= sext_ln10_31_fu_2742_p1;
        sub_ln36_6_reg_6468 <= sub_ln36_6_fu_2661_p2;
        sub_ln47_7_reg_6537 <= sub_ln47_7_fu_2762_p2;
        sub_ln47_9_reg_6557 <= sub_ln47_9_fu_2800_p2;
        sub_ln48_7_reg_6542 <= sub_ln48_7_fu_2766_p2;
        sub_ln48_9_reg_6562 <= sub_ln48_9_fu_2806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        a_imag_22_reg_4591 <= a_imag_22_fu_347_p2;
        a_real_22_reg_4585 <= a_real_22_fu_341_p2;
        add_ln37_4_reg_4607 <= add_ln37_4_fu_383_p2;
        sext_ln10_21_reg_4612 <= sext_ln10_21_fu_389_p1;
        sext_ln10_32_reg_4626 <= sext_ln10_32_fu_393_p1;
        sext_ln10_34_reg_4632 <= sext_ln10_34_fu_397_p1;
        sext_ln10_37_reg_4638 <= sext_ln10_37_fu_401_p1;
        sext_ln10_38_reg_4648 <= sext_ln10_38_fu_405_p1;
        sext_ln10_41_reg_4654 <= sext_ln10_41_fu_409_p1;
        sub_ln35_4_reg_4597 <= sub_ln35_4_fu_359_p2;
        sub_ln36_9_reg_4602 <= sub_ln36_9_fu_371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        a_imag_23_reg_5007 <= a_imag_23_fu_815_p2;
        a_real_23_reg_5001 <= a_real_23_fu_811_p2;
        add_ln35_12_reg_5046 <= add_ln35_12_fu_858_p2;
        add_ln37_12_reg_5056 <= add_ln37_12_fu_870_p2;
        bi_8_reg_5024 <= {{grp_fu_3792_p3[27:12]}};
        br_8_reg_5018 <= {{grp_fu_3784_p3[27:12]}};
        cr_8_reg_5030 <= {{grp_fu_3800_p3[27:12]}};
        dr_3_reg_4995 <= dr_3_fu_807_p1;
        mul_ln10_48_reg_5083 <= mul_ln10_48_fu_892_p2;
        mul_ln11_31_reg_5066 <= mul_ln11_31_fu_877_p2;
        mul_ln11_48_reg_5088 <= mul_ln11_48_fu_897_p2;
        sext_ln10_17_reg_5036 <= sext_ln10_17_fu_854_p1;
        sext_ln10_43_reg_5061 <= sext_ln10_43_fu_874_p1;
        sext_ln10_44_reg_5071 <= sext_ln10_44_fu_882_p1;
        sext_ln10_46_reg_5077 <= sext_ln10_46_fu_886_p1;
        sext_ln10_65_reg_5093 <= sext_ln10_65_fu_902_p1;
        sub_ln36_11_reg_5013 <= sub_ln36_11_fu_823_p2;
        sub_ln37_12_reg_5051 <= sub_ln37_12_fu_866_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_imag_24_reg_5440 <= a_imag_24_fu_1314_p2;
        a_real_10_reg_5493 <= a_real_10_fu_1385_p2;
        a_real_24_reg_5434 <= a_real_24_fu_1310_p2;
        ai1_13_reg_5475 <= ai1_13_fu_1365_p2;
        ar1_13_reg_5469 <= ar1_13_fu_1361_p2;
        ar_1_reg_4357 <= ar_1_fu_213_p1;
        bi_9_reg_5457 <= {{grp_fu_3918_p3[27:12]}};
        br_9_reg_5451 <= {{grp_fu_3911_p3[27:12]}};
        ci1_13_reg_5487 <= ci1_13_fu_1381_p2;
        cr1_13_reg_5481 <= cr1_13_fu_1377_p2;
        cr_9_reg_5463 <= {{grp_fu_3925_p3[27:12]}};
        mul_ln10_54_reg_5540 <= mul_ln10_54_fu_1431_p2;
        mul_ln11_37_reg_5513 <= mul_ln11_37_fu_1412_p2;
        mul_ln11_54_reg_5545 <= mul_ln11_54_fu_1436_p2;
        sext_ln10_49_reg_5508 <= sext_ln10_49_fu_1409_p1;
        sext_ln10_50_reg_5518 <= sext_ln10_50_fu_1417_p1;
        sext_ln10_52_reg_5524 <= sext_ln10_52_fu_1421_p1;
        sext_ln10_55_reg_5530 <= sext_ln10_55_fu_1424_p1;
        sext_ln10_71_reg_5550 <= sext_ln10_71_fu_1441_p1;
        sub_ln36_13_reg_5446 <= sub_ln36_13_fu_1322_p2;
        sub_ln36_26_reg_5498 <= sub_ln36_26_fu_1397_p2;
        sub_ln36_27_reg_5503 <= sub_ln36_27_fu_1403_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        a_imag_25_reg_6074 <= a_imag_25_fu_2127_p2;
        a_real_25_reg_6068 <= a_real_25_fu_2121_p2;
        add_ln37_7_reg_6090 <= add_ln37_7_fu_2163_p2;
        bi_10_reg_6095 <= {{grp_fu_4060_p3[27:12]}};
        ci_10_reg_6107 <= {{grp_fu_4073_p3[27:12]}};
        cr_10_reg_6101 <= {{grp_fu_4066_p3[27:12]}};
        cr_6_reg_4429 <= cr_6_fu_241_p1;
        mul_ln10_64_reg_6146 <= mul_ln10_64_fu_2231_p2;
        mul_ln11_62_reg_6141 <= mul_ln11_62_fu_2224_p2;
        mul_ln11_64_reg_6151 <= mul_ln11_64_fu_2236_p2;
        sext_ln10_56_reg_6113 <= sext_ln10_56_fu_2196_p1;
        sext_ln10_58_reg_6119 <= sext_ln10_58_fu_2200_p1;
        sext_ln10_60_reg_6125 <= sext_ln10_60_fu_2204_p1;
        sub_ln35_7_reg_6080 <= sub_ln35_7_fu_2139_p2;
        sub_ln36_15_reg_6085 <= sub_ln36_15_fu_2151_p2;
        sub_ln47_3_reg_6131 <= sub_ln47_3_fu_2216_p2;
        sub_ln48_3_reg_6136 <= sub_ln48_3_fu_2220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        a_imag_reg_4751 <= a_imag_fu_502_p2;
        a_real_reg_4745 <= a_real_fu_496_p2;
        add_ln35_reg_4757 <= add_ln35_fu_508_p2;
        add_ln37_reg_4772 <= add_ln37_fu_538_p2;
        dr_6_reg_4739 <= dr_6_fu_456_p1;
        mul_ln10_24_reg_4825 <= mul_ln10_24_fu_560_p2;
        mul_ln10_26_reg_4830 <= mul_ln10_26_fu_564_p2;
        mul_ln10_28_reg_4835 <= mul_ln10_28_fu_568_p2;
        sext_ln10_1_reg_4777 <= sext_ln10_1_fu_544_p1;
        sext_ln10_3_reg_4801 <= sext_ln10_3_fu_552_p1;
        sext_ln10_5_reg_4819 <= sext_ln10_5_fu_556_p1;
        sub_ln36_reg_4762 <= sub_ln36_fu_520_p2;
        sub_ln37_reg_4767 <= sub_ln37_fu_532_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        a_real_12_reg_5993 <= a_real_12_fu_1991_p2;
        ai1_14_reg_5975 <= ai1_14_fu_1971_p2;
        ar1_14_reg_5969 <= ar1_14_fu_1967_p2;
        br_10_reg_5953 <= {{grp_fu_4039_p3[27:12]}};
        ci1_14_reg_5987 <= ci1_14_fu_1987_p2;
        cr1_14_reg_5981 <= cr1_14_fu_1983_p2;
        cr_2_reg_4417 <= cr_2_fu_237_p1;
        mul_ln10_16_reg_5959 <= mul_ln10_16_fu_1949_p2;
        mul_ln10_62_reg_6040 <= mul_ln10_62_fu_2056_p2;
        mul_ln11_16_reg_5964 <= mul_ln11_16_fu_1954_p2;
        sext_ln10_78_reg_6030 <= sext_ln10_78_fu_2049_p1;
        sext_ln10_83_reg_6045 <= sext_ln10_83_fu_2062_p1;
        sext_ln10_85_reg_6057 <= sext_ln10_85_fu_2070_p1;
        sub_ln36_28_reg_5998 <= sub_ln36_28_fu_2003_p2;
        sub_ln36_29_reg_6003 <= sub_ln36_29_fu_2009_p2;
        sub_ln47_2_reg_6008 <= sub_ln47_2_fu_2023_p2;
        sub_ln48_2_reg_6013 <= sub_ln48_2_fu_2027_p2;
        trunc_ln10_5_reg_6018 <= {{grp_fu_4046_p3[27:12]}};
        trunc_ln11_5_reg_6024 <= {{grp_fu_4053_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        a_real_14_reg_6677 <= a_real_14_fu_2991_p2;
        add_ln35_15_reg_6682 <= add_ln35_15_fu_3003_p2;
        add_ln37_15_reg_6702 <= add_ln37_15_fu_3033_p2;
        bi_11_reg_6666 <= {{grp_fu_4194_p3[27:12]}};
        br_11_reg_6660 <= {{grp_fu_4187_p3[27:12]}};
        br_4_reg_4489 <= br_4_fu_265_p1;
        mul_ln10_70_reg_6713 <= mul_ln10_70_fu_3051_p2;
        mul_ln11_23_reg_6672 <= mul_ln11_23_fu_2955_p2;
        mul_ln11_70_reg_6718 <= mul_ln11_70_fu_3056_p2;
        sext_ln10_102_reg_6741 <= sext_ln10_102_fu_3073_p1;
        sext_ln10_103_reg_6747 <= sext_ln10_103_fu_3077_p1;
        sext_ln10_97_reg_6723 <= sext_ln10_97_fu_3061_p1;
        sext_ln10_99_reg_6735 <= sext_ln10_99_fu_3069_p1;
        sub_ln36_30_reg_6687 <= sub_ln36_30_fu_3015_p2;
        sub_ln36_31_reg_6692 <= sub_ln36_31_fu_3021_p2;
        sub_ln37_15_reg_6697 <= sub_ln37_15_fu_3027_p2;
        trunc_ln11_9_reg_6707 <= {{grp_fu_4201_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        a_real_8_reg_4968 <= a_real_8_fu_775_p2;
        add_ln37_5_reg_4924 <= add_ln37_5_fu_687_p2;
        ai0_5_reg_4896 <= ai0_5_fu_635_p2;
        ai1_12_reg_4950 <= ai1_12_fu_751_p2;
        ar0_5_reg_4890 <= ar0_5_fu_631_p2;
        ar1_12_reg_4944 <= ar1_12_fu_746_p2;
        ci0_5_reg_4908 <= ci0_5_fu_652_p2;
        ci1_12_reg_4962 <= ci1_12_fu_771_p2;
        cr0_5_reg_4902 <= cr0_5_fu_647_p2;
        cr1_12_reg_4956 <= cr1_12_fu_765_p2;
        mul_ln10_4_reg_4934 <= mul_ln10_4_fu_700_p2;
        mul_ln11_2_reg_4929 <= mul_ln11_2_fu_693_p2;
        mul_ln11_4_reg_4939 <= mul_ln11_4_fu_705_p2;
        sext_ln10_42_reg_4983 <= sext_ln10_42_fu_799_p1;
        sub_ln35_5_reg_4914 <= sub_ln35_5_fu_675_p2;
        sub_ln36_24_reg_4973 <= sub_ln36_24_fu_787_p2;
        sub_ln36_25_reg_4978 <= sub_ln36_25_fu_793_p2;
        sub_ln37_5_reg_4919 <= sub_ln37_5_fu_681_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln35_13_reg_5613 <= add_ln35_13_fu_1501_p2;
        add_ln37_13_reg_5623 <= add_ln37_13_fu_1513_p2;
        ai_5_reg_4387_pp0_iter1_reg <= ai_5_reg_4387;
        ar_3_reg_4381 <= ar_3_fu_221_p1;
        ar_3_reg_4381_pp0_iter1_reg <= ar_3_reg_4381;
        bi_14_reg_5633 <= {{grp_fu_3952_p3[27:12]}};
        mul_ln10_36_reg_5628 <= mul_ln10_36_fu_1517_p2;
        mul_ln10_38_reg_5639 <= mul_ln10_38_fu_1530_p2;
        mul_ln11_56_reg_5656 <= mul_ln11_56_fu_1552_p2;
        sext_ln10_73_reg_5661 <= sext_ln10_73_fu_1556_p1;
        sext_ln10_75_reg_5673 <= sext_ln10_75_fu_1564_p1;
        sub_ln37_13_reg_5618 <= sub_ln37_13_fu_1509_p2;
        trunc_ln10_2_reg_5644 <= {{grp_fu_3960_p3[27:12]}};
        trunc_ln11_2_reg_5650 <= {{grp_fu_3968_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln35_14_reg_6209 <= add_ln35_14_fu_2328_p2;
        add_ln37_14_reg_6219 <= add_ln37_14_fu_2340_p2;
        ai1_9_reg_6167 <= ai1_9_fu_2266_p2;
        ai_22_reg_6191 <= ai_22_fu_2304_p2;
        ar1_9_reg_6161 <= ar1_9_fu_2262_p2;
        ar_22_reg_6185 <= ar_22_fu_2298_p2;
        ci1_9_reg_6179 <= ci1_9_fu_2282_p2;
        cr1_9_reg_6173 <= cr1_9_fu_2278_p2;
        cr_1_reg_4441 <= cr_1_fu_245_p1;
        di_10_reg_6203 <= {{grp_fu_4087_p3[27:12]}};
        dr_10_reg_6197 <= {{grp_fu_4080_p3[27:12]}};
        mul_ln11_43_reg_6229 <= mul_ln11_43_fu_2347_p2;
        mul_ln11_45_reg_6239 <= mul_ln11_45_fu_2355_p2;
        mul_ln11_47_reg_6249 <= mul_ln11_47_fu_2363_p2;
        sext_ln10_59_reg_6234 <= sext_ln10_59_fu_2352_p1;
        sext_ln10_61_reg_6244 <= sext_ln10_61_fu_2360_p1;
        sub_ln37_14_reg_6214 <= sub_ln37_14_fu_2336_p2;
        sub_ln47_4_reg_6254 <= sub_ln47_4_fu_2378_p2;
        sub_ln48_4_reg_6259 <= sub_ln48_4_fu_2383_p2;
        trunc_ln10_6_reg_6264 <= {{grp_fu_4094_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln35_2_reg_5703 <= add_ln35_2_fu_1602_p2;
        add_ln37_2_reg_5713 <= add_ln37_2_fu_1620_p2;
        ai0_2_reg_5685 <= ai0_2_fu_1572_p2;
        ai_6_reg_4399_pp0_iter1_reg <= ai_6_reg_4399;
        ar0_2_reg_5679 <= ar0_2_fu_1568_p2;
        ar_7_reg_4393 <= ar_7_fu_225_p1;
        ar_7_reg_4393_pp0_iter1_reg <= ar_7_reg_4393;
        ci0_2_reg_5697 <= ci0_2_fu_1588_p2;
        ci_14_reg_5724 <= {{grp_fu_3976_p3[27:12]}};
        cr0_2_reg_5691 <= cr0_2_fu_1584_p2;
        di_14_reg_5735 <= {{grp_fu_3983_p3[27:12]}};
        mul_ln10_40_reg_5730 <= mul_ln10_40_fu_1639_p2;
        mul_ln10_58_reg_5747 <= mul_ln10_58_fu_1664_p2;
        mul_ln11_58_reg_5752 <= mul_ln11_58_fu_1669_p2;
        sext_ln10_16_reg_5718 <= sext_ln10_16_fu_1626_p1;
        sub_ln37_2_reg_5708 <= sub_ln37_2_fu_1614_p2;
        trunc_ln10_3_reg_5741 <= {{grp_fu_3991_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        add_ln35_3_reg_6377 <= add_ln35_3_fu_2548_p2;
        add_ln37_3_reg_6387 <= add_ln37_3_fu_2566_p2;
        ai0_3_reg_6359 <= ai0_3_fu_2518_p2;
        ar0_3_reg_6353 <= ar0_3_fu_2514_p2;
        bi_15_reg_6398 <= {{grp_fu_4125_p3[27:12]}};
        ci0_3_reg_6371 <= ci0_3_fu_2534_p2;
        ci_15_reg_6409 <= {{grp_fu_4132_p3[27:12]}};
        cr0_3_reg_6365 <= cr0_3_fu_2530_p2;
        cr_3_reg_4459 <= cr_3_fu_253_p1;
        di_15_reg_6420 <= {{grp_fu_4139_p3[27:12]}};
        mul_ln10_44_reg_6404 <= mul_ln10_44_fu_2585_p2;
        mul_ln10_46_reg_6415 <= mul_ln10_46_fu_2598_p2;
        mul_ln10_68_reg_6446 <= mul_ln10_68_fu_2634_p2;
        sext_ln10_88_reg_6436 <= sext_ln10_88_fu_2627_p1;
        sub_ln37_3_reg_6382 <= sub_ln37_3_fu_2560_p2;
        sub_ln47_6_reg_6426 <= sub_ln47_6_fu_2619_p2;
        sub_ln48_6_reg_6431 <= sub_ln48_6_fu_2623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln37_6_reg_5356 <= add_ln37_6_fu_1245_p2;
        ai0_6_reg_5328 <= ai0_6_fu_1197_p2;
        ar0_6_reg_5322 <= ar0_6_fu_1193_p2;
        ar_6_reg_4345 <= ar_6_fu_209_p1;
        ci0_6_reg_5340 <= ci0_6_fu_1213_p2;
        cr0_6_reg_5334 <= cr0_6_fu_1209_p2;
        dr_13_reg_5404 <= {{grp_fu_3891_p3[27:12]}};
        mul_ln10_10_reg_5366 <= mul_ln10_10_fu_1258_p2;
        mul_ln11_10_reg_5371 <= mul_ln11_10_fu_1263_p2;
        mul_ln11_8_reg_5361 <= mul_ln11_8_fu_1251_p2;
        sext_ln10_23_reg_5376 <= sext_ln10_23_fu_1268_p1;
        sext_ln10_25_reg_5390 <= sext_ln10_25_fu_1272_p1;
        sext_ln10_48_reg_5410 <= sext_ln10_48_fu_1285_p1;
        sub_ln35_6_reg_5346 <= sub_ln35_6_fu_1233_p2;
        sub_ln37_6_reg_5351 <= sub_ln37_6_fu_1239_p2;
        trunc_ln10_1_reg_5416 <= {{grp_fu_3897_p3[27:12]}};
        trunc_ln11_1_reg_5422 <= {{grp_fu_3904_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        add_ln45_14_reg_6983 <= add_ln45_14_fu_3471_p2;
        ai_31_reg_6961 <= ai_31_fu_3418_p2;
        ar_31_reg_6955 <= ar_31_fu_3414_p2;
        br_5_reg_4537 <= br_5_fu_281_p1;
        sub_ln47_13_reg_6967 <= sub_ln47_13_fu_3442_p2;
        sub_ln47_14_reg_6988 <= sub_ln47_14_fu_3476_p2;
        sub_ln48_13_reg_6972 <= sub_ln48_13_fu_3447_p2;
        trunc_ln11_13_reg_6977 <= {{grp_fu_4291_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ai1_11_reg_6894 <= ai1_11_fu_3285_p2;
        ai_30_reg_6918 <= ai_30_fu_3323_p2;
        ar1_11_reg_6888 <= ar1_11_fu_3281_p2;
        ar_30_reg_6912 <= ar_30_fu_3317_p2;
        br_1_reg_4525 <= br_1_fu_277_p1;
        ci1_11_reg_6906 <= ci1_11_fu_3301_p2;
        cr1_11_reg_6900 <= cr1_11_fu_3297_p2;
        mul_ln10_78_reg_6940 <= mul_ln10_78_fu_3383_p2;
        mul_ln11_78_reg_6945 <= mul_ln11_78_fu_3388_p2;
        sub_ln47_12_reg_6924 <= sub_ln47_12_fu_3359_p2;
        sub_ln48_12_reg_6929 <= sub_ln48_12_fu_3365_p2;
        trunc_ln10_12_reg_6934 <= {{grp_fu_4268_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ai_19_reg_5881 <= ai_19_fu_1846_p2;
        ar_19_reg_5875 <= ar_19_fu_1842_p2;
        cr_4_reg_4411 <= cr_4_fu_233_p1;
        dr_14_reg_5908 <= {{grp_fu_4017_p3[27:12]}};
        mul_ln10_14_reg_5892 <= mul_ln10_14_fu_1857_p2;
        mul_ln11_12_reg_5887 <= mul_ln11_12_fu_1850_p2;
        mul_ln11_14_reg_5897 <= mul_ln11_14_fu_1862_p2;
        sext_ln10_80_reg_5936 <= sext_ln10_80_fu_1917_p1;
        sext_ln10_81_reg_5942 <= sext_ln10_81_fu_1920_p1;
        sub_ln47_1_reg_5914 <= sub_ln47_1_fu_1889_p2;
        sub_ln48_1_reg_5919 <= sub_ln48_1_fu_1894_p2;
        trunc_ln10_4_reg_5924 <= {{grp_fu_4023_p3[27:12]}};
        trunc_ln11_4_reg_5930 <= {{grp_fu_4031_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ai_1_reg_4339 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ai_1_reg_4339_pp0_iter1_reg <= ai_1_reg_4339;
        ar_2_reg_4333 <= ar_2_fu_205_p1;
        ar_2_reg_4333_pp0_iter1_reg <= ar_2_reg_4333;
        br_13_reg_5304 <= {{grp_fu_3871_p3[27:12]}};
        cr_13_reg_5310 <= {{grp_fu_3877_p3[27:12]}};
        mul_ln10_6_reg_5278 <= mul_ln10_6_fu_1145_p2;
        mul_ln10_8_reg_5293 <= mul_ln10_8_fu_1158_p2;
        mul_ln11_6_reg_5283 <= mul_ln11_6_fu_1150_p2;
        sext_ln10_10_reg_5288 <= sext_ln10_10_fu_1155_p1;
        trunc_ln11_s_reg_5316 <= {{grp_fu_3884_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ai_23_reg_6287 <= ai_23_fu_2426_p2;
        ar_23_reg_6281 <= ar_23_fu_2422_p2;
        cr_5_reg_4453 <= cr_5_fu_249_p1;
        mul_ln10_42_reg_6293 <= mul_ln10_42_fu_2430_p2;
        mul_ln10_66_reg_6326 <= mul_ln10_66_fu_2484_p2;
        mul_ln11_66_reg_6331 <= mul_ln11_66_fu_2489_p2;
        sext_ln10_90_reg_6336 <= sext_ln10_90_fu_2494_p1;
        sext_ln10_91_reg_6342 <= sext_ln10_91_fu_2497_p1;
        sub_ln47_5_reg_6298 <= sub_ln47_5_fu_2444_p2;
        sub_ln48_5_reg_6303 <= sub_ln48_5_fu_2449_p2;
        trunc_ln10_7_reg_6314 <= {{grp_fu_4109_p3[27:12]}};
        trunc_ln11_6_reg_6308 <= {{grp_fu_4102_p3[27:12]}};
        trunc_ln11_7_reg_6320 <= {{grp_fu_4117_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        ai_26_reg_6583 <= ai_26_fu_2841_p2;
        ar_26_reg_6577 <= ar_26_fu_2837_p2;
        br_reg_4483 <= br_fu_261_p1;
        cr_15_reg_6609 <= {{grp_fu_4167_p3[27:12]}};
        dr_15_reg_6615 <= {{grp_fu_4173_p3[27:12]}};
        mul_ln10_20_reg_6589 <= mul_ln10_20_fu_2848_p2;
        mul_ln10_22_reg_6604 <= mul_ln10_22_fu_2861_p2;
        mul_ln11_20_reg_6594 <= mul_ln11_20_fu_2853_p2;
        sext_ln10_93_reg_6637 <= sext_ln10_93_fu_2913_p1;
        sext_ln10_95_reg_6649 <= sext_ln10_95_fu_2920_p1;
        sub_ln47_8_reg_6621 <= sub_ln47_8_fu_2894_p2;
        sub_ln48_8_reg_6626 <= sub_ln48_8_fu_2899_p2;
        trunc_ln10_9_reg_6631 <= {{grp_fu_4179_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ai_2_reg_4351 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ai_3_reg_4363 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ai_4_reg_4375 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ai_5_reg_4387 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ai_6_reg_4399 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ai_reg_4321 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ar_5_reg_4369 <= ar_5_fu_217_p1;
        ci_9_reg_5556 <= {{grp_fu_3932_p3[27:12]}};
        di_9_reg_5568 <= {{grp_fu_3945_p3[27:12]}};
        dr_9_reg_5562 <= {{grp_fu_3938_p3[27:12]}};
        mul_ln10_56_reg_5608 <= mul_ln10_56_fu_1496_p2;
        mul_ln11_39_reg_5579 <= mul_ln11_39_fu_1475_p2;
        mul_ln11_41_reg_5598 <= mul_ln11_41_fu_1487_p2;
        sext_ln10_53_reg_5584 <= sext_ln10_53_fu_1480_p1;
        sext_ln10_54_reg_5593 <= sext_ln10_54_fu_1484_p1;
        sext_ln10_70_reg_5603 <= sext_ln10_70_fu_1493_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ar_reg_4315 <= ar_fu_197_p1;
        bi_13_reg_5167 <= {{grp_fu_3828_p3[27:12]}};
        mul_ln10_30_reg_5162 <= mul_ln10_30_fu_966_p2;
        mul_ln10_32_reg_5173 <= mul_ln10_32_fu_979_p2;
        mul_ln11_50_reg_5190 <= mul_ln11_50_fu_1001_p2;
        trunc_ln1_reg_5184 <= {{grp_fu_3842_p3[27:12]}};
        trunc_ln_reg_5178 <= {{grp_fu_3835_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        bi_12_reg_4872 <= {{grp_fu_3739_p3[27:12]}};
        ci_12_reg_4878 <= {{grp_fu_3747_p3[27:12]}};
        di_12_reg_4884 <= {{grp_fu_3755_p3[27:12]}};
        dr_1_reg_4840 <= dr_1_fu_572_p1;
        mul_ln10_2_reg_4861 <= mul_ln10_2_fu_592_p2;
        mul_ln10_reg_4846 <= mul_ln10_fu_579_p2;
        mul_ln11_reg_4851 <= mul_ln11_fu_584_p2;
        sext_ln10_4_reg_4856 <= sext_ln10_4_fu_589_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        bi_1_reg_4507 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        bi_2_reg_4519 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        bi_3_reg_4531 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        bi_4_reg_4543 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        bi_5_reg_4555 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        bi_6_reg_4567 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        bi_7_reg_4495 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        br_2_reg_4501 <= br_2_fu_269_p1;
        ci_11_reg_6764 <= {{grp_fu_4215_p3[27:12]}};
        cr_11_reg_6758 <= {{grp_fu_4208_p3[27:12]}};
        dr_11_reg_6770 <= {{grp_fu_4222_p3[27:12]}};
        mul_ln10_72_reg_6786 <= mul_ln10_72_fu_3138_p2;
        mul_ln10_74_reg_6806 <= mul_ln10_74_fu_3155_p2;
        mul_ln11_72_reg_6791 <= mul_ln11_72_fu_3143_p2;
        sext_ln10_100_reg_6796 <= sext_ln10_100_fu_3148_p1;
        sext_ln10_105_reg_6811 <= sext_ln10_105_fu_3161_p1;
        sext_ln10_107_reg_6823 <= sext_ln10_107_fu_3168_p1;
        sub_ln47_10_reg_6776 <= sub_ln47_10_fu_3127_p2;
        sub_ln48_10_reg_6781 <= sub_ln48_10_fu_3131_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        br_3_reg_4549 <= br_3_fu_285_p1;
        sub_ln48_14_reg_6998 <= sub_ln48_14_fu_3498_p2;
        trunc_ln10_14_reg_7003 <= {{grp_fu_4299_p3[27:12]}};
        trunc_ln11_14_reg_7009 <= {{grp_fu_4307_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        br_6_reg_4513 <= br_6_fu_273_p1;
        di_11_reg_6834 <= {{grp_fu_4229_p3[27:12]}};
        mul_ln10_76_reg_6855 <= mul_ln10_76_fu_3239_p2;
        mul_ln11_74_reg_6850 <= mul_ln11_74_fu_3232_p2;
        mul_ln11_76_reg_6860 <= mul_ln11_76_fu_3244_p2;
        sext_ln10_109_reg_6865 <= sext_ln10_109_fu_3249_p1;
        sext_ln10_111_reg_6877 <= sext_ln10_111_fu_3256_p1;
        sub_ln47_11_reg_6840 <= sub_ln47_11_fu_3222_p2;
        sub_ln48_11_reg_6845 <= sub_ln48_11_fu_3227_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        br_7_reg_4561 <= br_7_fu_289_p1;
        sub_ln47_15_reg_7020 <= sub_ln47_15_fu_3540_p2;
        sub_ln48_15_reg_7025 <= sub_ln48_15_fu_3544_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        ci_1_reg_4423 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        ci_2_reg_4435 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ci_3_reg_4447 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ci_5_reg_4465 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        ci_6_reg_4477 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ci_8_reg_5105 <= {{grp_fu_3808_p3[27:12]}};
        di_8_reg_5117 <= {{grp_fu_3821_p3[27:12]}};
        dr_7_reg_5099 <= dr_7_fu_906_p1;
        dr_8_reg_5111 <= {{grp_fu_3814_p3[27:12]}};
        mul_ln10_50_reg_5157 <= mul_ln10_50_fu_960_p2;
        mul_ln11_33_reg_5137 <= mul_ln11_33_fu_944_p2;
        mul_ln11_35_reg_5147 <= mul_ln11_35_fu_952_p2;
        sext_ln10_15_reg_5123 <= sext_ln10_15_fu_937_p1;
        sext_ln10_47_reg_5142 <= sext_ln10_47_fu_949_p1;
        sext_ln10_64_reg_5152 <= sext_ln10_64_fu_957_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        di_reg_4579 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        dr_2_reg_4668 <= dr_2_fu_413_p1;
        mul_ln11_25_reg_4692 <= mul_ln11_25_fu_424_p2;
        mul_ln11_27_reg_4711 <= mul_ln11_27_fu_437_p2;
        mul_ln11_29_reg_4734 <= mul_ln11_29_fu_450_p2;
        sext_ln10_19_reg_4674 <= sext_ln10_19_fu_417_p1;
        sext_ln10_35_reg_4697 <= sext_ln10_35_fu_430_p1;
        sext_ln10_39_reg_4716 <= sext_ln10_39_fu_443_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        dr_reg_4573 <= dr_fu_293_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_153 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_157 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_161 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_165 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_169 <= {{in_stream_TDATA_int_regslice[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        reg_173 <= grp_cos_16_4_s_fu_101_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        reg_177 <= grp_sin_16_4_s_fu_122_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)))) begin
        reg_181 <= grp_cos_16_4_s_fu_101_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_185 <= grp_sin_16_4_s_fu_122_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_189 <= grp_cos_16_4_s_fu_101_ap_return;
        reg_193 <= grp_sin_16_4_s_fu_122_ap_return;
    end
end

always @ (*) begin
    if (((1'b1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp821) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp760) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp698) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp636) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp589) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp526) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp494) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp459) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp436) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp411) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp388) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp361) 
    & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp338) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp315) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp294) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp273) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp254) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp235) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp218) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp201) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp186) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp171) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp158) & (1'b1 == ap_CS_fsm_pp0_stage9)) 
    | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp145) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp132) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp121) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp110) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp101) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp94) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp82) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp77) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_cos_16_4_s_fu_101_ap_ce = 1'b1;
    end else begin
        grp_cos_16_4_s_fu_101_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_16_4_s_fu_101_onepulse_ap_start = 1'b1;
    end else begin
        grp_cos_16_4_s_fu_101_onepulse_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd4320;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd5124;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd5928;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd6733;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd7537;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd8341;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd9950;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd10754;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd12362;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd9145;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd13971;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd15579;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd0;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd11558;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd13167;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_cos_16_4_s_fu_101_x_val = 14'd14775;
        end else begin
            grp_cos_16_4_s_fu_101_x_val = 'bx;
        end
    end else begin
        grp_cos_16_4_s_fu_101_x_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3739_ce = 1'b1;
    end else begin
        grp_fu_3739_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3747_ce = 1'b1;
    end else begin
        grp_fu_3747_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3755_ce = 1'b1;
    end else begin
        grp_fu_3755_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3763_ce = 1'b1;
    end else begin
        grp_fu_3763_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3770_ce = 1'b1;
    end else begin
        grp_fu_3770_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3777_ce = 1'b1;
    end else begin
        grp_fu_3777_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3784_ce = 1'b1;
    end else begin
        grp_fu_3784_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3792_ce = 1'b1;
    end else begin
        grp_fu_3792_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3800_ce = 1'b1;
    end else begin
        grp_fu_3800_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3808_ce = 1'b1;
    end else begin
        grp_fu_3808_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3814_ce = 1'b1;
    end else begin
        grp_fu_3814_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28)))) begin
        grp_fu_3821_ce = 1'b1;
    end else begin
        grp_fu_3821_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        grp_fu_3828_ce = 1'b1;
    end else begin
        grp_fu_3828_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        grp_fu_3835_ce = 1'b1;
    end else begin
        grp_fu_3835_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)))) begin
        grp_fu_3842_ce = 1'b1;
    end else begin
        grp_fu_3842_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3849_ce = 1'b1;
    end else begin
        grp_fu_3849_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3856_ce = 1'b1;
    end else begin
        grp_fu_3856_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3863_ce = 1'b1;
    end else begin
        grp_fu_3863_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3871_ce = 1'b1;
    end else begin
        grp_fu_3871_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3877_ce = 1'b1;
    end else begin
        grp_fu_3877_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3884_ce = 1'b1;
    end else begin
        grp_fu_3884_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3891_ce = 1'b1;
    end else begin
        grp_fu_3891_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3897_ce = 1'b1;
    end else begin
        grp_fu_3897_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3904_ce = 1'b1;
    end else begin
        grp_fu_3904_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3911_ce = 1'b1;
    end else begin
        grp_fu_3911_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3918_ce = 1'b1;
    end else begin
        grp_fu_3918_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3925_ce = 1'b1;
    end else begin
        grp_fu_3925_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3932_ce = 1'b1;
    end else begin
        grp_fu_3932_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3938_ce = 1'b1;
    end else begin
        grp_fu_3938_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3945_ce = 1'b1;
    end else begin
        grp_fu_3945_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3952_ce = 1'b1;
    end else begin
        grp_fu_3952_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3960_ce = 1'b1;
    end else begin
        grp_fu_3960_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3968_ce = 1'b1;
    end else begin
        grp_fu_3968_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3976_ce = 1'b1;
    end else begin
        grp_fu_3976_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3983_ce = 1'b1;
    end else begin
        grp_fu_3983_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3991_ce = 1'b1;
    end else begin
        grp_fu_3991_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_3998_ce = 1'b1;
    end else begin
        grp_fu_3998_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_4004_ce = 1'b1;
    end else begin
        grp_fu_4004_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_4011_ce = 1'b1;
    end else begin
        grp_fu_4011_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_4017_ce = 1'b1;
    end else begin
        grp_fu_4017_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_4023_ce = 1'b1;
    end else begin
        grp_fu_4023_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_4031_ce = 1'b1;
    end else begin
        grp_fu_4031_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_4039_ce = 1'b1;
    end else begin
        grp_fu_4039_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_4046_ce = 1'b1;
    end else begin
        grp_fu_4046_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_4053_ce = 1'b1;
    end else begin
        grp_fu_4053_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_4060_ce = 1'b1;
    end else begin
        grp_fu_4060_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_4066_ce = 1'b1;
    end else begin
        grp_fu_4066_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_4073_ce = 1'b1;
    end else begin
        grp_fu_4073_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_4080_ce = 1'b1;
    end else begin
        grp_fu_4080_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_4087_ce = 1'b1;
    end else begin
        grp_fu_4087_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_4094_ce = 1'b1;
    end else begin
        grp_fu_4094_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4102_ce = 1'b1;
    end else begin
        grp_fu_4102_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4109_ce = 1'b1;
    end else begin
        grp_fu_4109_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4117_ce = 1'b1;
    end else begin
        grp_fu_4117_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4125_ce = 1'b1;
    end else begin
        grp_fu_4125_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4132_ce = 1'b1;
    end else begin
        grp_fu_4132_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4139_ce = 1'b1;
    end else begin
        grp_fu_4139_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4146_ce = 1'b1;
    end else begin
        grp_fu_4146_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4153_ce = 1'b1;
    end else begin
        grp_fu_4153_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4160_ce = 1'b1;
    end else begin
        grp_fu_4160_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4167_ce = 1'b1;
    end else begin
        grp_fu_4167_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4173_ce = 1'b1;
    end else begin
        grp_fu_4173_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_4179_ce = 1'b1;
    end else begin
        grp_fu_4179_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_4187_ce = 1'b1;
    end else begin
        grp_fu_4187_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_4194_ce = 1'b1;
    end else begin
        grp_fu_4194_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_4201_ce = 1'b1;
    end else begin
        grp_fu_4201_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_4208_ce = 1'b1;
    end else begin
        grp_fu_4208_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_4215_ce = 1'b1;
    end else begin
        grp_fu_4215_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_4222_ce = 1'b1;
    end else begin
        grp_fu_4222_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_4229_ce = 1'b1;
    end else begin
        grp_fu_4229_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_4236_ce = 1'b1;
    end else begin
        grp_fu_4236_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_4244_ce = 1'b1;
    end else begin
        grp_fu_4244_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_4252_ce = 1'b1;
    end else begin
        grp_fu_4252_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_4260_ce = 1'b1;
    end else begin
        grp_fu_4260_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_4268_ce = 1'b1;
    end else begin
        grp_fu_4268_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_4276_ce = 1'b1;
    end else begin
        grp_fu_4276_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_4283_ce = 1'b1;
    end else begin
        grp_fu_4283_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_4291_ce = 1'b1;
    end else begin
        grp_fu_4291_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_4299_ce = 1'b1;
    end else begin
        grp_fu_4299_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        grp_fu_4307_ce = 1'b1;
    end else begin
        grp_fu_4307_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp822) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp761) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp699) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp637) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp590) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp527) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp495) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp460) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp437) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp412) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp389) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp362) 
    & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp339) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp316) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp295) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp274) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp255) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp236) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp219) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp202) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp187) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp172) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp159) & (1'b1 == ap_CS_fsm_pp0_stage9)) 
    | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp146) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp133) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp122) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp111) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp102) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp95) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp83) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_sin_16_4_s_fu_122_ap_ce = 1'b1;
    end else begin
        grp_sin_16_4_s_fu_122_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_16_4_s_fu_122_onepulse_ap_start = 1'b1;
    end else begin
        grp_sin_16_4_s_fu_122_onepulse_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd4320;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd5124;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd5928;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd6733;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd7537;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd8341;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd9950;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd10754;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd12362;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd9145;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd13971;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd15579;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd0;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd11558;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd13167;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_16_4_s_fu_122_x_val = 14'd14775;
        end else begin
            grp_sin_16_4_s_fu_122_x_val = 'bx;
        end
    end else begin
        grp_sin_16_4_s_fu_122_x_val = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | 
    ((1'b0 == ap_block_pp0_stage23) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) 
    | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        in_stream_TDATA_blk_n = in_stream_TVALID_int_regslice;
    end else begin
        in_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14_11001) 
    & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_stream_TREADY_int_regslice = 1'b1;
    end else begin
        in_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) 
    | ((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == 
    ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY_int_regslice;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        out_stream_TDATA_int_regslice = zext_ln162_31_fu_3734_p1;
    end else if (((1'b0 == ap_block_pp0_stage6_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        out_stream_TDATA_int_regslice = zext_ln162_30_fu_3721_p1;
    end else if (((1'b0 == ap_block_pp0_stage5_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        out_stream_TDATA_int_regslice = zext_ln162_29_fu_3710_p1;
    end else if (((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        out_stream_TDATA_int_regslice = zext_ln162_28_fu_3699_p1;
    end else if (((1'b0 == ap_block_pp0_stage3_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        out_stream_TDATA_int_regslice = zext_ln162_27_fu_3688_p1;
    end else if (((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_stream_TDATA_int_regslice = zext_ln162_26_fu_3677_p1;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_stream_TDATA_int_regslice = zext_ln162_25_fu_3666_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_stream_TDATA_int_regslice = zext_ln162_24_fu_3655_p1;
    end else if (((1'b0 == ap_block_pp0_stage31_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        out_stream_TDATA_int_regslice = zext_ln162_23_fu_3644_p1;
    end else if (((1'b0 == ap_block_pp0_stage30_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        out_stream_TDATA_int_regslice = zext_ln162_22_fu_3633_p1;
    end else if (((1'b0 == ap_block_pp0_stage29_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        out_stream_TDATA_int_regslice = zext_ln162_21_fu_3622_p1;
    end else if (((1'b0 == ap_block_pp0_stage28_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        out_stream_TDATA_int_regslice = zext_ln162_20_fu_3611_p1;
    end else if (((1'b0 == ap_block_pp0_stage27_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        out_stream_TDATA_int_regslice = zext_ln162_19_fu_3600_p1;
    end else if (((1'b0 == ap_block_pp0_stage26_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        out_stream_TDATA_int_regslice = zext_ln162_18_fu_3589_p1;
    end else if (((1'b0 == ap_block_pp0_stage25_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        out_stream_TDATA_int_regslice = zext_ln162_17_fu_3578_p1;
    end else if (((1'b0 == ap_block_pp0_stage24_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        out_stream_TDATA_int_regslice = zext_ln162_16_fu_3567_p1;
    end else if (((1'b0 == ap_block_pp0_stage23_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        out_stream_TDATA_int_regslice = zext_ln162_15_fu_3556_p1;
    end else if (((1'b0 == ap_block_pp0_stage22_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        out_stream_TDATA_int_regslice = zext_ln162_14_fu_3527_p1;
    end else if (((1'b0 == ap_block_pp0_stage21_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        out_stream_TDATA_int_regslice = zext_ln162_13_fu_3489_p1;
    end else if (((1'b0 == ap_block_pp0_stage20_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        out_stream_TDATA_int_regslice = zext_ln162_12_fu_3401_p1;
    end else if (((1'b0 == ap_block_pp0_stage19_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        out_stream_TDATA_int_regslice = zext_ln162_11_fu_3268_p1;
    end else if (((1'b0 == ap_block_pp0_stage18_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        out_stream_TDATA_int_regslice = zext_ln162_10_fu_3180_p1;
    end else if (((1'b0 == ap_block_pp0_stage17_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        out_stream_TDATA_int_regslice = zext_ln162_9_fu_3087_p1;
    end else if (((1'b0 == ap_block_pp0_stage16_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        out_stream_TDATA_int_regslice = zext_ln162_8_fu_2932_p1;
    end else if (((1'b0 == ap_block_pp0_stage15_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        out_stream_TDATA_int_regslice = zext_ln162_7_fu_2824_p1;
    end else if (((1'b0 == ap_block_pp0_stage14_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        out_stream_TDATA_int_regslice = zext_ln162_6_fu_2648_p1;
    end else if (((1'b0 == ap_block_pp0_stage13_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        out_stream_TDATA_int_regslice = zext_ln162_5_fu_2509_p1;
    end else if (((1'b0 == ap_block_pp0_stage12_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        out_stream_TDATA_int_regslice = zext_ln162_4_fu_2409_p1;
    end else if (((1'b0 == ap_block_pp0_stage11_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        out_stream_TDATA_int_regslice = zext_ln162_3_fu_2249_p1;
    end else if (((1'b0 == ap_block_pp0_stage10_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        out_stream_TDATA_int_regslice = zext_ln162_2_fu_2082_p1;
    end else if (((1'b0 == ap_block_pp0_stage9_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        out_stream_TDATA_int_regslice = zext_ln162_1_fu_1932_p1;
    end else if (((1'b0 == ap_block_pp0_stage8_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        out_stream_TDATA_int_regslice = zext_ln162_fu_1829_p1;
    end else begin
        out_stream_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) 
    & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) 
    | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        out_stream_TVALID_int_regslice = 1'b1;
    end else begin
        out_stream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_imag_10_fu_1391_p2 = (ci0_13_fu_1373_p2 + ai0_13_fu_1357_p2);

assign a_imag_12_fu_1997_p2 = (ci0_14_fu_1979_p2 + ai0_14_fu_1963_p2);

assign a_imag_14_fu_2997_p2 = (ci0_15_fu_2979_p2 + ai0_15_fu_2963_p2);

assign a_imag_15_fu_1731_p2 = (ci0_8_fu_1713_p2 + ai0_8_fu_1697_p2);

assign a_imag_16_fu_1048_p2 = (ci0_1_fu_1028_p2 + ai0_1_fu_1012_p2);

assign a_imag_17_fu_2292_p2 = (ci0_9_fu_2274_p2 + ai0_9_fu_2258_p2);

assign a_imag_18_fu_1681_p2 = (ci0_2_reg_5697 + ai0_2_reg_5685);

assign a_imag_19_fu_2833_p2 = (ci0_10_reg_6491 + ai0_10_reg_6479);

assign a_imag_20_fu_2657_p2 = (ci0_3_reg_6371 + ai0_3_reg_6359);

assign a_imag_21_fu_3311_p2 = (ci0_11_fu_3293_p2 + ai0_11_fu_3277_p2);

assign a_imag_22_fu_347_p2 = (ci0_4_fu_324_p2 + ai0_4_fu_305_p2);

assign a_imag_23_fu_815_p2 = (ci0_5_reg_4908 + ai0_5_reg_4896);

assign a_imag_24_fu_1314_p2 = (ci0_6_reg_5340 + ai0_6_reg_5328);

assign a_imag_25_fu_2127_p2 = (ci0_7_fu_2107_p2 + ai0_7_fu_2091_p2);

assign a_imag_8_fu_781_p2 = (ci0_12_fu_761_p2 + ai0_12_fu_742_p2);

assign a_imag_fu_502_p2 = (ci0_fu_482_p2 + ai0_fu_464_p2);

assign a_real_10_fu_1385_p2 = (cr0_13_fu_1369_p2 + ar0_13_fu_1353_p2);

assign a_real_12_fu_1991_p2 = (cr0_14_fu_1975_p2 + ar0_14_fu_1959_p2);

assign a_real_14_fu_2991_p2 = (cr0_15_fu_2975_p2 + ar0_15_fu_2959_p2);

assign a_real_15_fu_1725_p2 = (cr0_8_fu_1709_p2 + ar0_8_fu_1693_p2);

assign a_real_16_fu_1042_p2 = (cr0_1_fu_1024_p2 + ar0_1_fu_1008_p2);

assign a_real_17_fu_2286_p2 = (cr0_9_fu_2270_p2 + ar0_9_fu_2254_p2);

assign a_real_18_fu_1677_p2 = (cr0_2_reg_5691 + ar0_2_reg_5679);

assign a_real_19_fu_2829_p2 = (cr0_10_reg_6485 + ar0_10_reg_6473);

assign a_real_20_fu_2653_p2 = (cr0_3_reg_6365 + ar0_3_reg_6353);

assign a_real_21_fu_3305_p2 = (cr0_11_fu_3289_p2 + ar0_11_fu_3273_p2);

assign a_real_22_fu_341_p2 = (cr0_4_fu_319_p2 + ar0_4_fu_301_p2);

assign a_real_23_fu_811_p2 = (cr0_5_reg_4902 + ar0_5_reg_4890);

assign a_real_24_fu_1310_p2 = (cr0_6_reg_5334 + ar0_6_reg_5322);

assign a_real_25_fu_2121_p2 = (cr0_7_fu_2103_p2 + ar0_7_fu_2087_p2);

assign a_real_8_fu_775_p2 = (cr0_12_fu_755_p2 + ar0_12_fu_737_p2);

assign a_real_fu_496_p2 = (cr0_fu_478_p2 + ar0_fu_460_p2);

assign add_ln35_12_fu_858_p2 = (ci1_12_reg_4962 + ar1_12_reg_4944);

assign add_ln35_13_fu_1501_p2 = (ci1_13_reg_5487 + ar1_13_reg_5469);

assign add_ln35_14_fu_2328_p2 = (ci1_14_reg_5987 + ar1_14_reg_5969);

assign add_ln35_15_fu_3003_p2 = (ci1_15_fu_2987_p2 + ar1_15_fu_2967_p2);

assign add_ln35_1_fu_1054_p2 = (ci1_1_fu_1037_p2 + ar1_1_fu_1016_p2);

assign add_ln35_2_fu_1602_p2 = (ci1_2_fu_1597_p2 + ar1_2_fu_1576_p2);

assign add_ln35_3_fu_2548_p2 = (ci1_3_fu_2543_p2 + ar1_3_fu_2522_p2);

assign add_ln35_4_fu_353_p2 = (ci1_4_fu_335_p2 + ar1_4_fu_310_p2);

assign add_ln35_5_fu_669_p2 = (ci1_5_fu_663_p2 + ar1_5_fu_639_p2);

assign add_ln35_6_fu_1227_p2 = (ci1_6_fu_1222_p2 + ar1_6_fu_1201_p2);

assign add_ln35_7_fu_2133_p2 = (ci1_7_fu_2116_p2 + ar1_7_fu_2095_p2);

assign add_ln35_fu_508_p2 = (ci1_fu_491_p2 + ar1_fu_469_p2);

assign add_ln37_12_fu_870_p2 = (cr1_12_reg_4956 + ai1_12_reg_4950);

assign add_ln37_13_fu_1513_p2 = (cr1_13_reg_5481 + ai1_13_reg_5475);

assign add_ln37_14_fu_2340_p2 = (cr1_14_reg_5981 + ai1_14_reg_5975);

assign add_ln37_15_fu_3033_p2 = (cr1_15_fu_2983_p2 + ai1_15_fu_2971_p2);

assign add_ln37_1_fu_1084_p2 = (cr1_1_fu_1033_p2 + ai1_1_fu_1020_p2);

assign add_ln37_2_fu_1620_p2 = (cr1_2_fu_1593_p2 + ai1_2_fu_1580_p2);

assign add_ln37_3_fu_2566_p2 = (cr1_3_fu_2539_p2 + ai1_3_fu_2526_p2);

assign add_ln37_4_fu_383_p2 = (cr1_4_fu_330_p2 + ai1_4_fu_314_p2);

assign add_ln37_5_fu_687_p2 = (cr1_5_fu_658_p2 + ai1_5_fu_643_p2);

assign add_ln37_6_fu_1245_p2 = (cr1_6_fu_1218_p2 + ai1_6_fu_1205_p2);

assign add_ln37_7_fu_2163_p2 = (cr1_7_fu_2112_p2 + ai1_7_fu_2099_p2);

assign add_ln37_fu_538_p2 = (cr1_fu_487_p2 + ai1_fu_473_p2);

assign add_ln45_10_fu_3119_p2 = (trunc_ln10_9_reg_6631 + ar_26_reg_6577);

assign add_ln45_11_fu_3212_p2 = (trunc_ln10_10_fu_3194_p4 + ar_27_reg_6497);

assign add_ln45_12_fu_3347_p2 = (trunc_ln10_11_fu_3329_p4 + a_real_21_fu_3305_p2);

assign add_ln45_13_fu_3431_p2 = (trunc_ln10_12_reg_6934 + ar_29_fu_3406_p2);

assign add_ln45_14_fu_3471_p2 = (trunc_ln10_13_fu_3453_p4 + ar_30_reg_6912);

assign add_ln45_15_fu_3532_p2 = (trunc_ln10_14_reg_7003 + ar_31_reg_6955);

assign add_ln45_1_fu_1879_p2 = (trunc_ln10_s_reg_5262 + ar_17_fu_1834_p2);

assign add_ln45_2_fu_2015_p2 = (trunc_ln10_1_reg_5416 + ar_18_reg_5804);

assign add_ln45_3_fu_2208_p2 = (trunc_ln10_2_reg_5644 + ar_19_reg_5875);

assign add_ln45_4_fu_2368_p2 = (trunc_ln10_3_reg_5741 + a_real_17_fu_2286_p2);

assign add_ln45_5_fu_2434_p2 = (trunc_ln10_4_reg_5924 + ar_21_fu_2414_p2);

assign add_ln45_6_fu_2611_p2 = (trunc_ln10_5_reg_6018 + ar_22_reg_6185);

assign add_ln45_7_fu_2754_p2 = (trunc_ln10_6_reg_6264 + ar_23_reg_6281);

assign add_ln45_8_fu_2884_p2 = (trunc_ln10_7_reg_6314 + a_real_19_fu_2829_p2);

assign add_ln45_9_fu_2788_p2 = (trunc_ln10_8_fu_2770_p4 + ar_25_fu_2701_p2);

assign add_ln45_fu_1779_p2 = (trunc_ln_reg_5178 + a_real_15_fu_1725_p2);

assign add_ln46_10_fu_3123_p2 = (trunc_ln11_9_reg_6707 + ai_26_reg_6583);

assign add_ln46_11_fu_3217_p2 = (trunc_ln11_10_fu_3203_p4 + ai_27_reg_6503);

assign add_ln46_12_fu_3353_p2 = (trunc_ln11_11_fu_3338_p4 + a_imag_21_fu_3311_p2);

assign add_ln46_13_fu_3436_p2 = (trunc_ln11_12_fu_3422_p4 + ai_29_fu_3410_p2);

assign add_ln46_14_fu_3494_p2 = (trunc_ln11_13_reg_6977 + ai_30_reg_6918);

assign add_ln46_15_fu_3536_p2 = (trunc_ln11_14_reg_7009 + ai_31_reg_6961);

assign add_ln46_1_fu_1884_p2 = (trunc_ln11_s_reg_5316 + ai_17_fu_1838_p2);

assign add_ln46_2_fu_2019_p2 = (trunc_ln11_1_reg_5422 + ai_18_reg_5810);

assign add_ln46_3_fu_2212_p2 = (trunc_ln11_2_reg_5650 + ai_19_reg_5881);

assign add_ln46_4_fu_2373_p2 = (trunc_ln11_3_reg_5854 + a_imag_17_fu_2292_p2);

assign add_ln46_5_fu_2439_p2 = (trunc_ln11_4_reg_5930 + ai_21_fu_2418_p2);

assign add_ln46_6_fu_2615_p2 = (trunc_ln11_5_reg_6024 + ai_22_reg_6191);

assign add_ln46_7_fu_2758_p2 = (trunc_ln11_6_reg_6308 + ai_23_reg_6287);

assign add_ln46_8_fu_2889_p2 = (trunc_ln11_7_reg_6320 + a_imag_19_fu_2833_p2);

assign add_ln46_9_fu_2794_p2 = (trunc_ln11_8_fu_2779_p4 + ai_25_fu_2707_p2);

assign add_ln46_fu_1784_p2 = (trunc_ln1_reg_5184 + a_imag_15_fu_1731_p2);

assign ai0_10_fu_2673_p2 = (bi_10_reg_6095 + a_imag_18_reg_5769);

assign ai0_11_fu_3277_p2 = (bi_11_reg_6666 + a_imag_20_reg_6462);

assign ai0_12_fu_742_p2 = (bi_12_reg_4872 + a_imag_22_reg_4591);

assign ai0_13_fu_1357_p2 = (bi_13_reg_5167 + a_imag_23_reg_5007);

assign ai0_14_fu_1963_p2 = (bi_14_reg_5633 + a_imag_24_reg_5440);

assign ai0_15_fu_2963_p2 = (bi_15_reg_6398 + a_imag_25_reg_6074);

assign ai0_1_fu_1012_p2 = (bi_3_reg_4531 + ai_3_reg_4363);

assign ai0_2_fu_1572_p2 = (bi_1_reg_4507 + ai_1_reg_4339_pp0_iter1_reg);

assign ai0_3_fu_2518_p2 = (bi_5_reg_4555 + ai_5_reg_4387_pp0_iter1_reg);

assign ai0_4_fu_305_p2 = (bi_7_reg_4495 + reg_153);

assign ai0_5_fu_635_p2 = (bi_4_reg_4543 + ai_4_reg_4375);

assign ai0_6_fu_1197_p2 = (bi_2_reg_4519 + ai_2_reg_4351);

assign ai0_7_fu_2091_p2 = (bi_6_reg_4567 + ai_6_reg_4399_pp0_iter1_reg);

assign ai0_8_fu_1697_p2 = (bi_8_reg_5024 + a_imag_reg_4751);

assign ai0_9_fu_2258_p2 = (bi_9_reg_5457 + a_imag_16_reg_5207);

assign ai0_fu_464_p2 = (reg_169 + ai_reg_4321);

assign ai1_10_fu_2681_p2 = (a_imag_18_reg_5769 - bi_10_reg_6095);

assign ai1_11_fu_3285_p2 = (a_imag_20_reg_6462 - bi_11_reg_6666);

assign ai1_12_fu_751_p2 = (a_imag_22_reg_4591 - bi_12_reg_4872);

assign ai1_13_fu_1365_p2 = (a_imag_23_reg_5007 - bi_13_reg_5167);

assign ai1_14_fu_1971_p2 = (a_imag_24_reg_5440 - bi_14_reg_5633);

assign ai1_15_fu_2971_p2 = (a_imag_25_reg_6074 - bi_15_reg_6398);

assign ai1_1_fu_1020_p2 = (ai_3_reg_4363 - bi_3_reg_4531);

assign ai1_2_fu_1580_p2 = (ai_1_reg_4339_pp0_iter1_reg - bi_1_reg_4507);

assign ai1_3_fu_2526_p2 = (ai_5_reg_4387_pp0_iter1_reg - bi_5_reg_4555);

assign ai1_4_fu_314_p2 = (reg_153 - bi_7_reg_4495);

assign ai1_5_fu_643_p2 = (ai_4_reg_4375 - bi_4_reg_4543);

assign ai1_6_fu_1205_p2 = (ai_2_reg_4351 - bi_2_reg_4519);

assign ai1_7_fu_2099_p2 = (ai_6_reg_4399_pp0_iter1_reg - bi_6_reg_4567);

assign ai1_8_fu_1705_p2 = (a_imag_reg_4751 - bi_8_reg_5024);

assign ai1_9_fu_2266_p2 = (a_imag_16_reg_5207 - bi_9_reg_5457);

assign ai1_fu_473_p2 = (ai_reg_4321 - reg_169);

assign ai_17_fu_1838_p2 = (ai1_8_reg_5786 - cr1_8_reg_5792);

assign ai_18_fu_1743_p2 = (ai0_8_fu_1697_p2 - ci0_8_fu_1713_p2);

assign ai_19_fu_1846_p2 = (cr1_8_reg_5792 + ai1_8_reg_5786);

assign ai_21_fu_2418_p2 = (ai1_9_reg_6167 - cr1_9_reg_6173);

assign ai_22_fu_2304_p2 = (ai0_9_fu_2258_p2 - ci0_9_fu_2274_p2);

assign ai_23_fu_2426_p2 = (cr1_9_reg_6173 + ai1_9_reg_6167);

assign ai_25_fu_2707_p2 = (ai1_10_fu_2681_p2 - cr1_10_fu_2693_p2);

assign ai_26_fu_2841_p2 = (ai0_10_reg_6479 - ci0_10_reg_6491);

assign ai_27_fu_2719_p2 = (cr1_10_fu_2693_p2 + ai1_10_fu_2681_p2);

assign ai_29_fu_3410_p2 = (ai1_11_reg_6894 - cr1_11_reg_6900);

assign ai_30_fu_3323_p2 = (ai0_11_fu_3277_p2 - ci0_11_fu_3293_p2);

assign ai_31_fu_3418_p2 = (cr1_11_reg_6900 + ai1_11_reg_6894);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp77 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp78 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_ignoreCallOp171 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_11001_ignoreCallOp172 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp186 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_11001_ignoreCallOp187 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp201 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_11001_ignoreCallOp202 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp218 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp219 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_ignoreCallOp235 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_ignoreCallOp236 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_ignoreCallOp254 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_ignoreCallOp255 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage16_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage16_11001_ignoreCallOp273 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage16_11001_ignoreCallOp274 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage17_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage17_11001_ignoreCallOp294 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage17_11001_ignoreCallOp295 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage18_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage18_11001_ignoreCallOp315 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage18_11001_ignoreCallOp316 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage19_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage19_11001_ignoreCallOp338 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage19_11001_ignoreCallOp339 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp82 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_ignoreCallOp83 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage20_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage20_11001_ignoreCallOp361 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage20_11001_ignoreCallOp362 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage21_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage21_11001_ignoreCallOp388 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage21_11001_ignoreCallOp389 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage22_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage22_11001_ignoreCallOp411 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage22_11001_ignoreCallOp412 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage23_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage23_11001_ignoreCallOp436 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage23_11001_ignoreCallOp437 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage24_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage24_11001_ignoreCallOp459 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage24_11001_ignoreCallOp460 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage25_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage25_11001_ignoreCallOp494 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage25_11001_ignoreCallOp495 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage25_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage26_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage26_11001_ignoreCallOp526 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage26_11001_ignoreCallOp527 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage26_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage27_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage27_11001_ignoreCallOp589 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage27_11001_ignoreCallOp590 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage27_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage28_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage28_11001_ignoreCallOp636 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage28_11001_ignoreCallOp637 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage28_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage29_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage29_11001_ignoreCallOp698 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage29_11001_ignoreCallOp699 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage29_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp87 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_ignoreCallOp88 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage30_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage30_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage30_11001_ignoreCallOp760 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage30_11001_ignoreCallOp761 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage30_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage31_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage31_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage31_11001_ignoreCallOp821 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage31_11001_ignoreCallOp822 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage31_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp94 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_11001_ignoreCallOp95 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp101 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_11001_ignoreCallOp102 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp110 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_11001_ignoreCallOp111 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp121 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_11001_ignoreCallOp122 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp132 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_11001_ignoreCallOp133 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((out_stream_TREADY_int_regslice == 1'b0) | (regslice_both_out_stream_U_apdone_blk == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((out_stream_TREADY_int_regslice == 1'b0) | (regslice_both_out_stream_U_apdone_blk == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_ignoreCallOp145 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((out_stream_TREADY_int_regslice == 1'b0) | (regslice_both_out_stream_U_apdone_blk == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage8_11001_ignoreCallOp146 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((out_stream_TREADY_int_regslice == 1'b0) | (regslice_both_out_stream_U_apdone_blk == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((out_stream_TREADY_int_regslice == 1'b0) | (regslice_both_out_stream_U_apdone_blk == 1'b1))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_ignoreCallOp158 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_11001_ignoreCallOp159 = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = (((1'b1 == 1'b1) & (in_stream_TVALID_int_regslice == 1'b0)) | ((out_stream_TREADY_int_regslice == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state10_pp0_stage9_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0_ignore_call431 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0_ignore_call432 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0_ignore_call431 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0_ignore_call432 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0_ignore_call433 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0_ignore_call434 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0_ignore_call433 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0_ignore_call434 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0_ignore_call231 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state26_pp0_stage25_iter0_ignore_call232 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage26_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage26_iter0_ignore_call231 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state27_pp0_stage26_iter0_ignore_call232 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state28_pp0_stage27_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state28_pp0_stage27_iter0_ignore_call327 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state28_pp0_stage27_iter0_ignore_call328 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0_ignore_call327 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state29_pp0_stage28_iter0_ignore_call328 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0_ignore_call331 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state30_pp0_stage29_iter0_ignore_call332 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state31_pp0_stage30_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state31_pp0_stage30_iter0_ignore_call331 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state31_pp0_stage30_iter0_ignore_call332 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0_ignore_call531 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state32_pp0_stage31_iter0_ignore_call532 = (in_stream_TVALID_int_regslice == 1'b0);
end

assign ap_block_state33_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter1_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter1_ignore_call330 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter1_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter1_ignore_call330 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter1_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter1_ignore_call330 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter1_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter1_ignore_call330 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter1_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage4_iter1_ignore_call330 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter1_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage5_iter1_ignore_call330 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter1_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage6_iter1_ignore_call330 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

assign ap_block_state40_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter1_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage7_iter1_ignore_call330 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state41_pp0_stage8_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state41_pp0_stage8_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state41_pp0_stage8_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state42_pp0_stage9_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state42_pp0_stage9_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state42_pp0_stage9_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state43_pp0_stage10_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state43_pp0_stage10_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state43_pp0_stage10_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state44_pp0_stage11_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state44_pp0_stage11_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state44_pp0_stage11_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state45_pp0_stage12_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state45_pp0_stage12_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state45_pp0_stage12_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state46_pp0_stage13_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state46_pp0_stage13_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state46_pp0_stage13_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state47_pp0_stage14_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state47_pp0_stage14_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state47_pp0_stage14_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state48_pp0_stage15_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state48_pp0_stage15_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state48_pp0_stage15_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state49_pp0_stage16_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state49_pp0_stage16_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state49_pp0_stage16_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state50_pp0_stage17_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state50_pp0_stage17_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state50_pp0_stage17_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state51_pp0_stage18_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state51_pp0_stage18_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state51_pp0_stage18_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state52_pp0_stage19_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state52_pp0_stage19_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state52_pp0_stage19_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state53_pp0_stage20_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state53_pp0_stage20_iter1_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state53_pp0_stage20_iter1_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state54_pp0_stage21_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state54_pp0_stage21_iter1_ignore_call431 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state54_pp0_stage21_iter1_ignore_call432 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state55_pp0_stage22_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state55_pp0_stage22_iter1_ignore_call431 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state55_pp0_stage22_iter1_ignore_call432 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state56_pp0_stage23_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state56_pp0_stage23_iter1_ignore_call433 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state56_pp0_stage23_iter1_ignore_call434 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state57_pp0_stage24_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state57_pp0_stage24_iter1_ignore_call433 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state57_pp0_stage24_iter1_ignore_call434 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state58_pp0_stage25_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state58_pp0_stage25_iter1_ignore_call231 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state58_pp0_stage25_iter1_ignore_call232 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state59_pp0_stage26_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state59_pp0_stage26_iter1_ignore_call231 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state59_pp0_stage26_iter1_ignore_call232 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state60_pp0_stage27_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state60_pp0_stage27_iter1_ignore_call327 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state60_pp0_stage27_iter1_ignore_call328 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state61_pp0_stage28_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state61_pp0_stage28_iter1_ignore_call327 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state61_pp0_stage28_iter1_ignore_call328 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state62_pp0_stage29_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state62_pp0_stage29_iter1_ignore_call331 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state62_pp0_stage29_iter1_ignore_call332 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state63_pp0_stage30_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state63_pp0_stage30_iter1_ignore_call331 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state63_pp0_stage30_iter1_ignore_call332 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state64_pp0_stage31_iter1 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state64_pp0_stage31_iter1_ignore_call531 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state64_pp0_stage31_iter1_ignore_call532 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state65_pp0_stage0_iter2 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state65_pp0_stage0_iter2_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state65_pp0_stage0_iter2_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage1_iter2 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage1_iter2_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state66_pp0_stage1_iter2_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state67_pp0_stage2_iter2 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state67_pp0_stage2_iter2_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state67_pp0_stage2_iter2_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state68_pp0_stage3_iter2 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state68_pp0_stage3_iter2_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state68_pp0_stage3_iter2_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state69_pp0_stage4_iter2 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state69_pp0_stage4_iter2_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state69_pp0_stage4_iter2_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state70_pp0_stage5_iter2 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state70_pp0_stage5_iter2_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state70_pp0_stage5_iter2_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state71_pp0_stage6_iter2 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state71_pp0_stage6_iter2_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state71_pp0_stage6_iter2_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state72_pp0_stage7_iter2 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state72_pp0_stage7_iter2_ignore_call329 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state72_pp0_stage7_iter2_ignore_call330 = (out_stream_TREADY_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state73_pp0_stage8_iter2 = ((out_stream_TREADY_int_regslice == 1'b0) | (regslice_both_out_stream_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state73_pp0_stage8_iter2_ignore_call329 = ((out_stream_TREADY_int_regslice == 1'b0) | (regslice_both_out_stream_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state73_pp0_stage8_iter2_ignore_call330 = ((out_stream_TREADY_int_regslice == 1'b0) | (regslice_both_out_stream_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0_ignore_call329 = (in_stream_TVALID_int_regslice == 1'b0);
end

always @ (*) begin
    ap_block_state9_pp0_stage8_iter0_ignore_call330 = (in_stream_TVALID_int_regslice == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ar0_10_fu_2669_p2 = (br_10_reg_5953 + a_real_18_reg_5763);

assign ar0_11_fu_3273_p2 = (br_11_reg_6660 + a_real_20_reg_6456);

assign ar0_12_fu_737_p2 = (br_12_fu_710_p4 + a_real_22_reg_4585);

assign ar0_13_fu_1353_p2 = (br_13_reg_5304 + a_real_23_reg_5001);

assign ar0_14_fu_1959_p2 = (br_14_reg_5832 + a_real_24_reg_5434);

assign ar0_15_fu_2959_p2 = (br_15_reg_6531 + a_real_25_reg_6068);

assign ar0_1_fu_1008_p2 = (br_1_reg_4525 + ar_1_reg_4357);

assign ar0_2_fu_1568_p2 = (br_2_reg_4501 + ar_2_reg_4333_pp0_iter1_reg);

assign ar0_3_fu_2514_p2 = (br_3_reg_4549 + ar_3_reg_4381_pp0_iter1_reg);

assign ar0_4_fu_301_p2 = (br_4_reg_4489 + ar_4_reg_4327);

assign ar0_5_fu_631_p2 = (br_5_reg_4537 + ar_5_reg_4369);

assign ar0_6_fu_1193_p2 = (br_6_reg_4513 + ar_6_reg_4345);

assign ar0_7_fu_2087_p2 = (br_7_reg_4561 + ar_7_reg_4393_pp0_iter1_reg);

assign ar0_8_fu_1693_p2 = (br_8_reg_5018 + a_real_reg_4745);

assign ar0_9_fu_2254_p2 = (br_9_reg_5451 + a_real_16_reg_5201);

assign ar0_fu_460_p2 = (br_reg_4483 + ar_reg_4315);

assign ar1_10_fu_2677_p2 = (a_real_18_reg_5763 - br_10_reg_5953);

assign ar1_11_fu_3281_p2 = (a_real_20_reg_6456 - br_11_reg_6660);

assign ar1_12_fu_746_p2 = (a_real_22_reg_4585 - br_12_fu_710_p4);

assign ar1_13_fu_1361_p2 = (a_real_23_reg_5001 - br_13_reg_5304);

assign ar1_14_fu_1967_p2 = (a_real_24_reg_5434 - br_14_reg_5832);

assign ar1_15_fu_2967_p2 = (a_real_25_reg_6068 - br_15_reg_6531);

assign ar1_1_fu_1016_p2 = (ar_1_reg_4357 - br_1_reg_4525);

assign ar1_2_fu_1576_p2 = (ar_2_reg_4333_pp0_iter1_reg - br_2_reg_4501);

assign ar1_3_fu_2522_p2 = (ar_3_reg_4381_pp0_iter1_reg - br_3_reg_4549);

assign ar1_4_fu_310_p2 = (ar_4_reg_4327 - br_4_reg_4489);

assign ar1_5_fu_639_p2 = (ar_5_reg_4369 - br_5_reg_4537);

assign ar1_6_fu_1201_p2 = (ar_6_reg_4345 - br_6_reg_4513);

assign ar1_7_fu_2095_p2 = (ar_7_reg_4393_pp0_iter1_reg - br_7_reg_4561);

assign ar1_8_fu_1701_p2 = (a_real_reg_4745 - br_8_reg_5018);

assign ar1_9_fu_2262_p2 = (a_real_16_reg_5201 - br_9_reg_5451);

assign ar1_fu_469_p2 = (ar_reg_4315 - br_reg_4483);

assign ar_17_fu_1834_p2 = (ci1_8_reg_5798 + ar1_8_reg_5780);

assign ar_18_fu_1737_p2 = (ar0_8_fu_1693_p2 - cr0_8_fu_1709_p2);

assign ar_19_fu_1842_p2 = (ar1_8_reg_5780 - ci1_8_reg_5798);

assign ar_1_fu_213_p1 = in_stream_TDATA_int_regslice[15:0];

assign ar_21_fu_2414_p2 = (ci1_9_reg_6179 + ar1_9_reg_6161);

assign ar_22_fu_2298_p2 = (ar0_9_fu_2254_p2 - cr0_9_fu_2270_p2);

assign ar_23_fu_2422_p2 = (ar1_9_reg_6161 - ci1_9_reg_6179);

assign ar_25_fu_2701_p2 = (ci1_10_fu_2697_p2 + ar1_10_fu_2677_p2);

assign ar_26_fu_2837_p2 = (ar0_10_reg_6473 - cr0_10_reg_6485);

assign ar_27_fu_2713_p2 = (ar1_10_fu_2677_p2 - ci1_10_fu_2697_p2);

assign ar_29_fu_3406_p2 = (ci1_11_reg_6906 + ar1_11_reg_6888);

assign ar_2_fu_205_p1 = in_stream_TDATA_int_regslice[15:0];

assign ar_30_fu_3317_p2 = (ar0_11_fu_3273_p2 - cr0_11_fu_3289_p2);

assign ar_31_fu_3414_p2 = (ar1_11_reg_6888 - ci1_11_reg_6906);

assign ar_3_fu_221_p1 = in_stream_TDATA_int_regslice[15:0];

assign ar_4_fu_201_p1 = in_stream_TDATA_int_regslice[15:0];

assign ar_5_fu_217_p1 = in_stream_TDATA_int_regslice[15:0];

assign ar_6_fu_209_p1 = in_stream_TDATA_int_regslice[15:0];

assign ar_7_fu_225_p1 = in_stream_TDATA_int_regslice[15:0];

assign ar_fu_197_p1 = in_stream_TDATA_int_regslice[15:0];

assign br_12_fu_710_p4 = {{grp_fu_3763_p3[27:12]}};

assign br_1_fu_277_p1 = in_stream_TDATA_int_regslice[15:0];

assign br_2_fu_269_p1 = in_stream_TDATA_int_regslice[15:0];

assign br_3_fu_285_p1 = in_stream_TDATA_int_regslice[15:0];

assign br_4_fu_265_p1 = in_stream_TDATA_int_regslice[15:0];

assign br_5_fu_281_p1 = in_stream_TDATA_int_regslice[15:0];

assign br_6_fu_273_p1 = in_stream_TDATA_int_regslice[15:0];

assign br_7_fu_289_p1 = in_stream_TDATA_int_regslice[15:0];

assign br_fu_261_p1 = in_stream_TDATA_int_regslice[15:0];

assign ci0_10_fu_2689_p2 = (di_10_reg_6203 + ci_10_reg_6107);

assign ci0_11_fu_3293_p2 = (di_11_reg_6834 + ci_11_reg_6764);

assign ci0_12_fu_761_p2 = (di_12_reg_4884 + ci_12_reg_4878);

assign ci0_13_fu_1373_p2 = (di_13_reg_5256 + ci_13_reg_5245);

assign ci0_14_fu_1979_p2 = (di_14_reg_5735 + ci_14_reg_5724);

assign ci0_15_fu_2979_p2 = (di_15_reg_6420 + ci_15_reg_6409);

assign ci0_1_fu_1028_p2 = (reg_153 + ci_3_reg_4447);

assign ci0_2_fu_1588_p2 = (reg_161 + ci_1_reg_4423);

assign ci0_3_fu_2534_p2 = (reg_169 + ci_5_reg_4465);

assign ci0_4_fu_324_p2 = (grp_fu_143_p4 + reg_161);

assign ci0_5_fu_652_p2 = (grp_fu_143_p4 + reg_165);

assign ci0_6_fu_1213_p2 = (reg_157 + ci_2_reg_4435);

assign ci0_7_fu_2107_p2 = (reg_165 + ci_6_reg_4477);

assign ci0_8_fu_1713_p2 = (di_8_reg_5117 + ci_8_reg_5105);

assign ci0_9_fu_2274_p2 = (di_9_reg_5568 + ci_9_reg_5556);

assign ci0_fu_482_p2 = (di_reg_4579 + reg_157);

assign ci1_10_fu_2697_p2 = (ci_10_reg_6107 - di_10_reg_6203);

assign ci1_11_fu_3301_p2 = (ci_11_reg_6764 - di_11_reg_6834);

assign ci1_12_fu_771_p2 = (ci_12_reg_4878 - di_12_reg_4884);

assign ci1_13_fu_1381_p2 = (ci_13_reg_5245 - di_13_reg_5256);

assign ci1_14_fu_1987_p2 = (ci_14_reg_5724 - di_14_reg_5735);

assign ci1_15_fu_2987_p2 = (ci_15_reg_6409 - di_15_reg_6420);

assign ci1_1_fu_1037_p2 = (ci_3_reg_4447 - reg_153);

assign ci1_2_fu_1597_p2 = (ci_1_reg_4423 - reg_161);

assign ci1_3_fu_2543_p2 = (ci_5_reg_4465 - reg_169);

assign ci1_4_fu_335_p2 = (reg_161 - grp_fu_143_p4);

assign ci1_5_fu_663_p2 = (reg_165 - grp_fu_143_p4);

assign ci1_6_fu_1222_p2 = (ci_2_reg_4435 - reg_157);

assign ci1_7_fu_2116_p2 = (ci_6_reg_4477 - reg_165);

assign ci1_8_fu_1721_p2 = (ci_8_reg_5105 - di_8_reg_5117);

assign ci1_9_fu_2282_p2 = (ci_9_reg_5556 - di_9_reg_5568);

assign ci1_fu_491_p2 = (reg_157 - di_reg_4579);

assign cr0_10_fu_2685_p2 = (dr_10_reg_6197 + cr_10_reg_6101);

assign cr0_11_fu_3289_p2 = (dr_11_reg_6770 + cr_11_reg_6758);

assign cr0_12_fu_755_p2 = (dr_12_fu_728_p4 + cr_12_fu_719_p4);

assign cr0_13_fu_1369_p2 = (dr_13_reg_5404 + cr_13_reg_5310);

assign cr0_14_fu_1975_p2 = (dr_14_reg_5908 + cr_14_reg_5838);

assign cr0_15_fu_2975_p2 = (dr_15_reg_6615 + cr_15_reg_6609);

assign cr0_1_fu_1024_p2 = (dr_1_reg_4840 + cr_1_reg_4441);

assign cr0_2_fu_1584_p2 = (dr_2_reg_4668 + cr_2_reg_4417);

assign cr0_3_fu_2530_p2 = (dr_3_reg_4995 + cr_3_reg_4459);

assign cr0_4_fu_319_p2 = (dr_4_fu_297_p1 + cr_4_reg_4411);

assign cr0_5_fu_647_p2 = (dr_5_fu_627_p1 + cr_5_reg_4453);

assign cr0_6_fu_1209_p2 = (dr_6_reg_4739 + cr_6_reg_4429);

assign cr0_7_fu_2103_p2 = (dr_7_reg_5099 + cr_7_reg_4471);

assign cr0_8_fu_1709_p2 = (dr_8_reg_5111 + cr_8_reg_5030);

assign cr0_9_fu_2270_p2 = (dr_9_reg_5562 + cr_9_reg_5463);

assign cr0_fu_478_p2 = (dr_reg_4573 + cr_reg_4405);

assign cr1_10_fu_2693_p2 = (cr_10_reg_6101 - dr_10_reg_6197);

assign cr1_11_fu_3297_p2 = (cr_11_reg_6758 - dr_11_reg_6770);

assign cr1_12_fu_765_p2 = (cr_12_fu_719_p4 - dr_12_fu_728_p4);

assign cr1_13_fu_1377_p2 = (cr_13_reg_5310 - dr_13_reg_5404);

assign cr1_14_fu_1983_p2 = (cr_14_reg_5838 - dr_14_reg_5908);

assign cr1_15_fu_2983_p2 = (cr_15_reg_6609 - dr_15_reg_6615);

assign cr1_1_fu_1033_p2 = (cr_1_reg_4441 - dr_1_reg_4840);

assign cr1_2_fu_1593_p2 = (cr_2_reg_4417 - dr_2_reg_4668);

assign cr1_3_fu_2539_p2 = (cr_3_reg_4459 - dr_3_reg_4995);

assign cr1_4_fu_330_p2 = (cr_4_reg_4411 - dr_4_fu_297_p1);

assign cr1_5_fu_658_p2 = (cr_5_reg_4453 - dr_5_fu_627_p1);

assign cr1_6_fu_1218_p2 = (cr_6_reg_4429 - dr_6_reg_4739);

assign cr1_7_fu_2112_p2 = (cr_7_reg_4471 - dr_7_reg_5099);

assign cr1_8_fu_1717_p2 = (cr_8_reg_5030 - dr_8_reg_5111);

assign cr1_9_fu_2278_p2 = (cr_9_reg_5463 - dr_9_reg_5562);

assign cr1_fu_487_p2 = (cr_reg_4405 - dr_reg_4573);

assign cr_12_fu_719_p4 = {{grp_fu_3770_p3[27:12]}};

assign cr_1_fu_245_p1 = in_stream_TDATA_int_regslice[15:0];

assign cr_2_fu_237_p1 = in_stream_TDATA_int_regslice[15:0];

assign cr_3_fu_253_p1 = in_stream_TDATA_int_regslice[15:0];

assign cr_4_fu_233_p1 = in_stream_TDATA_int_regslice[15:0];

assign cr_5_fu_249_p1 = in_stream_TDATA_int_regslice[15:0];

assign cr_6_fu_241_p1 = in_stream_TDATA_int_regslice[15:0];

assign cr_7_fu_257_p1 = in_stream_TDATA_int_regslice[15:0];

assign cr_fu_229_p1 = in_stream_TDATA_int_regslice[15:0];

assign dr_12_fu_728_p4 = {{grp_fu_3777_p3[27:12]}};

assign dr_1_fu_572_p1 = in_stream_TDATA_int_regslice[15:0];

assign dr_2_fu_413_p1 = in_stream_TDATA_int_regslice[15:0];

assign dr_3_fu_807_p1 = in_stream_TDATA_int_regslice[15:0];

assign dr_4_fu_297_p1 = in_stream_TDATA_int_regslice[15:0];

assign dr_5_fu_627_p1 = in_stream_TDATA_int_regslice[15:0];

assign dr_6_fu_456_p1 = in_stream_TDATA_int_regslice[15:0];

assign dr_7_fu_906_p1 = in_stream_TDATA_int_regslice[15:0];

assign dr_fu_293_p1 = in_stream_TDATA_int_regslice[15:0];

assign grp_cos_16_4_s_fu_101_ap_start = (grp_cos_16_4_s_fu_101_onepulse_ap_start | grp_cos_16_4_s_fu_101_ap_start_reg);

assign grp_fu_143_p4 = {{in_stream_TDATA_int_regslice[31:16]}};

assign grp_fu_3763_p0 = sext_ln10_33_fu_421_p1;

assign grp_fu_3763_p1 = sext_ln10_21_reg_4612;

assign grp_fu_3770_p0 = sext_ln10_36_fu_434_p1;

assign grp_fu_3770_p1 = sext_ln10_37_reg_4638;

assign grp_fu_3777_p0 = sext_ln10_40_fu_447_p1;

assign grp_fu_3777_p1 = sext_ln10_41_reg_4654;

assign grp_fu_3784_p0 = sext_ln10_2_fu_548_p1;

assign grp_fu_3784_p1 = sext_ln10_3_fu_552_p1;

assign grp_fu_3792_p0 = sext_ln10_2_fu_548_p1;

assign grp_fu_3800_p1 = sext_ln10_3_fu_552_p1;

assign grp_fu_3808_p0 = sext_ln10_5_reg_4819;

assign grp_fu_3808_p1 = sext_ln10_1_reg_4777;

assign grp_fu_3814_p0 = sext_ln10_7_fu_597_p1;

assign grp_fu_3814_p1 = sext_ln10_3_reg_4801;

assign grp_fu_3821_p0 = sext_ln10_7_fu_597_p1;

assign grp_fu_3821_p1 = sext_ln10_1_reg_4777;

assign grp_fu_3828_p1 = sext_ln10_21_reg_4612;

assign grp_fu_3835_p0 = sext_ln10_63_fu_803_p1;

assign grp_fu_3835_p1 = sext_ln10_3_reg_4801;

assign grp_fu_3842_p0 = sext_ln10_63_fu_803_p1;

assign grp_fu_3842_p1 = sext_ln10_1_reg_4777;

assign grp_fu_3849_p1 = sext_ln10_37_reg_4638;

assign grp_fu_3856_p1 = sext_ln10_41_reg_4654;

assign grp_fu_3871_p0 = sext_ln10_43_reg_5061;

assign grp_fu_3871_p1 = sext_ln10_21_reg_4612;

assign grp_fu_3877_p0 = sext_ln10_45_fu_941_p1;

assign grp_fu_3877_p1 = sext_ln10_37_reg_4638;

assign grp_fu_3884_p0 = sext_ln10_65_reg_5093;

assign grp_fu_3884_p1 = sext_ln10_15_fu_937_p1;

assign grp_fu_3891_p0 = sext_ln10_47_reg_5142;

assign grp_fu_3891_p1 = sext_ln10_41_reg_4654;

assign grp_fu_3897_p0 = sext_ln10_67_fu_1005_p1;

assign grp_fu_3897_p1 = sext_ln10_21_reg_4612;

assign grp_fu_3904_p0 = sext_ln10_67_fu_1005_p1;

assign grp_fu_3904_p1 = sext_ln10_19_reg_4674;

assign grp_fu_3911_p0 = sext_ln10_9_fu_1090_p1;

assign grp_fu_3911_p1 = sext_ln10_3_reg_4801;

assign grp_fu_3918_p0 = sext_ln10_9_fu_1090_p1;

assign grp_fu_3918_p1 = sext_ln10_1_reg_4777;

assign grp_fu_3925_p1 = sext_ln10_3_reg_4801;

assign grp_fu_3932_p0 = sext_ln10_11_reg_5239;

assign grp_fu_3932_p1 = sext_ln10_1_reg_4777;

assign grp_fu_3938_p0 = sext_ln10_13_fu_1163_p1;

assign grp_fu_3938_p1 = sext_ln10_3_reg_4801;

assign grp_fu_3945_p0 = sext_ln10_13_fu_1163_p1;

assign grp_fu_3945_p1 = sext_ln10_1_reg_4777;

assign grp_fu_3952_p1 = sext_ln10_25_fu_1272_p1;

assign grp_fu_3960_p0 = sext_ln10_69_fu_1307_p1;

assign grp_fu_3960_p1 = sext_ln10_25_fu_1272_p1;

assign grp_fu_3968_p0 = sext_ln10_69_fu_1307_p1;

assign grp_fu_3976_p1 = sext_ln10_41_reg_4654;

assign grp_fu_3991_p1 = sext_ln10_37_reg_4638;

assign grp_fu_3998_p0 = sext_ln10_49_reg_5508;

assign grp_fu_3998_p1 = sext_ln10_25_reg_5390;

assign grp_fu_4004_p0 = sext_ln10_51_fu_1472_p1;

assign grp_fu_4004_p1 = sext_ln10_41_reg_4654;

assign grp_fu_4011_p0 = sext_ln10_71_reg_5550;

assign grp_fu_4011_p1 = sext_ln10_35_reg_4697;

assign grp_fu_4017_p0 = sext_ln10_54_reg_5593;

assign grp_fu_4017_p1 = sext_ln10_55_reg_5530;

assign grp_fu_4023_p0 = sext_ln10_74_fu_1560_p1;

assign grp_fu_4031_p0 = sext_ln10_74_fu_1560_p1;

assign grp_fu_4039_p1 = sext_ln10_17_reg_5036;

assign grp_fu_4046_p0 = sext_ln10_77_fu_1674_p1;

assign grp_fu_4046_p1 = sext_ln10_41_reg_4654;

assign grp_fu_4053_p0 = sext_ln10_77_fu_1674_p1;

assign grp_fu_4053_p1 = sext_ln10_39_reg_4716;

assign grp_fu_4060_p0 = sext_ln10_16_reg_5718;

assign grp_fu_4060_p1 = sext_ln10_15_reg_5123;

assign grp_fu_4066_p0 = sext_ln10_20_fu_1757_p1;

assign grp_fu_4066_p1 = sext_ln10_21_reg_4612;

assign grp_fu_4073_p0 = sext_ln10_20_fu_1757_p1;

assign grp_fu_4073_p1 = sext_ln10_19_reg_4674;

assign grp_fu_4080_p0 = sext_ln10_24_fu_1867_p1;

assign grp_fu_4080_p1 = sext_ln10_25_reg_5390;

assign grp_fu_4087_p0 = sext_ln10_24_fu_1867_p1;

assign grp_fu_4087_p1 = sext_ln10_23_reg_5376;

assign grp_fu_4102_p0 = sext_ln10_80_reg_5936;

assign grp_fu_4102_p1 = sext_ln10_79_fu_2052_p1;

assign grp_fu_4109_p0 = sext_ln10_84_fu_2066_p1;

assign grp_fu_4117_p0 = sext_ln10_84_fu_2066_p1;

assign grp_fu_4125_p1 = sext_ln10_25_reg_5390;

assign grp_fu_4132_p1 = sext_ln10_41_reg_4654;

assign grp_fu_4139_p1 = sext_ln10_55_reg_5530;

assign grp_fu_4146_p0 = sext_ln10_57_fu_2344_p1;

assign grp_fu_4146_p1 = sext_ln10_25_reg_5390;

assign grp_fu_4153_p0 = sext_ln10_87_fu_2397_p1;

assign grp_fu_4153_p1 = sext_ln10_55_reg_5530;

assign grp_fu_4160_p0 = sext_ln10_87_fu_2397_p1;

assign grp_fu_4160_p1 = sext_ln10_53_reg_5584;

assign grp_fu_4167_p0 = sext_ln10_59_reg_6234;

assign grp_fu_4167_p1 = sext_ln10_41_reg_4654;

assign grp_fu_4173_p0 = sext_ln10_61_reg_6244;

assign grp_fu_4173_p1 = sext_ln10_55_reg_5530;

assign grp_fu_4187_p0 = sext_ln10_27_fu_2572_p1;

assign grp_fu_4187_p1 = sext_ln10_17_reg_5036;

assign grp_fu_4194_p0 = sext_ln10_27_fu_2572_p1;

assign grp_fu_4194_p1 = sext_ln10_15_reg_5123;

assign grp_fu_4201_p0 = sext_ln10_90_reg_6336;

assign grp_fu_4201_p1 = sext_ln10_89_fu_2630_p1;

assign grp_fu_4208_p0 = sext_ln10_29_fu_2738_p1;

assign grp_fu_4208_p1 = sext_ln10_21_reg_4612;

assign grp_fu_4215_p0 = sext_ln10_29_fu_2738_p1;

assign grp_fu_4215_p1 = sext_ln10_19_reg_4674;

assign grp_fu_4222_p1 = sext_ln10_25_reg_5390;

assign grp_fu_4229_p0 = sext_ln10_30_fu_2858_p1;

assign grp_fu_4229_p1 = sext_ln10_25_reg_5390;

assign grp_fu_4236_p0 = sext_ln10_94_fu_2917_p1;

assign grp_fu_4244_p0 = sext_ln10_94_fu_2917_p1;

assign grp_fu_4252_p0 = sext_ln10_98_fu_3065_p1;

assign grp_fu_4260_p0 = sext_ln10_98_fu_3065_p1;

assign grp_fu_4276_p0 = sext_ln10_102_reg_6741;

assign grp_fu_4276_p1 = sext_ln10_101_fu_3151_p1;

assign grp_fu_4283_p0 = sext_ln10_106_fu_3165_p1;

assign grp_fu_4291_p0 = sext_ln10_106_fu_3165_p1;

assign grp_fu_4299_p0 = sext_ln10_110_fu_3253_p1;

assign grp_fu_4307_p0 = sext_ln10_110_fu_3253_p1;

assign grp_sin_16_4_s_fu_122_ap_start = (grp_sin_16_4_s_fu_122_onepulse_ap_start | grp_sin_16_4_s_fu_122_ap_start_reg);

assign in_stream_TREADY = regslice_both_in_stream_U_ack_in;

assign mul_ln10_10_fu_1258_p0 = sext_ln10_12_fu_1255_p1;

assign mul_ln10_10_fu_1258_p1 = sext_ln10_1_reg_4777;

assign mul_ln10_12_fu_1752_p1 = sext_ln10_15_reg_5123;

assign mul_ln10_14_fu_1857_p0 = sext_ln10_18_fu_1854_p1;

assign mul_ln10_14_fu_1857_p1 = sext_ln10_19_reg_4674;

assign mul_ln10_16_fu_1949_p0 = sext_ln10_22_fu_1946_p1;

assign mul_ln10_16_fu_1949_p1 = sext_ln10_23_reg_5376;

assign mul_ln10_18_fu_2728_p0 = sext_ln10_26_fu_2725_p1;

assign mul_ln10_18_fu_2728_p1 = sext_ln10_15_reg_5123;

assign mul_ln10_20_fu_2848_p0 = sext_ln10_28_fu_2845_p1;

assign mul_ln10_20_fu_2848_p1 = sext_ln10_19_reg_4674;

assign mul_ln10_22_fu_2861_p0 = sext_ln10_30_fu_2858_p1;

assign mul_ln10_22_fu_2861_p1 = sext_ln10_23_reg_5376;

assign mul_ln10_24_fu_560_p0 = sext_ln10_32_reg_4626;

assign mul_ln10_24_fu_560_p1 = sext_ln10_19_reg_4674;

assign mul_ln10_26_fu_564_p0 = sext_ln10_34_reg_4632;

assign mul_ln10_26_fu_564_p1 = sext_ln10_35_reg_4697;

assign mul_ln10_28_fu_568_p0 = sext_ln10_38_reg_4648;

assign mul_ln10_28_fu_568_p1 = sext_ln10_39_reg_4716;

assign mul_ln10_2_fu_592_p1 = sext_ln10_1_reg_4777;

assign mul_ln10_30_fu_966_p0 = sext_ln10_42_reg_4983;

assign mul_ln10_30_fu_966_p1 = sext_ln10_19_reg_4674;

assign mul_ln10_32_fu_979_p0 = sext_ln10_44_reg_5071;

assign mul_ln10_32_fu_979_p1 = sext_ln10_35_reg_4697;

assign mul_ln10_34_fu_1107_p0 = sext_ln10_46_reg_5077;

assign mul_ln10_34_fu_1107_p1 = sext_ln10_39_reg_4716;

assign mul_ln10_36_fu_1517_p0 = sext_ln10_48_reg_5410;

assign mul_ln10_36_fu_1517_p1 = sext_ln10_23_reg_5376;

assign mul_ln10_38_fu_1530_p0 = sext_ln10_50_reg_5518;

assign mul_ln10_38_fu_1530_p1 = sext_ln10_39_reg_4716;

assign mul_ln10_40_fu_1639_p0 = sext_ln10_52_reg_5524;

assign mul_ln10_40_fu_1639_p1 = sext_ln10_53_reg_5584;

assign mul_ln10_42_fu_2430_p0 = sext_ln10_56_reg_6113;

assign mul_ln10_42_fu_2430_p1 = sext_ln10_23_reg_5376;

assign mul_ln10_44_fu_2585_p0 = sext_ln10_58_reg_6119;

assign mul_ln10_44_fu_2585_p1 = sext_ln10_39_reg_4716;

assign mul_ln10_46_fu_2598_p0 = sext_ln10_60_reg_6125;

assign mul_ln10_46_fu_2598_p1 = sext_ln10_53_reg_5584;

assign mul_ln10_48_fu_892_p0 = sext_ln10_62_fu_889_p1;

assign mul_ln10_48_fu_892_p1 = sext_ln10_1_reg_4777;

assign mul_ln10_4_fu_700_p0 = sext_ln10_6_fu_697_p1;

assign mul_ln10_4_fu_700_p1 = sext_ln10_1_reg_4777;

assign mul_ln10_50_fu_960_p1 = sext_ln10_15_fu_937_p1;

assign mul_ln10_52_fu_1132_p0 = sext_ln10_66_fu_1129_p1;

assign mul_ln10_52_fu_1132_p1 = sext_ln10_19_reg_4674;

assign mul_ln10_54_fu_1431_p0 = sext_ln10_68_fu_1428_p1;

assign mul_ln10_54_fu_1431_p1 = sext_ln10_23_reg_5376;

assign mul_ln10_56_fu_1496_p1 = sext_ln10_35_reg_4697;

assign mul_ln10_58_fu_1664_p0 = sext_ln10_72_fu_1661_p1;

assign mul_ln10_58_fu_1664_p1 = sext_ln10_73_reg_5661;

assign mul_ln10_60_fu_1811_p0 = sext_ln10_76_fu_1808_p1;

assign mul_ln10_60_fu_1811_p1 = sext_ln10_39_reg_4716;

assign mul_ln10_62_fu_2056_p1 = sext_ln10_79_fu_2052_p1;

assign mul_ln10_64_fu_2231_p0 = sext_ln10_82_fu_2228_p1;

assign mul_ln10_64_fu_2231_p1 = sext_ln10_83_reg_6045;

assign mul_ln10_66_fu_2484_p0 = sext_ln10_86_fu_2481_p1;

assign mul_ln10_66_fu_2484_p1 = sext_ln10_53_reg_5584;

assign mul_ln10_68_fu_2634_p1 = sext_ln10_89_fu_2630_p1;

assign mul_ln10_6_fu_1145_p0 = sext_ln10_8_fu_1142_p1;

assign mul_ln10_6_fu_1145_p1 = sext_ln10_1_reg_4777;

assign mul_ln10_70_fu_3051_p0 = sext_ln10_92_fu_3048_p1;

assign mul_ln10_70_fu_3051_p1 = sext_ln10_93_reg_6637;

assign mul_ln10_72_fu_3138_p0 = sext_ln10_96_fu_3135_p1;

assign mul_ln10_72_fu_3138_p1 = sext_ln10_97_reg_6723;

assign mul_ln10_74_fu_3155_p1 = sext_ln10_101_fu_3151_p1;

assign mul_ln10_76_fu_3239_p0 = sext_ln10_104_fu_3236_p1;

assign mul_ln10_76_fu_3239_p1 = sext_ln10_105_reg_6811;

assign mul_ln10_78_fu_3383_p0 = sext_ln10_108_fu_3380_p1;

assign mul_ln10_78_fu_3383_p1 = sext_ln10_109_reg_6865;

assign mul_ln10_8_fu_1158_p1 = sext_ln10_1_reg_4777;

assign mul_ln10_fu_579_p0 = sext_ln10_fu_576_p1;

assign mul_ln10_fu_579_p1 = sext_ln10_1_reg_4777;

assign mul_ln11_10_fu_1263_p0 = sext_ln10_12_fu_1255_p1;

assign mul_ln11_10_fu_1263_p1 = sext_ln10_3_reg_4801;

assign mul_ln11_12_fu_1850_p0 = sext_ln10_14_reg_5816;

assign mul_ln11_12_fu_1850_p1 = sext_ln10_17_reg_5036;

assign mul_ln11_14_fu_1862_p0 = sext_ln10_18_fu_1854_p1;

assign mul_ln11_14_fu_1862_p1 = sext_ln10_21_reg_4612;

assign mul_ln11_16_fu_1954_p0 = sext_ln10_22_fu_1946_p1;

assign mul_ln11_16_fu_1954_p1 = sext_ln10_25_reg_5390;

assign mul_ln11_18_fu_2733_p0 = sext_ln10_26_fu_2725_p1;

assign mul_ln11_18_fu_2733_p1 = sext_ln10_17_reg_5036;

assign mul_ln11_20_fu_2853_p0 = sext_ln10_28_fu_2845_p1;

assign mul_ln11_20_fu_2853_p1 = sext_ln10_21_reg_4612;

assign mul_ln11_23_fu_2955_p0 = sext_ln10_31_reg_6525;

assign mul_ln11_23_fu_2955_p1 = sext_ln10_23_reg_5376;

assign mul_ln11_25_fu_424_p0 = sext_ln10_33_fu_421_p1;

assign mul_ln11_27_fu_437_p0 = sext_ln10_36_fu_434_p1;

assign mul_ln11_29_fu_450_p0 = sext_ln10_40_fu_447_p1;

assign mul_ln11_2_fu_693_p0 = sext_ln10_4_reg_4856;

assign mul_ln11_2_fu_693_p1 = sext_ln10_3_reg_4801;

assign mul_ln11_31_fu_877_p1 = sext_ln10_19_reg_4674;

assign mul_ln11_33_fu_944_p0 = sext_ln10_45_fu_941_p1;

assign mul_ln11_33_fu_944_p1 = sext_ln10_35_reg_4697;

assign mul_ln11_35_fu_952_p1 = sext_ln10_39_reg_4716;

assign mul_ln11_37_fu_1412_p1 = sext_ln10_23_reg_5376;

assign mul_ln11_39_fu_1475_p0 = sext_ln10_51_fu_1472_p1;

assign mul_ln11_39_fu_1475_p1 = sext_ln10_39_reg_4716;

assign mul_ln11_43_fu_2347_p0 = sext_ln10_57_fu_2344_p1;

assign mul_ln11_43_fu_2347_p1 = sext_ln10_23_reg_5376;

assign mul_ln11_45_fu_2355_p1 = sext_ln10_39_reg_4716;

assign mul_ln11_47_fu_2363_p1 = sext_ln10_53_reg_5584;

assign mul_ln11_48_fu_897_p0 = sext_ln10_62_fu_889_p1;

assign mul_ln11_48_fu_897_p1 = sext_ln10_3_reg_4801;

assign mul_ln11_4_fu_705_p0 = sext_ln10_6_fu_697_p1;

assign mul_ln11_4_fu_705_p1 = sext_ln10_3_reg_4801;

assign mul_ln11_50_fu_1001_p0 = sext_ln10_64_reg_5152;

assign mul_ln11_50_fu_1001_p1 = sext_ln10_17_reg_5036;

assign mul_ln11_52_fu_1137_p0 = sext_ln10_66_fu_1129_p1;

assign mul_ln11_52_fu_1137_p1 = sext_ln10_21_reg_4612;

assign mul_ln11_54_fu_1436_p0 = sext_ln10_68_fu_1428_p1;

assign mul_ln11_54_fu_1436_p1 = sext_ln10_25_reg_5390;

assign mul_ln11_56_fu_1552_p0 = sext_ln10_70_reg_5603;

assign mul_ln11_56_fu_1552_p1 = sext_ln10_37_reg_4638;

assign mul_ln11_58_fu_1669_p0 = sext_ln10_72_fu_1661_p1;

assign mul_ln11_58_fu_1669_p1 = sext_ln10_75_reg_5673;

assign mul_ln11_60_fu_1816_p0 = sext_ln10_76_fu_1808_p1;

assign mul_ln11_60_fu_1816_p1 = sext_ln10_41_reg_4654;

assign mul_ln11_62_fu_2224_p0 = sext_ln10_78_reg_6030;

assign mul_ln11_62_fu_2224_p1 = sext_ln10_81_reg_5942;

assign mul_ln11_64_fu_2236_p0 = sext_ln10_82_fu_2228_p1;

assign mul_ln11_64_fu_2236_p1 = sext_ln10_85_reg_6057;

assign mul_ln11_66_fu_2489_p0 = sext_ln10_86_fu_2481_p1;

assign mul_ln11_66_fu_2489_p1 = sext_ln10_55_reg_5530;

assign mul_ln11_68_fu_2812_p0 = sext_ln10_88_reg_6436;

assign mul_ln11_68_fu_2812_p1 = sext_ln10_91_reg_6342;

assign mul_ln11_6_fu_1150_p0 = sext_ln10_8_fu_1142_p1;

assign mul_ln11_6_fu_1150_p1 = sext_ln10_3_reg_4801;

assign mul_ln11_70_fu_3056_p0 = sext_ln10_92_fu_3048_p1;

assign mul_ln11_70_fu_3056_p1 = sext_ln10_95_reg_6649;

assign mul_ln11_72_fu_3143_p0 = sext_ln10_96_fu_3135_p1;

assign mul_ln11_72_fu_3143_p1 = sext_ln10_99_reg_6735;

assign mul_ln11_74_fu_3232_p0 = sext_ln10_100_reg_6796;

assign mul_ln11_74_fu_3232_p1 = sext_ln10_103_reg_6747;

assign mul_ln11_76_fu_3244_p0 = sext_ln10_104_fu_3236_p1;

assign mul_ln11_76_fu_3244_p1 = sext_ln10_107_reg_6823;

assign mul_ln11_78_fu_3388_p0 = sext_ln10_108_fu_3380_p1;

assign mul_ln11_78_fu_3388_p1 = sext_ln10_111_reg_6877;

assign mul_ln11_8_fu_1251_p0 = sext_ln10_10_reg_5288;

assign mul_ln11_8_fu_1251_p1 = sext_ln10_3_reg_4801;

assign mul_ln11_fu_584_p0 = sext_ln10_fu_576_p1;

assign mul_ln11_fu_584_p1 = sext_ln10_3_reg_4801;

assign out_stream_TVALID = regslice_both_out_stream_U_vld_out;

assign sext_ln10_100_fu_3148_p1 = add_ln35_15_reg_6682;

assign sext_ln10_101_fu_3151_p1 = reg_189;

assign sext_ln10_102_fu_3073_p1 = sub_ln35_15_fu_3009_p2;

assign sext_ln10_103_fu_3077_p1 = reg_193;

assign sext_ln10_104_fu_3236_p1 = $signed(sub_ln36_30_reg_6687);

assign sext_ln10_105_fu_3161_p1 = reg_173;

assign sext_ln10_106_fu_3165_p1 = $signed(sub_ln36_31_reg_6692);

assign sext_ln10_107_fu_3168_p1 = reg_177;

assign sext_ln10_108_fu_3380_p1 = $signed(sub_ln37_15_reg_6697);

assign sext_ln10_109_fu_3249_p1 = reg_173;

assign sext_ln10_10_fu_1155_p1 = sub_ln36_2_reg_5218;

assign sext_ln10_110_fu_3253_p1 = $signed(add_ln37_15_reg_6702);

assign sext_ln10_111_fu_3256_p1 = reg_177;

assign sext_ln10_11_fu_1094_p1 = sub_ln36_3_fu_1072_p2;

assign sext_ln10_12_fu_1255_p1 = $signed(sub_ln37_1_reg_5223);

assign sext_ln10_13_fu_1163_p1 = $signed(add_ln37_1_reg_5228);

assign sext_ln10_14_fu_1749_p1 = add_ln35_2_reg_5703;

assign sext_ln10_15_fu_937_p1 = reg_173;

assign sext_ln10_16_fu_1626_p1 = sub_ln35_2_fu_1608_p2;

assign sext_ln10_17_fu_854_p1 = reg_177;

assign sext_ln10_18_fu_1854_p1 = $signed(sub_ln36_4_reg_5775);

assign sext_ln10_19_fu_417_p1 = reg_173;

assign sext_ln10_1_fu_544_p1 = reg_173;

assign sext_ln10_20_fu_1757_p1 = $signed(sub_ln36_5_fu_1689_p2);

assign sext_ln10_21_fu_389_p1 = reg_177;

assign sext_ln10_22_fu_1946_p1 = $signed(sub_ln37_2_reg_5708);

assign sext_ln10_23_fu_1268_p1 = reg_181;

assign sext_ln10_24_fu_1867_p1 = $signed(add_ln37_2_reg_5713);

assign sext_ln10_25_fu_1272_p1 = reg_177;

assign sext_ln10_26_fu_2725_p1 = $signed(add_ln35_3_reg_6377);

assign sext_ln10_27_fu_2572_p1 = $signed(sub_ln35_3_fu_2554_p2);

assign sext_ln10_28_fu_2845_p1 = $signed(sub_ln36_6_reg_6468);

assign sext_ln10_29_fu_2738_p1 = $signed(sub_ln36_7_fu_2665_p2);

assign sext_ln10_2_fu_548_p1 = $signed(sub_ln35_fu_514_p2);

assign sext_ln10_30_fu_2858_p1 = $signed(sub_ln37_3_reg_6382);

assign sext_ln10_31_fu_2742_p1 = add_ln37_3_reg_6387;

assign sext_ln10_32_fu_393_p1 = add_ln35_4_fu_353_p2;

assign sext_ln10_33_fu_421_p1 = $signed(sub_ln35_4_reg_4597);

assign sext_ln10_34_fu_397_p1 = sub_ln36_8_fu_365_p2;

assign sext_ln10_35_fu_430_p1 = reg_181;

assign sext_ln10_36_fu_434_p1 = $signed(sub_ln36_9_reg_4602);

assign sext_ln10_37_fu_401_p1 = reg_185;

assign sext_ln10_38_fu_405_p1 = sub_ln37_4_fu_377_p2;

assign sext_ln10_39_fu_443_p1 = reg_189;

assign sext_ln10_3_fu_552_p1 = reg_177;

assign sext_ln10_40_fu_447_p1 = $signed(add_ln37_4_reg_4607);

assign sext_ln10_41_fu_409_p1 = reg_193;

assign sext_ln10_42_fu_799_p1 = add_ln35_5_fu_669_p2;

assign sext_ln10_43_fu_874_p1 = sub_ln35_5_reg_4914;

assign sext_ln10_44_fu_882_p1 = sub_ln36_10_fu_819_p2;

assign sext_ln10_45_fu_941_p1 = $signed(sub_ln36_11_reg_5013);

assign sext_ln10_46_fu_886_p1 = sub_ln37_5_reg_4919;

assign sext_ln10_47_fu_949_p1 = add_ln37_5_reg_4924;

assign sext_ln10_48_fu_1285_p1 = add_ln35_6_fu_1227_p2;

assign sext_ln10_49_fu_1409_p1 = sub_ln35_6_reg_5346;

assign sext_ln10_4_fu_589_p1 = sub_ln36_reg_4762;

assign sext_ln10_50_fu_1417_p1 = sub_ln36_12_fu_1318_p2;

assign sext_ln10_51_fu_1472_p1 = $signed(sub_ln36_13_reg_5446);

assign sext_ln10_52_fu_1421_p1 = sub_ln37_6_reg_5351;

assign sext_ln10_53_fu_1480_p1 = reg_173;

assign sext_ln10_54_fu_1484_p1 = add_ln37_6_reg_5356;

assign sext_ln10_55_fu_1424_p1 = reg_185;

assign sext_ln10_56_fu_2196_p1 = add_ln35_7_fu_2133_p2;

assign sext_ln10_57_fu_2344_p1 = $signed(sub_ln35_7_reg_6080);

assign sext_ln10_58_fu_2200_p1 = sub_ln36_14_fu_2145_p2;

assign sext_ln10_59_fu_2352_p1 = sub_ln36_15_reg_6085;

assign sext_ln10_5_fu_556_p1 = sub_ln36_1_fu_526_p2;

assign sext_ln10_60_fu_2204_p1 = sub_ln37_7_fu_2157_p2;

assign sext_ln10_61_fu_2360_p1 = add_ln37_7_reg_6090;

assign sext_ln10_62_fu_889_p1 = $signed(a_real_8_reg_4968);

assign sext_ln10_63_fu_803_p1 = $signed(a_imag_8_fu_781_p2);

assign sext_ln10_64_fu_957_p1 = add_ln35_12_reg_5046;

assign sext_ln10_65_fu_902_p1 = sub_ln35_12_fu_862_p2;

assign sext_ln10_66_fu_1129_p1 = $signed(sub_ln36_24_reg_4973);

assign sext_ln10_67_fu_1005_p1 = $signed(sub_ln36_25_reg_4978);

assign sext_ln10_68_fu_1428_p1 = $signed(sub_ln37_12_reg_5051);

assign sext_ln10_69_fu_1307_p1 = $signed(add_ln37_12_reg_5056);

assign sext_ln10_6_fu_697_p1 = $signed(sub_ln37_reg_4767);

assign sext_ln10_70_fu_1493_p1 = a_real_10_reg_5493;

assign sext_ln10_71_fu_1441_p1 = a_imag_10_fu_1391_p2;

assign sext_ln10_72_fu_1661_p1 = $signed(add_ln35_13_reg_5613);

assign sext_ln10_73_fu_1556_p1 = reg_189;

assign sext_ln10_74_fu_1560_p1 = $signed(sub_ln35_13_fu_1505_p2);

assign sext_ln10_75_fu_1564_p1 = reg_193;

assign sext_ln10_76_fu_1808_p1 = $signed(sub_ln36_26_reg_5498);

assign sext_ln10_77_fu_1674_p1 = $signed(sub_ln36_27_reg_5503);

assign sext_ln10_78_fu_2049_p1 = sub_ln37_13_reg_5618;

assign sext_ln10_79_fu_2052_p1 = reg_181;

assign sext_ln10_7_fu_597_p1 = $signed(add_ln37_reg_4772);

assign sext_ln10_80_fu_1917_p1 = add_ln37_13_reg_5623;

assign sext_ln10_81_fu_1920_p1 = reg_177;

assign sext_ln10_82_fu_2228_p1 = $signed(a_real_12_reg_5993);

assign sext_ln10_83_fu_2062_p1 = reg_173;

assign sext_ln10_84_fu_2066_p1 = $signed(a_imag_12_fu_1997_p2);

assign sext_ln10_85_fu_2070_p1 = reg_185;

assign sext_ln10_86_fu_2481_p1 = $signed(add_ln35_14_reg_6209);

assign sext_ln10_87_fu_2397_p1 = $signed(sub_ln35_14_fu_2332_p2);

assign sext_ln10_88_fu_2627_p1 = sub_ln36_28_reg_5998;

assign sext_ln10_89_fu_2630_p1 = reg_189;

assign sext_ln10_8_fu_1142_p1 = $signed(add_ln35_1_reg_5213);

assign sext_ln10_90_fu_2494_p1 = sub_ln36_29_reg_6003;

assign sext_ln10_91_fu_2497_p1 = reg_193;

assign sext_ln10_92_fu_3048_p1 = $signed(sub_ln37_14_reg_6214);

assign sext_ln10_93_fu_2913_p1 = reg_173;

assign sext_ln10_94_fu_2917_p1 = $signed(add_ln37_14_reg_6219);

assign sext_ln10_95_fu_2920_p1 = reg_177;

assign sext_ln10_96_fu_3135_p1 = $signed(a_real_14_reg_6677);

assign sext_ln10_97_fu_3061_p1 = reg_181;

assign sext_ln10_98_fu_3065_p1 = $signed(a_imag_14_fu_2997_p2);

assign sext_ln10_99_fu_3069_p1 = reg_185;

assign sext_ln10_9_fu_1090_p1 = $signed(sub_ln35_1_fu_1060_p2);

assign sext_ln10_fu_576_p1 = $signed(add_ln35_reg_4757);

assign sub_ln35_12_fu_862_p2 = (ai1_12_reg_4950 - cr1_12_reg_4956);

assign sub_ln35_13_fu_1505_p2 = (ai1_13_reg_5475 - cr1_13_reg_5481);

assign sub_ln35_14_fu_2332_p2 = (ai1_14_reg_5975 - cr1_14_reg_5981);

assign sub_ln35_15_fu_3009_p2 = (ai1_15_fu_2971_p2 - cr1_15_fu_2983_p2);

assign sub_ln35_1_fu_1060_p2 = (ai1_1_fu_1020_p2 - cr1_1_fu_1033_p2);

assign sub_ln35_2_fu_1608_p2 = (ai1_2_fu_1580_p2 - cr1_2_fu_1593_p2);

assign sub_ln35_3_fu_2554_p2 = (ai1_3_fu_2526_p2 - cr1_3_fu_2539_p2);

assign sub_ln35_4_fu_359_p2 = (ai1_4_fu_314_p2 - cr1_4_fu_330_p2);

assign sub_ln35_5_fu_675_p2 = (ai1_5_fu_643_p2 - cr1_5_fu_658_p2);

assign sub_ln35_6_fu_1233_p2 = (ai1_6_fu_1205_p2 - cr1_6_fu_1218_p2);

assign sub_ln35_7_fu_2139_p2 = (ai1_7_fu_2099_p2 - cr1_7_fu_2112_p2);

assign sub_ln35_fu_514_p2 = (ai1_fu_473_p2 - cr1_fu_487_p2);

assign sub_ln36_10_fu_819_p2 = (ar0_5_reg_4890 - cr0_5_reg_4902);

assign sub_ln36_11_fu_823_p2 = (ai0_5_reg_4896 - ci0_5_reg_4908);

assign sub_ln36_12_fu_1318_p2 = (ar0_6_reg_5322 - cr0_6_reg_5334);

assign sub_ln36_13_fu_1322_p2 = (ai0_6_reg_5328 - ci0_6_reg_5340);

assign sub_ln36_14_fu_2145_p2 = (ar0_7_fu_2087_p2 - cr0_7_fu_2103_p2);

assign sub_ln36_15_fu_2151_p2 = (ai0_7_fu_2091_p2 - ci0_7_fu_2107_p2);

assign sub_ln36_1_fu_526_p2 = (ai0_fu_464_p2 - ci0_fu_482_p2);

assign sub_ln36_24_fu_787_p2 = (ar0_12_fu_737_p2 - cr0_12_fu_755_p2);

assign sub_ln36_25_fu_793_p2 = (ai0_12_fu_742_p2 - ci0_12_fu_761_p2);

assign sub_ln36_26_fu_1397_p2 = (ar0_13_fu_1353_p2 - cr0_13_fu_1369_p2);

assign sub_ln36_27_fu_1403_p2 = (ai0_13_fu_1357_p2 - ci0_13_fu_1373_p2);

assign sub_ln36_28_fu_2003_p2 = (ar0_14_fu_1959_p2 - cr0_14_fu_1975_p2);

assign sub_ln36_29_fu_2009_p2 = (ai0_14_fu_1963_p2 - ci0_14_fu_1979_p2);

assign sub_ln36_2_fu_1066_p2 = (ar0_1_fu_1008_p2 - cr0_1_fu_1024_p2);

assign sub_ln36_30_fu_3015_p2 = (ar0_15_fu_2959_p2 - cr0_15_fu_2975_p2);

assign sub_ln36_31_fu_3021_p2 = (ai0_15_fu_2963_p2 - ci0_15_fu_2979_p2);

assign sub_ln36_3_fu_1072_p2 = (ai0_1_fu_1012_p2 - ci0_1_fu_1028_p2);

assign sub_ln36_4_fu_1685_p2 = (ar0_2_reg_5679 - cr0_2_reg_5691);

assign sub_ln36_5_fu_1689_p2 = (ai0_2_reg_5685 - ci0_2_reg_5697);

assign sub_ln36_6_fu_2661_p2 = (ar0_3_reg_6353 - cr0_3_reg_6365);

assign sub_ln36_7_fu_2665_p2 = (ai0_3_reg_6359 - ci0_3_reg_6371);

assign sub_ln36_8_fu_365_p2 = (ar0_4_fu_301_p2 - cr0_4_fu_319_p2);

assign sub_ln36_9_fu_371_p2 = (ai0_4_fu_305_p2 - ci0_4_fu_324_p2);

assign sub_ln36_fu_520_p2 = (ar0_fu_460_p2 - cr0_fu_478_p2);

assign sub_ln37_12_fu_866_p2 = (ar1_12_reg_4944 - ci1_12_reg_4962);

assign sub_ln37_13_fu_1509_p2 = (ar1_13_reg_5469 - ci1_13_reg_5487);

assign sub_ln37_14_fu_2336_p2 = (ar1_14_reg_5969 - ci1_14_reg_5987);

assign sub_ln37_15_fu_3027_p2 = (ar1_15_fu_2967_p2 - ci1_15_fu_2987_p2);

assign sub_ln37_1_fu_1078_p2 = (ar1_1_fu_1016_p2 - ci1_1_fu_1037_p2);

assign sub_ln37_2_fu_1614_p2 = (ar1_2_fu_1576_p2 - ci1_2_fu_1597_p2);

assign sub_ln37_3_fu_2560_p2 = (ar1_3_fu_2522_p2 - ci1_3_fu_2543_p2);

assign sub_ln37_4_fu_377_p2 = (ar1_4_fu_310_p2 - ci1_4_fu_335_p2);

assign sub_ln37_5_fu_681_p2 = (ar1_5_fu_639_p2 - ci1_5_fu_663_p2);

assign sub_ln37_6_fu_1239_p2 = (ar1_6_fu_1201_p2 - ci1_6_fu_1222_p2);

assign sub_ln37_7_fu_2157_p2 = (ar1_7_fu_2095_p2 - ci1_7_fu_2116_p2);

assign sub_ln37_fu_532_p2 = (ar1_fu_469_p2 - ci1_fu_491_p2);

assign sub_ln47_10_fu_3127_p2 = (ar_26_reg_6577 - trunc_ln10_9_reg_6631);

assign sub_ln47_11_fu_3222_p2 = (ar_27_reg_6497 - trunc_ln10_10_fu_3194_p4);

assign sub_ln47_12_fu_3359_p2 = (a_real_21_fu_3305_p2 - trunc_ln10_11_fu_3329_p4);

assign sub_ln47_13_fu_3442_p2 = (ar_29_fu_3406_p2 - trunc_ln10_12_reg_6934);

assign sub_ln47_14_fu_3476_p2 = (ar_30_reg_6912 - trunc_ln10_13_fu_3453_p4);

assign sub_ln47_15_fu_3540_p2 = (ar_31_reg_6955 - trunc_ln10_14_reg_7003);

assign sub_ln47_1_fu_1889_p2 = (ar_17_fu_1834_p2 - trunc_ln10_s_reg_5262);

assign sub_ln47_2_fu_2023_p2 = (ar_18_reg_5804 - trunc_ln10_1_reg_5416);

assign sub_ln47_3_fu_2216_p2 = (ar_19_reg_5875 - trunc_ln10_2_reg_5644);

assign sub_ln47_4_fu_2378_p2 = (a_real_17_fu_2286_p2 - trunc_ln10_3_reg_5741);

assign sub_ln47_5_fu_2444_p2 = (ar_21_fu_2414_p2 - trunc_ln10_4_reg_5924);

assign sub_ln47_6_fu_2619_p2 = (ar_22_reg_6185 - trunc_ln10_5_reg_6018);

assign sub_ln47_7_fu_2762_p2 = (ar_23_reg_6281 - trunc_ln10_6_reg_6264);

assign sub_ln47_8_fu_2894_p2 = (a_real_19_fu_2829_p2 - trunc_ln10_7_reg_6314);

assign sub_ln47_9_fu_2800_p2 = (ar_25_fu_2701_p2 - trunc_ln10_8_fu_2770_p4);

assign sub_ln47_fu_1789_p2 = (a_real_15_fu_1725_p2 - trunc_ln_reg_5178);

assign sub_ln48_10_fu_3131_p2 = (ai_26_reg_6583 - trunc_ln11_9_reg_6707);

assign sub_ln48_11_fu_3227_p2 = (ai_27_reg_6503 - trunc_ln11_10_fu_3203_p4);

assign sub_ln48_12_fu_3365_p2 = (a_imag_21_fu_3311_p2 - trunc_ln11_11_fu_3338_p4);

assign sub_ln48_13_fu_3447_p2 = (ai_29_fu_3410_p2 - trunc_ln11_12_fu_3422_p4);

assign sub_ln48_14_fu_3498_p2 = (ai_30_reg_6918 - trunc_ln11_13_reg_6977);

assign sub_ln48_15_fu_3544_p2 = (ai_31_reg_6961 - trunc_ln11_14_reg_7009);

assign sub_ln48_1_fu_1894_p2 = (ai_17_fu_1838_p2 - trunc_ln11_s_reg_5316);

assign sub_ln48_2_fu_2027_p2 = (ai_18_reg_5810 - trunc_ln11_1_reg_5422);

assign sub_ln48_3_fu_2220_p2 = (ai_19_reg_5881 - trunc_ln11_2_reg_5650);

assign sub_ln48_4_fu_2383_p2 = (a_imag_17_fu_2292_p2 - trunc_ln11_3_reg_5854);

assign sub_ln48_5_fu_2449_p2 = (ai_21_fu_2418_p2 - trunc_ln11_4_reg_5930);

assign sub_ln48_6_fu_2623_p2 = (ai_22_reg_6191 - trunc_ln11_5_reg_6024);

assign sub_ln48_7_fu_2766_p2 = (ai_23_reg_6287 - trunc_ln11_6_reg_6308);

assign sub_ln48_8_fu_2899_p2 = (a_imag_19_fu_2833_p2 - trunc_ln11_7_reg_6320);

assign sub_ln48_9_fu_2806_p2 = (ai_25_fu_2707_p2 - trunc_ln11_8_fu_2779_p4);

assign sub_ln48_fu_1794_p2 = (a_imag_15_fu_1731_p2 - trunc_ln1_reg_5184);

assign tmp_10_fu_3260_p3 = {{add_ln46_11_fu_3217_p2}, {add_ln45_11_fu_3212_p2}};

assign tmp_11_fu_3393_p3 = {{add_ln46_12_fu_3353_p2}, {add_ln45_12_fu_3347_p2}};

assign tmp_12_fu_3481_p3 = {{add_ln46_13_fu_3436_p2}, {add_ln45_13_fu_3431_p2}};

assign tmp_13_fu_3520_p3 = {{add_ln46_14_fu_3494_p2}, {add_ln45_14_reg_6983}};

assign tmp_14_fu_3548_p3 = {{add_ln46_15_fu_3536_p2}, {add_ln45_15_fu_3532_p2}};

assign tmp_15_fu_3561_p3 = {{sub_ln48_reg_5849}, {sub_ln47_reg_5844}};

assign tmp_16_fu_3572_p3 = {{sub_ln48_1_reg_5919}, {sub_ln47_1_reg_5914}};

assign tmp_17_fu_3583_p3 = {{sub_ln48_2_reg_6013}, {sub_ln47_2_reg_6008}};

assign tmp_18_fu_3594_p3 = {{sub_ln48_3_reg_6136}, {sub_ln47_3_reg_6131}};

assign tmp_19_fu_3605_p3 = {{sub_ln48_4_reg_6259}, {sub_ln47_4_reg_6254}};

assign tmp_1_fu_2074_p3 = {{add_ln46_2_fu_2019_p2}, {add_ln45_2_fu_2015_p2}};

assign tmp_20_fu_3616_p3 = {{sub_ln48_5_reg_6303}, {sub_ln47_5_reg_6298}};

assign tmp_21_fu_3627_p3 = {{sub_ln48_6_reg_6431}, {sub_ln47_6_reg_6426}};

assign tmp_22_fu_3638_p3 = {{sub_ln48_7_reg_6542}, {sub_ln47_7_reg_6537}};

assign tmp_23_fu_3649_p3 = {{sub_ln48_8_reg_6626}, {sub_ln47_8_reg_6621}};

assign tmp_24_fu_3660_p3 = {{sub_ln48_9_reg_6562}, {sub_ln47_9_reg_6557}};

assign tmp_25_fu_3671_p3 = {{sub_ln48_10_reg_6781}, {sub_ln47_10_reg_6776}};

assign tmp_26_fu_3682_p3 = {{sub_ln48_11_reg_6845}, {sub_ln47_11_reg_6840}};

assign tmp_27_fu_3693_p3 = {{sub_ln48_12_reg_6929}, {sub_ln47_12_reg_6924}};

assign tmp_28_fu_3704_p3 = {{sub_ln48_13_reg_6972}, {sub_ln47_13_reg_6967}};

assign tmp_29_fu_3715_p3 = {{sub_ln48_14_reg_6998}, {sub_ln47_14_reg_6988}};

assign tmp_2_fu_2241_p3 = {{add_ln46_3_fu_2212_p2}, {add_ln45_3_fu_2208_p2}};

assign tmp_3_fu_2401_p3 = {{add_ln46_4_fu_2373_p2}, {add_ln45_4_fu_2368_p2}};

assign tmp_4_fu_2501_p3 = {{add_ln46_5_fu_2439_p2}, {add_ln45_5_fu_2434_p2}};

assign tmp_5_fu_2640_p3 = {{add_ln46_6_fu_2615_p2}, {add_ln45_6_fu_2611_p2}};

assign tmp_6_fu_2816_p3 = {{add_ln46_7_fu_2758_p2}, {add_ln45_7_fu_2754_p2}};

assign tmp_7_fu_2924_p3 = {{add_ln46_8_fu_2889_p2}, {add_ln45_8_fu_2884_p2}};

assign tmp_8_fu_3081_p3 = {{add_ln46_9_reg_6552}, {add_ln45_9_reg_6547}};

assign tmp_9_fu_3172_p3 = {{add_ln46_10_fu_3123_p2}, {add_ln45_10_fu_3119_p2}};

assign tmp_fu_1821_p3 = {{add_ln46_fu_1784_p2}, {add_ln45_fu_1779_p2}};

assign tmp_s_fu_1924_p3 = {{add_ln46_1_fu_1884_p2}, {add_ln45_1_fu_1879_p2}};

assign trunc_ln10_10_fu_3194_p4 = {{grp_fu_4236_p3[27:12]}};

assign trunc_ln10_11_fu_3329_p4 = {{grp_fu_4252_p3[27:12]}};

assign trunc_ln10_13_fu_3453_p4 = {{grp_fu_4283_p3[27:12]}};

assign trunc_ln10_8_fu_2770_p4 = {{grp_fu_4153_p3[27:12]}};

assign trunc_ln11_10_fu_3203_p4 = {{grp_fu_4244_p3[27:12]}};

assign trunc_ln11_11_fu_3338_p4 = {{grp_fu_4260_p3[27:12]}};

assign trunc_ln11_12_fu_3422_p4 = {{grp_fu_4276_p3[27:12]}};

assign trunc_ln11_8_fu_2779_p4 = {{grp_fu_4160_p3[27:12]}};

assign zext_ln162_10_fu_3180_p1 = tmp_9_fu_3172_p3;

assign zext_ln162_11_fu_3268_p1 = tmp_10_fu_3260_p3;

assign zext_ln162_12_fu_3401_p1 = tmp_11_fu_3393_p3;

assign zext_ln162_13_fu_3489_p1 = tmp_12_fu_3481_p3;

assign zext_ln162_14_fu_3527_p1 = tmp_13_fu_3520_p3;

assign zext_ln162_15_fu_3556_p1 = tmp_14_fu_3548_p3;

assign zext_ln162_16_fu_3567_p1 = tmp_15_fu_3561_p3;

assign zext_ln162_17_fu_3578_p1 = tmp_16_fu_3572_p3;

assign zext_ln162_18_fu_3589_p1 = tmp_17_fu_3583_p3;

assign zext_ln162_19_fu_3600_p1 = tmp_18_fu_3594_p3;

assign zext_ln162_1_fu_1932_p1 = tmp_s_fu_1924_p3;

assign zext_ln162_20_fu_3611_p1 = tmp_19_fu_3605_p3;

assign zext_ln162_21_fu_3622_p1 = tmp_20_fu_3616_p3;

assign zext_ln162_22_fu_3633_p1 = tmp_21_fu_3627_p3;

assign zext_ln162_23_fu_3644_p1 = tmp_22_fu_3638_p3;

assign zext_ln162_24_fu_3655_p1 = tmp_23_fu_3649_p3;

assign zext_ln162_25_fu_3666_p1 = tmp_24_fu_3660_p3;

assign zext_ln162_26_fu_3677_p1 = tmp_25_fu_3671_p3;

assign zext_ln162_27_fu_3688_p1 = tmp_26_fu_3682_p3;

assign zext_ln162_28_fu_3699_p1 = tmp_27_fu_3693_p3;

assign zext_ln162_29_fu_3710_p1 = tmp_28_fu_3704_p3;

assign zext_ln162_2_fu_2082_p1 = tmp_1_fu_2074_p3;

assign zext_ln162_30_fu_3721_p1 = tmp_29_fu_3715_p3;

assign zext_ln162_31_cast_fu_3726_p4 = {{{{1'd1}, {sub_ln48_15_reg_7025}}}, {sub_ln47_15_reg_7020}};

assign zext_ln162_31_fu_3734_p1 = zext_ln162_31_cast_fu_3726_p4;

assign zext_ln162_3_fu_2249_p1 = tmp_2_fu_2241_p3;

assign zext_ln162_4_fu_2409_p1 = tmp_3_fu_2401_p3;

assign zext_ln162_5_fu_2509_p1 = tmp_4_fu_2501_p3;

assign zext_ln162_6_fu_2648_p1 = tmp_5_fu_2640_p3;

assign zext_ln162_7_fu_2824_p1 = tmp_6_fu_2816_p3;

assign zext_ln162_8_fu_2932_p1 = tmp_7_fu_2924_p3;

assign zext_ln162_9_fu_3087_p1 = tmp_8_fu_3081_p3;

assign zext_ln162_fu_1829_p1 = tmp_fu_1821_p3;

endmodule //fft32
