Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/tse_tutorial/ --output-directory=C:/tse_tutorial/nios_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/tse_tutorial/nios_system.sopcinfo --report-file=html:C:/tse_tutorial/nios_system.html --report-file=qip:C:/tse_tutorial/nios_system/synthesis/nios_system.qip --report-file=cmp:C:/tse_tutorial/nios_system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/tse_tutorial/nios_system.qsys --language=VERILOG
Progress: Loading tse_tutorial/nios_system.qsys
Progress: Reading input file
Progress: Adding nios2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk [clock_source 13.0]
Progress: Parameterizing module sys_clk
Progress: Adding main_memory [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module main_memory
Progress: Adding tse_mac [triple_speed_ethernet 13.0]
Progress: Parameterizing module tse_mac
Progress: Adding sgdma_tx [altera_avalon_sgdma 13.0.1]
Progress: Parameterizing module sgdma_tx
Progress: Adding sgdma_rx [altera_avalon_sgdma 13.0.1]
Progress: Parameterizing module sgdma_rx
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding piosampler [piosampler 1.0]
Progress: Parameterizing module piosampler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.tse_mac: Please apply the Quartus II and TimeQuest SDC constraints as mentioned in user guide
Warning: nios_system.tse_mac: Altera recommends using the new Triple-Speed Ethernet (TSE) user interface for all new TSE designs. 
To transition your existing TSE designs to the new user interface, refer to TSE user guide.
Beginning in Quartus II software version 13.1, this version of the user interface will no longer be available.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 47 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 26 modules, 113 connections
Info: merlin_domain_transform: After transform: 52 modules, 292 connections
Info: merlin_router_transform: After transform: 69 modules, 358 connections
Info: merlin_traffic_limiter_transform: After transform: 70 modules, 363 connections
Info: reset_adaptation_transform: After transform: 72 modules, 293 connections
Info: merlin_network_to_switch_transform: After transform: 105 modules, 361 connections
Info: limiter_update_transform: After transform: 105 modules, 362 connections
Info: merlin_mm_transform: After transform: 105 modules, 362 connections
Info: merlin_interrupt_mapper_transform: After transform: 106 modules, 365 connections
Info: nios2: Starting RTL generation for module 'nios_system_nios2'
Info: nios2:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2 --dir=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0001_nios2_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0001_nios2_gen//nios_system_nios2_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2: # 2018.08.31 18:28:02 (*) Starting Nios II generation
Info: nios2: # 2018.08.31 18:28:02 (*)   Checking for plaintext license.
Info: nios2: # 2018.08.31 18:28:07 (*)   Plaintext license not found.
Info: nios2: # 2018.08.31 18:28:07 (*)   Checking for encrypted license (non-evaluation).
Info: nios2: # 2018.08.31 18:28:15 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2: # 2018.08.31 18:28:15 (*)   Elaborating CPU configuration settings
Info: nios2: # 2018.08.31 18:28:15 (*)   Creating all objects for CPU
Info: nios2: # 2018.08.31 18:28:19 (*)     Pipeline frontend
Info: nios2: # 2018.08.31 18:28:28 (*)   Generating RTL from CPU objects
Info: nios2: # 2018.08.31 18:28:38 (*)   Creating encrypted RTL
Info: nios2: # 2018.08.31 18:28:42 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'nios_system_nios2'
Info: nios2: "nios_system" instantiated altera_nios2_qsys "nios2"
Info: jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0002_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: main_memory: Starting RTL generation for module 'nios_system_main_memory'
Info: main_memory:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_main_memory --dir=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0003_main_memory_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0003_main_memory_gen//nios_system_main_memory_component_configuration.pl  --do_build_sim=0  ]
Info: main_memory: Done RTL generation for module 'nios_system_main_memory'
Info: main_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "main_memory"
Info: tse_mac: Preparing to generate...
Info: tse_mac: Variation name : nios_system_tse_mac
Info: tse_mac: Variation language : Verilog HDL
Info: tse_mac: Output directory : C:\DOCUME~1\ricardo\LOCALS~1\Temp\alt7774_5308044082974279450.dir\0004_iptb_gen
Info: tse_mac: Generating HDL... 
Info: tse_mac: Generating netlist using chosen parameters...
Info: tse_mac: Generating QIP file ...
Info: tse_mac: Updating user's project directory...
Info: tse_mac: HDL generated
Info: tse_mac: Generation successful.
Info: tse_mac: "nios_system" instantiated triple_speed_ethernet "tse_mac"
Info: sgdma_tx: Starting RTL generation for module 'nios_system_sgdma_tx'
Info: sgdma_tx:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_system_sgdma_tx --dir=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0005_sgdma_tx_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0005_sgdma_tx_gen//nios_system_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_tx: Done RTL generation for module 'nios_system_sgdma_tx'
Info: sgdma_tx: "nios_system" instantiated altera_avalon_sgdma "sgdma_tx"
Info: sgdma_rx: Starting RTL generation for module 'nios_system_sgdma_rx'
Info: sgdma_rx:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=nios_system_sgdma_rx --dir=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0006_sgdma_rx_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0006_sgdma_rx_gen//nios_system_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_rx: Done RTL generation for module 'nios_system_sgdma_rx'
Info: sgdma_rx: "nios_system" instantiated altera_avalon_sgdma "sgdma_rx"
Info: descriptor_memory: Starting RTL generation for module 'nios_system_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_descriptor_memory --dir=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0007_descriptor_memory_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/DOCUME~1/ricardo/LOCALS~1/Temp/alt7774_5308044082974279450.dir/0007_descriptor_memory_gen//nios_system_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory: Done RTL generation for module 'nios_system_descriptor_memory'
Info: descriptor_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: piosampler: "nios_system" instantiated piosampler "piosampler"
Info: nios2_instruction_master_translator: "nios_system" instantiated altera_merlin_master_translator "nios2_instruction_master_translator"
Info: nios2_jtag_debug_module_translator: "nios_system" instantiated altera_merlin_slave_translator "nios2_jtag_debug_module_translator"
Info: nios2_instruction_master_translator_avalon_universal_master_0_agent: "nios_system" instantiated altera_merlin_master_agent "nios2_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_system" instantiated altera_merlin_slave_agent "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios_system" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "nios_system" instantiated altera_merlin_router "addr_router_002"
Info: addr_router_006: "nios_system" instantiated altera_merlin_router "addr_router_006"
Info: id_router: "nios_system" instantiated altera_merlin_router "id_router"
Info: id_router_001: "nios_system" instantiated altera_merlin_router "id_router_001"
Info: id_router_002: "nios_system" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "nios_system" instantiated altera_merlin_router "id_router_003"
Info: limiter: "nios_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_001: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux_001"
Info: Reusing file C:/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_001"
Info: rsp_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: nios_system: Done nios_system" with 34 modules, 304 files, 9802443 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
