#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun  5 15:22:44 2022
# Process ID: 6280
# Current directory: D:/recherche/projets/WaveComputer/dev/synthesis/vivado/vivado_project_QB/vivado_project_QB.runs/design_QB_PL_top_level_0_0_synth_1
# Command line: vivado.exe -log design_QB_PL_top_level_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_QB_PL_top_level_0_0.tcl
# Log file: D:/recherche/projets/WaveComputer/dev/synthesis/vivado/vivado_project_QB/vivado_project_QB.runs/design_QB_PL_top_level_0_0_synth_1/design_QB_PL_top_level_0_0.vds
# Journal file: D:/recherche/projets/WaveComputer/dev/synthesis/vivado/vivado_project_QB/vivado_project_QB.runs/design_QB_PL_top_level_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_QB_PL_top_level_0_0.tcl -notrace
Command: synth_design -top design_QB_PL_top_level_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_QB_PL_top_level_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22724 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 710.543 ; gain = 242.648
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_QB_PL_top_level_0_0' [d:/recherche/projets/WaveComputer/dev/synthesis/vivado/vivado_project_QB/vivado_project_QB.srcs/sources_1/bd/design_QB/ip/design_QB_PL_top_level_0_0/synth/design_QB_PL_top_level_0_0.vhd:70]
	Parameter RESET_POL bound to: 1'b1 
INFO: [Synth 8-3491] module 'PL_top_level' declared at 'D:/recherche/projets/WaveComputer/dev/src/PL_top_level.vhd:38' bound to instance 'U0' of component 'PL_top_level' [d:/recherche/projets/WaveComputer/dev/synthesis/vivado/vivado_project_QB/vivado_project_QB.srcs/sources_1/bd/design_QB/ip/design_QB_PL_top_level_0_0/synth/design_QB_PL_top_level_0_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'PL_top_level' [D:/recherche/projets/WaveComputer/dev/src/PL_top_level.vhd:63]
	Parameter RESET_POL bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'vesa' [D:/recherche/projets/WaveComputer/dev/src/vesa/vesa.vhd:72]
	Parameter RESET_POL bound to: 1'b1 
	Parameter RESET_SYNC bound to: 1 - type: bool 
	Parameter PIXEL_DATA_BUS bound to: 12 - type: integer 
	Parameter H_ACTIVE_POL bound to: 1'b0 
	Parameter V_ACTIVE_POL bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'vesa_core' [D:/recherche/projets/WaveComputer/dev/src/vesa/vesa_core.vhd:84]
	Parameter RESET_POL bound to: 1'b1 
	Parameter RESET_SYNC bound to: 1 - type: bool 
	Parameter PIXEL_DATA_BUS bound to: 12 - type: integer 
	Parameter H_ACTIVE_POL bound to: 1'b0 
	Parameter V_ACTIVE_POL bound to: 1'b0 
	Parameter H_SYNC_TIME bound to: 136 - type: integer 
	Parameter H_BACK_PORCH bound to: 144 - type: integer 
	Parameter H_LEFT_BORDER bound to: 0 - type: integer 
	Parameter H_ADDR_TIME bound to: 1024 - type: integer 
	Parameter H_RIGHT_BORDER bound to: 0 - type: integer 
	Parameter H_FRONT_PORCH bound to: 24 - type: integer 
	Parameter V_SYNC_TIME bound to: 6 - type: integer 
	Parameter V_BACK_PORCH bound to: 29 - type: integer 
	Parameter V_TOP_BORDER bound to: 0 - type: integer 
	Parameter V_ADDR_TIME bound to: 768 - type: integer 
	Parameter V_BOTTOM_BORDER bound to: 0 - type: integer 
	Parameter V_FRONT_PORCH bound to: 3 - type: integer 
	Parameter HV_DELAY bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pixel_addr_x_reg_reg was removed.  [D:/recherche/projets/WaveComputer/dev/src/vesa/vesa_core.vhd:125]
WARNING: [Synth 8-6014] Unused sequential element pixel_addr_x_en_reg was removed.  [D:/recherche/projets/WaveComputer/dev/src/vesa/vesa_core.vhd:126]
WARNING: [Synth 8-6014] Unused sequential element pixel_addr_y_reg_reg was removed.  [D:/recherche/projets/WaveComputer/dev/src/vesa/vesa_core.vhd:209]
WARNING: [Synth 8-3848] Net pixel_addr_x in module/entity vesa_core does not have driver. [D:/recherche/projets/WaveComputer/dev/src/vesa/vesa_core.vhd:69]
WARNING: [Synth 8-3848] Net pixel_addr_y in module/entity vesa_core does not have driver. [D:/recherche/projets/WaveComputer/dev/src/vesa/vesa_core.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'vesa_core' (1#1) [D:/recherche/projets/WaveComputer/dev/src/vesa/vesa_core.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'vesa' (2#1) [D:/recherche/projets/WaveComputer/dev/src/vesa/vesa.vhd:72]
INFO: [Synth 8-638] synthesizing module 'blinky' [D:/recherche/projets/WaveComputer/dev/src/misc/blinky.vhd:50]
	Parameter RESET_POL bound to: 1'b1 
	Parameter RESET_SYNC bound to: 1 - type: bool 
	Parameter CLOCK_FREQ_MHZ bound to: 75.000000 - type: double 
	Parameter BLINK_FREQ_HZ bound to: 2.000000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'blinky' (3#1) [D:/recherche/projets/WaveComputer/dev/src/misc/blinky.vhd:50]
INFO: [Synth 8-638] synthesizing module 'debouncer' [D:/recherche/projets/WaveComputer/dev/src/misc/debouncer.vhd:57]
	Parameter RESET_POL bound to: 1'b1 
	Parameter RESET_SYNC bound to: 1 - type: bool 
	Parameter CLOCK_FREQ_MHZ bound to: 75.000000 - type: double 
	Parameter BLIND_TIME_MS bound to: 1.000000 - type: double 
	Parameter REVERT_POL bound to: 0 - type: bool 
	Parameter NOTIFICATION_TIME bound to: 1 - type: integer 
	Parameter EVENT_TRIG_POL bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/recherche/projets/WaveComputer/dev/src/misc/debouncer.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (4#1) [D:/recherche/projets/WaveComputer/dev/src/misc/debouncer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'debouncer__parameterized0' [D:/recherche/projets/WaveComputer/dev/src/misc/debouncer.vhd:57]
	Parameter RESET_POL bound to: 1'b1 
	Parameter RESET_SYNC bound to: 1 - type: bool 
	Parameter CLOCK_FREQ_MHZ bound to: 75.000000 - type: double 
	Parameter BLIND_TIME_MS bound to: 5.000000 - type: double 
	Parameter REVERT_POL bound to: 0 - type: bool 
	Parameter NOTIFICATION_TIME bound to: 1 - type: integer 
	Parameter EVENT_TRIG_POL bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/recherche/projets/WaveComputer/dev/src/misc/debouncer.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'debouncer__parameterized0' (4#1) [D:/recherche/projets/WaveComputer/dev/src/misc/debouncer.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'PL_top_level' (5#1) [D:/recherche/projets/WaveComputer/dev/src/PL_top_level.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'design_QB_PL_top_level_0_0' (6#1) [d:/recherche/projets/WaveComputer/dev/synthesis/vivado/vivado_project_QB/vivado_project_QB.srcs/sources_1/bd/design_QB/ip/design_QB_PL_top_level_0_0/synth/design_QB_PL_top_level_0_0.vhd:70]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[12]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[11]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[10]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[9]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[8]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[7]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[6]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[5]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[4]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[3]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[2]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[1]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_x[0]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[12]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[11]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[10]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[9]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[8]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[7]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[6]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[5]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[4]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[3]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[2]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[1]
WARNING: [Synth 8-3331] design vesa_core has unconnected port pixel_addr_y[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 783.082 ; gain = 315.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 783.082 ; gain = 315.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 783.082 ; gain = 315.188
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-4471] merging register 'event_reg' into 'event_en_reg' [D:/recherche/projets/WaveComputer/dev/src/misc/debouncer.vhd:194]
INFO: [Synth 8-4471] merging register 'event_reg' into 'event_en_reg' [D:/recherche/projets/WaveComputer/dev/src/misc/debouncer.vhd:194]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 783.082 ; gain = 315.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 3     
	   3 Input     19 Bit        Muxes := 2     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vesa_core 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module blinky 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module debouncer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module PL_top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/vesa_0/vesa_core_0/display_data_reg[0]' (FDR) to 'U0/vesa_0/vesa_core_0/display_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/vesa_0/vesa_core_0/display_data_reg[1]' (FDR) to 'U0/vesa_0/vesa_core_0/display_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/vesa_0/vesa_core_0/display_data_reg[2]' (FDR) to 'U0/vesa_0/vesa_core_0/display_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/vesa_0/vesa_core_0/display_data_reg[3]' (FDR) to 'U0/vesa_0/vesa_core_0/display_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/vesa_0/vesa_core_0/display_data_reg[4]' (FDR) to 'U0/vesa_0/vesa_core_0/display_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/vesa_0/vesa_core_0/display_data_reg[5]' (FDR) to 'U0/vesa_0/vesa_core_0/display_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/vesa_0/vesa_core_0/display_data_reg[6]' (FDR) to 'U0/vesa_0/vesa_core_0/display_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/vesa_0/vesa_core_0/display_data_reg[7]' (FDR) to 'U0/vesa_0/vesa_core_0/display_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/vesa_0/vesa_core_0/display_data_reg[8]' (FDR) to 'U0/vesa_0/vesa_core_0/display_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/vesa_0/vesa_core_0/display_data_reg[9]' (FDR) to 'U0/vesa_0/vesa_core_0/display_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/vesa_0/vesa_core_0/display_data_reg[10]' (FDR) to 'U0/vesa_0/vesa_core_0/display_data_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/vesa_0/vesa_core_0/display_data_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 980.199 ; gain = 512.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 980.199 ; gain = 512.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 980.199 ; gain = 512.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 980.199 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 980.199 ; gain = 512.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 980.199 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 980.199 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 980.199 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 980.199 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    76|
|2     |LUT1   |   165|
|3     |LUT2   |     3|
|4     |LUT3   |    10|
|5     |LUT4   |    95|
|6     |LUT5   |   125|
|7     |LUT6   |    88|
|8     |FDCE   |    11|
|9     |FDRE   |   277|
|10    |FDSE   |    15|
+------+-------+------+

Report Instance Areas: 
+------+------------------+----------------------------+------+
|      |Instance          |Module                      |Cells |
+------+------------------+----------------------------+------+
|1     |top               |                            |   865|
|2     |  U0              |PL_top_level                |   865|
|3     |    blinky_0      |blinky                      |   387|
|4     |    debouncer_0   |debouncer                   |   126|
|5     |    debouncer_1   |debouncer__parameterized0   |   138|
|6     |    debouncer_2   |debouncer__parameterized0_0 |   138|
|7     |    vesa_0        |vesa                        |    61|
|8     |      vesa_core_0 |vesa_core                   |    61|
+------+------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 980.199 ; gain = 512.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 980.199 ; gain = 512.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 980.199 ; gain = 512.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 990.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1079.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1079.477 ; gain = 616.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1079.477 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/recherche/projets/WaveComputer/dev/synthesis/vivado/vivado_project_QB/vivado_project_QB.runs/design_QB_PL_top_level_0_0_synth_1/design_QB_PL_top_level_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1501.887 ; gain = 422.410
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1501.996 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/recherche/projets/WaveComputer/dev/synthesis/vivado/vivado_project_QB/vivado_project_QB.runs/design_QB_PL_top_level_0_0_synth_1/design_QB_PL_top_level_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_QB_PL_top_level_0_0_utilization_synth.rpt -pb design_QB_PL_top_level_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  5 15:23:30 2022...
