{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1605582630423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1605582630423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 17 11:10:30 2020 " "Processing started: Tue Nov 17 11:10:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1605582630423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1605582630423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stop -c stop " "Command: quartus_map --read_settings_files=on --write_settings_files=off stop -c stop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1605582630425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1605582630791 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stop.v(8) " "Verilog HDL information at stop.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1605582630884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop.v 1 1 " "Found 1 design units, including 1 entities, in source file stop.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1605582630886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1605582630886 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out packed stop.v(6) " "Verilog HDL Port Declaration warning at stop.v(6): data type declaration for \"out\" declares packed dimensions but the port declaration declaration does not" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1605582630886 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out stop.v(4) " "HDL info at stop.v(4): see declaration for object \"out\"" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1605582630886 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out1 packed stop.v(7) " "Verilog HDL Port Declaration warning at stop.v(7): data type declaration for \"out1\" declares packed dimensions but the port declaration declaration does not" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1 1605582630886 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out1 stop.v(5) " "HDL info at stop.v(5): see declaration for object \"out1\"" {  } { { "stop.v" "" { Text "F:/verilog_code/stopwatch1/stop.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1605582630886 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "stop " "Top-level design entity \"stop\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1 1605582630918 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4538 " "Peak virtual memory: 4538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1605582630994 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 17 11:10:30 2020 " "Processing ended: Tue Nov 17 11:10:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1605582630994 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1605582630994 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1605582630994 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605582630994 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1605582631597 ""}
