INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/zoege/OneDrive/Documents/ece/8th semester/dvlsi/Lab2/Ex2/dvlsi_adders/dvlsi_adders.srcs/sim_2/new/full_adder_tb_str.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_tb_str'
