
---------- Begin Simulation Statistics ----------
final_tick                               199456477500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 500860                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730296                       # Number of bytes of host memory used
host_op_rate                                   850339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   220.78                       # Real time elapsed on the host
host_tick_rate                              903420122                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   110579396                       # Number of instructions simulated
sim_ops                                     187737269                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.199456                       # Number of seconds simulated
sim_ticks                                199456477500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           7776591                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                   110579396                       # Number of instructions committed
system.cpu.committedOps                     187737269                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 41412.500091                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 41412.500091                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   1825877129                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   1825877129                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        44090                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        44090                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     27137505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27137505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19212.364444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19212.364444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18153.141642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18153.141642                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     27090661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27090661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    899984000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    899984000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001726                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        46844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    845355500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    845355500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46568                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46568                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      9597240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9597240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22877.568301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22877.568301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 18153.275109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18153.275109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9548229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9548229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1121252500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1121252500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005107                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        49011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        49011                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        11226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11226                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    685921500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    685921500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003937                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37785                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     36734745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36734745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21086.396119                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21086.396119                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18153.201427                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18153.201427                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     36638890                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36638890                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   2021236500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2021236500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002609                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        95855                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          95855                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        11502                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11502                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1531277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1531277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        84353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        84353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     36734745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36734745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21086.396119                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21086.396119                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18153.201427                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 41412.500091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26137.307047                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     36638890                       # number of overall hits
system.cpu.dcache.overall_hits::total        36638890                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   2021236500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2021236500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002609                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        95855                       # number of overall misses
system.cpu.dcache.overall_misses::total         95855                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        11502                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11502                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1531277000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1825877129                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3357154129                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002296                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        84353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        44090                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       128443                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued      8101688                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit      6691308                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     14880734                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       6878906                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 127419                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          501                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            286.254082                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         73597933                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   847.956524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   175.545073                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.828083                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.171431                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          266                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          758                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.259766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            128443                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          73597933                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.501597                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36767333                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches              5161                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       106296                       # number of writebacks
system.cpu.dcache.writebacks::total            106296                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    27137505                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1508                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     9597240                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           929                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst    159672073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    159672073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18710.415946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18710.415946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17710.415946                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17710.415946                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst    159602689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       159602689                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1298203500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1298203500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000435                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        69384                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         69384                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1228819500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1228819500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        69384                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        69384                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst    159672073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    159672073                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18710.415946                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18710.415946                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17710.415946                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17710.415946                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst    159602689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        159602689                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   1298203500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1298203500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000435                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000435                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        69384                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          69384                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1228819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1228819500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        69384                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        69384                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst    159672073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    159672073                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18710.415946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18710.415946                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17710.415946                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17710.415946                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst    159602689                       # number of overall hits
system.cpu.icache.overall_hits::total       159602689                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   1298203500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1298203500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000435                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000435                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        69384                       # number of overall misses
system.cpu.icache.overall_misses::total         69384                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1228819500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1228819500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        69384                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        69384                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  68872                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           2301.280886                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        319413530                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.386938                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             69384                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         319413530                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           511.386938                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           159672073                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        68872                       # number of writebacks
system.cpu.icache.writebacks::total             68872                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                   159672073                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          1463                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        398912955                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               398912954.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             54232392                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            45345396                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      6805704                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               96307035                       # Number of float alu accesses
system.cpu.num_fp_insts                      96307035                       # number of float instructions
system.cpu.num_fp_register_reads            145839479                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            86555738                       # number of times the floating registers were written
system.cpu.num_func_calls                      485460                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             114944786                       # Number of integer alu accesses
system.cpu.num_int_insts                    114944786                       # number of integer instructions
system.cpu.num_int_register_reads           235929553                       # number of times the integer registers were read
system.cpu.num_int_register_writes           83749126                       # number of times the integer registers were written
system.cpu.num_load_insts                    26947465                       # Number of load instructions
system.cpu.num_mem_refs                      36536526                       # number of memory refs
system.cpu.num_store_insts                    9589061                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                956446      0.51%      0.51% # Class of executed instruction
system.cpu.op_class::IntAlu                  84508922     45.01%     45.52% # Class of executed instruction
system.cpu.op_class::IntMult                  1071143      0.57%     46.09% # Class of executed instruction
system.cpu.op_class::IntDiv                      4095      0.00%     46.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                14896101      7.93%     54.03% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatCvt                     544      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     54.03% # Class of executed instruction
system.cpu.op_class::SimdAdd                    18362      0.01%     54.04% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     54.04% # Class of executed instruction
system.cpu.op_class::SimdAlu                 14216088      7.57%     61.61% # Class of executed instruction
system.cpu.op_class::SimdCmp                       14      0.00%     61.61% # Class of executed instruction
system.cpu.op_class::SimdCvt                  1105818      0.59%     62.20% # Class of executed instruction
system.cpu.op_class::SimdMisc                 3935337      2.10%     64.30% # Class of executed instruction
system.cpu.op_class::SimdMult                      36      0.00%     64.30% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     64.30% # Class of executed instruction
system.cpu.op_class::SimdShift                  23724      0.01%     64.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     64.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd            11540282      6.15%     70.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.46% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp              639425      0.34%     70.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt             8692884      4.63%     75.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              155668      0.08%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            9306064      4.96%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt             129790      0.07%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.54% # Class of executed instruction
system.cpu.op_class::MemRead                 11391471      6.07%     86.61% # Class of executed instruction
system.cpu.op_class::MemWrite                 3995511      2.13%     88.73% # Class of executed instruction
system.cpu.op_class::FloatMemRead            15555994      8.29%     97.02% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            5593550      2.98%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  187737269                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    199456477500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    82                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst        69384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          69384                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100939.032776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100939.032776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 90939.032776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90939.032776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          65021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    440397000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    440397000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.062882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.062882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         4363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    396767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    396767000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.062882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.062882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4363                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         37785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97924.887048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97924.887048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87924.887048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87924.887048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             35129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35129                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    260088500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     260088500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.070292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.070292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            2656                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2656                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    233528500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    233528500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.070292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.070292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         2656                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2656                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        46568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher        44090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         90658                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 128652.542373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 80668.754815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86153.199253                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 118652.542373                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 70668.754815                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76153.199253                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         44149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher        25345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             69494                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    311210500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   1512135809                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1823346309                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.051946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.425153                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.233449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         2419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher        18745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           21164                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    287020500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   1324685809                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1611706309                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.051946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.425153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.233449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        18745                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        21164                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        68871                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        68871                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        68871                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            68871                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       106296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       106296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       106296                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           106296                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            69384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            84353                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher        44090                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               197827                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100939.032776                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 112571.231527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 80668.754815                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89551.566867                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 90939.032776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 102571.231527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 70668.754815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79551.566867                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                65021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                79278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher        25345                       # number of demand (read+write) hits
system.l2.demand_hits::total                   169644                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    440397000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    571299000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher   1512135809                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2523831809                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.062882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.060164                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.425153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142463                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               4363                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5075                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher        18745                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28183                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    396767000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    520549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher   1324685809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2242001809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.062882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.060164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.425153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.142463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          4363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher        18745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28183                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           69384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           84353                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher        44090                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              197827                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 100939.032776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 112571.231527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 80668.754815                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89551.566867                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 90939.032776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 102571.231527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 70668.754815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79551.566867                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               65021                       # number of overall hits
system.l2.overall_hits::.cpu.data               79278                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher        25345                       # number of overall hits
system.l2.overall_hits::total                  169644                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    440397000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    571299000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher   1512135809                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2523831809                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.062882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.060164                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.425153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142463                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              4363                       # number of overall misses
system.l2.overall_misses::.cpu.data              5075                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher        18745                       # number of overall misses
system.l2.overall_misses::total                 28183                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    396767000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    520549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1324685809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2242001809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.062882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.060164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.425153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         4363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher        18745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28183                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                            720                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        18116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9008                       # Occupied blocks per task id
system.l2.tags.avg_refs                     13.983997                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  3181071                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst      3847.085462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4664.935227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 18054.715522                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.117404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.142363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.550986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.810752                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         18142                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          9321                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.553650                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.284454                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     28183                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   3181071                       # Number of tag accesses
system.l2.tags.tagsinuse                 26566.736211                       # Cycle average of tags in use
system.l2.tags.total_refs                      394111                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                 576                       # number of writebacks
system.l2.writebacks::total                       576                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    6935444.99                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                38046.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples     18745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     19296.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                         9.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      9.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      22.40                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      1399965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1399965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           1399965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1628425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      6014746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               9043136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         184822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1399965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1628425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      6014746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              9227958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         184822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               184822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         4280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    429.472897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   248.176849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   401.826406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1080     25.23%     25.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1222     28.55%     53.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          270      6.31%     60.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          178      4.16%     64.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          127      2.97%     67.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           98      2.29%     69.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          103      2.41%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           45      1.05%     72.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1157     27.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4280                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1803648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1803712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   35712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                36864                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       279232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        279232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         279232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         324800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher      1199680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1803712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           36864                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         4363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher        18745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     50100.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     61673.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     28841.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       279232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       324736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher      1199680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1399964.561191049870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1628104.557296215091                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 6014745.748229710385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    218586719                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    312991199                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    540635795                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          576                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 7458165080.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        35712                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 179046.579221775319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 4295903086500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           33                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               59048                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                526                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           33                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            4363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher        18745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          576                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                576                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    85.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.372113838500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           33                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     853.969697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    114.767833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3905.474127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           32     96.97%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            33                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   23001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     28183                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28183                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       28183                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 85.28                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    24034                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  140910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  199456462500                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1072213713                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    543801213                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           33                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.909091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.879949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011300                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               18     54.55%     54.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     45.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            33                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  576                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        576                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                72.74                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     419                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            376044390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 19792080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3558845160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            258.960026                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     94571500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     425360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 186632053750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4056256316                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     443731305                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7804504629                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             53255520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 10508355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1557596640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               103801320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1005551040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      44962971900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            51651254625                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         198492770945                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                2735280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            214746930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 10817100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1029038100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            246.299448                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     39599000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     130000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 195521089750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1151766558                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     357351136                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2256671056                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             21354240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  5734245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       442278240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                97418160                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         307320000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      46996951800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            49126020285                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         198929527364                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 177480                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        57086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        57086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  57086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1840576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1840576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1840576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            32808689                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          147859672                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28183                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         28903                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              25527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          576                       # Transaction distribution
system.membus.trans_dist::CleanEvict              144                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2656                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2656                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         25527                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       207640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       384305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                591945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8848384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15023296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               23871680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 199456477500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          391710375                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         104076000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         192664999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     36864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           198547                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005938                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 198540    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             198547                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       196291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       394118                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                             720                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            160042                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       106872                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        68872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37785                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37785                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         69384                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        90658                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
