* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Dec 30 2018 20:03:50

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : r_counter7_0_i
T_2_28_wire_logic_cluster/lc_2/out
T_1_28_lc_trk_g2_2
T_1_28_wire_logic_cluster/lc_0/cen

T_2_28_wire_logic_cluster/lc_2/out
T_1_28_lc_trk_g2_2
T_1_28_wire_logic_cluster/lc_0/cen

T_2_28_wire_logic_cluster/lc_2/out
T_1_28_lc_trk_g2_2
T_1_28_wire_logic_cluster/lc_0/cen

T_2_28_wire_logic_cluster/lc_2/out
T_1_28_lc_trk_g2_2
T_1_28_wire_logic_cluster/lc_0/cen

T_2_28_wire_logic_cluster/lc_2/out
T_1_28_lc_trk_g2_2
T_1_28_wire_logic_cluster/lc_0/cen

T_2_28_wire_logic_cluster/lc_2/out
T_1_28_lc_trk_g2_2
T_1_28_wire_logic_cluster/lc_0/cen

T_2_28_wire_logic_cluster/lc_2/out
T_1_28_lc_trk_g2_2
T_1_28_wire_logic_cluster/lc_0/cen

End 

Net : i_COUNTER_c_2
T_1_28_wire_logic_cluster/lc_2/out
T_2_28_lc_trk_g0_2
T_2_28_wire_logic_cluster/lc_1/in_1

T_1_28_wire_logic_cluster/lc_2/out
T_1_28_lc_trk_g1_2
T_1_28_wire_logic_cluster/lc_2/in_1

T_1_28_wire_logic_cluster/lc_2/out
T_1_27_sp4_v_t_36
T_2_31_sp4_h_l_1
T_5_31_sp4_v_t_36
T_5_33_lc_trk_g0_1
T_5_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_COUNTER_c_3
T_1_28_wire_logic_cluster/lc_3/out
T_2_28_lc_trk_g0_3
T_2_28_wire_logic_cluster/lc_1/in_0

T_1_28_wire_logic_cluster/lc_3/out
T_1_28_lc_trk_g1_3
T_1_28_wire_logic_cluster/lc_3/in_1

T_1_28_wire_logic_cluster/lc_3/out
T_0_28_span4_horz_11
T_4_28_sp4_v_t_46
T_4_32_sp4_v_t_46
T_4_33_lc_trk_g1_6
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : i_COUNTER_c_4
T_1_28_wire_logic_cluster/lc_4/out
T_2_28_lc_trk_g1_4
T_2_28_input_2_1
T_2_28_wire_logic_cluster/lc_1/in_2

T_1_28_wire_logic_cluster/lc_4/out
T_1_28_lc_trk_g3_4
T_1_28_wire_logic_cluster/lc_4/in_1

T_1_28_wire_logic_cluster/lc_4/out
T_1_27_sp4_v_t_40
T_1_31_sp4_v_t_36
T_1_33_span4_horz_r_0
T_4_33_lc_trk_g0_4
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_COUNTER_c_6
T_1_28_wire_logic_cluster/lc_6/out
T_2_28_lc_trk_g0_6
T_2_28_wire_logic_cluster/lc_1/in_3

T_1_28_wire_logic_cluster/lc_6/out
T_1_28_lc_trk_g3_6
T_1_28_wire_logic_cluster/lc_6/in_1

T_1_28_wire_logic_cluster/lc_6/out
T_0_28_span12_horz_19
T_3_28_sp12_v_t_23
T_3_33_lc_trk_g1_7
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : r_counter7lto6_4_cascade_
T_2_28_wire_logic_cluster/lc_1/ltout
T_2_28_wire_logic_cluster/lc_2/in_2

End 

Net : i_COUNTER_c_0
T_1_28_wire_logic_cluster/lc_0/out
T_1_28_lc_trk_g3_0
T_1_28_wire_logic_cluster/lc_0/in_1

T_1_28_wire_logic_cluster/lc_0/out
T_2_28_lc_trk_g1_0
T_2_28_wire_logic_cluster/lc_2/in_3

T_1_28_wire_logic_cluster/lc_0/out
T_1_29_lc_trk_g1_0
T_1_29_wire_logic_cluster/lc_4/in_3

T_1_28_wire_logic_cluster/lc_0/out
T_0_28_span4_horz_21
T_3_28_sp4_v_t_36
T_4_32_sp4_h_l_1
T_7_32_sp4_v_t_43
T_7_33_lc_trk_g0_3
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_counter_cry_5
T_1_28_wire_logic_cluster/lc_5/cout
T_1_28_wire_logic_cluster/lc_6/in_3

End 

Net : i_COUNTER_c_5
T_1_28_wire_logic_cluster/lc_5/out
T_2_28_lc_trk_g1_5
T_2_28_wire_logic_cluster/lc_2/in_0

T_1_28_wire_logic_cluster/lc_5/out
T_1_28_lc_trk_g1_5
T_1_28_wire_logic_cluster/lc_5/in_1

T_1_28_wire_logic_cluster/lc_5/out
T_1_29_lc_trk_g1_5
T_1_29_input_2_4
T_1_29_wire_logic_cluster/lc_4/in_2

T_1_28_wire_logic_cluster/lc_5/out
T_0_28_span4_horz_15
T_3_28_sp4_v_t_39
T_3_32_sp4_v_t_39
T_3_33_lc_trk_g0_7
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_counter7lto6_4
T_2_28_wire_logic_cluster/lc_1/out
T_1_29_lc_trk_g1_1
T_1_29_wire_logic_cluster/lc_4/in_0

End 

Net : i_COUNTER_c_1
T_1_28_wire_logic_cluster/lc_1/out
T_2_28_lc_trk_g0_1
T_2_28_wire_logic_cluster/lc_2/in_1

T_1_28_wire_logic_cluster/lc_1/out
T_1_28_lc_trk_g3_1
T_1_28_wire_logic_cluster/lc_1/in_1

T_1_28_wire_logic_cluster/lc_1/out
T_1_29_lc_trk_g0_1
T_1_29_wire_logic_cluster/lc_4/in_1

T_1_28_wire_logic_cluster/lc_1/out
T_2_26_sp4_v_t_46
T_3_30_sp4_h_l_11
T_6_30_sp4_v_t_41
T_6_33_lc_trk_g0_1
T_6_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_counter_cry_4
T_1_28_wire_logic_cluster/lc_4/cout
T_1_28_wire_logic_cluster/lc_5/in_3

Net : r_counter_cry_3
T_1_28_wire_logic_cluster/lc_3/cout
T_1_28_wire_logic_cluster/lc_4/in_3

Net : r_counter_cry_2
T_1_28_wire_logic_cluster/lc_2/cout
T_1_28_wire_logic_cluster/lc_3/in_3

Net : r_counter_cry_1
T_1_28_wire_logic_cluster/lc_1/cout
T_1_28_wire_logic_cluster/lc_2/in_3

Net : r_counter_cry_0
T_1_28_wire_logic_cluster/lc_0/cout
T_1_28_wire_logic_cluster/lc_1/in_3

Net : bfn_1_28_0_
Net : i_CLK_c_g
T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_28_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_28_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_28_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_28_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_28_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_28_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_28_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_29_wire_logic_cluster/lc_3/clk

End 

Net : i_OVER_RUN_c
T_1_29_wire_logic_cluster/lc_4/out
T_1_21_sp12_v_t_23
T_1_33_lc_trk_g0_0
T_1_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_RST_c
T_0_30_wire_io_cluster/io_0/D_IN_0
T_1_29_lc_trk_g2_4
T_1_29_wire_logic_cluster/lc_5/s_r

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_40
T_1_26_sp4_v_t_40
T_1_28_lc_trk_g3_5
T_1_28_wire_logic_cluster/lc_5/s_r

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_40
T_1_26_sp4_v_t_40
T_1_28_lc_trk_g3_5
T_1_28_wire_logic_cluster/lc_5/s_r

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_40
T_1_26_sp4_v_t_40
T_1_28_lc_trk_g3_5
T_1_28_wire_logic_cluster/lc_5/s_r

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_40
T_1_26_sp4_v_t_40
T_1_28_lc_trk_g3_5
T_1_28_wire_logic_cluster/lc_5/s_r

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_40
T_1_26_sp4_v_t_40
T_1_28_lc_trk_g3_5
T_1_28_wire_logic_cluster/lc_5/s_r

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_40
T_1_26_sp4_v_t_40
T_1_28_lc_trk_g3_5
T_1_28_wire_logic_cluster/lc_5/s_r

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span4_horz_40
T_1_26_sp4_v_t_40
T_1_28_lc_trk_g3_5
T_1_28_wire_logic_cluster/lc_5/s_r

End 

