
---------- Begin Simulation Statistics ----------
final_tick                               270776522255000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43520                       # Simulator instruction rate (inst/s)
host_mem_usage                                 804444                       # Number of bytes of host memory used
host_op_rate                                    72677                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   229.78                       # Real time elapsed on the host
host_tick_rate                               40222054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16699646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009242                       # Number of seconds simulated
sim_ticks                                  9242201250                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           7                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           9                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  40                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     27.78%     94.44% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      5.56%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       170181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        342712                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1228660                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        60407                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1262524                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       946306                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1228660                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       282354                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1333788                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           35729                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        12522                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6148562                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4090700                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        60472                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1012410                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1373514                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2217348                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16699628                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18141411                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.920525                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.283333                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14653091     80.77%     80.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       950258      5.24%     86.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       122169      0.67%     86.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       189822      1.05%     87.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       480482      2.65%     90.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       255004      1.41%     91.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        68991      0.38%     92.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        48080      0.27%     92.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1373514      7.57%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18141411                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9250008                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18108                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           9386149                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2651089                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        28068      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7077496     42.38%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           15      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           77      0.00%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       834706      5.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     47.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1472440      8.82%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            6      0.00%     56.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        40222      0.24%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1392117      8.34%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        20118      0.12%     65.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1492478      8.94%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1432276      8.58%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       789848      4.73%     87.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       194915      1.17%     88.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1861241     11.15%     99.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        63605      0.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16699628                       # Class of committed instruction
system.switch_cpus.commit.refs                2909609                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16699628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.848438                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.848438                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14619014                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19654771                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1005876                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1887161                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          60661                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        881846                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3018169                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 10938                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              287499                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   591                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1333788                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1497869                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16847877                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         12172                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               12415149                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1791                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          121322                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.072158                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1544170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       982035                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.671656                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18454559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.127810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.549156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14909647     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           312705      1.69%     82.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           191043      1.04%     83.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           216296      1.17%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           332204      1.80%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           278437      1.51%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           431700      2.34%     90.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           101865      0.55%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1680662      9.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18454559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16016519                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9299243                       # number of floating regfile writes
system.switch_cpus.idleCycles                   29823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        67660                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1089077                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.982143                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3347805                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             287489                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7627012                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3071071                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         5050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       323771                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     18914854                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3060316                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       109832                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18154315                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          81429                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        750013                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          60661                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        881744                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        22855                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38538                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       419960                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        65249                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          210                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        19785                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        47875                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23656261                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              17914403                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.589676                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13949522                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.969164                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               17940216                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15439735                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         7207928                       # number of integer regfile writes
system.switch_cpus.ipc                       0.540997                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.540997                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        35286      0.19%      0.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8010373     43.86%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           30      0.00%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            80      0.00%     44.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       898095      4.92%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     48.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1536237      8.41%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           14      0.00%     57.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        41292      0.23%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1394757      7.64%     65.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        20122      0.11%     65.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1498654      8.21%     73.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1435909      7.86%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1092009      5.98%     87.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       227889      1.25%     88.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2009271     11.00%     99.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        64135      0.35%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18264153                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9742249                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     19303719                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      9411655                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     10127592                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              313171                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017147                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          104507     33.37%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          51924     16.58%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     49.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        71173     22.73%     72.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     72.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        19429      6.20%     78.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     78.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         4149      1.32%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     80.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          22656      7.23%     87.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          3316      1.06%     88.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35958     11.48%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           59      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        8799789                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36031662                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      8502748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     11002561                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           18914851                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18264153                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            3                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2215094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        39351                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            3                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      3332437                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18454559                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.989682                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.862193                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12805268     69.39%     69.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1463167      7.93%     77.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1072230      5.81%     83.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       877050      4.75%     87.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       772262      4.18%     92.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       522807      2.83%     94.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       452414      2.45%     97.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       307079      1.66%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182282      0.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18454559                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.988086                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1498126                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   293                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        45177                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16835                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3071071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       323771                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5617110                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18484382                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11746001                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19126939                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1540096                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1362946                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         446865                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        150946                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      47010326                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19364022                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22322421                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2353711                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         669654                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          60661                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2931239                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3195324                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     16827255                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     17046573                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4606575                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35684873                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38147830                       # The number of ROB writes
system.switch_cpus.timesIdled                     342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183367                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        62776                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       368053                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          62776                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             161041                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16208                       # Transaction distribution
system.membus.trans_dist::CleanEvict           153973                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11489                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        161042                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       515242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       515242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 515242                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12079232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12079232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12079232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            172531                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  172531    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              172531                       # Request fanout histogram
system.membus.reqLayer2.occupancy           441047000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          922213250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9242201250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            172341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        36299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          168                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          327931                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12344                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           462                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       171880                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       551646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                552738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13076096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13116416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          181031                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1037312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           365717                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.171652                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.377078                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 302941     82.83%     82.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  62776     17.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             365717                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          204283000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276330499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            690000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           17                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        12138                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12155                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           17                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        12138                       # number of overall hits
system.l2.overall_hits::total                   12155                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          443                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       172083                       # number of demand (read+write) misses
system.l2.demand_misses::total                 172531                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          443                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       172083                       # number of overall misses
system.l2.overall_misses::total                172531                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     39581500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14233768000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14273349500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     39581500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14233768000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14273349500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       184221                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184686                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       184221                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184686                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.963043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.934112                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.934186                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.963043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.934112                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.934186                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89348.758465                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82714.550537                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82729.187798                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89348.758465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82714.550537                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82729.187798                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16208                       # number of writebacks
system.l2.writebacks::total                     16208                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       172083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            172526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       172083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           172526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     35151500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12512948000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12548099500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     35151500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12512948000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12548099500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.963043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.934112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.934159                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.963043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.934112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.934159                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 79348.758465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72714.608648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72731.643347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 79348.758465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72714.608648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72731.643347                       # average overall mshr miss latency
system.l2.replacements                         181031                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        20091                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20091                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        20091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20091                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          168                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              168                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          168                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          168                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        51927                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         51927                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   855                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        11488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11489                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    922777500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     922777500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        12343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.930730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.930736                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80325.339485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80318.347985                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    807897500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    807897500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.930730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.930655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70325.339485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70325.339485                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          443                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              445                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     39581500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39581500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            462                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.963043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.963203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89348.758465                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88947.191011                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          443                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     35151500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35151500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.963043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.958874                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 79348.758465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79348.758465                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11283                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       160595                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          160597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13310990500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13310990500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       171878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        171880                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.934355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.934355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82885.460319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82884.428103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       160595                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       160595                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11705050500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11705050500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.934355                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.934344                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72885.522588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72885.522588                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2035.786354                       # Cycle average of tags in use
system.l2.tags.total_refs                      313051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181031                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.729267                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              270767280054500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     100.951928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.016164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.034118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.181870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1930.602274                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.049293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.942677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994036                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1655291                       # Number of tag accesses
system.l2.tags.data_accesses                  1655291                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        28352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11013312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11041984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        28352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1037312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1037312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       172083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              172531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16208                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16208                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3067667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1191633000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1194735291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3067667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3081517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112236465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112236465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112236465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3067667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1191633000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1306971756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    171849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000620076500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          984                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          984                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              349838                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15222                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      172526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16208                       # Number of write requests accepted
system.mem_ctrls.readBursts                    172526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    234                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              667                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2202909000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  861460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5433384000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12785.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31535.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   130636                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   12230                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                172526                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16208                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   99010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    264.423785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.830254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   300.170583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19883     43.60%     43.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10654     23.36%     66.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4434      9.72%     76.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2612      5.73%     82.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1440      3.16%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1076      2.36%     87.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1006      2.21%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          609      1.34%     91.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3894      8.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45608                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     174.941057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.359854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    387.464894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           796     80.89%     80.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           54      5.49%     86.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           97      9.86%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           18      1.83%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.51%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            9      0.91%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.10%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.10%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           984                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.452236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.428358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.917644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              772     78.46%     78.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      1.93%     80.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              163     16.57%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      2.54%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.30%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           984                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11026688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1036096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11041664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1037312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1193.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1194.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9242080500                       # Total gap between requests
system.mem_ctrls.avgGap                      48968.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        28352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10998336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1036096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3067667.456386540085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1190012606.574651241302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112104894.924247622490                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       172083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     16865000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5416519000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 219652315250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     38069.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31476.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13552092.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            135510060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             72021510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           551300820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           36414720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     728963040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4033426020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        152170080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5709806250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.797221                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    360163250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    308360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8573667750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            190181040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            101060850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           678864060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           48091860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     728963040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4025801700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        158828160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5931790710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        641.815791                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    375700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    308360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8558131000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9242191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1497244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1497251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1497244                       # number of overall hits
system.cpu.icache.overall_hits::total         1497251                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          625                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            627                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          625                       # number of overall misses
system.cpu.icache.overall_misses::total           627                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     50244500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50244500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     50244500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50244500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1497869                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1497878                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1497869                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1497878                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000417                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000419                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000417                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000419                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80391.200000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80134.768740                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80391.200000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80134.768740                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   125.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          168                       # number of writebacks
system.cpu.icache.writebacks::total               168                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          165                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          165                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40456500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40456500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40456500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40456500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000307                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000307                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000307                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000307                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 87948.913043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87948.913043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 87948.913043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87948.913043                       # average overall mshr miss latency
system.cpu.icache.replacements                    168                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1497244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1497251                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          625                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           627                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     50244500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50244500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1497869                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1497878                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000417                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000419                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80391.200000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80134.768740                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          165                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40456500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40456500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 87948.913043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87948.913043                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.009047                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              308138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               168                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1834.154762                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000039                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.009008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000018                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.574219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2996218                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2996218                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2462083                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2462086                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2462083                       # number of overall hits
system.cpu.dcache.overall_hits::total         2462086                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       768272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         768275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       768272                       # number of overall misses
system.cpu.dcache.overall_misses::total        768275                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52684929896                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52684929896                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52684929896                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52684929896                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3230355                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3230361                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3230355                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3230361                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.237829                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.237829                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.237829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.237829                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68575.881844                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68575.614065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68575.881844                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68575.614065                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1170041                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             23815                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.130422                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20091                       # number of writebacks
system.cpu.dcache.writebacks::total             20091                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       584049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       584049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       584049                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       584049                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       184223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       184223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       184223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184223                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14646187397                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14646187397                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14646187397                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14646187397                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.057029                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.057029                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.057029                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.057029                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79502.490986                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79502.490986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79502.490986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79502.490986                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183199                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2215945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2215948                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       755886                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        755888                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  51720009500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51720009500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2971831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2971836                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68423.028737                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68422.847697                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       584003                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       584003                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       171883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       171883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  13695838500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13695838500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.057837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.057837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79681.169749                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79681.169749                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       246138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         246138                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        12386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    964920396                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    964920396                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       258524                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       258525                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.047910                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77904.117229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77897.828046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12340                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    950348897                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    950348897                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 77013.686953                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77013.686953                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270776522255000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.034829                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2566970                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183199                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.011921                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.034827                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          821                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6644945                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6644945                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               270804508515000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55934                       # Simulator instruction rate (inst/s)
host_mem_usage                                 814908                       # Number of bytes of host memory used
host_op_rate                                    93690                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   715.13                       # Real time elapsed on the host
host_tick_rate                               39134720                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000007                       # Number of instructions simulated
sim_ops                                      67000057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027986                       # Number of seconds simulated
sim_ticks                                 27986260000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       527905                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1055973                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3825289                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       196973                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3909346                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2910504                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3825289                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       914785                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4151542                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118001                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        46856                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          18631244                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12749296                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       197009                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3060063                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4182949                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls           45                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      7524225                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999997                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50300411                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     54809165                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.917737                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.287686                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44404807     81.02%     81.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2730084      4.98%     86.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       450213      0.82%     86.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       629674      1.15%     87.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1308513      2.39%     90.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       702241      1.28%     91.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       232758      0.42%     92.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       167926      0.31%     92.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4182949      7.63%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     54809165                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           27065671                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        65144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          29074553                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8047941                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        85714      0.17%      0.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     21742509     43.23%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          160      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          211      0.00%     43.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2629773      5.23%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd           18      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     48.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      4195732      8.34%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         1110      0.00%     56.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       124907      0.25%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult           12      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            8      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      4072781      8.10%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        52369      0.10%     65.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4213474      8.38%     73.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         8328      0.02%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4134332      8.22%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     82.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2529110      5.03%     87.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       702923      1.40%     88.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5518831     10.97%     99.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       288109      0.57%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50300411                       # Class of committed instruction
system.switch_cpus.commit.refs                9038973                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999997                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50300411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.865751                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.865751                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      43796929                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       60315270                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3293516                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6058417                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         200444                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2517317                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9281076                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 35222                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1181198                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1845                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4151542                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4816203                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              50674022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         42674                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37970876                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          291                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          400888                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.074171                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4991797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3028505                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.678384                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     55866623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.146641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.561793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44970965     80.50%     80.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           879650      1.57%     82.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           616052      1.10%     83.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           678146      1.21%     84.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           990182      1.77%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           970493      1.74%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1335520      2.39%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           318491      0.57%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5107124      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     55866623                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          46295503                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         27201531                       # number of floating regfile writes
system.switch_cpus.idleCycles                  105897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       220465                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3332007                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.991097                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10685834                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1181140                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22996215                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9463880                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          190                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        19465                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1315975                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57877574                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9504694                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       360782                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55474224                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         244249                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2065526                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         200444                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2457222                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        80598                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       134004                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          766                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          742                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          181                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1415939                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       324945                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          742                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        66846                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       153619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          70629806                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              54615351                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.594520                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41990856                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.975753                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               54728767                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         48949308                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        22798656                       # number of integer regfile writes
system.switch_cpus.ipc                       0.535977                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.535977                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       143429      0.26%      0.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24987673     44.75%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          226      0.00%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           348      0.00%     45.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2830820      5.07%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           18      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4385521      7.85%     57.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         1136      0.00%     57.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       127971      0.23%     58.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult           12      0.00%     58.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            8      0.00%     58.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      4086400      7.32%     65.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        52374      0.09%     65.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4234732      7.58%     73.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         8476      0.02%     73.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4149559      7.43%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3584286      6.42%     87.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       847473      1.52%     88.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6043467     10.82%     99.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       351078      0.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55835007                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        28757180                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     56922339                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     27702252                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     30036801                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1020548                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018278                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          307692     30.15%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         164670     16.14%     46.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          1921      0.19%     46.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       227143     22.26%     68.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        63400      6.21%     74.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     74.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        11784      1.15%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     76.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89571      8.78%     84.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         23607      2.31%     87.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       127695     12.51%     99.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         3065      0.30%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       27954946                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    111776318                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     26913099                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     35418626                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57877029                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55835007                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          545                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      7577151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       141473                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     10566045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     55866623                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.999434                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.880657                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38740657     69.34%     69.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4439923      7.95%     77.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3180417      5.69%     82.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2627166      4.70%     87.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2335862      4.18%     91.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1621300      2.90%     94.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1367341      2.45%     97.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       932898      1.67%     98.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       621059      1.11%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     55866623                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.997543                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4816248                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    70                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       166127                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        78525                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9463880                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1315975                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        17702117                       # number of misc regfile reads
system.switch_cpus.numCycles                 55972520                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        35551794                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      57617731                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4375428                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4330360                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1498777                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        471090                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     143520798                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       59342423                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68344212                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7362856                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1770806                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         200444                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8420610                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10726467                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     48696667                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     54129144                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          559                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           91                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13269394                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            108414712                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116708281                       # The number of ROB writes
system.switch_cpus.timesIdled                    1841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       572525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       191153                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1145216                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         191154                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  27986260000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             497752                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        47183                       # Transaction distribution
system.membus.trans_dist::CleanEvict           480721                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30318                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30318                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        497751                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1584043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1584043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1584043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36816192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36816192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36816192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            528069                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  528069    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              528069                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1347597500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2826055000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  27986260000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27986260000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  27986260000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  27986260000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538677                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       105717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2879                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1022945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            34015                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           34014                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3045                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       535631                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1708938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1717907                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       379136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40203520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               40582656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          559016                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3019712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1131707                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.168909                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.374674                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 940552     83.11%     83.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 191154     16.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1131707                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          634021000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         854469499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4568997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  27986260000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1497                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        43125                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44622                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1497                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        43125                       # number of overall hits
system.l2.overall_hits::total                   44622                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1548                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       526521                       # number of demand (read+write) misses
system.l2.demand_misses::total                 528069                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1548                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       526521                       # number of overall misses
system.l2.overall_misses::total                528069                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    136892000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  44080088000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44216980000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    136892000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  44080088000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44216980000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       569646                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               572691                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       569646                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              572691                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.508374                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.924295                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922084                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.508374                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.924295                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922084                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88431.524548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83719.524957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83733.337878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88431.524548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83719.524957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83733.337878                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47183                       # number of writebacks
system.l2.writebacks::total                     47183                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       526521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            528069                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       526521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           528069                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    121412000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  38814868000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  38936280000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    121412000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  38814868000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  38936280000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.508374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.924295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922084                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.508374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.924295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.922084                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78431.524548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73719.505965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73733.318941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78431.524548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73719.505965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73733.318941                       # average overall mshr miss latency
system.l2.replacements                         559016                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        58534                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            58534                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        58534                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        58534                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2879                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2879                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2879                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2879                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       160044                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        160044                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3697                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        30318                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30318                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2473282000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2473282000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        34015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             34015                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.891313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81578.006465                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81578.006465                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        30318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2170102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2170102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.891313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71578.006465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71578.006465                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1497                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    136892000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    136892000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3045                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.508374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.508374                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88431.524548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88431.524548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    121412000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    121412000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.508374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.508374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78431.524548                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78431.524548                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        39428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             39428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       496203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          496203                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  41606806000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  41606806000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       535631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        535631                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.926390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.926390                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83850.371723                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83850.371723                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       496203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       496203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  36644766000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36644766000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.926390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.926390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73850.351570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73850.351570                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  27986260000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      988246                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    561064                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.761378                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     101.948196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.692898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1938.358906                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.049779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.946464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5139876                       # Number of tag accesses
system.l2.tags.data_accesses                  5139876                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27986260000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        99072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     33697344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           33796416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        99072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         99072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3019712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3019712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       526521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              528069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        47183                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              47183                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3540023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1204067425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1207607447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3540023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3540023                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      107899805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            107899805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      107899805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3540023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1204067425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1315507252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     47157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    525746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000672342500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2874                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2874                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1062089                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44353                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      528069                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47183                       # Number of write requests accepted
system.mem_ctrls.readBursts                    528069                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47183                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    775                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            27167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1996                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7258045500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2636470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17144808000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13764.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32514.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   389377                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34475                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                528069                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47183                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  293875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  167792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   48798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       150594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.143804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.052526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   278.776458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        67153     44.59%     44.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36667     24.35%     68.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15163     10.07%     79.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8864      5.89%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4544      3.02%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3641      2.42%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2737      1.82%     92.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1685      1.12%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10140      6.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       150594                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     183.310021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.475597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    364.559188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2311     80.41%     80.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          142      4.94%     85.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          272      9.46%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           61      2.12%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           35      1.22%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           34      1.18%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            7      0.24%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.03%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.03%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            4      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2874                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.406054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.384074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.877283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2327     80.97%     80.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               53      1.84%     82.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              381     13.26%     96.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              100      3.48%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2874                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33746816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   49600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3017664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                33796416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3019712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1205.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       107.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1207.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   27986241000                       # Total gap between requests
system.mem_ctrls.avgGap                      48650.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        99072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     33647744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3017664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3540022.854071962647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1202295126.251239061356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 107826626.351645424962                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       526521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        47183                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     57587500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  17087220500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 670985587250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37201.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32453.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14220918.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            444300780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            236143875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1677585840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          110831040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2209630800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12274836000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        410019840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17363348175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.424029                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    958018000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    934700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26093542000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            630933240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            335360355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2087293320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          135297180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2209630800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12222047730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        454473120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18075035745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.853921                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1069918000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    934700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25981642000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 270767280053750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    37228451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 270804508515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6309795                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6309802                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6309795                       # number of overall hits
system.cpu.icache.overall_hits::total         6309802                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4277                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4277                       # number of overall misses
system.cpu.icache.overall_misses::total          4279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    241104999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    241104999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    241104999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    241104999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            9                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314072                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314081                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            9                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314072                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314081                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.222222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000677                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000678                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.222222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000677                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000678                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56372.457096                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56346.108670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56372.457096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56346.108670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1364                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   104.923077                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3047                       # number of writebacks
system.cpu.icache.writebacks::total              3047                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          772                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          772                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          772                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          772                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3505                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3505                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3505                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3505                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    197730499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    197730499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    197730499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    197730499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000555                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000555                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000555                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000555                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56413.837090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56413.837090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56413.837090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56413.837090                       # average overall mshr miss latency
system.cpu.icache.replacements                   3047                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6309795                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6309802                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4277                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    241104999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    241104999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314081                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.222222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000677                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000678                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56372.457096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56346.108670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          772                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          772                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3505                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3505                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    197730499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    197730499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56413.837090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56413.837090                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 270804508515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.051190                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6313309                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3507                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1800.202167                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.051078                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000100                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12631669                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12631669                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 270804508515000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270804508515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270804508515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 270804508515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 270804508515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 270804508515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 270804508515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10264519                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10264522                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10280652                       # number of overall hits
system.cpu.dcache.overall_hits::total        10280655                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3058338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3058341                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3058597                       # number of overall misses
system.cpu.dcache.overall_misses::total       3058600                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 211275225760                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211275225760                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 211275225760                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211275225760                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13322857                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13322863                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13339249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13339255                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.229556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.229556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.229293                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.229293                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69081.712276                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69081.644512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69075.862482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69075.794730                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5282027                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            107981                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.916263                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        78625                       # number of writebacks
system.cpu.dcache.writebacks::total             78625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2304629                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2304629                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2304629                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2304629                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       753709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       753709                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       753867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       753867                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  60056334262                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  60056334262                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60063882762                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60063882762                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.056573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.056515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056515                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79681.062933                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79681.062933                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79674.375934                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79674.375934                       # average overall mshr miss latency
system.cpu.dcache.replacements                 752845                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9061499                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9061502                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3011765                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3011767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 207703834000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 207703834000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12073264                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12073269                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.400000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.249457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.249457                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68964.156898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68964.111102                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2304409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2304409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       707356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       707356                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  56541837500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56541837500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.058589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.058589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79934.060784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79934.060784                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1203020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1203020                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46573                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46574                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3571391760                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3571391760                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1249593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1249594                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.037271                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037271                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76683.738647                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76682.092154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          220                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          220                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3514496762                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3514496762                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.037094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037094                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75820.265398                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75820.265398                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16133                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16133                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data          259                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          259                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        16392                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16392                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.015800                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015800                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          158                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          158                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      7548500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7548500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.009639                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.009639                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 47775.316456                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 47775.316456                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 270804508515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.140651                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11034524                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            753869                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.637190                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      270767280054500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.140649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000137                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000137                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          27432379                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         27432379                       # Number of data accesses

---------- End Simulation Statistics   ----------
