module testbench();

timeunit 10ns;

timeprecision 1ns;

	 logic           Clk;       		// 50MHz clock is only used to get timing estimate data
    logic           Reset;     		// From push-button 0.  Remember the button is active low (0 when pressed)
    logic           ClearA_LoadB;   // From push-button 2
    logic           Run;       		// From push-button 3.
    logic[7:0]      S;        		// From slider switches
    
    // all outputs are registered
	 logic [6:0] AhexU;
	 logic [6:0] AhexL;
	 logic [6:0] BhexU;
	 logic [6:0] BhexL;
	 logic [7:0] Aval; 
	 logic [7:0] Bval;
    logic X;
	 
	 Lab5_toplevel tp(.*);
	 
	 always begin : CLOCK_GENERATION
	 
	 #1 Clk = ~Clk;
	 
	 end

	 initial begin : CLOCK_INITIAL
			Clk = 0;
	 end
	 

	 
	 initial begin : TEST_VECTORS
	 
	 Reset = 1;
	 ClearA_LoadB = 1;
	 Run = 1;
	 
	 //test case1
	 #2 Reset = 0;
	 #2 Reset = 1;
	 
	 #2 S = 8'b11000110;  
	 #2 ClearA_LoadB = 0;
	 
	 #2 ClearA_LoadB = 1;
	 #2 S = 8'b11000101;
	 #2 ClearA_LoadB = 0;
	 
	 
	 #2 ClearA_LoadB = 1;
	 #2 S = 8'b00000111;
		 
	 #2 Run = 0;
	 #2 Run = 1;
	 
	 #15;
	 
	 #2 S = 8'b01110100;
	 #2 ClearA_LoadB = 0;
	 #2 ClearA_LoadB = 1;
	 
	 #2 S = 8'b01110100;
	 #2 Run = 0;
	 #2 Run = 1;
	 #22;
	 end
endmodule
	 