Analysis & Synthesis report for fifo
Sat Jul 02 15:11:20 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated
 14. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p
 15. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p
 16. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram
 17. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:rdfull_reg
 18. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp
 19. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp
 20. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp
 21. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13
 22. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:wrfull_reg
 23. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp
 24. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp
 25. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp
 26. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16
 27. Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b
 28. Parameter Settings for User Entity Instance: dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 29. Port Connectivity Checks: "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jul 02 15:11:20 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; fifo                                        ;
; Top-level Entity Name              ; fifo                                        ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 154                                         ;
;     Total combinational functions  ; 98                                          ;
;     Dedicated logic registers      ; 111                                         ;
; Total registers                    ; 111                                         ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; fifo               ; fifo               ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+---------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+---------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; ../rtl/fifo.v                               ; yes             ; User Verilog HDL File        ; E:/code/workspace_FPGA/dcfifo/rtl/fifo.v                                             ;         ;
; dcfifo_8x256to16x128/dcfifo_8x256to16x128.v ; yes             ; User Wizard-Generated File   ; E:/code/workspace_FPGA/dcfifo/prj/dcfifo_8x256to16x128/dcfifo_8x256to16x128.v        ;         ;
; dcfifo_mixed_widths.tdf                     ; yes             ; Megafunction                 ; d:/develop_tools/quartus13.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf ;         ;
; db/dcfifo_5nl1.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/dcfifo_5nl1.tdf                                 ;         ;
; db/a_gray2bin_nkb.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/a_gray2bin_nkb.tdf                              ;         ;
; db/a_graycounter_kr6.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/a_graycounter_kr6.tdf                           ;         ;
; db/a_graycounter_f9c.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/a_graycounter_f9c.tdf                           ;         ;
; db/altsyncram_i211.tdf                      ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/altsyncram_i211.tdf                             ;         ;
; db/dffpipe_pu8.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_pu8.tdf                                 ;         ;
; db/dffpipe_0v8.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_0v8.tdf                                 ;         ;
; db/alt_synch_pipe_26d.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/alt_synch_pipe_26d.tdf                          ;         ;
; db/dffpipe_6v8.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_6v8.tdf                                 ;         ;
; db/dffpipe_1v8.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_1v8.tdf                                 ;         ;
; db/alt_synch_pipe_76d.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/alt_synch_pipe_76d.tdf                          ;         ;
; db/dffpipe_7v8.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/dffpipe_7v8.tdf                                 ;         ;
; db/cmpr_8a6.tdf                             ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/cmpr_8a6.tdf                                    ;         ;
; db/cntr_ipd.tdf                             ; yes             ; Auto-Generated Megafunction  ; E:/code/workspace_FPGA/dcfifo/prj/db/cntr_ipd.tdf                                    ;         ;
+---------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 51               ;
; Total memory bits        ; 2048             ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; wr_clk~input     ;
; Maximum fan-out          ; 69               ;
; Total fan-out            ; 789              ;
; Average fan-out          ; 2.47             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                ; Library Name ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fifo                                                     ; 98 (0)            ; 111 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 51   ; 0            ; |fifo                                                                                                                                                                              ; work         ;
;    |dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|       ; 98 (0)            ; 111 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst                                                                                                                               ; work         ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 98 (0)            ; 111 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;          |dcfifo_5nl1:auto_generated|                     ; 98 (19)           ; 111 (25)     ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated                                                  ; work         ;
;             |a_gray2bin_nkb:rdptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rdptr_g_gray2bin                  ; work         ;
;             |a_gray2bin_nkb:rs_dgwp_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rs_dgwp_gray2bin                  ; work         ;
;             |a_gray2bin_nkb:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:wrptr_g_gray2bin                  ; work         ;
;             |a_gray2bin_nkb:ws_dgrp_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:ws_dgrp_gray2bin                  ; work         ;
;             |a_graycounter_f9c:wrptr_g1p|                 ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p                      ; work         ;
;             |a_graycounter_kr6:rdptr_g1p|                 ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p                      ; work         ;
;             |alt_synch_pipe_26d:rs_dgwp|                  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp                       ; work         ;
;                |dffpipe_6v8:dffpipe13|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13 ; work         ;
;             |alt_synch_pipe_76d:ws_dgrp|                  ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp                       ; work         ;
;                |dffpipe_7v8:dffpipe16|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16 ; work         ;
;             |altsyncram_i211:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram                         ; work         ;
;             |cmpr_8a6:rdempty_eq_comp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdempty_eq_comp                         ; work         ;
;             |cmpr_8a6:rdfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdfull_eq_comp                          ; work         ;
;             |cmpr_8a6:wrempty_eq_comp|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:wrempty_eq_comp                         ; work         ;
;             |cmpr_8a6:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:wrfull_eq_comp                          ; work         ;
;             |cntr_ipd:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b                                  ; work         ;
;             |dffpipe_0v8:rs_brp|                          ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp                               ; work         ;
;             |dffpipe_0v8:rs_bwp|                          ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp                               ; work         ;
;             |dffpipe_0v8:ws_brp|                          ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp                               ; work         ;
;             |dffpipe_1v8:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp                               ; work         ;
;             |dffpipe_pu8:rdfull_reg|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:rdfull_reg                           ; work         ;
;             |dffpipe_pu8:wrfull_reg|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:wrfull_reg                           ; work         ;
+-----------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 128          ; 16           ; 2048 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |fifo|dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst ; E:/code/workspace_FPGA/dcfifo/prj/dcfifo_8x256to16x128/dcfifo_8x256to16x128.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                                                                             ; Reason for Removal ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp|dffe12a[8] ; Lost fanout        ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp|dffe12a[7] ; Lost fanout        ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp|dffe12a[7] ; Lost fanout        ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp|dffe12a[7] ; Lost fanout        ;
; Total Number of Removed Registers = 4                                                                                                                     ;                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 111   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|counter5a0    ; 6       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b|counter_reg_bit0          ; 2       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p|parity6       ; 3       ;
; dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p|sub_parity9a0 ; 1       ;
; Total number of inverted registers = 4                                                                                                                                ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                           ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                  ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                   ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                 ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT        ; ON          ; Untyped                                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                              ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                              ;
; LPM_WIDTH                ; 8           ; Signed Integer                                                                                       ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                       ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                       ;
; LPM_WIDTHU_R             ; 8           ; Signed Integer                                                                                       ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                       ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                              ;
; USE_EAB                  ; ON          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                              ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                       ;
; CBXI_PARAMETER           ; dcfifo_5nl1 ; Untyped                                                                                              ;
+--------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst"                                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.  ;
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (10 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Jul 02 15:11:17 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c fifo
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /code/workspace_fpga/dcfifo/sim/tb_fifo.v
    Info (12023): Found entity 1: tb_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /code/workspace_fpga/dcfifo/rtl/fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file dcfifo_8x256to16x128/dcfifo_8x256to16x128.v
    Info (12023): Found entity 1: dcfifo_8x256to16x128
Info (12127): Elaborating entity "fifo" for the top level hierarchy
Info (12128): Elaborating entity "dcfifo_8x256to16x128" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5nl1.tdf
    Info (12023): Found entity 1: dcfifo_5nl1
Info (12128): Elaborating entity "dcfifo_5nl1" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_nkb.tdf
    Info (12023): Found entity 1: a_gray2bin_nkb
Info (12128): Elaborating entity "a_gray2bin_nkb" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_gray2bin_nkb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kr6.tdf
    Info (12023): Found entity 1: a_graycounter_kr6
Info (12128): Elaborating entity "a_graycounter_kr6" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_kr6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_f9c.tdf
    Info (12023): Found entity 1: a_graycounter_f9c
Info (12128): Elaborating entity "a_graycounter_f9c" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|a_graycounter_f9c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i211.tdf
    Info (12023): Found entity 1: altsyncram_i211
Info (12128): Elaborating entity "altsyncram_i211" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|altsyncram_i211:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pu8.tdf
    Info (12023): Found entity 1: dffpipe_pu8
Info (12128): Elaborating entity "dffpipe_pu8" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_pu8:rdfull_reg"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_0v8:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_26d
Info (12128): Elaborating entity "alt_synch_pipe_26d" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf
    Info (12023): Found entity 1: dffpipe_6v8
Info (12128): Elaborating entity "dffpipe_6v8" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_6v8:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|dffpipe_1v8:ws_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_76d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_76d
Info (12128): Elaborating entity "alt_synch_pipe_76d" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_7v8.tdf
    Info (12023): Found entity 1: dffpipe_7v8
Info (12128): Elaborating entity "dffpipe_7v8" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|alt_synch_pipe_76d:ws_dgrp|dffpipe_7v8:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8a6.tdf
    Info (12023): Found entity 1: cmpr_8a6
Info (12128): Elaborating entity "cmpr_8a6" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cmpr_8a6:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ipd.tdf
    Info (12023): Found entity 1: cntr_ipd
Info (12128): Elaborating entity "cntr_ipd" for hierarchy "dcfifo_8x256to16x128:dcfifo_8x256to16x128_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_5nl1:auto_generated|cntr_ipd:cntr_b"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "wr_usedw[9]" is stuck at GND
    Warning (13410): Pin "rd_usedw[8]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 222 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 163 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4697 megabytes
    Info: Processing ended: Sat Jul 02 15:11:20 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


