;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/8/2018 12:07:43 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x096D0000  	2413
0x0008	0x05B50000  	1461
0x000C	0x05B50000  	1461
0x0010	0x05B50000  	1461
0x0014	0x05B50000  	1461
0x0018	0x05B50000  	1461
0x001C	0x05B50000  	1461
0x0020	0x05B50000  	1461
0x0024	0x05B50000  	1461
0x0028	0x05B50000  	1461
0x002C	0x05B50000  	1461
0x0030	0x05B50000  	1461
0x0034	0x05B50000  	1461
0x0038	0x05B50000  	1461
0x003C	0x05B50000  	1461
0x0040	0x05B50000  	1461
0x0044	0x05B50000  	1461
0x0048	0x05B50000  	1461
0x004C	0x05B50000  	1461
0x0050	0x05B50000  	1461
0x0054	0x05B50000  	1461
0x0058	0x05B50000  	1461
0x005C	0x05B50000  	1461
0x0060	0x05B50000  	1461
0x0064	0x05B50000  	1461
0x0068	0x05B50000  	1461
0x006C	0x05B50000  	1461
0x0070	0x05B50000  	1461
0x0074	0x05B50000  	1461
0x0078	0x05B50000  	1461
0x007C	0x05B50000  	1461
0x0080	0x05B50000  	1461
0x0084	0x05B50000  	1461
0x0088	0x05B50000  	1461
0x008C	0x05B50000  	1461
0x0090	0x05B50000  	1461
0x0094	0x05B50000  	1461
0x0098	0x05B50000  	1461
0x009C	0x05B50000  	1461
0x00A0	0x05B50000  	1461
0x00A4	0x05B50000  	1461
0x00A8	0x05B50000  	1461
0x00AC	0x05B50000  	1461
0x00B0	0x05B50000  	1461
0x00B4	0x05B50000  	1461
0x00B8	0x05B50000  	1461
0x00BC	0x05B50000  	1461
0x00C0	0x05B50000  	1461
0x00C4	0x05B50000  	1461
0x00C8	0x05B50000  	1461
0x00CC	0x05B50000  	1461
0x00D0	0x05B50000  	1461
0x00D4	0x05B50000  	1461
0x00D8	0x05B50000  	1461
0x00DC	0x05B50000  	1461
0x00E0	0x05B50000  	1461
0x00E4	0x05B50000  	1461
0x00E8	0x05B50000  	1461
0x00EC	0x05B50000  	1461
0x00F0	0x05B50000  	1461
0x00F4	0x05B50000  	1461
0x00F8	0x05B50000  	1461
0x00FC	0x05B50000  	1461
0x0100	0x05B50000  	1461
0x0104	0x05B50000  	1461
0x0108	0x05B50000  	1461
0x010C	0x05B50000  	1461
0x0110	0x05B50000  	1461
0x0114	0x05B50000  	1461
0x0118	0x05B50000  	1461
0x011C	0x05B50000  	1461
0x0120	0x05B50000  	1461
0x0124	0x05B50000  	1461
0x0128	0x05B50000  	1461
0x012C	0x05B50000  	1461
0x0130	0x05B50000  	1461
0x0134	0x05B50000  	1461
0x0138	0x05B50000  	1461
0x013C	0x05B50000  	1461
0x0140	0x05B50000  	1461
0x0144	0x05B50000  	1461
0x0148	0x05B50000  	1461
0x014C	0x05B50000  	1461
0x0150	0x05B50000  	1461
0x0154	0x05B50000  	1461
0x0158	0x05B50000  	1461
0x015C	0x05B50000  	1461
0x0160	0x05B50000  	1461
0x0164	0x05B50000  	1461
0x0168	0x05B50000  	1461
0x016C	0x05B50000  	1461
0x0170	0x05B50000  	1461
0x0174	0x05B50000  	1461
0x0178	0x05B50000  	1461
0x017C	0x05B50000  	1461
0x0180	0x05B50000  	1461
0x0184	0x05B50000  	1461
; end of ____SysVT
_main:
;Double_Bounce.c, 7 :: 		void main()
0x096C	0xF7FFFE4E  BL	1548
0x0970	0xF7FFFE24  BL	1468
0x0974	0xF000F872  BL	2652
0x0978	0xF7FFFE36  BL	1512
;Double_Bounce.c, 8 :: 		{    int i=0;
; i start address is: 44 (R11)
0x097C	0xF2400B00  MOVW	R11, #0
0x0980	0xFA0FFB8B  SXTH	R11, R11
;Double_Bounce.c, 9 :: 		GPIO_Digital_Input(&GPIOA_IDR,_GPIO_PINMASK_ALL);
0x0984	0xF64F71FF  MOVW	R1, #65535
0x0988	0x4831    LDR	R0, [PC, #196]
0x098A	0xF7FFFE07  BL	_GPIO_Digital_Input+0
;Double_Bounce.c, 10 :: 		GPIO_Digital_Input(&GPIOB_IDR,_GPIO_PINMASK_ALL);
0x098E	0xF64F71FF  MOVW	R1, #65535
0x0992	0x4830    LDR	R0, [PC, #192]
0x0994	0xF7FFFE02  BL	_GPIO_Digital_Input+0
;Double_Bounce.c, 11 :: 		GPIO_Digital_Output(&GPIOD_ODR,_GPIO_PINMASK_ALL);
0x0998	0xF64F71FF  MOVW	R1, #65535
0x099C	0x482E    LDR	R0, [PC, #184]
0x099E	0xF7FFFD6B  BL	_GPIO_Digital_Output+0
;Double_Bounce.c, 13 :: 		GPIOD_ODR=1;
0x09A2	0x2101    MOVS	R1, #1
0x09A4	0x482C    LDR	R0, [PC, #176]
0x09A6	0x6001    STR	R1, [R0, #0]
; i end address is: 44 (R11)
0x09A8	0xFA0FF68B  SXTH	R6, R11
;Double_Bounce.c, 15 :: 		while(1)
L_main0:
;Double_Bounce.c, 19 :: 		if(Button(&GPIOA_IDR,PINLEFT,DELAY,ACTIVE_STATE)==255)
; i start address is: 24 (R6)
0x09AC	0x2301    MOVS	R3, #1
0x09AE	0x221E    MOVS	R2, #30
0x09B0	0x2100    MOVS	R1, #0
0x09B2	0x4827    LDR	R0, [PC, #156]
0x09B4	0xF7FFFD94  BL	_Button+0
0x09B8	0xF1B00FFF  CMP	R0, #255
0x09BC	0xD11C    BNE	L_main2
;Double_Bounce.c, 22 :: 		GPIOD_ODR <<=1 ;
0x09BE	0x4826    LDR	R0, [PC, #152]
0x09C0	0x6800    LDR	R0, [R0, #0]
0x09C2	0x0041    LSLS	R1, R0, #1
0x09C4	0x4824    LDR	R0, [PC, #144]
0x09C6	0x6001    STR	R1, [R0, #0]
;Double_Bounce.c, 23 :: 		++i;
0x09C8	0x1C71    ADDS	R1, R6, #1
0x09CA	0xB209    SXTH	R1, R1
; i end address is: 24 (R6)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x09CC	0xB20E    SXTH	R6, R1
;Double_Bounce.c, 24 :: 		while(Button(&GPIOA_IDR,PINLEFT,DELAY,ACTIVE_STATE)==255)
L_main3:
; i start address is: 24 (R6)
0x09CE	0x2301    MOVS	R3, #1
0x09D0	0x221E    MOVS	R2, #30
0x09D2	0x2100    MOVS	R1, #0
0x09D4	0x481E    LDR	R0, [PC, #120]
0x09D6	0xF7FFFD83  BL	_Button+0
0x09DA	0xF1B00FFF  CMP	R0, #255
0x09DE	0xD100    BNE	L_main4
;Double_Bounce.c, 27 :: 		}
0x09E0	0xE7F5    B	L_main3
L_main4:
;Double_Bounce.c, 29 :: 		if(i==16)
0x09E2	0x2E10    CMP	R6, #16
0x09E4	0xD105    BNE	L__main11
; i end address is: 24 (R6)
;Double_Bounce.c, 31 :: 		GPIOD_ODR=1;
0x09E6	0x2101    MOVS	R1, #1
0x09E8	0x481B    LDR	R0, [PC, #108]
0x09EA	0x6001    STR	R1, [R0, #0]
;Double_Bounce.c, 32 :: 		i=0;
; i start address is: 0 (R0)
0x09EC	0x2000    MOVS	R0, #0
0x09EE	0xB200    SXTH	R0, R0
; i end address is: 0 (R0)
;Double_Bounce.c, 33 :: 		}
0x09F0	0xE000    B	L_main5
L__main11:
;Double_Bounce.c, 29 :: 		if(i==16)
0x09F2	0xB230    SXTH	R0, R6
;Double_Bounce.c, 33 :: 		}
L_main5:
;Double_Bounce.c, 34 :: 		}
; i start address is: 0 (R0)
0x09F4	0xB206    SXTH	R6, R0
; i end address is: 0 (R0)
0x09F6	0xE028    B	L_main6
L_main2:
;Double_Bounce.c, 37 :: 		else if(Button(&GPIOA_IDR,PINRIGHT,DELAY,ACTIVE_STATE)==255)
; i start address is: 24 (R6)
0x09F8	0x2301    MOVS	R3, #1
0x09FA	0x221E    MOVS	R2, #30
0x09FC	0x2105    MOVS	R1, #5
0x09FE	0x4814    LDR	R0, [PC, #80]
0x0A00	0xF7FFFD6E  BL	_Button+0
0x0A04	0xF1B00FFF  CMP	R0, #255
0x0A08	0xD11D    BNE	L__main13
;Double_Bounce.c, 39 :: 		GPIOD_ODR >>=1 ;
0x0A0A	0x4813    LDR	R0, [PC, #76]
0x0A0C	0x6800    LDR	R0, [R0, #0]
0x0A0E	0x0841    LSRS	R1, R0, #1
0x0A10	0x4811    LDR	R0, [PC, #68]
0x0A12	0x6001    STR	R1, [R0, #0]
;Double_Bounce.c, 40 :: 		--i;
0x0A14	0x1E70    SUBS	R0, R6, #1
; i end address is: 24 (R6)
; i start address is: 4 (R1)
0x0A16	0xB201    SXTH	R1, R0
; i end address is: 4 (R1)
0x0A18	0xB20E    SXTH	R6, R1
;Double_Bounce.c, 41 :: 		while(Button(&GPIOA_IDR,PINRIGHT,DELAY,ACTIVE_STATE)==255)
L_main8:
; i start address is: 24 (R6)
0x0A1A	0x2301    MOVS	R3, #1
0x0A1C	0x221E    MOVS	R2, #30
0x0A1E	0x2105    MOVS	R1, #5
0x0A20	0x480B    LDR	R0, [PC, #44]
0x0A22	0xF7FFFD5D  BL	_Button+0
0x0A26	0xF1B00FFF  CMP	R0, #255
0x0A2A	0xD100    BNE	L_main9
;Double_Bounce.c, 44 :: 		}
0x0A2C	0xE7F5    B	L_main8
L_main9:
;Double_Bounce.c, 46 :: 		if(i==-1)
0x0A2E	0xF1B63FFF  CMP	R6, #-1
0x0A32	0xD106    BNE	L__main12
; i end address is: 24 (R6)
;Double_Bounce.c, 48 :: 		GPIOD_ODR=0b1000000000000000;
0x0A34	0xF2480100  MOVW	R1, #32768
0x0A38	0x4807    LDR	R0, [PC, #28]
0x0A3A	0x6001    STR	R1, [R0, #0]
;Double_Bounce.c, 49 :: 		i=15;
; i start address is: 0 (R0)
0x0A3C	0x200F    MOVS	R0, #15
0x0A3E	0xB200    SXTH	R0, R0
; i end address is: 0 (R0)
;Double_Bounce.c, 50 :: 		}
0x0A40	0xE000    B	L_main10
L__main12:
;Double_Bounce.c, 46 :: 		if(i==-1)
0x0A42	0xB230    SXTH	R0, R6
;Double_Bounce.c, 50 :: 		}
L_main10:
;Double_Bounce.c, 55 :: 		}
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x0A44	0xE000    B	L_main7
L__main13:
;Double_Bounce.c, 37 :: 		else if(Button(&GPIOA_IDR,PINRIGHT,DELAY,ACTIVE_STATE)==255)
0x0A46	0xB230    SXTH	R0, R6
;Double_Bounce.c, 55 :: 		}
L_main7:
; i start address is: 0 (R0)
0x0A48	0xB206    SXTH	R6, R0
; i end address is: 0 (R0)
L_main6:
;Double_Bounce.c, 62 :: 		}
; i start address is: 24 (R6)
; i end address is: 24 (R6)
0x0A4A	0xE7AF    B	L_main0
;Double_Bounce.c, 64 :: 		}
L_end_main:
L__main_end_loop:
0x0A4C	0xE7FE    B	L__main_end_loop
0x0A4E	0xBF00    NOP
0x0A50	0x00104002  	GPIOA_IDR+0
0x0A54	0x04104002  	GPIOB_IDR+0
0x0A58	0x0C144002  	GPIOD_ODR+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x054C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x054E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x0552	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x0556	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x055A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x055C	0xB001    ADD	SP, SP, #4
0x055E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x0560	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x0562	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x0566	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x056A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x056E	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x0570	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x0574	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x0576	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x0578	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x057A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x057E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x0582	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x0584	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x0588	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x058A	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x058C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x0590	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0594	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x0596	0xB001    ADD	SP, SP, #4
0x0598	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x059C	0xB081    SUB	SP, SP, #4
0x059E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x05A2	0xF04F0242  MOV	R2, #66
0x05A6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x05A8	0xF7FFFE42  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x05AC	0xF8DDE000  LDR	LR, [SP, #0]
0x05B0	0xB001    ADD	SP, SP, #4
0x05B2	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0230	0xB084    SUB	SP, SP, #16
0x0232	0xF8CDE000  STR	LR, [SP, #0]
0x0236	0xB28D    UXTH	R5, R1
0x0238	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x023A	0x4B86    LDR	R3, [PC, #536]
0x023C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0240	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0242	0x4618    MOV	R0, R3
0x0244	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0248	0xF1B50FFF  CMP	R5, #255
0x024C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x024E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0250	0x4B81    LDR	R3, [PC, #516]
0x0252	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0256	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0258	0x4B80    LDR	R3, [PC, #512]
0x025A	0x429E    CMP	R6, R3
0x025C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x025E	0xF2455355  MOVW	R3, #21845
0x0262	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0266	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0268	0x1D3D    ADDS	R5, R7, #4
0x026A	0x682C    LDR	R4, [R5, #0]
0x026C	0xF06F03FF  MVN	R3, #255
0x0270	0xEA040303  AND	R3, R4, R3, LSL #0
0x0274	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0276	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x027A	0x682C    LDR	R4, [R5, #0]
0x027C	0xF64F73FF  MOVW	R3, #65535
0x0280	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0284	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0286	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0288	0x2E42    CMP	R6, #66
0x028A	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x028C	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x028E	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0290	0xF64F73FF  MOVW	R3, #65535
0x0294	0x429D    CMP	R5, R3
0x0296	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0298	0x4B70    LDR	R3, [PC, #448]
0x029A	0x429E    CMP	R6, R3
0x029C	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x029E	0xF04F3355  MOV	R3, #1431655765
0x02A2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x02A4	0x1D3C    ADDS	R4, R7, #4
0x02A6	0x2300    MOVS	R3, #0
0x02A8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x02AA	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x02AE	0xF04F33FF  MOV	R3, #-1
0x02B2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x02B4	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x02B6	0x2E42    CMP	R6, #66
0x02B8	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x02BA	0x2300    MOVS	R3, #0
0x02BC	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x02BE	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x02C0	0xF0060301  AND	R3, R6, #1
0x02C4	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x02C6	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x02C8	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x02CA	0xF0060308  AND	R3, R6, #8
0x02CE	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x02D0	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x02D2	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x02D4	0xF0060304  AND	R3, R6, #4
0x02D8	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x02DA	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x02DC	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x02DE	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x02E0	0xF4062301  AND	R3, R6, #528384
0x02E4	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x02E6	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x02E8	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x02EA	0xF4066300  AND	R3, R6, #2048
0x02EE	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x02F0	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x02F2	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x02F4	0xF4066380  AND	R3, R6, #1024
0x02F8	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x02FA	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x02FC	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x02FE	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0300	0xF0060320  AND	R3, R6, #32
0x0304	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0306	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0308	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x030A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x030C	0xF4067380  AND	R3, R6, #256
0x0310	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0312	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0314	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0316	0xF0060380  AND	R3, R6, #128
0x031A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x031C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x031E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0320	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0322	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0326	0x9201    STR	R2, [SP, #4]
0x0328	0xFA1FF985  UXTH	R9, R5
0x032C	0x46B0    MOV	R8, R6
0x032E	0x4606    MOV	R6, R0
0x0330	0x4618    MOV	R0, R3
0x0332	0x460A    MOV	R2, R1
0x0334	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0336	0xF1BA0F10  CMP	R10, #16
0x033A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x033E	0xF04F0301  MOV	R3, #1
0x0342	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0346	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x034A	0x42A3    CMP	R3, R4
0x034C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0350	0xEA4F044A  LSL	R4, R10, #1
0x0354	0xF04F0303  MOV	R3, #3
0x0358	0x40A3    LSLS	R3, R4
0x035A	0x43DC    MVN	R4, R3
0x035C	0x683B    LDR	R3, [R7, #0]
0x035E	0x4023    ANDS	R3, R4
0x0360	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0362	0xEA4F034A  LSL	R3, R10, #1
0x0366	0xFA06F403  LSL	R4, R6, R3
0x036A	0x683B    LDR	R3, [R7, #0]
0x036C	0x4323    ORRS	R3, R4
0x036E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0370	0xF008030C  AND	R3, R8, #12
0x0374	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0376	0xF2070508  ADDW	R5, R7, #8
0x037A	0xEA4F044A  LSL	R4, R10, #1
0x037E	0xF04F0303  MOV	R3, #3
0x0382	0x40A3    LSLS	R3, R4
0x0384	0x43DC    MVN	R4, R3
0x0386	0x682B    LDR	R3, [R5, #0]
0x0388	0x4023    ANDS	R3, R4
0x038A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x038C	0xF2070508  ADDW	R5, R7, #8
0x0390	0xEA4F034A  LSL	R3, R10, #1
0x0394	0xFA02F403  LSL	R4, R2, R3
0x0398	0x682B    LDR	R3, [R5, #0]
0x039A	0x4323    ORRS	R3, R4
0x039C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x039E	0x1D3D    ADDS	R5, R7, #4
0x03A0	0xFA1FF48A  UXTH	R4, R10
0x03A4	0xF04F0301  MOV	R3, #1
0x03A8	0x40A3    LSLS	R3, R4
0x03AA	0x43DC    MVN	R4, R3
0x03AC	0x682B    LDR	R3, [R5, #0]
0x03AE	0x4023    ANDS	R3, R4
0x03B0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x03B2	0x1D3D    ADDS	R5, R7, #4
0x03B4	0xFA1FF48A  UXTH	R4, R10
0x03B8	0xB28B    UXTH	R3, R1
0x03BA	0xFA03F404  LSL	R4, R3, R4
0x03BE	0xB2A4    UXTH	R4, R4
0x03C0	0x682B    LDR	R3, [R5, #0]
0x03C2	0x4323    ORRS	R3, R4
0x03C4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x03C6	0xF207050C  ADDW	R5, R7, #12
0x03CA	0xFA1FF38A  UXTH	R3, R10
0x03CE	0x005C    LSLS	R4, R3, #1
0x03D0	0xB2A4    UXTH	R4, R4
0x03D2	0xF04F0303  MOV	R3, #3
0x03D6	0x40A3    LSLS	R3, R4
0x03D8	0x43DC    MVN	R4, R3
0x03DA	0x682B    LDR	R3, [R5, #0]
0x03DC	0x4023    ANDS	R3, R4
0x03DE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x03E0	0xF207050C  ADDW	R5, R7, #12
0x03E4	0xEA4F034A  LSL	R3, R10, #1
0x03E8	0xFA00F403  LSL	R4, R0, R3
0x03EC	0x682B    LDR	R3, [R5, #0]
0x03EE	0x4323    ORRS	R3, R4
0x03F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x03F2	0xF0080308  AND	R3, R8, #8
0x03F6	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x03F8	0xF4080370  AND	R3, R8, #15728640
0x03FC	0x0D1B    LSRS	R3, R3, #20
0x03FE	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0402	0xF1BA0F07  CMP	R10, #7
0x0406	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0408	0xF2070324  ADDW	R3, R7, #36
0x040C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x040E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0412	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0414	0xF2070320  ADDW	R3, R7, #32
0x0418	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x041A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x041C	0x00AC    LSLS	R4, R5, #2
0x041E	0xF04F030F  MOV	R3, #15
0x0422	0x40A3    LSLS	R3, R4
0x0424	0x43DC    MVN	R4, R3
0x0426	0x9B02    LDR	R3, [SP, #8]
0x0428	0x681B    LDR	R3, [R3, #0]
0x042A	0xEA030404  AND	R4, R3, R4, LSL #0
0x042E	0x9B02    LDR	R3, [SP, #8]
0x0430	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0432	0xF89D400C  LDRB	R4, [SP, #12]
0x0436	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0438	0x409C    LSLS	R4, R3
0x043A	0x9B02    LDR	R3, [SP, #8]
0x043C	0x681B    LDR	R3, [R3, #0]
0x043E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0442	0x9B02    LDR	R3, [SP, #8]
0x0444	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0446	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x044A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x044C	0xF8DDE000  LDR	LR, [SP, #0]
0x0450	0xB004    ADD	SP, SP, #16
0x0452	0x4770    BX	LR
0x0454	0xFC00FFFF  	#-1024
0x0458	0x0000FFFF  	#-65536
0x045C	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x018A	0x491E    LDR	R1, [PC, #120]
0x018C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0190	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0192	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0194	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0196	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0198	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x019A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x019C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x019E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01A0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01A2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01A4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01A6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01A8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01AA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01AE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01B2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01B6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01BA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01BC	0x4912    LDR	R1, [PC, #72]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01C2	0x4912    LDR	R1, [PC, #72]
0x01C4	0x4288    CMP	R0, R1
0x01C6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01C8	0x4911    LDR	R1, [PC, #68]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01CE	0x4911    LDR	R1, [PC, #68]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01D4	0x4910    LDR	R1, [PC, #64]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01DA	0x4910    LDR	R1, [PC, #64]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01E6	0x490F    LDR	R1, [PC, #60]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01EC	0x490E    LDR	R1, [PC, #56]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x01F4	0x490D    LDR	R1, [PC, #52]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01FC	0x490B    LDR	R1, [PC, #44]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
0x0204	0xFC00FFFF  	#-1024
0x0208	0x00004002  	#1073872896
0x020C	0x04004002  	#1073873920
0x0210	0x08004002  	#1073874944
0x0214	0x0C004002  	#1073875968
0x0218	0x10004002  	#1073876992
0x021C	0x14004002  	#1073878016
0x0220	0x18004002  	#1073879040
0x0224	0x1C004002  	#1073880064
0x0228	0x20004002  	#1073881088
0x022C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0478	0xB081    SUB	SP, SP, #4
0x047A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x047E	0x4A04    LDR	R2, [PC, #16]
0x0480	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0482	0xF7FFFED5  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x0486	0xF8DDE000  LDR	LR, [SP, #0]
0x048A	0xB001    ADD	SP, SP, #4
0x048C	0x4770    BX	LR
0x048E	0xBF00    NOP
0x0490	0x00140008  	#524308
; end of _GPIO_Digital_Output
_Button:
;__Lib_Button.c, 6 :: 		
; active_state start address is: 12 (R3)
; time_ms start address is: 8 (R2)
; pin start address is: 4 (R1)
; port start address is: 0 (R0)
0x04E0	0xB082    SUB	SP, SP, #8
0x04E2	0xF8CDE000  STR	LR, [SP, #0]
0x04E6	0x460D    MOV	R5, R1
0x04E8	0x4611    MOV	R1, R2
; active_state end address is: 12 (R3)
; time_ms end address is: 8 (R2)
; pin end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin start address is: 20 (R5)
; time_ms start address is: 4 (R1)
; active_state start address is: 12 (R3)
;__Lib_Button.c, 8 :: 		
; rslt start address is: 8 (R2)
0x04EA	0xF04F0200  MOV	R2, #0
;__Lib_Button.c, 11 :: 		
0x04EE	0x2401    MOVS	R4, #1
0x04F0	0xB224    SXTH	R4, R4
0x04F2	0x40AC    LSLS	R4, R5
0x04F4	0xB224    SXTH	R4, R4
; pin end address is: 20 (R5)
; pMask start address is: 20 (R5)
0x04F6	0xB225    SXTH	R5, R4
;__Lib_Button.c, 13 :: 		
0x04F8	0x6804    LDR	R4, [R0, #0]
0x04FA	0x402C    ANDS	R4, R5
0x04FC	0x2C00    CMP	R4, #0
0x04FE	0xF2400400  MOVW	R4, #0
0x0502	0xD100    BNE	L__Button7
0x0504	0x2401    MOVS	R4, #1
L__Button7:
0x0506	0xB2E4    UXTB	R4, R4
0x0508	0x405C    EORS	R4, R3
0x050A	0xB1C4    CBZ	R4, L__Button5
; time_ms end address is: 4 (R1)
; pMask end address is: 20 (R5)
; rslt end address is: 8 (R2)
; active_state end address is: 12 (R3)
; port end address is: 0 (R0)
0x050C	0x9501    STR	R5, [SP, #4]
0x050E	0x460D    MOV	R5, R1
0x0510	0x9901    LDR	R1, [SP, #4]
;__Lib_Button.c, 15 :: 		
L_Button1:
; pMask start address is: 4 (R1)
; rslt start address is: 8 (R2)
; active_state start address is: 12 (R3)
; time_ms start address is: 20 (R5)
; port start address is: 0 (R0)
0x0512	0x2D00    CMP	R5, #0
0x0514	0xD905    BLS	L_Button2
;__Lib_Button.c, 16 :: 		
0x0516	0xF7FFFFA3  BL	_Delay_500us+0
;__Lib_Button.c, 17 :: 		
0x051A	0xF7FFFFA1  BL	_Delay_500us+0
;__Lib_Button.c, 18 :: 		
0x051E	0x1E6D    SUBS	R5, R5, #1
;__Lib_Button.c, 19 :: 		
; time_ms end address is: 20 (R5)
0x0520	0xE7F7    B	L_Button1
L_Button2:
;__Lib_Button.c, 21 :: 		
0x0522	0x6804    LDR	R4, [R0, #0]
; port end address is: 0 (R0)
0x0524	0x400C    ANDS	R4, R1
; pMask end address is: 4 (R1)
0x0526	0x2C00    CMP	R4, #0
0x0528	0xF2400400  MOVW	R4, #0
0x052C	0xD100    BNE	L__Button8
0x052E	0x2401    MOVS	R4, #1
L__Button8:
0x0530	0xB2E4    UXTB	R4, R4
0x0532	0x405C    EORS	R4, R3
; active_state end address is: 12 (R3)
0x0534	0xB10C    CBZ	R4, L__Button4
; rslt end address is: 8 (R2)
;__Lib_Button.c, 22 :: 		
; rslt start address is: 0 (R0)
0x0536	0x20FF    MOVS	R0, #255
; rslt end address is: 0 (R0)
0x0538	0xE000    B	L_Button3
L__Button4:
;__Lib_Button.c, 21 :: 		
0x053A	0x4610    MOV	R0, R2
;__Lib_Button.c, 22 :: 		
L_Button3:
;__Lib_Button.c, 23 :: 		
; rslt start address is: 0 (R0)
; rslt end address is: 0 (R0)
0x053C	0xE000    B	L_Button0
L__Button5:
;__Lib_Button.c, 13 :: 		
0x053E	0x4610    MOV	R0, R2
;__Lib_Button.c, 23 :: 		
L_Button0:
;__Lib_Button.c, 25 :: 		
; rslt start address is: 0 (R0)
0x0540	0xB280    UXTH	R0, R0
; rslt end address is: 0 (R0)
;__Lib_Button.c, 26 :: 		
L_end_Button:
0x0542	0xF8DDE000  LDR	LR, [SP, #0]
0x0546	0xB002    ADD	SP, SP, #8
0x0548	0x4770    BX	LR
; end of _Button
_Delay_500us:
;__Lib_Delays.c, 33 :: 		void Delay_500us() {
;__Lib_Delays.c, 34 :: 		Delay_us(498);
0x0460	0xF640275E  MOVW	R7, #2654
0x0464	0xF2C00700  MOVT	R7, #0
L_Delay_500us10:
0x0468	0x1E7F    SUBS	R7, R7, #1
0x046A	0xD1FD    BNE	L_Delay_500us10
0x046C	0xBF00    NOP
0x046E	0xBF00    NOP
0x0470	0xBF00    NOP
0x0472	0xBF00    NOP
0x0474	0xBF00    NOP
;__Lib_Delays.c, 35 :: 		}
L_end_Delay_500us:
0x0476	0x4770    BX	LR
; end of _Delay_500us
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x060C	0xB082    SUB	SP, SP, #8
0x060E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0612	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0614	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0616	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0618	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x061A	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x061C	0x2803    CMP	R0, #3
0x061E	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x0622	0x4893    LDR	R0, [PC, #588]
0x0624	0x4281    CMP	R1, R0
0x0626	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x0628	0x4892    LDR	R0, [PC, #584]
0x062A	0x6800    LDR	R0, [R0, #0]
0x062C	0xF0400105  ORR	R1, R0, #5
0x0630	0x4890    LDR	R0, [PC, #576]
0x0632	0x6001    STR	R1, [R0, #0]
0x0634	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0636	0x4890    LDR	R0, [PC, #576]
0x0638	0x4281    CMP	R1, R0
0x063A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x063C	0x488D    LDR	R0, [PC, #564]
0x063E	0x6800    LDR	R0, [R0, #0]
0x0640	0xF0400104  ORR	R1, R0, #4
0x0644	0x488B    LDR	R0, [PC, #556]
0x0646	0x6001    STR	R1, [R0, #0]
0x0648	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x064A	0x488C    LDR	R0, [PC, #560]
0x064C	0x4281    CMP	R1, R0
0x064E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x0650	0x4888    LDR	R0, [PC, #544]
0x0652	0x6800    LDR	R0, [R0, #0]
0x0654	0xF0400103  ORR	R1, R0, #3
0x0658	0x4886    LDR	R0, [PC, #536]
0x065A	0x6001    STR	R1, [R0, #0]
0x065C	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x065E	0xF64E2060  MOVW	R0, #60000
0x0662	0x4281    CMP	R1, R0
0x0664	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x0666	0x4883    LDR	R0, [PC, #524]
0x0668	0x6800    LDR	R0, [R0, #0]
0x066A	0xF0400102  ORR	R1, R0, #2
0x066E	0x4881    LDR	R0, [PC, #516]
0x0670	0x6001    STR	R1, [R0, #0]
0x0672	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0674	0xF2475030  MOVW	R0, #30000
0x0678	0x4281    CMP	R1, R0
0x067A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x067C	0x487D    LDR	R0, [PC, #500]
0x067E	0x6800    LDR	R0, [R0, #0]
0x0680	0xF0400101  ORR	R1, R0, #1
0x0684	0x487B    LDR	R0, [PC, #492]
0x0686	0x6001    STR	R1, [R0, #0]
0x0688	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x068A	0x487A    LDR	R0, [PC, #488]
0x068C	0x6801    LDR	R1, [R0, #0]
0x068E	0xF06F0007  MVN	R0, #7
0x0692	0x4001    ANDS	R1, R0
0x0694	0x4877    LDR	R0, [PC, #476]
0x0696	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x0698	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x069A	0x2802    CMP	R0, #2
0x069C	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x06A0	0x4877    LDR	R0, [PC, #476]
0x06A2	0x4281    CMP	R1, R0
0x06A4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x06A6	0x4873    LDR	R0, [PC, #460]
0x06A8	0x6800    LDR	R0, [R0, #0]
0x06AA	0xF0400106  ORR	R1, R0, #6
0x06AE	0x4871    LDR	R0, [PC, #452]
0x06B0	0x6001    STR	R1, [R0, #0]
0x06B2	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x06B4	0x4870    LDR	R0, [PC, #448]
0x06B6	0x4281    CMP	R1, R0
0x06B8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x06BA	0x486E    LDR	R0, [PC, #440]
0x06BC	0x6800    LDR	R0, [R0, #0]
0x06BE	0xF0400105  ORR	R1, R0, #5
0x06C2	0x486C    LDR	R0, [PC, #432]
0x06C4	0x6001    STR	R1, [R0, #0]
0x06C6	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x06C8	0x486E    LDR	R0, [PC, #440]
0x06CA	0x4281    CMP	R1, R0
0x06CC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x06CE	0x4869    LDR	R0, [PC, #420]
0x06D0	0x6800    LDR	R0, [R0, #0]
0x06D2	0xF0400104  ORR	R1, R0, #4
0x06D6	0x4867    LDR	R0, [PC, #412]
0x06D8	0x6001    STR	R1, [R0, #0]
0x06DA	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x06DC	0x486A    LDR	R0, [PC, #424]
0x06DE	0x4281    CMP	R1, R0
0x06E0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x06E2	0x4864    LDR	R0, [PC, #400]
0x06E4	0x6800    LDR	R0, [R0, #0]
0x06E6	0xF0400103  ORR	R1, R0, #3
0x06EA	0x4862    LDR	R0, [PC, #392]
0x06EC	0x6001    STR	R1, [R0, #0]
0x06EE	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x06F0	0xF64B3080  MOVW	R0, #48000
0x06F4	0x4281    CMP	R1, R0
0x06F6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x06F8	0x485E    LDR	R0, [PC, #376]
0x06FA	0x6800    LDR	R0, [R0, #0]
0x06FC	0xF0400102  ORR	R1, R0, #2
0x0700	0x485C    LDR	R0, [PC, #368]
0x0702	0x6001    STR	R1, [R0, #0]
0x0704	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0706	0xF64550C0  MOVW	R0, #24000
0x070A	0x4281    CMP	R1, R0
0x070C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x070E	0x4859    LDR	R0, [PC, #356]
0x0710	0x6800    LDR	R0, [R0, #0]
0x0712	0xF0400101  ORR	R1, R0, #1
0x0716	0x4857    LDR	R0, [PC, #348]
0x0718	0x6001    STR	R1, [R0, #0]
0x071A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x071C	0x4855    LDR	R0, [PC, #340]
0x071E	0x6801    LDR	R1, [R0, #0]
0x0720	0xF06F0007  MVN	R0, #7
0x0724	0x4001    ANDS	R1, R0
0x0726	0x4853    LDR	R0, [PC, #332]
0x0728	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x072A	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x072C	0x2801    CMP	R0, #1
0x072E	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x0732	0x4851    LDR	R0, [PC, #324]
0x0734	0x4281    CMP	R1, R0
0x0736	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x0738	0x484E    LDR	R0, [PC, #312]
0x073A	0x6800    LDR	R0, [R0, #0]
0x073C	0xF0400107  ORR	R1, R0, #7
0x0740	0x484C    LDR	R0, [PC, #304]
0x0742	0x6001    STR	R1, [R0, #0]
0x0744	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0746	0x4851    LDR	R0, [PC, #324]
0x0748	0x4281    CMP	R1, R0
0x074A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x074C	0x4849    LDR	R0, [PC, #292]
0x074E	0x6800    LDR	R0, [R0, #0]
0x0750	0xF0400106  ORR	R1, R0, #6
0x0754	0x4847    LDR	R0, [PC, #284]
0x0756	0x6001    STR	R1, [R0, #0]
0x0758	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x075A	0x4848    LDR	R0, [PC, #288]
0x075C	0x4281    CMP	R1, R0
0x075E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x0760	0x4844    LDR	R0, [PC, #272]
0x0762	0x6800    LDR	R0, [R0, #0]
0x0764	0xF0400105  ORR	R1, R0, #5
0x0768	0x4842    LDR	R0, [PC, #264]
0x076A	0x6001    STR	R1, [R0, #0]
0x076C	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x076E	0x4846    LDR	R0, [PC, #280]
0x0770	0x4281    CMP	R1, R0
0x0772	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x0774	0x483F    LDR	R0, [PC, #252]
0x0776	0x6800    LDR	R0, [R0, #0]
0x0778	0xF0400104  ORR	R1, R0, #4
0x077C	0x483D    LDR	R0, [PC, #244]
0x077E	0x6001    STR	R1, [R0, #0]
0x0780	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0782	0xF24D20F0  MOVW	R0, #54000
0x0786	0x4281    CMP	R1, R0
0x0788	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x078A	0x483A    LDR	R0, [PC, #232]
0x078C	0x6800    LDR	R0, [R0, #0]
0x078E	0xF0400103  ORR	R1, R0, #3
0x0792	0x4838    LDR	R0, [PC, #224]
0x0794	0x6001    STR	R1, [R0, #0]
0x0796	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0798	0xF64840A0  MOVW	R0, #36000
0x079C	0x4281    CMP	R1, R0
0x079E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x07A0	0x4834    LDR	R0, [PC, #208]
0x07A2	0x6800    LDR	R0, [R0, #0]
0x07A4	0xF0400102  ORR	R1, R0, #2
0x07A8	0x4832    LDR	R0, [PC, #200]
0x07AA	0x6001    STR	R1, [R0, #0]
0x07AC	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x07AE	0xF2446050  MOVW	R0, #18000
0x07B2	0x4281    CMP	R1, R0
0x07B4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x07B6	0x482F    LDR	R0, [PC, #188]
0x07B8	0x6800    LDR	R0, [R0, #0]
0x07BA	0xF0400101  ORR	R1, R0, #1
0x07BE	0x482D    LDR	R0, [PC, #180]
0x07C0	0x6001    STR	R1, [R0, #0]
0x07C2	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x07C4	0x482B    LDR	R0, [PC, #172]
0x07C6	0x6801    LDR	R1, [R0, #0]
0x07C8	0xF06F0007  MVN	R0, #7
0x07CC	0x4001    ANDS	R1, R0
0x07CE	0x4829    LDR	R0, [PC, #164]
0x07D0	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x07D2	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x07D4	0x2800    CMP	R0, #0
0x07D6	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x07DA	0x482D    LDR	R0, [PC, #180]
0x07DC	0x4281    CMP	R1, R0
0x07DE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x07E0	0x4824    LDR	R0, [PC, #144]
0x07E2	0x6800    LDR	R0, [R0, #0]
0x07E4	0xF0400107  ORR	R1, R0, #7
0x07E8	0x4822    LDR	R0, [PC, #136]
0x07EA	0x6001    STR	R1, [R0, #0]
0x07EC	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x07EE	0x4825    LDR	R0, [PC, #148]
0x07F0	0x4281    CMP	R1, R0
0x07F2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x07F4	0x481F    LDR	R0, [PC, #124]
0x07F6	0x6800    LDR	R0, [R0, #0]
0x07F8	0xF0400106  ORR	R1, R0, #6
0x07FC	0x481D    LDR	R0, [PC, #116]
0x07FE	0x6001    STR	R1, [R0, #0]
0x0800	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0802	0x4824    LDR	R0, [PC, #144]
0x0804	0x4281    CMP	R1, R0
0x0806	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x0808	0x481A    LDR	R0, [PC, #104]
0x080A	0x6800    LDR	R0, [R0, #0]
0x080C	0xF0400105  ORR	R1, R0, #5
0x0810	0x4818    LDR	R0, [PC, #96]
0x0812	0x6001    STR	R1, [R0, #0]
0x0814	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0816	0xF5B14F7A  CMP	R1, #64000
0x081A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x081C	0x4815    LDR	R0, [PC, #84]
0x081E	0x6800    LDR	R0, [R0, #0]
0x0820	0xF0400104  ORR	R1, R0, #4
0x0824	0x4813    LDR	R0, [PC, #76]
0x0826	0x6001    STR	R1, [R0, #0]
0x0828	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x082A	0xF64B3080  MOVW	R0, #48000
0x082E	0x4281    CMP	R1, R0
0x0830	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x0832	0x4810    LDR	R0, [PC, #64]
0x0834	0x6800    LDR	R0, [R0, #0]
0x0836	0xF0400103  ORR	R1, R0, #3
0x083A	0x480E    LDR	R0, [PC, #56]
0x083C	0x6001    STR	R1, [R0, #0]
0x083E	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0840	0xF5B14FFA  CMP	R1, #32000
0x0844	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x0846	0x480B    LDR	R0, [PC, #44]
0x0848	0x6800    LDR	R0, [R0, #0]
0x084A	0xF0400102  ORR	R1, R0, #2
0x084E	0x4809    LDR	R0, [PC, #36]
0x0850	0x6001    STR	R1, [R0, #0]
0x0852	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0854	0xF5B15F7A  CMP	R1, #16000
0x0858	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x085A	0xE01D    B	#58
0x085C	0x00810000  	#129
0x0860	0x00100400  	#67108880
0x0864	0x00000000  	#0
0x0868	0x00030000  	#3
0x086C	0x3E800000  	#16000
0x0870	0x49F00002  	#150000
0x0874	0x3C004002  	FLASH_ACR+0
0x0878	0xD4C00001  	#120000
0x087C	0x5F900001  	#90000
0x0880	0x32800002  	#144000
0x0884	0x77000001  	#96000
0x0888	0x19400001  	#72000
0x088C	0xA5E00001  	#108000
0x0890	0xB5800001  	#112000
0x0894	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x0898	0x482D    LDR	R0, [PC, #180]
0x089A	0x6800    LDR	R0, [R0, #0]
0x089C	0xF0400101  ORR	R1, R0, #1
0x08A0	0x482B    LDR	R0, [PC, #172]
0x08A2	0x6001    STR	R1, [R0, #0]
0x08A4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x08A6	0x482A    LDR	R0, [PC, #168]
0x08A8	0x6801    LDR	R1, [R0, #0]
0x08AA	0xF06F0007  MVN	R0, #7
0x08AE	0x4001    ANDS	R1, R0
0x08B0	0x4827    LDR	R0, [PC, #156]
0x08B2	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x08B4	0x2101    MOVS	R1, #1
0x08B6	0xB249    SXTB	R1, R1
0x08B8	0x4826    LDR	R0, [PC, #152]
0x08BA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x08BC	0x4826    LDR	R0, [PC, #152]
0x08BE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x08C0	0xF7FFFDE8  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x08C4	0x4825    LDR	R0, [PC, #148]
0x08C6	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x08C8	0x4825    LDR	R0, [PC, #148]
0x08CA	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x08CC	0x4825    LDR	R0, [PC, #148]
0x08CE	0xEA020100  AND	R1, R2, R0, LSL #0
0x08D2	0x4825    LDR	R0, [PC, #148]
0x08D4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x08D6	0xF0020001  AND	R0, R2, #1
0x08DA	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x08DC	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x08DE	0x4822    LDR	R0, [PC, #136]
0x08E0	0x6800    LDR	R0, [R0, #0]
0x08E2	0xF0000002  AND	R0, R0, #2
0x08E6	0x2800    CMP	R0, #0
0x08E8	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x08EA	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x08EC	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x08EE	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x08F0	0xF4023080  AND	R0, R2, #65536
0x08F4	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x08F6	0x481C    LDR	R0, [PC, #112]
0x08F8	0x6800    LDR	R0, [R0, #0]
0x08FA	0xF4003000  AND	R0, R0, #131072
0x08FE	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x0900	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x0902	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0904	0x460A    MOV	R2, R1
0x0906	0x9901    LDR	R1, [SP, #4]
0x0908	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x090A	0x9101    STR	R1, [SP, #4]
0x090C	0x4611    MOV	R1, R2
0x090E	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0910	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0914	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x0916	0x4814    LDR	R0, [PC, #80]
0x0918	0x6800    LDR	R0, [R0, #0]
0x091A	0xF0407180  ORR	R1, R0, #16777216
0x091E	0x4812    LDR	R0, [PC, #72]
0x0920	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0922	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x0924	0x4810    LDR	R0, [PC, #64]
0x0926	0x6800    LDR	R0, [R0, #0]
0x0928	0xF0007000  AND	R0, R0, #33554432
0x092C	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x092E	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x0930	0x460A    MOV	R2, R1
0x0932	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x0934	0x480A    LDR	R0, [PC, #40]
0x0936	0x6800    LDR	R0, [R0, #0]
0x0938	0xF000010C  AND	R1, R0, #12
0x093C	0x0090    LSLS	R0, R2, #2
0x093E	0xF000000C  AND	R0, R0, #12
0x0942	0x4281    CMP	R1, R0
0x0944	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0946	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x0948	0xF8DDE000  LDR	LR, [SP, #0]
0x094C	0xB002    ADD	SP, SP, #8
0x094E	0x4770    BX	LR
0x0950	0x3C004002  	FLASH_ACR+0
0x0954	0x80204247  	FLASH_ACR+0
0x0958	0x80244247  	FLASH_ACR+0
0x095C	0x38044002  	RCC_PLLCFGR+0
0x0960	0x38084002  	RCC_CFGR+0
0x0964	0xFFFF000F  	#1048575
0x0968	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0494	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0496	0x480D    LDR	R0, [PC, #52]
0x0498	0x6800    LDR	R0, [R0, #0]
0x049A	0xF0400101  ORR	R1, R0, #1
0x049E	0x480B    LDR	R0, [PC, #44]
0x04A0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x04A2	0x2100    MOVS	R1, #0
0x04A4	0x480A    LDR	R0, [PC, #40]
0x04A6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x04A8	0x4808    LDR	R0, [PC, #32]
0x04AA	0x6801    LDR	R1, [R0, #0]
0x04AC	0x4809    LDR	R0, [PC, #36]
0x04AE	0x4001    ANDS	R1, R0
0x04B0	0x4806    LDR	R0, [PC, #24]
0x04B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x04B4	0x4908    LDR	R1, [PC, #32]
0x04B6	0x4809    LDR	R0, [PC, #36]
0x04B8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x04BA	0x4804    LDR	R0, [PC, #16]
0x04BC	0x6801    LDR	R1, [R0, #0]
0x04BE	0xF46F2080  MVN	R0, #262144
0x04C2	0x4001    ANDS	R1, R0
0x04C4	0x4801    LDR	R0, [PC, #4]
0x04C6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x04C8	0xB001    ADD	SP, SP, #4
0x04CA	0x4770    BX	LR
0x04CC	0x38004002  	RCC_CR+0
0x04D0	0x38084002  	RCC_CFGR+0
0x04D4	0xFFFFFEF6  	#-17367041
0x04D8	0x30102400  	#603992080
0x04DC	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x05E8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x05EA	0x4904    LDR	R1, [PC, #16]
0x05EC	0x4804    LDR	R0, [PC, #16]
0x05EE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x05F0	0x4904    LDR	R1, [PC, #16]
0x05F2	0x4805    LDR	R0, [PC, #20]
0x05F4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x05F6	0xB001    ADD	SP, SP, #4
0x05F8	0x4770    BX	LR
0x05FA	0xBF00    NOP
0x05FC	0x3E800000  	#16000
0x0600	0x00002000  	___System_CLOCK_IN_KHZ+0
0x0604	0x00030000  	#3
0x0608	0x00042000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x05B4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x05B6	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x05B8	0xB001    ADD	SP, SP, #4
0x05BA	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x05BC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x05BE	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x05C2	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x05C6	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x05C8	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x05CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x05CE	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x05D0	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x05D2	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x05D4	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x05D6	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x05DA	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x05DE	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x05E2	0xB001    ADD	SP, SP, #4
0x05E4	0x4770    BX	LR
; end of ___EnableFPU
0x0A5C	0xB500    PUSH	(R14)
0x0A5E	0xF8DFB010  LDR	R11, [PC, #16]
0x0A62	0xF8DFA010  LDR	R10, [PC, #16]
0x0A66	0xF7FFFD7B  BL	1376
0x0A6A	0xBD00    POP	(R15)
0x0A6C	0x4770    BX	LR
0x0A6E	0xBF00    NOP
0x0A70	0x00002000  	#536870912
0x0A74	0x00082000  	#536870920
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [168]    _GPIO_Clk_Enable
0x0230     [560]    _GPIO_Config
0x0460      [24]    _Delay_500us
0x0478      [28]    _GPIO_Digital_Output
0x0494      [76]    __Lib_System_4XX_SystemClockSetDefault
0x04E0     [106]    _Button
0x054C      [20]    ___CC2DW
0x0560      [58]    ___FillZeros
0x059C      [24]    _GPIO_Digital_Input
0x05B4       [8]    ___GenExcept
0x05BC      [42]    ___EnableFPU
0x05E8      [36]    __Lib_System_4XX_InitialSetUpFosc
0x060C     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x096C     [240]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
0x20000004       [4]    __VOLTAGE_RANGE
