vendor_name = ModelSim
source_file = 1, D:/XUNIFANGZHEN/FPGA/sim/tb_vga_pic.v
source_file = 1, D:/XUNIFANGZHEN/FPGA/sim/tb_VGA_Basic.v
source_file = 1, D:/XUNIFANGZHEN/FPGA/rtl/FPGA.v
source_file = 1, D:/XUNIFANGZHEN/FPGA/rtl/vga_pic.v
source_file = 1, D:/XUNIFANGZHEN/FPGA/rtl/vga_ctrl.v
source_file = 1, D:/XUNIFANGZHEN/FPGA/rtl/sobel.v
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/ram1.qip
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/ram1.v
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/altpll1.qip
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/altpll1.v
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/rom1.qip
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/rom1.v
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/shiftreg.qip
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/shiftreg.v
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/FPGA.cbx.xml
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/altpll1_altpll.v
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_3sb1.tdf
source_file = 1, /xunifangzhen/fpga/pic160.mif
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/decode_msa.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/mux_kob.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/shift_taps_4rv.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_1ha1.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/cntr_nsf.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/cmpr_ugc.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/altsyncram_4ug1.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/mux_vmb.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_bfh.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_lgh.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_kgh.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/lpm_divide_6jm.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/sign_div_unsign_ulh.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/alt_u_div_g7f.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_7pc.tdf
source_file = 1, D:/XUNIFANGZHEN/FPGA/prj/db/add_sub_8pc.tdf
design_name = FPGA
instance = comp, \LCD_HS~output , LCD_HS~output, FPGA, 1
instance = comp, \LCD_VS~output , LCD_VS~output, FPGA, 1
instance = comp, \LCD_PCLK~output , LCD_PCLK~output, FPGA, 1
instance = comp, \LCD_RST~output , LCD_RST~output, FPGA, 1
instance = comp, \LCD_BL~output , LCD_BL~output, FPGA, 1
instance = comp, \LCD_DE~output , LCD_DE~output, FPGA, 1
instance = comp, \R[0]~output , R[0]~output, FPGA, 1
instance = comp, \R[1]~output , R[1]~output, FPGA, 1
instance = comp, \R[2]~output , R[2]~output, FPGA, 1
instance = comp, \R[3]~output , R[3]~output, FPGA, 1
instance = comp, \R[4]~output , R[4]~output, FPGA, 1
instance = comp, \R[5]~output , R[5]~output, FPGA, 1
instance = comp, \R[6]~output , R[6]~output, FPGA, 1
instance = comp, \R[7]~output , R[7]~output, FPGA, 1
instance = comp, \G[0]~output , G[0]~output, FPGA, 1
instance = comp, \G[1]~output , G[1]~output, FPGA, 1
instance = comp, \G[2]~output , G[2]~output, FPGA, 1
instance = comp, \G[3]~output , G[3]~output, FPGA, 1
instance = comp, \G[4]~output , G[4]~output, FPGA, 1
instance = comp, \G[5]~output , G[5]~output, FPGA, 1
instance = comp, \G[6]~output , G[6]~output, FPGA, 1
instance = comp, \G[7]~output , G[7]~output, FPGA, 1
instance = comp, \B[0]~output , B[0]~output, FPGA, 1
instance = comp, \B[1]~output , B[1]~output, FPGA, 1
instance = comp, \B[2]~output , B[2]~output, FPGA, 1
instance = comp, \B[3]~output , B[3]~output, FPGA, 1
instance = comp, \B[4]~output , B[4]~output, FPGA, 1
instance = comp, \B[5]~output , B[5]~output, FPGA, 1
instance = comp, \B[6]~output , B[6]~output, FPGA, 1
instance = comp, \B[7]~output , B[7]~output, FPGA, 1
instance = comp, \rst~input , rst~input, FPGA, 1
instance = comp, \clk~input , clk~input, FPGA, 1
instance = comp, \altpll1_inst|altpll_component|auto_generated|pll1 , altpll1_inst|altpll_component|auto_generated|pll1, FPGA, 1
instance = comp, \altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , altpll1_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, FPGA, 1
instance = comp, \vga_ctrl|Add0~0 , vga_ctrl|Add0~0, FPGA, 1
instance = comp, \vga_ctrl|cnth[0] , vga_ctrl|cnth[0], FPGA, 1
instance = comp, \vga_ctrl|Add0~2 , vga_ctrl|Add0~2, FPGA, 1
instance = comp, \vga_ctrl|cnth[1] , vga_ctrl|cnth[1], FPGA, 1
instance = comp, \vga_ctrl|Add0~4 , vga_ctrl|Add0~4, FPGA, 1
instance = comp, \vga_ctrl|cnth[2] , vga_ctrl|cnth[2], FPGA, 1
instance = comp, \vga_ctrl|Add0~6 , vga_ctrl|Add0~6, FPGA, 1
instance = comp, \vga_ctrl|cnth[3] , vga_ctrl|cnth[3], FPGA, 1
instance = comp, \vga_ctrl|Add0~8 , vga_ctrl|Add0~8, FPGA, 1
instance = comp, \vga_ctrl|cnth[4] , vga_ctrl|cnth[4], FPGA, 1
instance = comp, \vga_ctrl|LessThan4~0 , vga_ctrl|LessThan4~0, FPGA, 1
instance = comp, \vga_ctrl|Add0~12 , vga_ctrl|Add0~12, FPGA, 1
instance = comp, \vga_ctrl|Add0~14 , vga_ctrl|Add0~14, FPGA, 1
instance = comp, \vga_ctrl|cnth[7] , vga_ctrl|cnth[7], FPGA, 1
instance = comp, \vga_ctrl|Add0~16 , vga_ctrl|Add0~16, FPGA, 1
instance = comp, \vga_ctrl|cnth[8] , vga_ctrl|cnth[8], FPGA, 1
instance = comp, \vga_ctrl|Add0~18 , vga_ctrl|Add0~18, FPGA, 1
instance = comp, \vga_ctrl|cnth[9] , vga_ctrl|cnth[9], FPGA, 1
instance = comp, \vga_ctrl|Equal0~0 , vga_ctrl|Equal0~0, FPGA, 1
instance = comp, \vga_ctrl|Equal0~1 , vga_ctrl|Equal0~1, FPGA, 1
instance = comp, \vga_ctrl|Add0~20 , vga_ctrl|Add0~20, FPGA, 1
instance = comp, \vga_ctrl|cnth~1 , vga_ctrl|cnth~1, FPGA, 1
instance = comp, \vga_ctrl|cnth[10] , vga_ctrl|cnth[10], FPGA, 1
instance = comp, \vga_ctrl|Equal0~2 , vga_ctrl|Equal0~2, FPGA, 1
instance = comp, \vga_ctrl|Equal0~3 , vga_ctrl|Equal0~3, FPGA, 1
instance = comp, \vga_ctrl|Add0~10 , vga_ctrl|Add0~10, FPGA, 1
instance = comp, \vga_ctrl|cnth~0 , vga_ctrl|cnth~0, FPGA, 1
instance = comp, \vga_ctrl|cnth[5] , vga_ctrl|cnth[5], FPGA, 1
instance = comp, \vga_ctrl|cnth[6] , vga_ctrl|cnth[6], FPGA, 1
instance = comp, \vga_ctrl|LessThan5~0 , vga_ctrl|LessThan5~0, FPGA, 1
instance = comp, \vga_ctrl|Add1~0 , vga_ctrl|Add1~0, FPGA, 1
instance = comp, \vga_ctrl|cntv[0]~11 , vga_ctrl|cntv[0]~11, FPGA, 1
instance = comp, \vga_ctrl|cntv[0] , vga_ctrl|cntv[0], FPGA, 1
instance = comp, \vga_ctrl|Add1~2 , vga_ctrl|Add1~2, FPGA, 1
instance = comp, \vga_ctrl|cntv[1]~4 , vga_ctrl|cntv[1]~4, FPGA, 1
instance = comp, \vga_ctrl|cntv[1] , vga_ctrl|cntv[1], FPGA, 1
instance = comp, \vga_ctrl|Add1~4 , vga_ctrl|Add1~4, FPGA, 1
instance = comp, \vga_ctrl|cntv[2]~3 , vga_ctrl|cntv[2]~3, FPGA, 1
instance = comp, \vga_ctrl|cntv[2] , vga_ctrl|cntv[2], FPGA, 1
instance = comp, \vga_ctrl|Add1~6 , vga_ctrl|Add1~6, FPGA, 1
instance = comp, \vga_ctrl|cntv[3]~5 , vga_ctrl|cntv[3]~5, FPGA, 1
instance = comp, \vga_ctrl|cntv[3] , vga_ctrl|cntv[3], FPGA, 1
instance = comp, \vga_ctrl|Add1~8 , vga_ctrl|Add1~8, FPGA, 1
instance = comp, \vga_ctrl|cntv[4]~6 , vga_ctrl|cntv[4]~6, FPGA, 1
instance = comp, \vga_ctrl|cntv[4] , vga_ctrl|cntv[4], FPGA, 1
instance = comp, \vga_ctrl|always1~2 , vga_ctrl|always1~2, FPGA, 1
instance = comp, \vga_ctrl|Add1~12 , vga_ctrl|Add1~12, FPGA, 1
instance = comp, \vga_ctrl|Add1~14 , vga_ctrl|Add1~14, FPGA, 1
instance = comp, \vga_ctrl|cntv[7]~8 , vga_ctrl|cntv[7]~8, FPGA, 1
instance = comp, \vga_ctrl|cntv[7] , vga_ctrl|cntv[7], FPGA, 1
instance = comp, \vga_ctrl|Add1~16 , vga_ctrl|Add1~16, FPGA, 1
instance = comp, \vga_ctrl|cntv[8]~7 , vga_ctrl|cntv[8]~7, FPGA, 1
instance = comp, \vga_ctrl|cntv[8] , vga_ctrl|cntv[8], FPGA, 1
instance = comp, \vga_ctrl|Add1~18 , vga_ctrl|Add1~18, FPGA, 1
instance = comp, \vga_ctrl|cntv[9]~2 , vga_ctrl|cntv[9]~2, FPGA, 1
instance = comp, \vga_ctrl|cntv[9] , vga_ctrl|cntv[9], FPGA, 1
instance = comp, \vga_ctrl|Add1~20 , vga_ctrl|Add1~20, FPGA, 1
instance = comp, \vga_ctrl|cntv[10]~1 , vga_ctrl|cntv[10]~1, FPGA, 1
instance = comp, \vga_ctrl|cntv[10] , vga_ctrl|cntv[10], FPGA, 1
instance = comp, \vga_ctrl|always1~1 , vga_ctrl|always1~1, FPGA, 1
instance = comp, \vga_ctrl|always1~0 , vga_ctrl|always1~0, FPGA, 1
instance = comp, \vga_ctrl|cntv[8]~0 , vga_ctrl|cntv[8]~0, FPGA, 1
instance = comp, \vga_ctrl|Add1~10 , vga_ctrl|Add1~10, FPGA, 1
instance = comp, \vga_ctrl|cntv[5]~10 , vga_ctrl|cntv[5]~10, FPGA, 1
instance = comp, \vga_ctrl|cntv[5] , vga_ctrl|cntv[5], FPGA, 1
instance = comp, \vga_ctrl|cntv[6]~9 , vga_ctrl|cntv[6]~9, FPGA, 1
instance = comp, \vga_ctrl|cntv[6] , vga_ctrl|cntv[6], FPGA, 1
instance = comp, \vga_ctrl|LessThan11~0 , vga_ctrl|LessThan11~0, FPGA, 1
instance = comp, \vga_ctrl|LessThan6~0 , vga_ctrl|LessThan6~0, FPGA, 1
instance = comp, \vga_ctrl|always4~0 , vga_ctrl|always4~0, FPGA, 1
instance = comp, \vga_ctrl|always4~1 , vga_ctrl|always4~1, FPGA, 1
instance = comp, \vga_ctrl|always4~2 , vga_ctrl|always4~2, FPGA, 1
instance = comp, \vga_ctrl|always4~3 , vga_ctrl|always4~3, FPGA, 1
instance = comp, \vga_ctrl|rgb_valid , vga_ctrl|rgb_valid, FPGA, 1
instance = comp, \vga_ctrl|Add3~0 , vga_ctrl|Add3~0, FPGA, 1
instance = comp, \vga_ctrl|Add3~2 , vga_ctrl|Add3~2, FPGA, 1
instance = comp, \vga_ctrl|Add3~4 , vga_ctrl|Add3~4, FPGA, 1
instance = comp, \vga_ctrl|Add3~6 , vga_ctrl|Add3~6, FPGA, 1
instance = comp, \vga_ctrl|Add3~8 , vga_ctrl|Add3~8, FPGA, 1
instance = comp, \vga_ctrl|Add3~10 , vga_ctrl|Add3~10, FPGA, 1
instance = comp, \vga_ctrl|Add3~12 , vga_ctrl|Add3~12, FPGA, 1
instance = comp, \vga_ctrl|Add3~14 , vga_ctrl|Add3~14, FPGA, 1
instance = comp, \vga_ctrl|LessThan8~0 , vga_ctrl|LessThan8~0, FPGA, 1
instance = comp, \vga_ctrl|LessThan8~1 , vga_ctrl|LessThan8~1, FPGA, 1
instance = comp, \vga_ctrl|LessThan9~0 , vga_ctrl|LessThan9~0, FPGA, 1
instance = comp, \vga_ctrl|LessThan10~0 , vga_ctrl|LessThan10~0, FPGA, 1
instance = comp, \vga_ctrl|always5~0 , vga_ctrl|always5~0, FPGA, 1
instance = comp, \vga_ctrl|always5~1 , vga_ctrl|always5~1, FPGA, 1
instance = comp, \vga_ctrl|always5~2 , vga_ctrl|always5~2, FPGA, 1
instance = comp, \vga_ctrl|pix_data_req , vga_ctrl|pix_data_req, FPGA, 1
instance = comp, \vga_ctrl|Add3~16 , vga_ctrl|Add3~16, FPGA, 1
instance = comp, \vga_ctrl|Add3~18 , vga_ctrl|Add3~18, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~6 , vga_pic|PIC_START_X[9]~6, FPGA, 1
instance = comp, \vga_ctrl|Add5~0 , vga_ctrl|Add5~0, FPGA, 1
instance = comp, \vga_ctrl|Add5~2 , vga_ctrl|Add5~2, FPGA, 1
instance = comp, \vga_ctrl|Add5~4 , vga_ctrl|Add5~4, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~4 , vga_pic|PIC_START_X[9]~4, FPGA, 1
instance = comp, \vga_ctrl|Add5~6 , vga_ctrl|Add5~6, FPGA, 1
instance = comp, \vga_ctrl|Add5~8 , vga_ctrl|Add5~8, FPGA, 1
instance = comp, \vga_ctrl|Add5~10 , vga_ctrl|Add5~10, FPGA, 1
instance = comp, \vga_ctrl|Add5~12 , vga_ctrl|Add5~12, FPGA, 1
instance = comp, \vga_ctrl|Add5~14 , vga_ctrl|Add5~14, FPGA, 1
instance = comp, \vga_ctrl|Add5~16 , vga_ctrl|Add5~16, FPGA, 1
instance = comp, \vga_ctrl|Add5~18 , vga_ctrl|Add5~18, FPGA, 1
instance = comp, \vga_pic|LessThan5~0 , vga_pic|LessThan5~0, FPGA, 1
instance = comp, \vga_pic|Equal2~0 , vga_pic|Equal2~0, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~3 , vga_pic|PIC_START_X[9]~3, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~5 , vga_pic|PIC_START_X[9]~5, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~7 , vga_pic|PIC_START_X[9]~7, FPGA, 1
instance = comp, \vga_ctrl|Add3~29 , vga_ctrl|Add3~29, FPGA, 1
instance = comp, \vga_ctrl|Add3~28 , vga_ctrl|Add3~28, FPGA, 1
instance = comp, \vga_ctrl|Add3~27 , vga_ctrl|Add3~27, FPGA, 1
instance = comp, \vga_ctrl|Add3~26 , vga_ctrl|Add3~26, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~8 , vga_pic|PIC_START_X[9]~8, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~9 , vga_pic|PIC_START_X[9]~9, FPGA, 1
instance = comp, \vga_pic|Add0~2 , vga_pic|Add0~2, FPGA, 1
instance = comp, \vga_pic|Add0~4 , vga_pic|Add0~4, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[2]~20 , vga_pic|PIC_START_X[2]~20, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[2] , vga_pic|PIC_START_X[2], FPGA, 1
instance = comp, \vga_pic|Add0~6 , vga_pic|Add0~6, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[3]~19 , vga_pic|PIC_START_X[3]~19, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[3] , vga_pic|PIC_START_X[3], FPGA, 1
instance = comp, \vga_pic|Add0~8 , vga_pic|Add0~8, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[4]~18 , vga_pic|PIC_START_X[4]~18, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[4] , vga_pic|PIC_START_X[4], FPGA, 1
instance = comp, \vga_pic|Add0~10 , vga_pic|Add0~10, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[5]~15 , vga_pic|PIC_START_X[5]~15, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[5] , vga_pic|PIC_START_X[5], FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~1 , vga_pic|PIC_START_X[9]~1, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~12 , vga_pic|PIC_START_X[9]~12, FPGA, 1
instance = comp, \vga_pic|offset[0]~10 , vga_pic|offset[0]~10, FPGA, 1
instance = comp, \keyin[1]~input , keyin[1]~input, FPGA, 1
instance = comp, \keyin[2]~input , keyin[2]~input, FPGA, 1
instance = comp, \keyin[3]~input , keyin[3]~input, FPGA, 1
instance = comp, \keyin[0]~input , keyin[0]~input, FPGA, 1
instance = comp, \vga_pic|Equal5~0 , vga_pic|Equal5~0, FPGA, 1
instance = comp, \vga_pic|offset[7]~30 , vga_pic|offset[7]~30, FPGA, 1
instance = comp, \vga_pic|offset[7]~31 , vga_pic|offset[7]~31, FPGA, 1
instance = comp, \vga_pic|offset[0] , vga_pic|offset[0], FPGA, 1
instance = comp, \vga_pic|offset[1]~12 , vga_pic|offset[1]~12, FPGA, 1
instance = comp, \vga_pic|offset[1] , vga_pic|offset[1], FPGA, 1
instance = comp, \vga_pic|offset[2]~14 , vga_pic|offset[2]~14, FPGA, 1
instance = comp, \vga_pic|offset[2] , vga_pic|offset[2], FPGA, 1
instance = comp, \vga_pic|offset[3]~16 , vga_pic|offset[3]~16, FPGA, 1
instance = comp, \vga_pic|offset[3] , vga_pic|offset[3], FPGA, 1
instance = comp, \vga_pic|always0~0 , vga_pic|always0~0, FPGA, 1
instance = comp, \vga_pic|offset[4]~18 , vga_pic|offset[4]~18, FPGA, 1
instance = comp, \vga_pic|offset[4] , vga_pic|offset[4], FPGA, 1
instance = comp, \vga_pic|offset[5]~20 , vga_pic|offset[5]~20, FPGA, 1
instance = comp, \vga_pic|offset[5] , vga_pic|offset[5], FPGA, 1
instance = comp, \vga_pic|offset[6]~22 , vga_pic|offset[6]~22, FPGA, 1
instance = comp, \vga_pic|offset[6] , vga_pic|offset[6], FPGA, 1
instance = comp, \vga_pic|offset[7]~24 , vga_pic|offset[7]~24, FPGA, 1
instance = comp, \vga_pic|offset[7] , vga_pic|offset[7], FPGA, 1
instance = comp, \vga_pic|offset[8]~26 , vga_pic|offset[8]~26, FPGA, 1
instance = comp, \vga_pic|offset[8] , vga_pic|offset[8], FPGA, 1
instance = comp, \vga_pic|offset[9]~28 , vga_pic|offset[9]~28, FPGA, 1
instance = comp, \vga_pic|offset[9] , vga_pic|offset[9], FPGA, 1
instance = comp, \vga_pic|always0~1 , vga_pic|always0~1, FPGA, 1
instance = comp, \vga_pic|always0~2 , vga_pic|always0~2, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[6]~13 , vga_pic|PIC_START_X[6]~13, FPGA, 1
instance = comp, \vga_pic|Add0~0 , vga_pic|Add0~0, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[0]~22 , vga_pic|PIC_START_X[0]~22, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[0] , vga_pic|PIC_START_X[0], FPGA, 1
instance = comp, \vga_pic|PIC_START_X[1]~21 , vga_pic|PIC_START_X[1]~21, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[1] , vga_pic|PIC_START_X[1], FPGA, 1
instance = comp, \vga_pic|PIC_START_X[6]~11 , vga_pic|PIC_START_X[6]~11, FPGA, 1
instance = comp, \vga_pic|Add0~12 , vga_pic|Add0~12, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[6]~14 , vga_pic|PIC_START_X[6]~14, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[6] , vga_pic|PIC_START_X[6], FPGA, 1
instance = comp, \vga_pic|Add0~14 , vga_pic|Add0~14, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[7]~16 , vga_pic|PIC_START_X[7]~16, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[7] , vga_pic|PIC_START_X[7], FPGA, 1
instance = comp, \vga_pic|Add0~16 , vga_pic|Add0~16, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[8]~17 , vga_pic|PIC_START_X[8]~17, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[8] , vga_pic|PIC_START_X[8], FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~0 , vga_pic|PIC_START_X[9]~0, FPGA, 1
instance = comp, \vga_pic|Add0~18 , vga_pic|Add0~18, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~2 , vga_pic|PIC_START_X[9]~2, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9]~10 , vga_pic|PIC_START_X[9]~10, FPGA, 1
instance = comp, \vga_pic|PIC_START_X[9] , vga_pic|PIC_START_X[9], FPGA, 1
instance = comp, \vga_pic|Add3~0 , vga_pic|Add3~0, FPGA, 1
instance = comp, \vga_pic|Add3~1 , vga_pic|Add3~1, FPGA, 1
instance = comp, \vga_pic|Add3~2 , vga_pic|Add3~2, FPGA, 1
instance = comp, \vga_pic|Add4~0 , vga_pic|Add4~0, FPGA, 1
instance = comp, \vga_pic|Add4~2 , vga_pic|Add4~2, FPGA, 1
instance = comp, \vga_pic|Add4~4 , vga_pic|Add4~4, FPGA, 1
instance = comp, \vga_pic|Add4~6 , vga_pic|Add4~6, FPGA, 1
instance = comp, \vga_pic|Add4~8 , vga_pic|Add4~8, FPGA, 1
instance = comp, \vga_pic|Add4~10 , vga_pic|Add4~10, FPGA, 1
instance = comp, \vga_pic|Add4~12 , vga_pic|Add4~12, FPGA, 1
instance = comp, \vga_pic|Add4~14 , vga_pic|Add4~14, FPGA, 1
instance = comp, \vga_pic|Add4~16 , vga_pic|Add4~16, FPGA, 1
instance = comp, \vga_pic|Add4~18 , vga_pic|Add4~18, FPGA, 1
instance = comp, \vga_pic|Add4~20 , vga_pic|Add4~20, FPGA, 1
instance = comp, \vga_pic|Add4~22 , vga_pic|Add4~22, FPGA, 1
instance = comp, \vga_pic|Add5~0 , vga_pic|Add5~0, FPGA, 1
instance = comp, \vga_pic|Add5~2 , vga_pic|Add5~2, FPGA, 1
instance = comp, \vga_pic|Add5~4 , vga_pic|Add5~4, FPGA, 1
instance = comp, \vga_pic|Add5~6 , vga_pic|Add5~6, FPGA, 1
instance = comp, \vga_pic|Add5~8 , vga_pic|Add5~8, FPGA, 1
instance = comp, \vga_pic|Add5~10 , vga_pic|Add5~10, FPGA, 1
instance = comp, \vga_pic|Add5~12 , vga_pic|Add5~12, FPGA, 1
instance = comp, \vga_pic|Add5~14 , vga_pic|Add5~14, FPGA, 1
instance = comp, \vga_pic|Add5~16 , vga_pic|Add5~16, FPGA, 1
instance = comp, \vga_pic|Add5~18 , vga_pic|Add5~18, FPGA, 1
instance = comp, \vga_pic|Add5~20 , vga_pic|Add5~20, FPGA, 1
instance = comp, \vga_pic|Add5~22 , vga_pic|Add5~22, FPGA, 1
instance = comp, \vga_ctrl|Add3~20 , vga_ctrl|Add3~20, FPGA, 1
instance = comp, \vga_ctrl|Add3~21 , vga_ctrl|Add3~21, FPGA, 1
instance = comp, \vga_ctrl|Add3~22 , vga_ctrl|Add3~22, FPGA, 1
instance = comp, \vga_ctrl|Add3~23 , vga_ctrl|Add3~23, FPGA, 1
instance = comp, \vga_ctrl|Add3~24 , vga_ctrl|Add3~24, FPGA, 1
instance = comp, \vga_ctrl|Add3~25 , vga_ctrl|Add3~25, FPGA, 1
instance = comp, \vga_pic|LessThan4~1 , vga_pic|LessThan4~1, FPGA, 1
instance = comp, \vga_pic|LessThan4~3 , vga_pic|LessThan4~3, FPGA, 1
instance = comp, \vga_pic|LessThan4~5 , vga_pic|LessThan4~5, FPGA, 1
instance = comp, \vga_pic|LessThan4~7 , vga_pic|LessThan4~7, FPGA, 1
instance = comp, \vga_pic|LessThan4~9 , vga_pic|LessThan4~9, FPGA, 1
instance = comp, \vga_pic|LessThan4~11 , vga_pic|LessThan4~11, FPGA, 1
instance = comp, \vga_pic|LessThan4~13 , vga_pic|LessThan4~13, FPGA, 1
instance = comp, \vga_pic|LessThan4~15 , vga_pic|LessThan4~15, FPGA, 1
instance = comp, \vga_pic|LessThan4~17 , vga_pic|LessThan4~17, FPGA, 1
instance = comp, \vga_pic|LessThan4~18 , vga_pic|LessThan4~18, FPGA, 1
instance = comp, \vga_pic|ram_rden~0 , vga_pic|ram_rden~0, FPGA, 1
instance = comp, \vga_pic|LessThan5~1 , vga_pic|LessThan5~1, FPGA, 1
instance = comp, \vga_pic|LessThan5~2 , vga_pic|LessThan5~2, FPGA, 1
instance = comp, \vga_pic|LessThan3~1 , vga_pic|LessThan3~1, FPGA, 1
instance = comp, \vga_pic|LessThan3~3 , vga_pic|LessThan3~3, FPGA, 1
instance = comp, \vga_pic|LessThan3~5 , vga_pic|LessThan3~5, FPGA, 1
instance = comp, \vga_pic|LessThan3~7 , vga_pic|LessThan3~7, FPGA, 1
instance = comp, \vga_pic|LessThan3~9 , vga_pic|LessThan3~9, FPGA, 1
instance = comp, \vga_pic|LessThan3~11 , vga_pic|LessThan3~11, FPGA, 1
instance = comp, \vga_pic|LessThan3~13 , vga_pic|LessThan3~13, FPGA, 1
instance = comp, \vga_pic|LessThan3~15 , vga_pic|LessThan3~15, FPGA, 1
instance = comp, \vga_pic|LessThan3~17 , vga_pic|LessThan3~17, FPGA, 1
instance = comp, \vga_pic|LessThan3~18 , vga_pic|LessThan3~18, FPGA, 1
instance = comp, \vga_pic|rom_en~1 , vga_pic|rom_en~1, FPGA, 1
instance = comp, \vga_pic|ram_rden~1 , vga_pic|ram_rden~1, FPGA, 1
instance = comp, \vga_pic|rom_en~2 , vga_pic|rom_en~2, FPGA, 1
instance = comp, \vga_pic|ram_rden~2 , vga_pic|ram_rden~2, FPGA, 1
instance = comp, \vga_pic|ram_rden~3 , vga_pic|ram_rden~3, FPGA, 1
instance = comp, \vga_pic|Equal6~0 , vga_pic|Equal6~0, FPGA, 1
instance = comp, \vga_pic|ram_rden~4 , vga_pic|ram_rden~4, FPGA, 1
instance = comp, \vga_pic|ram_rden , vga_pic|ram_rden, FPGA, 1
instance = comp, \vga_pic|rom_en~3 , vga_pic|rom_en~3, FPGA, 1
instance = comp, \vga_pic|rom_en~4 , vga_pic|rom_en~4, FPGA, 1
instance = comp, \vga_pic|Add2~0 , vga_pic|Add2~0, FPGA, 1
instance = comp, \vga_pic|Add2~2 , vga_pic|Add2~2, FPGA, 1
instance = comp, \vga_pic|Add2~4 , vga_pic|Add2~4, FPGA, 1
instance = comp, \vga_pic|Add2~6 , vga_pic|Add2~6, FPGA, 1
instance = comp, \vga_pic|Add2~8 , vga_pic|Add2~8, FPGA, 1
instance = comp, \vga_pic|Add2~10 , vga_pic|Add2~10, FPGA, 1
instance = comp, \vga_pic|Add2~12 , vga_pic|Add2~12, FPGA, 1
instance = comp, \vga_pic|Add2~14 , vga_pic|Add2~14, FPGA, 1
instance = comp, \vga_pic|Add2~16 , vga_pic|Add2~16, FPGA, 1
instance = comp, \vga_pic|Add2~18 , vga_pic|Add2~18, FPGA, 1
instance = comp, \vga_pic|Add2~20 , vga_pic|Add2~20, FPGA, 1
instance = comp, \vga_pic|Add2~22 , vga_pic|Add2~22, FPGA, 1
instance = comp, \vga_pic|Add2~24 , vga_pic|Add2~24, FPGA, 1
instance = comp, \vga_pic|LessThan1~1 , vga_pic|LessThan1~1, FPGA, 1
instance = comp, \vga_pic|LessThan1~3 , vga_pic|LessThan1~3, FPGA, 1
instance = comp, \vga_pic|LessThan1~5 , vga_pic|LessThan1~5, FPGA, 1
instance = comp, \vga_pic|LessThan1~7 , vga_pic|LessThan1~7, FPGA, 1
instance = comp, \vga_pic|LessThan1~9 , vga_pic|LessThan1~9, FPGA, 1
instance = comp, \vga_pic|LessThan1~11 , vga_pic|LessThan1~11, FPGA, 1
instance = comp, \vga_pic|LessThan1~13 , vga_pic|LessThan1~13, FPGA, 1
instance = comp, \vga_pic|LessThan1~15 , vga_pic|LessThan1~15, FPGA, 1
instance = comp, \vga_pic|LessThan1~17 , vga_pic|LessThan1~17, FPGA, 1
instance = comp, \vga_pic|LessThan1~18 , vga_pic|LessThan1~18, FPGA, 1
instance = comp, \vga_pic|rom_en~0 , vga_pic|rom_en~0, FPGA, 1
instance = comp, \vga_pic|always1~0 , vga_pic|always1~0, FPGA, 1
instance = comp, \vga_pic|rom_en~5 , vga_pic|rom_en~5, FPGA, 1
instance = comp, \vga_pic|rom_en , vga_pic|rom_en, FPGA, 1
instance = comp, \vga_pic|always4~1 , vga_pic|always4~1, FPGA, 1
instance = comp, \vga_pic|rom_addr~5 , vga_pic|rom_addr~5, FPGA, 1
instance = comp, \vga_pic|Add14~26 , vga_pic|Add14~26, FPGA, 1
instance = comp, \vga_pic|Add14~28 , vga_pic|Add14~28, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~0 , vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~0, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~2 , vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~2, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~4 , vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~4, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~6 , vga_pic|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~6, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~142 , vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~142, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~143 , vga_pic|Div0|auto_generated|divider|divider|StageOut[69]~143, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~144 , vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~144, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~145 , vga_pic|Div0|auto_generated|divider|divider|StageOut[68]~145, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~146 , vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~146, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~147 , vga_pic|Div0|auto_generated|divider|divider|StageOut[67]~147, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~0 , vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~0, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~2 , vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~2, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~4 , vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~4, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[79]~148 , vga_pic|Div0|auto_generated|divider|divider|StageOut[79]~148, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[79]~227 , vga_pic|Div0|auto_generated|divider|divider|StageOut[79]~227, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[78]~228 , vga_pic|Div0|auto_generated|divider|divider|StageOut[78]~228, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[78]~149 , vga_pic|Div0|auto_generated|divider|divider|StageOut[78]~149, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[77]~151 , vga_pic|Div0|auto_generated|divider|divider|StageOut[77]~151, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[76]~153 , vga_pic|Div0|auto_generated|divider|divider|StageOut[76]~153, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[76]~152 , vga_pic|Div0|auto_generated|divider|divider|StageOut[76]~152, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~0 , vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~0, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~2 , vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~2, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~4 , vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~4, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~7 , vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~7, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~8 , vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~8, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[88]~203 , vga_pic|Div0|auto_generated|divider|divider|StageOut[88]~203, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[88]~154 , vga_pic|Div0|auto_generated|divider|divider|StageOut[88]~154, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[87]~155 , vga_pic|Div0|auto_generated|divider|divider|StageOut[87]~155, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[87]~229 , vga_pic|Div0|auto_generated|divider|divider|StageOut[87]~229, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[86]~230 , vga_pic|Div0|auto_generated|divider|divider|StageOut[86]~230, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[86]~156 , vga_pic|Div0|auto_generated|divider|divider|StageOut[86]~156, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~158 , vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~158, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~157 , vga_pic|Div0|auto_generated|divider|divider|StageOut[65]~157, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~10 , vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~10, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[85]~232 , vga_pic|Div0|auto_generated|divider|divider|StageOut[85]~232, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[85]~231 , vga_pic|Div0|auto_generated|divider|divider|StageOut[85]~231, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~0 , vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~0, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~2 , vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~2, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~4 , vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~4, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~7 , vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~7, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~8 , vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~8, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[96]~238 , vga_pic|Div0|auto_generated|divider|divider|StageOut[96]~238, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[106]~207 , vga_pic|Div0|auto_generated|divider|divider|StageOut[106]~207, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[96]~160 , vga_pic|Div0|auto_generated|divider|divider|StageOut[96]~160, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[95]~162 , vga_pic|Div0|auto_generated|divider|divider|StageOut[95]~162, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[95]~161 , vga_pic|Div0|auto_generated|divider|divider|StageOut[95]~161, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[64]~164 , vga_pic|Div0|auto_generated|divider|divider|StageOut[64]~164, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[64]~165 , vga_pic|Div0|auto_generated|divider|divider|StageOut[64]~165, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~12 , vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~12, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[74]~166 , vga_pic|Div0|auto_generated|divider|divider|StageOut[74]~166, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[74]~163 , vga_pic|Div0|auto_generated|divider|divider|StageOut[74]~163, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~10 , vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~10, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[84]~233 , vga_pic|Div0|auto_generated|divider|divider|StageOut[84]~233, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[94]~206 , vga_pic|Div0|auto_generated|divider|divider|StageOut[94]~206, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[94]~205 , vga_pic|Div0|auto_generated|divider|divider|StageOut[94]~205, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~0 , vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~0, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~2 , vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~2, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~4 , vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~4, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[106]~167 , vga_pic|Div0|auto_generated|divider|divider|StageOut[106]~167, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[105]~168 , vga_pic|Div0|auto_generated|divider|divider|StageOut[105]~168, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[105]~208 , vga_pic|Div0|auto_generated|divider|divider|StageOut[105]~208, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[104]~170 , vga_pic|Div0|auto_generated|divider|divider|StageOut[104]~170, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[104]~169 , vga_pic|Div0|auto_generated|divider|divider|StageOut[104]~169, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~4 , vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~4, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[115]~176 , vga_pic|Div0|auto_generated|divider|divider|StageOut[115]~176, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[115]~212 , vga_pic|Div0|auto_generated|divider|divider|StageOut[115]~212, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~2 , vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~2, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[114]~177 , vga_pic|Div0|auto_generated|divider|divider|StageOut[114]~177, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[114]~213 , vga_pic|Div0|auto_generated|divider|divider|StageOut[114]~213, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[73]~171 , vga_pic|Div0|auto_generated|divider|divider|StageOut[73]~171, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[73]~174 , vga_pic|Div0|auto_generated|divider|divider|StageOut[73]~174, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~12 , vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~12, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[93]~209 , vga_pic|Div0|auto_generated|divider|divider|StageOut[93]~209, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[103]~211 , vga_pic|Div0|auto_generated|divider|divider|StageOut[103]~211, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~0 , vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~0, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[113]~179 , vga_pic|Div0|auto_generated|divider|divider|StageOut[113]~179, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[113]~178 , vga_pic|Div0|auto_generated|divider|divider|StageOut[113]~178, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~2 , vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~2, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[123]~218 , vga_pic|Div0|auto_generated|divider|divider|StageOut[123]~218, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[124]~217 , vga_pic|Div0|auto_generated|divider|divider|StageOut[124]~217, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~4 , vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~4, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[124]~185 , vga_pic|Div0|auto_generated|divider|divider|StageOut[124]~185, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[123]~186 , vga_pic|Div0|auto_generated|divider|divider|StageOut[123]~186, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[72]~181 , vga_pic|Div0|auto_generated|divider|divider|StageOut[72]~181, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[72]~182 , vga_pic|Div0|auto_generated|divider|divider|StageOut[72]~182, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~14 , vga_pic|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~14, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[82]~183 , vga_pic|Div0|auto_generated|divider|divider|StageOut[82]~183, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[82]~180 , vga_pic|Div0|auto_generated|divider|divider|StageOut[82]~180, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~12 , vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~12, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[102]~214 , vga_pic|Div0|auto_generated|divider|divider|StageOut[102]~214, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[112]~216 , vga_pic|Div0|auto_generated|divider|divider|StageOut[112]~216, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[122]~187 , vga_pic|Div0|auto_generated|divider|divider|StageOut[122]~187, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~0 , vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~0, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[122]~188 , vga_pic|Div0|auto_generated|divider|divider|StageOut[122]~188, FPGA, 1
instance = comp, \vga_pic|Add11~0 , vga_pic|Add11~0, FPGA, 1
instance = comp, \vga_pic|Add11~2 , vga_pic|Add11~2, FPGA, 1
instance = comp, \vga_pic|Add13~0 , vga_pic|Add13~0, FPGA, 1
instance = comp, \vga_pic|Add13~2 , vga_pic|Add13~2, FPGA, 1
instance = comp, \vga_pic|rom_addr[6]~1 , vga_pic|rom_addr[6]~1, FPGA, 1
instance = comp, \vga_pic|rom_addr[5]~0 , vga_pic|rom_addr[5]~0, FPGA, 1
instance = comp, \vga_pic|rom_addr[0]~6 , vga_pic|rom_addr[0]~6, FPGA, 1
instance = comp, \vga_pic|rom_addr[0]~11 , vga_pic|rom_addr[0]~11, FPGA, 1
instance = comp, \vga_pic|Add14~0 , vga_pic|Add14~0, FPGA, 1
instance = comp, \vga_pic|Add9~0 , vga_pic|Add9~0, FPGA, 1
instance = comp, \vga_pic|Add9~2 , vga_pic|Add9~2, FPGA, 1
instance = comp, \vga_pic|Add9~4 , vga_pic|Add9~4, FPGA, 1
instance = comp, \vga_pic|Add9~6 , vga_pic|Add9~6, FPGA, 1
instance = comp, \vga_pic|Add9~8 , vga_pic|Add9~8, FPGA, 1
instance = comp, \vga_pic|Add9~10 , vga_pic|Add9~10, FPGA, 1
instance = comp, \vga_pic|Add9~12 , vga_pic|Add9~12, FPGA, 1
instance = comp, \vga_pic|Add9~14 , vga_pic|Add9~14, FPGA, 1
instance = comp, \vga_pic|Add9~16 , vga_pic|Add9~16, FPGA, 1
instance = comp, \vga_pic|Add9~18 , vga_pic|Add9~18, FPGA, 1
instance = comp, \vga_pic|Add10~0 , vga_pic|Add10~0, FPGA, 1
instance = comp, \vga_pic|Add10~2 , vga_pic|Add10~2, FPGA, 1
instance = comp, \vga_pic|Add10~4 , vga_pic|Add10~4, FPGA, 1
instance = comp, \vga_pic|Add10~6 , vga_pic|Add10~6, FPGA, 1
instance = comp, \vga_pic|Add10~8 , vga_pic|Add10~8, FPGA, 1
instance = comp, \vga_pic|Add10~10 , vga_pic|Add10~10, FPGA, 1
instance = comp, \vga_pic|Add10~12 , vga_pic|Add10~12, FPGA, 1
instance = comp, \vga_pic|Add10~14 , vga_pic|Add10~14, FPGA, 1
instance = comp, \vga_pic|Add10~16 , vga_pic|Add10~16, FPGA, 1
instance = comp, \vga_pic|Add10~18 , vga_pic|Add10~18, FPGA, 1
instance = comp, \vga_pic|Add10~20 , vga_pic|Add10~20, FPGA, 1
instance = comp, \vga_pic|Add10~22 , vga_pic|Add10~22, FPGA, 1
instance = comp, \vga_pic|Add10~24 , vga_pic|Add10~24, FPGA, 1
instance = comp, \vga_pic|Add10~26 , vga_pic|Add10~26, FPGA, 1
instance = comp, \vga_pic|Add10~28 , vga_pic|Add10~28, FPGA, 1
instance = comp, \vga_pic|Add10~30 , vga_pic|Add10~30, FPGA, 1
instance = comp, \vga_pic|Add10~32 , vga_pic|Add10~32, FPGA, 1
instance = comp, \vga_pic|Add10~34 , vga_pic|Add10~34, FPGA, 1
instance = comp, \vga_pic|Add10~36 , vga_pic|Add10~36, FPGA, 1
instance = comp, \vga_pic|Add10~38 , vga_pic|Add10~38, FPGA, 1
instance = comp, \vga_pic|Equal7~5 , vga_pic|Equal7~5, FPGA, 1
instance = comp, \vga_pic|rom_addr[0]~13 , vga_pic|rom_addr[0]~13, FPGA, 1
instance = comp, \vga_pic|Equal7~0 , vga_pic|Equal7~0, FPGA, 1
instance = comp, \vga_pic|Equal7~1 , vga_pic|Equal7~1, FPGA, 1
instance = comp, \vga_pic|Equal7~2 , vga_pic|Equal7~2, FPGA, 1
instance = comp, \vga_pic|Equal7~3 , vga_pic|Equal7~3, FPGA, 1
instance = comp, \vga_pic|Equal7~4 , vga_pic|Equal7~4, FPGA, 1
instance = comp, \vga_pic|rom_addr[0]~12 , vga_pic|rom_addr[0]~12, FPGA, 1
instance = comp, \vga_pic|rom_addr[0]~14 , vga_pic|rom_addr[0]~14, FPGA, 1
instance = comp, \vga_pic|rom_addr~15 , vga_pic|rom_addr~15, FPGA, 1
instance = comp, \vga_pic|Equal11~0 , vga_pic|Equal11~0, FPGA, 1
instance = comp, \vga_pic|Equal8~1 , vga_pic|Equal8~1, FPGA, 1
instance = comp, \vga_pic|always2~2 , vga_pic|always2~2, FPGA, 1
instance = comp, \vga_pic|always2~0 , vga_pic|always2~0, FPGA, 1
instance = comp, \vga_pic|Equal8~0 , vga_pic|Equal8~0, FPGA, 1
instance = comp, \vga_pic|always2~1 , vga_pic|always2~1, FPGA, 1
instance = comp, \vga_pic|always2~6 , vga_pic|always2~6, FPGA, 1
instance = comp, \vga_pic|always2~7 , vga_pic|always2~7, FPGA, 1
instance = comp, \vga_pic|always2~8 , vga_pic|always2~8, FPGA, 1
instance = comp, \vga_pic|always2~5 , vga_pic|always2~5, FPGA, 1
instance = comp, \vga_pic|always2~9 , vga_pic|always2~9, FPGA, 1
instance = comp, \vga_pic|always2~3 , vga_pic|always2~3, FPGA, 1
instance = comp, \vga_pic|always2~4 , vga_pic|always2~4, FPGA, 1
instance = comp, \vga_pic|always2~10 , vga_pic|always2~10, FPGA, 1
instance = comp, \vga_pic|always2~11 , vga_pic|always2~11, FPGA, 1
instance = comp, \vga_pic|rom_addr[0]~16 , vga_pic|rom_addr[0]~16, FPGA, 1
instance = comp, \vga_pic|rom_addr[0]~17 , vga_pic|rom_addr[0]~17, FPGA, 1
instance = comp, \vga_pic|rom_addr[0]~18 , vga_pic|rom_addr[0]~18, FPGA, 1
instance = comp, \vga_pic|rom_addr[0] , vga_pic|rom_addr[0], FPGA, 1
instance = comp, \vga_pic|Add14~2 , vga_pic|Add14~2, FPGA, 1
instance = comp, \vga_pic|rom_addr~19 , vga_pic|rom_addr~19, FPGA, 1
instance = comp, \vga_pic|rom_addr[1] , vga_pic|rom_addr[1], FPGA, 1
instance = comp, \vga_pic|Add14~4 , vga_pic|Add14~4, FPGA, 1
instance = comp, \vga_pic|rom_addr~20 , vga_pic|rom_addr~20, FPGA, 1
instance = comp, \vga_pic|rom_addr[2] , vga_pic|rom_addr[2], FPGA, 1
instance = comp, \vga_pic|Add14~6 , vga_pic|Add14~6, FPGA, 1
instance = comp, \vga_pic|rom_addr~21 , vga_pic|rom_addr~21, FPGA, 1
instance = comp, \vga_pic|rom_addr[3] , vga_pic|rom_addr[3], FPGA, 1
instance = comp, \vga_pic|Add14~8 , vga_pic|Add14~8, FPGA, 1
instance = comp, \vga_pic|rom_addr~22 , vga_pic|rom_addr~22, FPGA, 1
instance = comp, \vga_pic|rom_addr[4] , vga_pic|rom_addr[4], FPGA, 1
instance = comp, \vga_pic|Add14~10 , vga_pic|Add14~10, FPGA, 1
instance = comp, \vga_pic|rom_addr[5] , vga_pic|rom_addr[5], FPGA, 1
instance = comp, \vga_pic|Add14~12 , vga_pic|Add14~12, FPGA, 1
instance = comp, \vga_pic|rom_addr[6] , vga_pic|rom_addr[6], FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[81]~191 , vga_pic|Div0|auto_generated|divider|divider|StageOut[81]~191, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[81]~190 , vga_pic|Div0|auto_generated|divider|divider|StageOut[81]~190, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~14 , vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~14, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[91]~192 , vga_pic|Div0|auto_generated|divider|divider|StageOut[91]~192, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[91]~189 , vga_pic|Div0|auto_generated|divider|divider|StageOut[91]~189, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~12 , vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~12, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[101]~193 , vga_pic|Div0|auto_generated|divider|divider|StageOut[101]~193, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[101]~236 , vga_pic|Div0|auto_generated|divider|divider|StageOut[101]~236, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~10 , vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~10, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[111]~219 , vga_pic|Div0|auto_generated|divider|divider|StageOut[111]~219, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[121]~220 , vga_pic|Div0|auto_generated|divider|divider|StageOut[121]~220, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[121]~221 , vga_pic|Div0|auto_generated|divider|divider|StageOut[121]~221, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~0 , vga_pic|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~0, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~2 , vga_pic|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~2, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~4 , vga_pic|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~4, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~7 , vga_pic|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~7, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~8 , vga_pic|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~8, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[133]~222 , vga_pic|Div0|auto_generated|divider|divider|StageOut[133]~222, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[133]~194 , vga_pic|Div0|auto_generated|divider|divider|StageOut[133]~194, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[132]~223 , vga_pic|Div0|auto_generated|divider|divider|StageOut[132]~223, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[132]~195 , vga_pic|Div0|auto_generated|divider|divider|StageOut[132]~195, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[131]~196 , vga_pic|Div0|auto_generated|divider|divider|StageOut[131]~196, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[131]~197 , vga_pic|Div0|auto_generated|divider|divider|StageOut[131]~197, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[90]~199 , vga_pic|Div0|auto_generated|divider|divider|StageOut[90]~199, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[90]~200 , vga_pic|Div0|auto_generated|divider|divider|StageOut[90]~200, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~14 , vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~14, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[110]~237 , vga_pic|Div0|auto_generated|divider|divider|StageOut[110]~237, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[100]~201 , vga_pic|Div0|auto_generated|divider|divider|StageOut[100]~201, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[100]~198 , vga_pic|Div0|auto_generated|divider|divider|StageOut[100]~198, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~12 , vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~12, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[110]~202 , vga_pic|Div0|auto_generated|divider|divider|StageOut[110]~202, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~10 , vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~10, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[120]~224 , vga_pic|Div0|auto_generated|divider|divider|StageOut[120]~224, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[130]~226 , vga_pic|Div0|auto_generated|divider|divider|StageOut[130]~226, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[130]~225 , vga_pic|Div0|auto_generated|divider|divider|StageOut[130]~225, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~1 , vga_pic|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~1, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~3 , vga_pic|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~3, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~5 , vga_pic|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~5, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~7 , vga_pic|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~7, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~8 , vga_pic|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~8, FPGA, 1
instance = comp, \vga_pic|Add11~4 , vga_pic|Add11~4, FPGA, 1
instance = comp, \vga_pic|Add12~0 , vga_pic|Add12~0, FPGA, 1
instance = comp, \vga_pic|Add13~4 , vga_pic|Add13~4, FPGA, 1
instance = comp, \vga_pic|rom_addr[7]~2 , vga_pic|rom_addr[7]~2, FPGA, 1
instance = comp, \vga_pic|Add14~14 , vga_pic|Add14~14, FPGA, 1
instance = comp, \vga_pic|rom_addr[7] , vga_pic|rom_addr[7], FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[92]~235 , vga_pic|Div0|auto_generated|divider|divider|StageOut[92]~235, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[92]~184 , vga_pic|Div0|auto_generated|divider|divider|StageOut[92]~184, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~10 , vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~10, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[112]~215 , vga_pic|Div0|auto_generated|divider|divider|StageOut[112]~215, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~7 , vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~7, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~8 , vga_pic|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~8, FPGA, 1
instance = comp, \vga_pic|Add11~6 , vga_pic|Add11~6, FPGA, 1
instance = comp, \vga_pic|Add12~2 , vga_pic|Add12~2, FPGA, 1
instance = comp, \vga_pic|Add13~6 , vga_pic|Add13~6, FPGA, 1
instance = comp, \vga_pic|rom_addr[8]~3 , vga_pic|rom_addr[8]~3, FPGA, 1
instance = comp, \vga_pic|Add14~16 , vga_pic|Add14~16, FPGA, 1
instance = comp, \vga_pic|rom_addr[8] , vga_pic|rom_addr[8], FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[63]~173 , vga_pic|Div0|auto_generated|divider|divider|StageOut[63]~173, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[63]~172 , vga_pic|Div0|auto_generated|divider|divider|StageOut[63]~172, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14 , vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~14, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[83]~234 , vga_pic|Div0|auto_generated|divider|divider|StageOut[83]~234, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[83]~175 , vga_pic|Div0|auto_generated|divider|divider|StageOut[83]~175, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~10 , vga_pic|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~10, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[103]~210 , vga_pic|Div0|auto_generated|divider|divider|StageOut[103]~210, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~7 , vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~7, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~8 , vga_pic|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~8, FPGA, 1
instance = comp, \vga_pic|Add11~8 , vga_pic|Add11~8, FPGA, 1
instance = comp, \vga_pic|Add11~10 , vga_pic|Add11~10, FPGA, 1
instance = comp, \vga_pic|Add11~12 , vga_pic|Add11~12, FPGA, 1
instance = comp, \vga_pic|Add11~14 , vga_pic|Add11~14, FPGA, 1
instance = comp, \vga_pic|Add11~16 , vga_pic|Add11~16, FPGA, 1
instance = comp, \vga_pic|Add11~18 , vga_pic|Add11~18, FPGA, 1
instance = comp, \vga_pic|Add12~4 , vga_pic|Add12~4, FPGA, 1
instance = comp, \vga_pic|Add12~6 , vga_pic|Add12~6, FPGA, 1
instance = comp, \vga_pic|Add12~8 , vga_pic|Add12~8, FPGA, 1
instance = comp, \vga_pic|Add12~10 , vga_pic|Add12~10, FPGA, 1
instance = comp, \vga_pic|Add12~12 , vga_pic|Add12~12, FPGA, 1
instance = comp, \vga_pic|Add12~14 , vga_pic|Add12~14, FPGA, 1
instance = comp, \vga_pic|Add13~8 , vga_pic|Add13~8, FPGA, 1
instance = comp, \vga_pic|Add13~10 , vga_pic|Add13~10, FPGA, 1
instance = comp, \vga_pic|Add13~12 , vga_pic|Add13~12, FPGA, 1
instance = comp, \vga_pic|Add13~14 , vga_pic|Add13~14, FPGA, 1
instance = comp, \vga_pic|Add13~16 , vga_pic|Add13~16, FPGA, 1
instance = comp, \vga_pic|Add13~18 , vga_pic|Add13~18, FPGA, 1
instance = comp, \vga_pic|Equal7~6 , vga_pic|Equal7~6, FPGA, 1
instance = comp, \vga_pic|Equal7~7 , vga_pic|Equal7~7, FPGA, 1
instance = comp, \vga_pic|rom_addr[14]~7 , vga_pic|rom_addr[14]~7, FPGA, 1
instance = comp, \vga_pic|rom_addr~10 , vga_pic|rom_addr~10, FPGA, 1
instance = comp, \vga_pic|rom_addr[14]~9 , vga_pic|rom_addr[14]~9, FPGA, 1
instance = comp, \vga_pic|rom_addr[14] , vga_pic|rom_addr[14], FPGA, 1
instance = comp, \vga_pic|Add14~30 , vga_pic|Add14~30, FPGA, 1
instance = comp, \vga_pic|Add12~16 , vga_pic|Add12~16, FPGA, 1
instance = comp, \vga_pic|Add13~20 , vga_pic|Add13~20, FPGA, 1
instance = comp, \vga_pic|rom_addr~26 , vga_pic|rom_addr~26, FPGA, 1
instance = comp, \vga_pic|rom_addr[15] , vga_pic|rom_addr[15], FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~141 , vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~141, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~140 , vga_pic|Div0|auto_generated|divider|divider|StageOut[70]~140, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~7 , vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~7, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~8 , vga_pic|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~8, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[77]~150 , vga_pic|Div0|auto_generated|divider|divider|StageOut[77]~150, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[97]~204 , vga_pic|Div0|auto_generated|divider|divider|StageOut[97]~204, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|StageOut[97]~159 , vga_pic|Div0|auto_generated|divider|divider|StageOut[97]~159, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~7 , vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~7, FPGA, 1
instance = comp, \vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~8 , vga_pic|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~8, FPGA, 1
instance = comp, \vga_pic|rom_addr[9]~4 , vga_pic|rom_addr[9]~4, FPGA, 1
instance = comp, \vga_pic|Add14~18 , vga_pic|Add14~18, FPGA, 1
instance = comp, \vga_pic|rom_addr[9] , vga_pic|rom_addr[9], FPGA, 1
instance = comp, \vga_pic|Add14~20 , vga_pic|Add14~20, FPGA, 1
instance = comp, \vga_pic|rom_addr~23 , vga_pic|rom_addr~23, FPGA, 1
instance = comp, \vga_pic|rom_addr[10] , vga_pic|rom_addr[10], FPGA, 1
instance = comp, \vga_pic|Add14~22 , vga_pic|Add14~22, FPGA, 1
instance = comp, \vga_pic|rom_addr~24 , vga_pic|rom_addr~24, FPGA, 1
instance = comp, \vga_pic|rom_addr[11] , vga_pic|rom_addr[11], FPGA, 1
instance = comp, \vga_pic|Add14~24 , vga_pic|Add14~24, FPGA, 1
instance = comp, \vga_pic|rom_addr~25 , vga_pic|rom_addr~25, FPGA, 1
instance = comp, \vga_pic|rom_addr[12] , vga_pic|rom_addr[12], FPGA, 1
instance = comp, \vga_pic|rom_addr~8 , vga_pic|rom_addr~8, FPGA, 1
instance = comp, \vga_pic|rom_addr[13] , vga_pic|rom_addr[13], FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder , vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0] , vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[0], FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0] , vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[0], FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store , vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_a_store, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w[2] , vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w[2], FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a64, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w[2] , vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w[2], FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a16, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1] , vga_pic|rom1_inst|altsyncram_component|auto_generated|address_reg_a[1], FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder , vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[1]~feeder, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[1] , vga_pic|rom1_inst|altsyncram_component|auto_generated|out_address_reg_a[1], FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~0, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w[2] , vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w[2], FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a88, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w[2] , vga_pic|rom1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w[2], FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a40, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[16]~1, FPGA, 1
instance = comp, \vga_pic|always4~0 , vga_pic|always4~0, FPGA, 1
instance = comp, \vga_pic|Equal4~0 , vga_pic|Equal4~0, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a5, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a29, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~38 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~38, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a53, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a77, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~39 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[5]~39, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a79, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a7, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a31, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~42 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~42, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a55, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~43 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[7]~43, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a78, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a54, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a6, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~40 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~40, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a30, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~41 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[6]~41, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a76, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a28, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a52, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a4, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~36 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~36, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~37 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[4]~37, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[1][4]~0 , vga_pic|Mult2|mult_core|romout[1][4]~0, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a26, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a74, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a2, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a50, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33, FPGA, 1
instance = comp, \vga_pic|color_data_out[2]~31 , vga_pic|color_data_out[2]~31, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a75, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a27, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a3, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~34 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~34, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a51, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~35 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[3]~35, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a49, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a25, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a1, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a73, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[1]~32, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a24, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a48, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a0, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~29 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~29, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a72, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~30 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~30, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[0][8]~1 , vga_pic|Mult2|mult_core|romout[0][8]~1, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[0][7] , vga_pic|Mult2|mult_core|romout[0][7], FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[1][3] , vga_pic|Mult2|mult_core|romout[1][3], FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[1][2]~2 , vga_pic|Mult2|mult_core|romout[1][2]~2, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[0][6] , vga_pic|Mult2|mult_core|romout[0][6], FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[0][5] , vga_pic|Mult2|mult_core|romout[0][5], FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[0][4]~3 , vga_pic|Mult2|mult_core|romout[0][4]~3, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0 , vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~0, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2 , vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~2, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4 , vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~4, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6 , vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~6, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8 , vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~8, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a89, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a41, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a17, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~2, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a65, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[17]~3, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a91, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a43, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a19, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~5 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~5, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a67, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[19]~6, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a42, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a90, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a18, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a66, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[18]~4, FPGA, 1
instance = comp, \vga_pic|color_data_out[18]~5 , vga_pic|color_data_out[18]~5, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[0][8]~1 , vga_pic|Mult0|mult_core|romout[0][8]~1, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a22, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a70, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~10 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~10, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a94, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a46, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~11 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[22]~11, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a92, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a20, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a68, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~7 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~7, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a44, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[20]~8, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a21, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a45, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~9 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[21]~9, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a69, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a93, FPGA, 1
instance = comp, \vga_pic|color_data_out[21]~12 , vga_pic|color_data_out[21]~12, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a95, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a71, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a47, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a23, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~12 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~12, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~13 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[23]~13, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[1][4]~0 , vga_pic|Mult0|mult_core|romout[1][4]~0, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[1][3] , vga_pic|Mult0|mult_core|romout[1][3], FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[0][7]~2 , vga_pic|Mult0|mult_core|romout[0][7]~2, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[0][6]~4 , vga_pic|Mult0|mult_core|romout[0][6]~4, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[1][2]~3 , vga_pic|Mult0|mult_core|romout[1][2]~3, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[0][5]~5 , vga_pic|Mult0|mult_core|romout[0][5]~5, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[0][4]~6 , vga_pic|Mult0|mult_core|romout[0][4]~6, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 , vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 , vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 , vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 , vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 , vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a12, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a60, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~21 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~21, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a84, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a36, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~22 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[12]~22, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a15, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a39, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~27 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~27, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a63, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a87, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~28 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[15]~28, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a37, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a13, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~23 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~23, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a85, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a61, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~24 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[13]~24, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a62, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a14, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~25 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~25, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a86, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a38, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~26 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[14]~26, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[1][4]~0 , vga_pic|Mult1|mult_core|romout[1][4]~0, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a83, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a35, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a11, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~19 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~19, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a59, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~20 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[11]~20, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a56, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a8, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~14 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~14, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a80, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a32, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~15 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[8]~15, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a34, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a58, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a10, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~18 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[10]~18, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a82, FPGA, 1
instance = comp, \vga_pic|color_data_out[10]~21 , vga_pic|color_data_out[10]~21, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a81, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a9, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a33, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~16 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~16, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57 , vga_pic|rom1_inst|altsyncram_component|auto_generated|ram_block1a57, FPGA, 1
instance = comp, \vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~17 , vga_pic|rom1_inst|altsyncram_component|auto_generated|mux2|result_node[9]~17, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[0][8]~1 , vga_pic|Mult1|mult_core|romout[0][8]~1, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[1][3]~2 , vga_pic|Mult1|mult_core|romout[1][3]~2, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[0][7]~3 , vga_pic|Mult1|mult_core|romout[0][7]~3, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[1][2]~4 , vga_pic|Mult1|mult_core|romout[1][2]~4, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[0][6] , vga_pic|Mult1|mult_core|romout[0][6], FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[0][5] , vga_pic|Mult1|mult_core|romout[0][5], FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 , vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 , vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 , vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 , vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[0][4]~5 , vga_pic|Mult1|mult_core|romout[0][4]~5, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[0][3]~7 , vga_pic|Mult0|mult_core|romout[0][3]~7, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[0][3]~6 , vga_pic|Mult1|mult_core|romout[0][3]~6, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[0][2]~7 , vga_pic|Mult1|mult_core|romout[0][2]~7, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[0][2]~8 , vga_pic|Mult0|mult_core|romout[0][2]~8, FPGA, 1
instance = comp, \vga_pic|Add16~0 , vga_pic|Add16~0, FPGA, 1
instance = comp, \vga_pic|Add16~2 , vga_pic|Add16~2, FPGA, 1
instance = comp, \vga_pic|Add16~4 , vga_pic|Add16~4, FPGA, 1
instance = comp, \vga_pic|Add16~6 , vga_pic|Add16~6, FPGA, 1
instance = comp, \vga_pic|Add16~8 , vga_pic|Add16~8, FPGA, 1
instance = comp, \vga_pic|Add16~10 , vga_pic|Add16~10, FPGA, 1
instance = comp, \vga_pic|Add16~12 , vga_pic|Add16~12, FPGA, 1
instance = comp, \vga_pic|Add16~14 , vga_pic|Add16~14, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[0][3]~4 , vga_pic|Mult2|mult_core|romout[0][3]~4, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[0][2]~5 , vga_pic|Mult2|mult_core|romout[0][2]~5, FPGA, 1
instance = comp, \vga_pic|gray_data[0]~9 , vga_pic|gray_data[0]~9, FPGA, 1
instance = comp, \vga_pic|gray_data[0]~11 , vga_pic|gray_data[0]~11, FPGA, 1
instance = comp, \vga_pic|gray_data[0]~13 , vga_pic|gray_data[0]~13, FPGA, 1
instance = comp, \vga_pic|gray_data[0]~15 , vga_pic|gray_data[0]~15, FPGA, 1
instance = comp, \vga_pic|gray_data[0]~17 , vga_pic|gray_data[0]~17, FPGA, 1
instance = comp, \vga_pic|gray_data[0]~19 , vga_pic|gray_data[0]~19, FPGA, 1
instance = comp, \vga_pic|gray_data[0]~21 , vga_pic|gray_data[0]~21, FPGA, 1
instance = comp, \vga_pic|gray_data[0]~23 , vga_pic|gray_data[0]~23, FPGA, 1
instance = comp, \vga_pic|gray_data[0]~24 , vga_pic|gray_data[0]~24, FPGA, 1
instance = comp, \vga_pic|gray_data[0] , vga_pic|gray_data[0], FPGA, 1
instance = comp, \vga_pic|ram_addr[0]~16 , vga_pic|ram_addr[0]~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add0~0 , vga_pic|u_sobel|Add0~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add1~0 , vga_pic|u_sobel|Add1~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_col[0] , vga_pic|u_sobel|cnt_col[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add1~2 , vga_pic|u_sobel|Add1~2, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_col[1] , vga_pic|u_sobel|cnt_col[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add1~4 , vga_pic|u_sobel|Add1~4, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_col[2] , vga_pic|u_sobel|cnt_col[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add1~6 , vga_pic|u_sobel|Add1~6, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_col[3] , vga_pic|u_sobel|cnt_col[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add1~8 , vga_pic|u_sobel|Add1~8, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_col[4] , vga_pic|u_sobel|cnt_col[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|Equal1~1 , vga_pic|u_sobel|Equal1~1, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add1~10 , vga_pic|u_sobel|Add1~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_col~0 , vga_pic|u_sobel|cnt_col~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_col[5] , vga_pic|u_sobel|cnt_col[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add1~12 , vga_pic|u_sobel|Add1~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_col[6] , vga_pic|u_sobel|cnt_col[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add1~14 , vga_pic|u_sobel|Add1~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_col~1 , vga_pic|u_sobel|cnt_col~1, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_col[7] , vga_pic|u_sobel|cnt_col[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|Equal1~0 , vga_pic|u_sobel|Equal1~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_row[7]~0 , vga_pic|u_sobel|cnt_row[7]~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_row[0] , vga_pic|u_sobel|cnt_row[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add0~2 , vga_pic|u_sobel|Add0~2, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_row[1] , vga_pic|u_sobel|cnt_row[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add0~4 , vga_pic|u_sobel|Add0~4, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_row[2] , vga_pic|u_sobel|cnt_row[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add0~6 , vga_pic|u_sobel|Add0~6, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_row[3] , vga_pic|u_sobel|cnt_row[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add0~8 , vga_pic|u_sobel|Add0~8, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_row[4] , vga_pic|u_sobel|cnt_row[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add0~10 , vga_pic|u_sobel|Add0~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|always0~0 , vga_pic|u_sobel|always0~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|always0~1 , vga_pic|u_sobel|always0~1, FPGA, 1
instance = comp, \vga_pic|u_sobel|always0~2 , vga_pic|u_sobel|always0~2, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_row~1 , vga_pic|u_sobel|cnt_row~1, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_row[5] , vga_pic|u_sobel|cnt_row[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add0~12 , vga_pic|u_sobel|Add0~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_row[6] , vga_pic|u_sobel|cnt_row[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add0~14 , vga_pic|u_sobel|Add0~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_row~2 , vga_pic|u_sobel|cnt_row~2, FPGA, 1
instance = comp, \vga_pic|u_sobel|cnt_row[7] , vga_pic|u_sobel|cnt_row[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|data_valid_reg~1 , vga_pic|u_sobel|data_valid_reg~1, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan4~0 , vga_pic|u_sobel|LessThan4~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan4~1 , vga_pic|u_sobel|LessThan4~1, FPGA, 1
instance = comp, \vga_pic|u_sobel|data_valid_reg~0 , vga_pic|u_sobel|data_valid_reg~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan3~0 , vga_pic|u_sobel|LessThan3~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan3~1 , vga_pic|u_sobel|LessThan3~1, FPGA, 1
instance = comp, \vga_pic|u_sobel|data_valid_reg~2 , vga_pic|u_sobel|data_valid_reg~2, FPGA, 1
instance = comp, \vga_pic|u_sobel|data_valid_reg , vga_pic|u_sobel|data_valid_reg, FPGA, 1
instance = comp, \vga_pic|ram_addr[11]~46 , vga_pic|ram_addr[11]~46, FPGA, 1
instance = comp, \vga_pic|ram_addr[11]~45 , vga_pic|ram_addr[11]~45, FPGA, 1
instance = comp, \vga_pic|ram_addr[13]~42 , vga_pic|ram_addr[13]~42, FPGA, 1
instance = comp, \vga_pic|ram_addr[14]~53 , vga_pic|ram_addr[14]~53, FPGA, 1
instance = comp, \vga_pic|ram_addr[11]~51 , vga_pic|ram_addr[11]~51, FPGA, 1
instance = comp, \vga_pic|ram_addr[11]~52 , vga_pic|ram_addr[11]~52, FPGA, 1
instance = comp, \vga_pic|ram_addr[14] , vga_pic|ram_addr[14], FPGA, 1
instance = comp, \vga_pic|ram_addr[11]~44 , vga_pic|ram_addr[11]~44, FPGA, 1
instance = comp, \vga_pic|ram_addr[15]~55 , vga_pic|ram_addr[15]~55, FPGA, 1
instance = comp, \vga_pic|ram_addr[15] , vga_pic|ram_addr[15], FPGA, 1
instance = comp, \vga_pic|ram_addr[11]~47 , vga_pic|ram_addr[11]~47, FPGA, 1
instance = comp, \vga_pic|ram_addr[11]~48 , vga_pic|ram_addr[11]~48, FPGA, 1
instance = comp, \vga_pic|ram_addr[11]~49 , vga_pic|ram_addr[11]~49, FPGA, 1
instance = comp, \vga_pic|ram_addr[11]~50 , vga_pic|ram_addr[11]~50, FPGA, 1
instance = comp, \vga_pic|ram_addr[0] , vga_pic|ram_addr[0], FPGA, 1
instance = comp, \vga_pic|ram_addr[1]~18 , vga_pic|ram_addr[1]~18, FPGA, 1
instance = comp, \vga_pic|ram_addr[1] , vga_pic|ram_addr[1], FPGA, 1
instance = comp, \vga_pic|ram_addr[2]~20 , vga_pic|ram_addr[2]~20, FPGA, 1
instance = comp, \vga_pic|ram_addr[2] , vga_pic|ram_addr[2], FPGA, 1
instance = comp, \vga_pic|ram_addr[3]~22 , vga_pic|ram_addr[3]~22, FPGA, 1
instance = comp, \vga_pic|ram_addr[3] , vga_pic|ram_addr[3], FPGA, 1
instance = comp, \vga_pic|ram_addr[4]~24 , vga_pic|ram_addr[4]~24, FPGA, 1
instance = comp, \vga_pic|ram_addr[4] , vga_pic|ram_addr[4], FPGA, 1
instance = comp, \vga_pic|ram_addr[5]~26 , vga_pic|ram_addr[5]~26, FPGA, 1
instance = comp, \vga_pic|ram_addr[5] , vga_pic|ram_addr[5], FPGA, 1
instance = comp, \vga_pic|ram_addr[6]~28 , vga_pic|ram_addr[6]~28, FPGA, 1
instance = comp, \vga_pic|ram_addr[6] , vga_pic|ram_addr[6], FPGA, 1
instance = comp, \vga_pic|ram_addr[7]~30 , vga_pic|ram_addr[7]~30, FPGA, 1
instance = comp, \vga_pic|ram_addr[7] , vga_pic|ram_addr[7], FPGA, 1
instance = comp, \vga_pic|ram_addr[8]~32 , vga_pic|ram_addr[8]~32, FPGA, 1
instance = comp, \vga_pic|ram_addr[8] , vga_pic|ram_addr[8], FPGA, 1
instance = comp, \vga_pic|ram_addr[9]~34 , vga_pic|ram_addr[9]~34, FPGA, 1
instance = comp, \vga_pic|ram_addr[9] , vga_pic|ram_addr[9], FPGA, 1
instance = comp, \vga_pic|ram_addr[10]~36 , vga_pic|ram_addr[10]~36, FPGA, 1
instance = comp, \vga_pic|ram_addr[10] , vga_pic|ram_addr[10], FPGA, 1
instance = comp, \vga_pic|ram_addr[11]~38 , vga_pic|ram_addr[11]~38, FPGA, 1
instance = comp, \vga_pic|ram_addr[11] , vga_pic|ram_addr[11], FPGA, 1
instance = comp, \vga_pic|ram_addr[12]~40 , vga_pic|ram_addr[12]~40, FPGA, 1
instance = comp, \vga_pic|ram_addr[12] , vga_pic|ram_addr[12], FPGA, 1
instance = comp, \vga_pic|ram_addr[13] , vga_pic|ram_addr[13], FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a[0] , vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a[0], FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode428w[2] , vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode428w[2], FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_a_store , vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_a_store, FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|wren_a_store , vga_pic|ram1_inst|altsyncram_component|auto_generated|wren_a_store, FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0 , vga_pic|ram1_inst|altsyncram_component|auto_generated|_~0, FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w[2] , vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode428w[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0, FPGA, 1
instance = comp, \~GND , ~GND, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~0 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual, FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0], FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[0][9]~10 , vga_pic|Mult0|mult_core|romout[0][9]~10, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[1][5]~9 , vga_pic|Mult0|mult_core|romout[1][5]~9, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 , vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[0][9] , vga_pic|Mult1|mult_core|romout[0][9], FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[1][5]~8 , vga_pic|Mult1|mult_core|romout[1][5]~8, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 , vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8, FPGA, 1
instance = comp, \vga_pic|Add16~16 , vga_pic|Add16~16, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[1][5]~6 , vga_pic|Mult2|mult_core|romout[1][5]~6, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10 , vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~10, FPGA, 1
instance = comp, \vga_pic|gray_data[1]~26 , vga_pic|gray_data[1]~26, FPGA, 1
instance = comp, \vga_pic|gray_data[1] , vga_pic|gray_data[1], FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[1][6]~7 , vga_pic|Mult2|mult_core|romout[1][6]~7, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12 , vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~12, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[0][10]~10 , vga_pic|Mult1|mult_core|romout[0][10]~10, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[1][6]~9 , vga_pic|Mult1|mult_core|romout[1][6]~9, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 , vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[0][10]~11 , vga_pic|Mult0|mult_core|romout[0][10]~11, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[1][6] , vga_pic|Mult0|mult_core|romout[1][6], FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 , vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, FPGA, 1
instance = comp, \vga_pic|Add16~18 , vga_pic|Add16~18, FPGA, 1
instance = comp, \vga_pic|gray_data[2]~28 , vga_pic|gray_data[2]~28, FPGA, 1
instance = comp, \vga_pic|gray_data[2] , vga_pic|gray_data[2], FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[1][7] , vga_pic|Mult2|mult_core|romout[1][7], FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14 , vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~14, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[0][11] , vga_pic|Mult1|mult_core|romout[0][11], FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[1][7]~11 , vga_pic|Mult1|mult_core|romout[1][7]~11, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 , vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[1][7]~12 , vga_pic|Mult0|mult_core|romout[1][7]~12, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 , vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14, FPGA, 1
instance = comp, \vga_pic|Add16~20 , vga_pic|Add16~20, FPGA, 1
instance = comp, \vga_pic|gray_data[3]~30 , vga_pic|gray_data[3]~30, FPGA, 1
instance = comp, \vga_pic|gray_data[3] , vga_pic|gray_data[3], FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|romout[1][8]~8 , vga_pic|Mult2|mult_core|romout[1][8]~8, FPGA, 1
instance = comp, \vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16 , vga_pic|Mult2|mult_core|padder|adder[0]|auto_generated|op_1~16, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[1][8]~13 , vga_pic|Mult0|mult_core|romout[1][8]~13, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 , vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[1][8]~12 , vga_pic|Mult1|mult_core|romout[1][8]~12, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 , vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14, FPGA, 1
instance = comp, \vga_pic|Add16~22 , vga_pic|Add16~22, FPGA, 1
instance = comp, \vga_pic|gray_data[4]~32 , vga_pic|gray_data[4]~32, FPGA, 1
instance = comp, \vga_pic|gray_data[4] , vga_pic|gray_data[4], FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[1][9]~13 , vga_pic|Mult1|mult_core|romout[1][9]~13, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 , vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|romout[1][9]~14 , vga_pic|Mult0|mult_core|romout[1][9]~14, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 , vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18, FPGA, 1
instance = comp, \vga_pic|Add16~24 , vga_pic|Add16~24, FPGA, 1
instance = comp, \vga_pic|gray_data[5]~34 , vga_pic|gray_data[5]~34, FPGA, 1
instance = comp, \vga_pic|gray_data[5] , vga_pic|gray_data[5], FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|_~1 , vga_pic|Mult0|mult_core|_~1, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|_~0 , vga_pic|Mult0|mult_core|_~0, FPGA, 1
instance = comp, \vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20 , vga_pic|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|romout[1][10]~14 , vga_pic|Mult1|mult_core|romout[1][10]~14, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 , vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18, FPGA, 1
instance = comp, \vga_pic|Add16~26 , vga_pic|Add16~26, FPGA, 1
instance = comp, \vga_pic|gray_data[6]~36 , vga_pic|gray_data[6]~36, FPGA, 1
instance = comp, \vga_pic|gray_data[6] , vga_pic|gray_data[6], FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|_~1 , vga_pic|Mult1|mult_core|_~1, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|_~0 , vga_pic|Mult1|mult_core|_~0, FPGA, 1
instance = comp, \vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20 , vga_pic|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~20, FPGA, 1
instance = comp, \vga_pic|Add16~28 , vga_pic|Add16~28, FPGA, 1
instance = comp, \vga_pic|gray_data[7]~38 , vga_pic|gray_data[7]~38, FPGA, 1
instance = comp, \vga_pic|gray_data[7] , vga_pic|gray_data[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 , vga_pic|u_sobel|shiftreg_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg13[2] , vga_pic|u_sobel|reg13[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[1]~feeder , vga_pic|u_sobel|reg23[1]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[1] , vga_pic|u_sobel|reg23[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[0]~feeder , vga_pic|u_sobel|reg23[0]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[0] , vga_pic|u_sobel|reg23[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg13[1] , vga_pic|u_sobel|reg13[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add4~0 , vga_pic|u_sobel|Add4~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add4~2 , vga_pic|u_sobel|Add4~2, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[2] , vga_pic|u_sobel|reg33[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[1]~feeder , vga_pic|u_sobel|reg33[1]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[1] , vga_pic|u_sobel|reg33[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[0]~feeder , vga_pic|u_sobel|reg33[0]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[0] , vga_pic|u_sobel|reg33[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg13[0] , vga_pic|u_sobel|reg13[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[0]~10 , vga_pic|u_sobel|Gx3[0]~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[1]~12 , vga_pic|u_sobel|Gx3[1]~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[2]~14 , vga_pic|u_sobel|Gx3[2]~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[2] , vga_pic|u_sobel|Gx3[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[2] , vga_pic|u_sobel|reg32[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg31[2] , vga_pic|u_sobel|reg31[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[2] , vga_pic|u_sobel|reg12[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg11[2]~feeder , vga_pic|u_sobel|reg11[2]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg11[2] , vga_pic|u_sobel|reg11[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[1] , vga_pic|u_sobel|reg22[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg21[1] , vga_pic|u_sobel|reg21[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[1]~feeder , vga_pic|u_sobel|reg12[1]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[1] , vga_pic|u_sobel|reg12[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg11[1] , vga_pic|u_sobel|reg11[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[0] , vga_pic|u_sobel|reg22[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg21[0] , vga_pic|u_sobel|reg21[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add2~0 , vga_pic|u_sobel|Add2~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add2~2 , vga_pic|u_sobel|Add2~2, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[1]~feeder , vga_pic|u_sobel|reg32[1]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[1] , vga_pic|u_sobel|reg32[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg31[1]~feeder , vga_pic|u_sobel|reg31[1]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg31[1] , vga_pic|u_sobel|reg31[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[0] , vga_pic|u_sobel|reg32[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg31[0]~feeder , vga_pic|u_sobel|reg31[0]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg31[0] , vga_pic|u_sobel|reg31[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[0]~feeder , vga_pic|u_sobel|reg12[0]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[0] , vga_pic|u_sobel|reg12[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg11[0]~feeder , vga_pic|u_sobel|reg11[0]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg11[0] , vga_pic|u_sobel|reg11[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[0]~10 , vga_pic|u_sobel|Gx1[0]~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[1]~12 , vga_pic|u_sobel|Gx1[1]~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[2]~14 , vga_pic|u_sobel|Gx1[2]~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[2] , vga_pic|u_sobel|Gx1[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[1] , vga_pic|u_sobel|Gx3[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[1] , vga_pic|u_sobel|Gx1[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[0] , vga_pic|u_sobel|Gx1[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[0] , vga_pic|u_sobel|Gx3[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[0]~8 , vga_pic|u_sobel|Gx[0]~8, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[1]~10 , vga_pic|u_sobel|Gx[1]~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[2]~12 , vga_pic|u_sobel|Gx[2]~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add10~0 , vga_pic|u_sobel|Add10~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add10~2 , vga_pic|u_sobel|Add10~2, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add10~4 , vga_pic|u_sobel|Add10~4, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[7] , vga_pic|u_sobel|reg23[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[7] , vga_pic|u_sobel|reg22[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg21[7] , vga_pic|u_sobel|reg21[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[6]~feeder , vga_pic|u_sobel|reg23[6]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[6] , vga_pic|u_sobel|reg23[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[6]~feeder , vga_pic|u_sobel|reg22[6]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[6] , vga_pic|u_sobel|reg22[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg21[6] , vga_pic|u_sobel|reg21[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg13[7] , vga_pic|u_sobel|reg13[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[7] , vga_pic|u_sobel|reg12[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg11[7] , vga_pic|u_sobel|reg11[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg13[6] , vga_pic|u_sobel|reg13[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[6] , vga_pic|u_sobel|reg12[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg11[6] , vga_pic|u_sobel|reg11[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[5]~feeder , vga_pic|u_sobel|reg23[5]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[5] , vga_pic|u_sobel|reg23[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[5]~feeder , vga_pic|u_sobel|reg22[5]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[5] , vga_pic|u_sobel|reg22[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg21[5] , vga_pic|u_sobel|reg21[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[4] , vga_pic|u_sobel|reg23[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[4]~feeder , vga_pic|u_sobel|reg22[4]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[4] , vga_pic|u_sobel|reg22[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg21[4] , vga_pic|u_sobel|reg21[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg13[5] , vga_pic|u_sobel|reg13[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[5]~feeder , vga_pic|u_sobel|reg12[5]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[5] , vga_pic|u_sobel|reg12[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg11[5] , vga_pic|u_sobel|reg11[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg13[4] , vga_pic|u_sobel|reg13[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[4]~feeder , vga_pic|u_sobel|reg12[4]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[4] , vga_pic|u_sobel|reg12[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg11[4] , vga_pic|u_sobel|reg11[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[3] , vga_pic|u_sobel|reg23[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[3]~feeder , vga_pic|u_sobel|reg22[3]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[3] , vga_pic|u_sobel|reg22[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg21[3]~feeder , vga_pic|u_sobel|reg21[3]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg21[3] , vga_pic|u_sobel|reg21[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg13[3] , vga_pic|u_sobel|reg13[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[3]~feeder , vga_pic|u_sobel|reg12[3]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg12[3] , vga_pic|u_sobel|reg12[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg11[3]~feeder , vga_pic|u_sobel|reg11[3]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg11[3] , vga_pic|u_sobel|reg11[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg23[2] , vga_pic|u_sobel|reg23[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg22[2] , vga_pic|u_sobel|reg22[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg21[2] , vga_pic|u_sobel|reg21[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add2~4 , vga_pic|u_sobel|Add2~4, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add2~6 , vga_pic|u_sobel|Add2~6, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add2~8 , vga_pic|u_sobel|Add2~8, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add2~10 , vga_pic|u_sobel|Add2~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add2~12 , vga_pic|u_sobel|Add2~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add2~14 , vga_pic|u_sobel|Add2~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add2~16 , vga_pic|u_sobel|Add2~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[7]~feeder , vga_pic|u_sobel|reg33[7]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[7] , vga_pic|u_sobel|reg33[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[7] , vga_pic|u_sobel|reg32[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg31[7] , vga_pic|u_sobel|reg31[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[6]~feeder , vga_pic|u_sobel|reg33[6]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[6] , vga_pic|u_sobel|reg33[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[6]~feeder , vga_pic|u_sobel|reg32[6]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[6] , vga_pic|u_sobel|reg32[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg31[6] , vga_pic|u_sobel|reg31[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[5]~feeder , vga_pic|u_sobel|reg33[5]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[5] , vga_pic|u_sobel|reg33[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[5]~feeder , vga_pic|u_sobel|reg32[5]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[5] , vga_pic|u_sobel|reg32[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg31[5] , vga_pic|u_sobel|reg31[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[4]~feeder , vga_pic|u_sobel|reg33[4]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[4] , vga_pic|u_sobel|reg33[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[4]~feeder , vga_pic|u_sobel|reg32[4]~feeder, FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[4] , vga_pic|u_sobel|reg32[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg31[4] , vga_pic|u_sobel|reg31[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg33[3] , vga_pic|u_sobel|reg33[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg32[3] , vga_pic|u_sobel|reg32[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|reg31[3] , vga_pic|u_sobel|reg31[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[3]~16 , vga_pic|u_sobel|Gx1[3]~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[4]~18 , vga_pic|u_sobel|Gx1[4]~18, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[5]~20 , vga_pic|u_sobel|Gx1[5]~20, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[6]~22 , vga_pic|u_sobel|Gx1[6]~22, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[7]~24 , vga_pic|u_sobel|Gx1[7]~24, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[8]~26 , vga_pic|u_sobel|Gx1[8]~26, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[9]~28 , vga_pic|u_sobel|Gx1[9]~28, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[9] , vga_pic|u_sobel|Gx1[9], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add4~4 , vga_pic|u_sobel|Add4~4, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add4~6 , vga_pic|u_sobel|Add4~6, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add4~8 , vga_pic|u_sobel|Add4~8, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add4~10 , vga_pic|u_sobel|Add4~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add4~12 , vga_pic|u_sobel|Add4~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add4~14 , vga_pic|u_sobel|Add4~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add4~16 , vga_pic|u_sobel|Add4~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[3]~16 , vga_pic|u_sobel|Gx3[3]~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[4]~18 , vga_pic|u_sobel|Gx3[4]~18, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[5]~20 , vga_pic|u_sobel|Gx3[5]~20, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[6]~22 , vga_pic|u_sobel|Gx3[6]~22, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[7]~24 , vga_pic|u_sobel|Gx3[7]~24, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[8]~26 , vga_pic|u_sobel|Gx3[8]~26, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[9]~28 , vga_pic|u_sobel|Gx3[9]~28, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[9] , vga_pic|u_sobel|Gx3[9], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[8] , vga_pic|u_sobel|Gx3[8], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[8] , vga_pic|u_sobel|Gx1[8], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[7] , vga_pic|u_sobel|Gx1[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[7] , vga_pic|u_sobel|Gx3[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[6] , vga_pic|u_sobel|Gx3[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[6] , vga_pic|u_sobel|Gx1[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[5] , vga_pic|u_sobel|Gx3[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[5] , vga_pic|u_sobel|Gx1[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[4] , vga_pic|u_sobel|Gx1[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[4] , vga_pic|u_sobel|Gx3[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx1[3] , vga_pic|u_sobel|Gx1[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx3[3] , vga_pic|u_sobel|Gx3[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan0~1 , vga_pic|u_sobel|LessThan0~1, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan0~3 , vga_pic|u_sobel|LessThan0~3, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan0~5 , vga_pic|u_sobel|LessThan0~5, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan0~7 , vga_pic|u_sobel|LessThan0~7, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan0~9 , vga_pic|u_sobel|LessThan0~9, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan0~11 , vga_pic|u_sobel|LessThan0~11, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan0~13 , vga_pic|u_sobel|LessThan0~13, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan0~15 , vga_pic|u_sobel|LessThan0~15, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan0~17 , vga_pic|u_sobel|LessThan0~17, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan0~18 , vga_pic|u_sobel|LessThan0~18, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[2] , vga_pic|u_sobel|Gx[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add6~0 , vga_pic|u_sobel|Add6~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add6~2 , vga_pic|u_sobel|Add6~2, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[0]~10 , vga_pic|u_sobel|Gy1[0]~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[1]~12 , vga_pic|u_sobel|Gy1[1]~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[2]~14 , vga_pic|u_sobel|Gy1[2]~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[2] , vga_pic|u_sobel|Gy1[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add8~0 , vga_pic|u_sobel|Add8~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add8~2 , vga_pic|u_sobel|Add8~2, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[0]~10 , vga_pic|u_sobel|Gy3[0]~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[1]~12 , vga_pic|u_sobel|Gy3[1]~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[2]~14 , vga_pic|u_sobel|Gy3[2]~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[2] , vga_pic|u_sobel|Gy3[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[1] , vga_pic|u_sobel|Gy1[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[1] , vga_pic|u_sobel|Gy3[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[0] , vga_pic|u_sobel|Gy1[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[0] , vga_pic|u_sobel|Gy3[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[0]~8 , vga_pic|u_sobel|Gy[0]~8, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[1]~10 , vga_pic|u_sobel|Gy[1]~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[2]~12 , vga_pic|u_sobel|Gy[2]~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add12~0 , vga_pic|u_sobel|Add12~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add12~2 , vga_pic|u_sobel|Add12~2, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add12~4 , vga_pic|u_sobel|Add12~4, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add8~4 , vga_pic|u_sobel|Add8~4, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add8~6 , vga_pic|u_sobel|Add8~6, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add8~8 , vga_pic|u_sobel|Add8~8, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add8~10 , vga_pic|u_sobel|Add8~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add8~12 , vga_pic|u_sobel|Add8~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add8~14 , vga_pic|u_sobel|Add8~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add8~16 , vga_pic|u_sobel|Add8~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[3]~16 , vga_pic|u_sobel|Gy3[3]~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[4]~18 , vga_pic|u_sobel|Gy3[4]~18, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[5]~20 , vga_pic|u_sobel|Gy3[5]~20, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[6]~22 , vga_pic|u_sobel|Gy3[6]~22, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[7]~24 , vga_pic|u_sobel|Gy3[7]~24, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[8]~26 , vga_pic|u_sobel|Gy3[8]~26, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[9]~28 , vga_pic|u_sobel|Gy3[9]~28, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[9] , vga_pic|u_sobel|Gy3[9], FPGA, 1
instance = comp, \vga_pic|u_sobel|Add6~4 , vga_pic|u_sobel|Add6~4, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add6~6 , vga_pic|u_sobel|Add6~6, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add6~8 , vga_pic|u_sobel|Add6~8, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add6~10 , vga_pic|u_sobel|Add6~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add6~12 , vga_pic|u_sobel|Add6~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add6~14 , vga_pic|u_sobel|Add6~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add6~16 , vga_pic|u_sobel|Add6~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[3]~16 , vga_pic|u_sobel|Gy1[3]~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[4]~18 , vga_pic|u_sobel|Gy1[4]~18, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[5]~20 , vga_pic|u_sobel|Gy1[5]~20, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[6]~22 , vga_pic|u_sobel|Gy1[6]~22, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[7]~24 , vga_pic|u_sobel|Gy1[7]~24, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[8]~26 , vga_pic|u_sobel|Gy1[8]~26, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[9]~28 , vga_pic|u_sobel|Gy1[9]~28, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[9] , vga_pic|u_sobel|Gy1[9], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[8] , vga_pic|u_sobel|Gy3[8], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[8] , vga_pic|u_sobel|Gy1[8], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[7] , vga_pic|u_sobel|Gy3[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[7] , vga_pic|u_sobel|Gy1[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[6] , vga_pic|u_sobel|Gy1[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[6] , vga_pic|u_sobel|Gy3[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[5] , vga_pic|u_sobel|Gy3[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[5] , vga_pic|u_sobel|Gy1[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[4] , vga_pic|u_sobel|Gy1[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[4] , vga_pic|u_sobel|Gy3[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy1[3] , vga_pic|u_sobel|Gy1[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy3[3] , vga_pic|u_sobel|Gy3[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan1~1 , vga_pic|u_sobel|LessThan1~1, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan1~3 , vga_pic|u_sobel|LessThan1~3, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan1~5 , vga_pic|u_sobel|LessThan1~5, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan1~7 , vga_pic|u_sobel|LessThan1~7, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan1~9 , vga_pic|u_sobel|LessThan1~9, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan1~11 , vga_pic|u_sobel|LessThan1~11, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan1~13 , vga_pic|u_sobel|LessThan1~13, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan1~15 , vga_pic|u_sobel|LessThan1~15, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan1~17 , vga_pic|u_sobel|LessThan1~17, FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan1~18 , vga_pic|u_sobel|LessThan1~18, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[2] , vga_pic|u_sobel|Gy[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[1] , vga_pic|u_sobel|Gx[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[1] , vga_pic|u_sobel|Gy[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[0] , vga_pic|u_sobel|Gx[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[0] , vga_pic|u_sobel|Gy[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|G[0]~8 , vga_pic|u_sobel|G[0]~8, FPGA, 1
instance = comp, \vga_pic|u_sobel|G[1]~10 , vga_pic|u_sobel|G[1]~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|G[2]~12 , vga_pic|u_sobel|G[2]~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|G[2] , vga_pic|u_sobel|G[2], FPGA, 1
instance = comp, \vga_pic|u_sobel|G[0] , vga_pic|u_sobel|G[0], FPGA, 1
instance = comp, \vga_pic|u_sobel|G[1] , vga_pic|u_sobel|G[1], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[3]~14 , vga_pic|u_sobel|Gx[3]~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add10~6 , vga_pic|u_sobel|Add10~6, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[3] , vga_pic|u_sobel|Gx[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[3]~14 , vga_pic|u_sobel|Gy[3]~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add12~6 , vga_pic|u_sobel|Add12~6, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[3] , vga_pic|u_sobel|Gy[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|G[3]~14 , vga_pic|u_sobel|G[3]~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|G[3] , vga_pic|u_sobel|G[3], FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan2~0 , vga_pic|u_sobel|LessThan2~0, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[4]~16 , vga_pic|u_sobel|Gx[4]~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[5]~18 , vga_pic|u_sobel|Gx[5]~18, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add10~8 , vga_pic|u_sobel|Add10~8, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add10~10 , vga_pic|u_sobel|Add10~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[5] , vga_pic|u_sobel|Gx[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[4]~16 , vga_pic|u_sobel|Gy[4]~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[5]~18 , vga_pic|u_sobel|Gy[5]~18, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add12~8 , vga_pic|u_sobel|Add12~8, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add12~10 , vga_pic|u_sobel|Add12~10, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[5] , vga_pic|u_sobel|Gy[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[4] , vga_pic|u_sobel|Gx[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[4] , vga_pic|u_sobel|Gy[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|G[4]~16 , vga_pic|u_sobel|G[4]~16, FPGA, 1
instance = comp, \vga_pic|u_sobel|G[5]~18 , vga_pic|u_sobel|G[5]~18, FPGA, 1
instance = comp, \vga_pic|u_sobel|G[5] , vga_pic|u_sobel|G[5], FPGA, 1
instance = comp, \vga_pic|u_sobel|G[4] , vga_pic|u_sobel|G[4], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[6]~20 , vga_pic|u_sobel|Gx[6]~20, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add10~12 , vga_pic|u_sobel|Add10~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[6] , vga_pic|u_sobel|Gx[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[6]~20 , vga_pic|u_sobel|Gy[6]~20, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add12~12 , vga_pic|u_sobel|Add12~12, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[6] , vga_pic|u_sobel|Gy[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|G[6]~20 , vga_pic|u_sobel|G[6]~20, FPGA, 1
instance = comp, \vga_pic|u_sobel|G[6] , vga_pic|u_sobel|G[6], FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan2~1 , vga_pic|u_sobel|LessThan2~1, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[7]~22 , vga_pic|u_sobel|Gy[7]~22, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add12~14 , vga_pic|u_sobel|Add12~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gy[7] , vga_pic|u_sobel|Gy[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[7]~22 , vga_pic|u_sobel|Gx[7]~22, FPGA, 1
instance = comp, \vga_pic|u_sobel|Add10~14 , vga_pic|u_sobel|Add10~14, FPGA, 1
instance = comp, \vga_pic|u_sobel|Gx[7] , vga_pic|u_sobel|Gx[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|G[7]~22 , vga_pic|u_sobel|G[7]~22, FPGA, 1
instance = comp, \vga_pic|u_sobel|G[7] , vga_pic|u_sobel|G[7], FPGA, 1
instance = comp, \vga_pic|u_sobel|LessThan2~2 , vga_pic|u_sobel|LessThan2~2, FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3 , vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a3, FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode412w[2] , vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode412w[2], FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w[2] , vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode412w[2], FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1 , vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a1, FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode399w[2] , vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode399w[2], FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w[2] , vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode399w[2], FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0 , vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a0, FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a[1] , vga_pic|ram1_inst|altsyncram_component|auto_generated|address_reg_a[1], FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode420w[2] , vga_pic|ram1_inst|altsyncram_component|auto_generated|decode3|w_anode420w[2], FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w[2] , vga_pic|ram1_inst|altsyncram_component|auto_generated|rden_decode|w_anode420w[2], FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2 , vga_pic|ram1_inst|altsyncram_component|auto_generated|ram_block1a2, FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 , vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0, FPGA, 1
instance = comp, \vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 , vga_pic|ram1_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1, FPGA, 1
instance = comp, \vga_pic|color_data_out[16]~0 , vga_pic|color_data_out[16]~0, FPGA, 1
instance = comp, \vga_pic|color_data_out[16]~1 , vga_pic|color_data_out[16]~1, FPGA, 1
instance = comp, \vga_pic|color_data_out[23]~2 , vga_pic|color_data_out[23]~2, FPGA, 1
instance = comp, \vga_pic|color_data_out[23]~2clkctrl , vga_pic|color_data_out[23]~2clkctrl, FPGA, 1
instance = comp, \vga_pic|color_data_out[16] , vga_pic|color_data_out[16], FPGA, 1
instance = comp, \vga_ctrl|rgb[16]~0 , vga_ctrl|rgb[16]~0, FPGA, 1
instance = comp, \vga_pic|color_data_out[17]~3 , vga_pic|color_data_out[17]~3, FPGA, 1
instance = comp, \vga_pic|color_data_out[17]~4 , vga_pic|color_data_out[17]~4, FPGA, 1
instance = comp, \vga_pic|color_data_out[17] , vga_pic|color_data_out[17], FPGA, 1
instance = comp, \vga_ctrl|rgb[17]~1 , vga_ctrl|rgb[17]~1, FPGA, 1
instance = comp, \vga_pic|color_data_out[18]~6 , vga_pic|color_data_out[18]~6, FPGA, 1
instance = comp, \vga_pic|color_data_out[18]~7 , vga_pic|color_data_out[18]~7, FPGA, 1
instance = comp, \vga_pic|color_data_out[18] , vga_pic|color_data_out[18], FPGA, 1
instance = comp, \vga_ctrl|rgb[18]~2 , vga_ctrl|rgb[18]~2, FPGA, 1
instance = comp, \vga_pic|color_data_out[19]~8 , vga_pic|color_data_out[19]~8, FPGA, 1
instance = comp, \vga_pic|color_data_out[19]~9 , vga_pic|color_data_out[19]~9, FPGA, 1
instance = comp, \vga_pic|color_data_out[19] , vga_pic|color_data_out[19], FPGA, 1
instance = comp, \vga_ctrl|rgb[19]~3 , vga_ctrl|rgb[19]~3, FPGA, 1
instance = comp, \vga_pic|color_data_out[20]~10 , vga_pic|color_data_out[20]~10, FPGA, 1
instance = comp, \vga_pic|color_data_out[20]~11 , vga_pic|color_data_out[20]~11, FPGA, 1
instance = comp, \vga_pic|color_data_out[20] , vga_pic|color_data_out[20], FPGA, 1
instance = comp, \vga_ctrl|rgb[20]~4 , vga_ctrl|rgb[20]~4, FPGA, 1
instance = comp, \vga_pic|color_data_out[21]~13 , vga_pic|color_data_out[21]~13, FPGA, 1
instance = comp, \vga_pic|color_data_out[21]~14 , vga_pic|color_data_out[21]~14, FPGA, 1
instance = comp, \vga_pic|color_data_out[21] , vga_pic|color_data_out[21], FPGA, 1
instance = comp, \vga_ctrl|rgb[21]~5 , vga_ctrl|rgb[21]~5, FPGA, 1
instance = comp, \vga_pic|color_data_out[22]~15 , vga_pic|color_data_out[22]~15, FPGA, 1
instance = comp, \vga_pic|color_data_out[22]~16 , vga_pic|color_data_out[22]~16, FPGA, 1
instance = comp, \vga_pic|color_data_out[22] , vga_pic|color_data_out[22], FPGA, 1
instance = comp, \vga_ctrl|rgb[22]~6 , vga_ctrl|rgb[22]~6, FPGA, 1
instance = comp, \vga_pic|color_data_out[23]~17 , vga_pic|color_data_out[23]~17, FPGA, 1
instance = comp, \vga_pic|color_data_out[23]~18 , vga_pic|color_data_out[23]~18, FPGA, 1
instance = comp, \vga_pic|color_data_out[23] , vga_pic|color_data_out[23], FPGA, 1
instance = comp, \vga_ctrl|rgb[23]~7 , vga_ctrl|rgb[23]~7, FPGA, 1
instance = comp, \vga_pic|color_data_out[8]~19 , vga_pic|color_data_out[8]~19, FPGA, 1
instance = comp, \vga_pic|color_data_out[8] , vga_pic|color_data_out[8], FPGA, 1
instance = comp, \vga_ctrl|rgb[8]~8 , vga_ctrl|rgb[8]~8, FPGA, 1
instance = comp, \vga_pic|color_data_out[9]~20 , vga_pic|color_data_out[9]~20, FPGA, 1
instance = comp, \vga_pic|color_data_out[9] , vga_pic|color_data_out[9], FPGA, 1
instance = comp, \vga_ctrl|rgb[9]~9 , vga_ctrl|rgb[9]~9, FPGA, 1
instance = comp, \vga_pic|color_data_out[10]~22 , vga_pic|color_data_out[10]~22, FPGA, 1
instance = comp, \vga_pic|color_data_out[10] , vga_pic|color_data_out[10], FPGA, 1
instance = comp, \vga_ctrl|rgb[10]~10 , vga_ctrl|rgb[10]~10, FPGA, 1
instance = comp, \vga_pic|color_data_out[11]~23 , vga_pic|color_data_out[11]~23, FPGA, 1
instance = comp, \vga_pic|color_data_out[11] , vga_pic|color_data_out[11], FPGA, 1
instance = comp, \vga_ctrl|rgb[11]~11 , vga_ctrl|rgb[11]~11, FPGA, 1
instance = comp, \vga_pic|color_data_out[12]~24 , vga_pic|color_data_out[12]~24, FPGA, 1
instance = comp, \vga_pic|color_data_out[12] , vga_pic|color_data_out[12], FPGA, 1
instance = comp, \vga_ctrl|rgb[12]~12 , vga_ctrl|rgb[12]~12, FPGA, 1
instance = comp, \vga_pic|color_data_out[21]~25 , vga_pic|color_data_out[21]~25, FPGA, 1
instance = comp, \vga_pic|color_data_out[13]~26 , vga_pic|color_data_out[13]~26, FPGA, 1
instance = comp, \vga_pic|color_data_out[13] , vga_pic|color_data_out[13], FPGA, 1
instance = comp, \vga_ctrl|rgb[13]~13 , vga_ctrl|rgb[13]~13, FPGA, 1
instance = comp, \vga_pic|color_data_out[14]~27 , vga_pic|color_data_out[14]~27, FPGA, 1
instance = comp, \vga_pic|color_data_out[14] , vga_pic|color_data_out[14], FPGA, 1
instance = comp, \vga_ctrl|rgb[14]~14 , vga_ctrl|rgb[14]~14, FPGA, 1
instance = comp, \vga_pic|color_data_out[15]~28 , vga_pic|color_data_out[15]~28, FPGA, 1
instance = comp, \vga_pic|color_data_out[15] , vga_pic|color_data_out[15], FPGA, 1
instance = comp, \vga_ctrl|rgb[15]~15 , vga_ctrl|rgb[15]~15, FPGA, 1
instance = comp, \vga_pic|color_data_out[0]~29 , vga_pic|color_data_out[0]~29, FPGA, 1
instance = comp, \vga_pic|color_data_out[0] , vga_pic|color_data_out[0], FPGA, 1
instance = comp, \vga_ctrl|rgb[0]~16 , vga_ctrl|rgb[0]~16, FPGA, 1
instance = comp, \vga_pic|color_data_out[1]~30 , vga_pic|color_data_out[1]~30, FPGA, 1
instance = comp, \vga_pic|color_data_out[1] , vga_pic|color_data_out[1], FPGA, 1
instance = comp, \vga_ctrl|rgb[1]~17 , vga_ctrl|rgb[1]~17, FPGA, 1
instance = comp, \vga_pic|color_data_out[2]~32 , vga_pic|color_data_out[2]~32, FPGA, 1
instance = comp, \vga_pic|color_data_out[2] , vga_pic|color_data_out[2], FPGA, 1
instance = comp, \vga_ctrl|rgb[2]~18 , vga_ctrl|rgb[2]~18, FPGA, 1
instance = comp, \vga_pic|color_data_out[3]~33 , vga_pic|color_data_out[3]~33, FPGA, 1
instance = comp, \vga_pic|color_data_out[3] , vga_pic|color_data_out[3], FPGA, 1
instance = comp, \vga_ctrl|rgb[3]~19 , vga_ctrl|rgb[3]~19, FPGA, 1
instance = comp, \vga_pic|color_data_out[4]~34 , vga_pic|color_data_out[4]~34, FPGA, 1
instance = comp, \vga_pic|color_data_out[4] , vga_pic|color_data_out[4], FPGA, 1
instance = comp, \vga_ctrl|rgb[4]~20 , vga_ctrl|rgb[4]~20, FPGA, 1
instance = comp, \vga_pic|color_data_out[5]~35 , vga_pic|color_data_out[5]~35, FPGA, 1
instance = comp, \vga_pic|color_data_out[5] , vga_pic|color_data_out[5], FPGA, 1
instance = comp, \vga_ctrl|rgb[5]~21 , vga_ctrl|rgb[5]~21, FPGA, 1
instance = comp, \vga_pic|color_data_out[6]~36 , vga_pic|color_data_out[6]~36, FPGA, 1
instance = comp, \vga_pic|color_data_out[6] , vga_pic|color_data_out[6], FPGA, 1
instance = comp, \vga_ctrl|rgb[6]~22 , vga_ctrl|rgb[6]~22, FPGA, 1
instance = comp, \vga_pic|color_data_out[7]~37 , vga_pic|color_data_out[7]~37, FPGA, 1
instance = comp, \vga_pic|color_data_out[7] , vga_pic|color_data_out[7], FPGA, 1
instance = comp, \vga_ctrl|rgb[7]~23 , vga_ctrl|rgb[7]~23, FPGA, 1
