{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1568746897424 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1568746897439 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1568746897439 ""}
{ "Info" "" "" "2019.09.17.14:01:52 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.09.17.14:01:52 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1568746912254 ""}
{ "Info" "" "" "2019.09.17.14:01:52 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.09.17.14:01:52 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1568746912262 ""}
{ "Info" "soc_system_generation.rpt" "" "2019.09.17.14:02:07 Info: Saving generation log to /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Saving generation log to /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1568746927631 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1568746927632 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA5F31C6" "" "2019.09.17.14:02:07 Info: qsys-generate /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" {  } {  } 0 0 "2019.09.17.14:02:07 Info: qsys-generate /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1568746927636 ""}
{ "Info" "soc_system.qsys" "" "2019.09.17.14:02:07 Info: Loading fpga-rtl" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1568746927664 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Reading input file" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Reading input file" 0 0 "Shell" 0 -1 1568746927675 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" 0 0 "Shell" 0 -1 1568746927678 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing module Audio_Interface" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing module Audio_Interface" 0 0 "Shell" 0 -1 1568746927678 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1568746927678 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing module buttons" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1568746927679 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1568746927679 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1568746927679 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1568746927680 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1568746927680 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1568746927680 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1568746927682 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1568746927685 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1568746927686 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1568746927686 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1568746927686 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1568746927687 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1568746927687 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1568746927687 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1568746927688 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1568746927688 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing module pio_led" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1568746927689 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1568746927690 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1568746927690 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Building connections" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Building connections" 0 0 "Shell" 0 -1 1568746927690 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Parameterizing connections" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1568746927693 ""}
{ "Info" "" "" "2019.09.17.14:02:07 Info: Validating" {  } {  } 0 0 "2019.09.17.14:02:07 Info: Validating" 0 0 "Shell" 0 -1 1568746927694 ""}
{ "Info" "" "" "2019.09.17.14:02:12 Info: Done reading input file" {  } {  } 0 0 "2019.09.17.14:02:12 Info: Done reading input file" 0 0 "Shell" 0 -1 1568746932411 ""}
{ "Warning" "" "" "2019.09.17.14:02:13 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name.\n2019.09.17.14:02:13 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.17.14:02:13 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name.\n2019.09.17.14:02:13 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1568746933809 ""}
{ "Info" "" "" "2019.09.17.14:02:13 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.09.17.14:02:13 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1568746933809 ""}
{ "Info" "" "" "2019.09.17.14:02:13 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.09.17.14:02:13 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1568746933809 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.09.17.14:02:13 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.09.17.14:02:13 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1568746933809 ""}
{ "Warning" "" "" "2019.09.17.14:02:13 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.09.17.14:02:13 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1568746933809 ""}
{ "Warning" "" "" "2019.09.17.14:02:13 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.09.17.14:02:13 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1568746933810 ""}
{ "Info" "" "" "2019.09.17.14:02:13 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.09.17.14:02:13 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1568746933820 ""}
{ "Info" "" "" "2019.09.17.14:02:13 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.09.17.14:02:13 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1568746933820 ""}
{ "Info" "" "" "2019.09.17.14:02:13 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.09.17.14:02:13 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1568746933820 ""}
{ "Info" "" "" "2019.09.17.14:02:14 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2019.09.17.14:02:14 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1568746934810 ""}
{ "Info" "" "" "2019.09.17.14:02:18 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.09.17.14:02:18 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1568746938607 ""}
{ "Warning" "" "" "2019.09.17.14:02:18 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.09.17.14:02:18 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1568746938833 ""}
{ "Warning" "" "" "2019.09.17.14:02:18 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.09.17.14:02:18 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1568746938833 ""}
{ "Warning" "" "" "2019.09.17.14:02:18 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.09.17.14:02:18 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1568746938834 ""}
{ "Warning" "" "" "2019.09.17.14:02:18 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.09.17.14:02:18 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1568746938834 ""}
{ "Info" "" "" "2019.09.17.14:02:21 Info: Audio_Interface: \"soc_system\" instantiated Audio_Slave \"Audio_Interface\"" {  } {  } 0 0 "2019.09.17.14:02:21 Info: Audio_Interface: \"soc_system\" instantiated Audio_Slave \"Audio_Interface\"" 0 0 "Shell" 0 -1 1568746941379 ""}
{ "Info" "" "" "2019.09.17.14:02:21 Info: buttons: Starting RTL generation for module 'soc_system_buttons'" {  } {  } 0 0 "2019.09.17.14:02:21 Info: buttons: Starting RTL generation for module 'soc_system_buttons'" 0 0 "Shell" 0 -1 1568746941390 ""}
{ "Info" "  ]" "" "2019.09.17.14:02:21 Info: buttons:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons --dir=/tmp/alt8156_2620400947111459822.dir/0003_buttons_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0003_buttons_gen//soc_system_buttons_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8156_2620400947111459822.dir/0003_buttons_gen" {  } {  } 0 0 "2019.09.17.14:02:21 Info: buttons:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons --dir=/tmp/alt8156_2620400947111459822.dir/0003_buttons_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0003_buttons_gen//soc_system_buttons_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8156_2620400947111459822.dir/0003_buttons_gen" 0 0 "Shell" 0 -1 1568746941390 ""}
{ "Info" "" "" "2019.09.17.14:02:21 Info: buttons: Done RTL generation for module 'soc_system_buttons'" {  } {  } 0 0 "2019.09.17.14:02:21 Info: buttons: Done RTL generation for module 'soc_system_buttons'" 0 0 "Shell" 0 -1 1568746941489 ""}
{ "Info" "" "" "2019.09.17.14:02:21 Info: buttons: \"soc_system\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 0 "2019.09.17.14:02:21 Info: buttons: \"soc_system\" instantiated altera_avalon_pio \"buttons\"" 0 0 "Shell" 0 -1 1568746941490 ""}
{ "Info" "" "" "2019.09.17.14:02:21 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2019.09.17.14:02:21 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1568746941582 ""}
{ "Info" "" "" "2019.09.17.14:02:21 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.09.17.14:02:21 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1568746941584 ""}
{ "Info" "" "" "2019.09.17.14:02:22 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.09.17.14:02:22 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1568746942109 ""}
{ "Info" "" "" "2019.09.17.14:02:22 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.09.17.14:02:22 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1568746942468 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.09.17.14:02:22 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.09.17.14:02:22 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1568746942470 ""}
{ "Warning" "" "" "2019.09.17.14:02:22 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.09.17.14:02:22 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1568746942471 ""}
{ "Warning" "" "" "2019.09.17.14:02:22 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.09.17.14:02:22 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1568746942471 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.09.17.14:02:23 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1568746943182 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2019.09.17.14:02:23 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1568746943197 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.09.17.14:02:23 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1568746943203 ""}
{ "Info" "  ]" "" "2019.09.17.14:02:23 Info: jtag_uart:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8156_2620400947111459822.dir/0005_jtag_uart_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8156_2620400947111459822.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2019.09.17.14:02:23 Info: jtag_uart:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8156_2620400947111459822.dir/0005_jtag_uart_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8156_2620400947111459822.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1568746943203 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.09.17.14:02:23 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1568746943336 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.09.17.14:02:23 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1568746943338 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.09.17.14:02:23 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1568746943344 ""}
{ "Info" "  ]" "" "2019.09.17.14:02:23 Info: onchip_memory2_0:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8156_2620400947111459822.dir/0006_onchip_memory2_0_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8156_2620400947111459822.dir/0006_onchip_memory2_0_gen" {  } {  } 0 0 "2019.09.17.14:02:23 Info: onchip_memory2_0:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8156_2620400947111459822.dir/0006_onchip_memory2_0_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8156_2620400947111459822.dir/0006_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1568746943345 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.09.17.14:02:23 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1568746943536 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.09.17.14:02:23 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1568746943539 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2019.09.17.14:02:23 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1568746943548 ""}
{ "Info" "  ]" "" "2019.09.17.14:02:23 Info: pio_led:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt8156_2620400947111459822.dir/0007_pio_led_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0007_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8156_2620400947111459822.dir/0007_pio_led_gen" {  } {  } 0 0 "2019.09.17.14:02:23 Info: pio_led:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt8156_2620400947111459822.dir/0007_pio_led_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0007_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8156_2620400947111459822.dir/0007_pio_led_gen" 0 0 "Shell" 0 -1 1568746943548 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2019.09.17.14:02:23 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1568746943628 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2019.09.17.14:02:23 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1568746943629 ""}
{ "Info" "" "" "2019.09.17.14:02:23 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.09.17.14:02:23 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1568746943635 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:02:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746944156 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:02:24 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746944191 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:02:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746944224 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:02:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746944253 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:02:24 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746944280 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:02:24 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746944354 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:02:24 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746944384 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1568746944779 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1568746944901 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1568746944918 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1568746944921 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1568746944924 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1568746944928 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1568746944934 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1568746944935 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1568746944936 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1568746944936 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1568746944937 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1568746944941 ""}
{ "Info" "" "" "2019.09.17.14:02:24 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.09.17.14:02:24 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1568746944944 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1568746945025 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1568746945143 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1568746945147 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1568746945148 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1568746945149 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1568746945150 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1568746945152 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1568746945160 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1568746945168 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1568746945172 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1568746945177 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1568746945181 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1568746945186 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1568746945190 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1568746945191 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945193 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945193 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1568746945197 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945198 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945198 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945198 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1568746945201 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1568746945203 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1568746945206 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1568746945215 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1568746945222 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945222 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1568746945229 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945229 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1568746945236 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945236 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1568746945238 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1568746945240 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1568746945242 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1568746945244 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1568746945250 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945250 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1568746945258 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945258 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1568746945266 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945266 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1568746945268 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945268 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945268 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1568746945290 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1568746945314 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1568746945317 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945317 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945318 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945318 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1568746945327 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1568746945331 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1568746945335 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1568746945346 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945346 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1568746945348 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1568746945355 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945355 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1568746945418 ""}
{ "Info" "verbosity_pkg.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945418 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945418 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945418 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945418 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945418 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945419 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1568746945419 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1568746945426 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.09.17.14:02:25 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1568746945429 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: soc_system: Done \"soc_system\" with 66 modules, 107 files" {  } {  } 0 0 "2019.09.17.14:02:25 Info: soc_system: Done \"soc_system\" with 66 modules, 107 files" 0 0 "Shell" 0 -1 1568746945430 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.09.17.14:02:25 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1568746945460 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1568746945460 ""}
{ "Info" "" "" "2019.09.17.14:02:25 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.09.17.14:02:25 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1568746945460 ""}
{ "Info" " --use-relative-paths=true" "" "2019.09.17.14:02:25 Info: sim-script-gen --spd=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.09.17.14:02:25 Info: sim-script-gen --spd=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1568746945460 ""}
{ "Info" " --use-relative-paths=true" "" "2019.09.17.14:02:25 Info: Doing: ip-make-simscript --spd=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.09.17.14:02:25 Info: Doing: ip-make-simscript --spd=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1568746945463 ""}
{ "Info" " directory:" "" "2019.09.17.14:02:26 Info: Generating the following file(s) for MODELSIM simulator in /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Generating the following file(s) for MODELSIM simulator in /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1568746946062 ""}
{ "Info" "msim_setup.tcl" "" "2019.09.17.14:02:26 Info:     mentor" {  } {  } 0 0 "2019.09.17.14:02:26 Info:     mentor" 0 0 "Shell" 0 -1 1568746946063 ""}
{ "Info" " directory:" "" "2019.09.17.14:02:26 Info: Generating the following file(s) for VCS simulator in /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Generating the following file(s) for VCS simulator in /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1568746946068 ""}
{ "Info" "vcs_setup.sh" "" "2019.09.17.14:02:26 Info:     synopsys/vcs" {  } {  } 0 0 "2019.09.17.14:02:26 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1568746946068 ""}
{ "Info" " directory:" "" "2019.09.17.14:02:26 Info: Generating the following file(s) for VCSMX simulator in /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Generating the following file(s) for VCSMX simulator in /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1568746946076 ""}
{ "Info" "synopsys_sim.setup" "" "2019.09.17.14:02:26 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.09.17.14:02:26 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1568746946076 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.09.17.14:02:26 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.09.17.14:02:26 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1568746946076 ""}
{ "Info" " directory:" "" "2019.09.17.14:02:26 Info: Generating the following file(s) for NCSIM simulator in /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Generating the following file(s) for NCSIM simulator in /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1568746946092 ""}
{ "Info" "cds.lib" "" "2019.09.17.14:02:26 Info:     cadence" {  } {  } 0 0 "2019.09.17.14:02:26 Info:     cadence" 0 0 "Shell" 0 -1 1568746946092 ""}
{ "Info" "hdl.var" "" "2019.09.17.14:02:26 Info:     cadence" {  } {  } 0 0 "2019.09.17.14:02:26 Info:     cadence" 0 0 "Shell" 0 -1 1568746946096 ""}
{ "Info" "ncsim_setup.sh" "" "2019.09.17.14:02:26 Info:     cadence" {  } {  } 0 0 "2019.09.17.14:02:26 Info:     cadence" 0 0 "Shell" 0 -1 1568746946096 ""}
{ "Info" " directory" "" "2019.09.17.14:02:26 Info:     60 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.09.17.14:02:26 Info:     60 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1568746946096 ""}
{ "Info" " directory:" "" "2019.09.17.14:02:26 Info: Generating the following file(s) for RIVIERA simulator in /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Generating the following file(s) for RIVIERA simulator in /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1568746946101 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.09.17.14:02:26 Info:     aldec" {  } {  } 0 0 "2019.09.17.14:02:26 Info:     aldec" 0 0 "Shell" 0 -1 1568746946101 ""}
{ "Info" "." "" "2019.09.17.14:02:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2019.09.17.14:02:26 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1568746946101 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.09.17.14:02:26 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1568746946101 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.09.17.14:02:26 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1568746946101 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1568746946102 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEMA5F31C6" "" "2019.09.17.14:02:26 Info: qsys-generate /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl" {  } {  } 0 0 "2019.09.17.14:02:26 Info: qsys-generate /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl" 0 0 "Shell" 0 -1 1568746946102 ""}
{ "Info" "soc_system.qsys" "" "2019.09.17.14:02:26 Info: Loading fpga-rtl" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1568746946104 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Reading input file" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Reading input file" 0 0 "Shell" 0 -1 1568746946112 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" 0 0 "Shell" 0 -1 1568746946113 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing module Audio_Interface" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing module Audio_Interface" 0 0 "Shell" 0 -1 1568746946113 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1568746946114 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing module buttons" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1568746946114 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1568746946114 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1568746946114 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1568746946114 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1568746946114 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1568746946115 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1568746946116 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1568746946119 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1568746946119 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1568746946120 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1568746946120 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1568746946120 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1568746946120 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1568746946120 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1568746946120 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1568746946120 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing module pio_led" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1568746946120 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1568746946121 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1568746946121 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Building connections" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Building connections" 0 0 "Shell" 0 -1 1568746946121 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Parameterizing connections" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1568746946122 ""}
{ "Info" "" "" "2019.09.17.14:02:26 Info: Validating" {  } {  } 0 0 "2019.09.17.14:02:26 Info: Validating" 0 0 "Shell" 0 -1 1568746946123 ""}
{ "Info" "" "" "2019.09.17.14:02:30 Info: Done reading input file" {  } {  } 0 0 "2019.09.17.14:02:30 Info: Done reading input file" 0 0 "Shell" 0 -1 1568746950754 ""}
{ "Warning" "" "" "2019.09.17.14:02:32 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name.\n2019.09.17.14:02:32 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.17.14:02:32 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name.\n2019.09.17.14:02:32 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1568746952137 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.09.17.14:02:32 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2019.09.17.14:02:32 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2019.09.17.14:02:32 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.09.17.14:02:32 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2019.09.17.14:02:32 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2019.09.17.14:02:32 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1568746952137 ""}
{ "Warning" "" "" "2019.09.17.14:02:32 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2019.09.17.14:02:32 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.09.17.14:02:32 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2019.09.17.14:02:32 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1568746952137 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.09.17.14:02:32 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1568746952147 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.09.17.14:02:32 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1568746952147 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.09.17.14:02:32 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1568746952147 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.09.17.14:02:32 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1568746952474 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1568746952474 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info:" {  } {  } 0 0 "2019.09.17.14:02:32 Info:" 0 0 "Shell" 0 -1 1568746952474 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1568746952474 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA5F31C6" "" "2019.09.17.14:02:32 Info: qsys-generate /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" {  } {  } 0 0 "2019.09.17.14:02:32 Info: qsys-generate /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1568746952475 ""}
{ "Info" "soc_system.qsys" "" "2019.09.17.14:02:32 Info: Loading fpga-rtl" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1568746952479 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Reading input file" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Reading input file" 0 0 "Shell" 0 -1 1568746952491 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Adding Audio_Interface \[Audio_Slave 1.0\]" 0 0 "Shell" 0 -1 1568746952492 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing module Audio_Interface" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing module Audio_Interface" 0 0 "Shell" 0 -1 1568746952492 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Adding buttons \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1568746952492 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing module buttons" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing module buttons" 0 0 "Shell" 0 -1 1568746952493 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1568746952493 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing module clk_0" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1568746952493 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1568746952493 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1568746952493 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1568746952493 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing module hps_0" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1568746952495 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1568746952497 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1568746952497 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1568746952498 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1568746952498 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1568746952498 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1568746952498 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1568746952498 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1568746952498 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1568746952498 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing module pio_led" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1568746952498 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1568746952499 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1568746952499 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Building connections" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Building connections" 0 0 "Shell" 0 -1 1568746952499 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Parameterizing connections" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1568746952500 ""}
{ "Info" "" "" "2019.09.17.14:02:32 Info: Validating" {  } {  } 0 0 "2019.09.17.14:02:32 Info: Validating" 0 0 "Shell" 0 -1 1568746952500 ""}
{ "Info" "" "" "2019.09.17.14:02:37 Info: Done reading input file" {  } {  } 0 0 "2019.09.17.14:02:37 Info: Done reading input file" 0 0 "Shell" 0 -1 1568746957096 ""}
{ "Warning" "" "" "2019.09.17.14:02:38 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name." {  } {  } 0 0 "2019.09.17.14:02:38 Warning: soc_system.Audio_Slave: The SIM_VERILOG fileset must specify the top-level module name." 0 0 "Shell" 0 -1 1568746958441 ""}
{ "Info" "" "" "2019.09.17.14:02:38 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2019.09.17.14:02:38 Info: soc_system.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1568746958441 ""}
{ "Info" "" "" "2019.09.17.14:02:38 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.09.17.14:02:38 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1568746958441 ""}
{ "Info" "" "" "2019.09.17.14:02:38 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.09.17.14:02:38 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1568746958441 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.09.17.14:02:38 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2019.09.17.14:02:38 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1568746958441 ""}
{ "Warning" "" "" "2019.09.17.14:02:38 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.09.17.14:02:38 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1568746958441 ""}
{ "Warning" "" "" "2019.09.17.14:02:38 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.09.17.14:02:38 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1568746958441 ""}
{ "Info" "" "" "2019.09.17.14:02:38 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2019.09.17.14:02:38 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1568746958450 ""}
{ "Info" "" "" "2019.09.17.14:02:38 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2019.09.17.14:02:38 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1568746958451 ""}
{ "Info" "" "" "2019.09.17.14:02:38 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2019.09.17.14:02:38 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1568746958451 ""}
{ "Info" "" "" "2019.09.17.14:02:55 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.09.17.14:02:55 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1568746975329 ""}
{ "Info" "" "" "2019.09.17.14:02:57 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2019.09.17.14:02:57 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1568746977896 ""}
{ "Warning" "" "" "2019.09.17.14:02:58 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.09.17.14:02:58 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1568746978117 ""}
{ "Warning" "" "" "2019.09.17.14:02:58 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.09.17.14:02:58 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1568746978117 ""}
{ "Warning" "" "" "2019.09.17.14:02:58 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.09.17.14:02:58 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1568746978118 ""}
{ "Warning" "" "" "2019.09.17.14:02:58 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.09.17.14:02:58 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1568746978118 ""}
{ "Info" "" "" "2019.09.17.14:03:00 Info: Audio_Interface: \"soc_system\" instantiated Audio_Slave \"Audio_Interface\"" {  } {  } 0 0 "2019.09.17.14:03:00 Info: Audio_Interface: \"soc_system\" instantiated Audio_Slave \"Audio_Interface\"" 0 0 "Shell" 0 -1 1568746980475 ""}
{ "Info" "" "" "2019.09.17.14:03:00 Info: buttons: Starting RTL generation for module 'soc_system_buttons'" {  } {  } 0 0 "2019.09.17.14:03:00 Info: buttons: Starting RTL generation for module 'soc_system_buttons'" 0 0 "Shell" 0 -1 1568746980494 ""}
{ "Info" "soc_system_buttons_component_configuration.pl  --do_build_sim=0  ]" "" "2019.09.17.14:03:00 Info: buttons:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons --dir=/tmp/alt8156_2620400947111459822.dir/0062_buttons_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0062_buttons_gen/" {  } {  } 0 0 "2019.09.17.14:03:00 Info: buttons:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_buttons --dir=/tmp/alt8156_2620400947111459822.dir/0062_buttons_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0062_buttons_gen/" 0 0 "Shell" 0 -1 1568746980494 ""}
{ "Info" "" "" "2019.09.17.14:03:00 Info: buttons: Done RTL generation for module 'soc_system_buttons'" {  } {  } 0 0 "2019.09.17.14:03:00 Info: buttons: Done RTL generation for module 'soc_system_buttons'" 0 0 "Shell" 0 -1 1568746980571 ""}
{ "Info" "" "" "2019.09.17.14:03:00 Info: buttons: \"soc_system\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 0 "2019.09.17.14:03:00 Info: buttons: \"soc_system\" instantiated altera_avalon_pio \"buttons\"" 0 0 "Shell" 0 -1 1568746980572 ""}
{ "Info" "" "" "2019.09.17.14:03:00 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2019.09.17.14:03:00 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1568746980649 ""}
{ "Info" "" "" "2019.09.17.14:03:00 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2019.09.17.14:03:00 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1568746980650 ""}
{ "Info" "" "" "2019.09.17.14:03:01 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.09.17.14:03:01 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1568746981162 ""}
{ "Info" "" "" "2019.09.17.14:03:01 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.09.17.14:03:01 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1568746981520 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.09.17.14:03:01 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2019.09.17.14:03:01 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1568746981522 ""}
{ "Warning" "" "" "2019.09.17.14:03:01 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.09.17.14:03:01 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1568746981523 ""}
{ "Warning" "" "" "2019.09.17.14:03:01 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.09.17.14:03:01 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1568746981523 ""}
{ "Info" "" "" "2019.09.17.14:03:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2019.09.17.14:03:01 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1568746981901 ""}
{ "Info" "" "" "2019.09.17.14:03:01 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2019.09.17.14:03:01 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1568746981901 ""}
{ "Info" "" "" "2019.09.17.14:03:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.09.17.14:03:01 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1568746981920 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2019.09.17.14:03:01 Info: jtag_uart:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8156_2620400947111459822.dir/0064_jtag_uart_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0064_jtag_uart_gen/" {  } {  } 0 0 "2019.09.17.14:03:01 Info: jtag_uart:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8156_2620400947111459822.dir/0064_jtag_uart_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0064_jtag_uart_gen/" 0 0 "Shell" 0 -1 1568746981920 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2019.09.17.14:03:02 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1568746982057 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2019.09.17.14:03:02 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1568746982058 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.09.17.14:03:02 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1568746982064 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2019.09.17.14:03:02 Info: onchip_memory2_0:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8156_2620400947111459822.dir/0065_onchip_memory2_0_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0065_onchip_memory2_0_gen/" {  } {  } 0 0 "2019.09.17.14:03:02 Info: onchip_memory2_0:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt8156_2620400947111459822.dir/0065_onchip_memory2_0_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0065_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1568746982064 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2019.09.17.14:03:02 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1568746982254 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2019.09.17.14:03:02 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1568746982257 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2019.09.17.14:03:02 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1568746982265 ""}
{ "Info" "soc_system_pio_led_component_configuration.pl  --do_build_sim=0  ]" "" "2019.09.17.14:03:02 Info: pio_led:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt8156_2620400947111459822.dir/0066_pio_led_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0066_pio_led_gen/" {  } {  } 0 0 "2019.09.17.14:03:02 Info: pio_led:   Generation command is \[exec /opt/quartus/quartus/linux64/perl/bin/perl -I /opt/quartus/quartus/linux64/perl/lib -I /opt/quartus/quartus/sopc_builder/bin/europa -I /opt/quartus/quartus/sopc_builder/bin/perl_lib -I /opt/quartus/quartus/sopc_builder/bin -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt8156_2620400947111459822.dir/0066_pio_led_gen/ --quartus_dir=/opt/quartus/quartus --verilog --config=/tmp/alt8156_2620400947111459822.dir/0066_pio_led_gen/" 0 0 "Shell" 0 -1 1568746982265 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2019.09.17.14:03:02 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1568746982342 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2019.09.17.14:03:02 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1568746982343 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2019.09.17.14:03:02 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1568746982346 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:03:02 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746982783 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:03:02 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746982810 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:03:02 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746982837 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:03:02 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746982868 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:03:02 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746982926 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:03:02 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746982953 ""}
{ "Info" "" "" "2019.09.17.14:03:02 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.09.17.14:03:02 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1568746982983 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1568746983320 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1568746983432 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1568746983433 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1568746983435 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1568746983436 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1568746983437 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1568746983442 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1568746983442 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1568746983443 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1568746983443 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1568746983443 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1568746983446 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1568746983448 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1568746983505 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1568746983600 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1568746983601 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1568746983602 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1568746983603 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1568746983603 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1568746983604 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1568746983609 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1568746983616 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1568746983623 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1568746983630 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1568746983635 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1568746983639 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1568746983644 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1568746983645 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983646 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983646 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1568746983648 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983649 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983649 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983649 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1568746983652 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1568746983655 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1568746983658 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1568746983665 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1568746983672 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983673 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1568746983679 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983679 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1568746983685 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983686 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1568746983688 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1568746983690 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1568746983691 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1568746983693 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1568746983700 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983700 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1568746983707 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983707 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1568746983714 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983714 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1568746983715 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983716 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983716 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1568746983737 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1568746983761 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1568746983762 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983762 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983763 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983763 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1568746983771 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1568746983779 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1568746983782 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1568746983792 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983792 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1568746983794 ""}
{ "Info" "" "" "2019.09.17.14:03:03 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.09.17.14:03:03 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1568746983801 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2019.09.17.14:03:03 Info: Reusing file /home/john/Code/Augmented-Listening-/Mic_Interface_Linux_to_FPGA/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1568746983801 ""}
{ "Info" "" "" "2019.09.17.14:03:20 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.09.17.14:03:20 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1568747000510 ""}
{ "Info" "" "" "2019.09.17.14:03:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.09.17.14:03:20 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1568747000517 ""}
{ "Info" "" "" "2019.09.17.14:03:20 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.09.17.14:03:20 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1568747000521 ""}
{ "Info" "" "" "2019.09.17.14:03:20 Info: soc_system: Done \"soc_system\" with 66 modules, 133 files" {  } {  } 0 0 "2019.09.17.14:03:20 Info: soc_system: Done \"soc_system\" with 66 modules, 133 files" 0 0 "Shell" 0 -1 1568747000521 ""}
{ "Info" "" "" "2019.09.17.14:03:21 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.09.17.14:03:21 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1568747001128 ""}
{ "Info" "" "" "2019.09.17.14:03:21 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.09.17.14:03:21 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1568747001128 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1568747007287 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1568747007287 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1568747007958 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1568747007958 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/quartus/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /opt/quartus/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1568747013835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 25 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1055 " "Peak virtual memory: 1055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568747013835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 14:03:33 2019 " "Processing ended: Tue Sep 17 14:03:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568747013835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568747013835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:05 " "Total CPU time (on all processors): 00:05:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568747013835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1568747013835 ""}
