#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x123e3eae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x123e66c60 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x123e7da10 .functor BUFZ 32, L_0x123e7d970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123e17ba0_0 .net *"_ivl_0", 31 0, L_0x123e7d970;  1 drivers
o0x118030040 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e75730_0 .net "clk", 0 0, o0x118030040;  0 drivers
o0x118030070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e757d0_0 .net "data_address", 31 0, o0x118030070;  0 drivers
o0x1180300a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e75870_0 .net "data_read", 0 0, o0x1180300a0;  0 drivers
v0x123e75910_0 .net "data_readdata", 31 0, L_0x123e7da10;  1 drivers
o0x118030100 .functor BUFZ 1, C4<z>; HiZ drive
v0x123e75a00_0 .net "data_write", 0 0, o0x118030100;  0 drivers
o0x118030130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e75aa0_0 .net "data_writedata", 31 0, o0x118030130;  0 drivers
v0x123e75b50_0 .var/i "i", 31 0;
v0x123e75c00 .array "ram", 0 65535, 31 0;
E_0x123e66e90 .event posedge, v0x123e75730_0;
L_0x123e7d970 .array/port v0x123e75c00, o0x118030070;
S_0x123e609e0 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x123e4fc20 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x123e7dc80 .functor BUFZ 32, L_0x123e7dae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123e75fe0_0 .net *"_ivl_0", 31 0, L_0x123e7dae0;  1 drivers
v0x123e760a0_0 .net *"_ivl_3", 29 0, L_0x123e7dba0;  1 drivers
o0x118030340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x123e76140_0 .net "instr_address", 31 0, o0x118030340;  0 drivers
v0x123e761e0_0 .net "instr_readdata", 31 0, L_0x123e7dc80;  1 drivers
v0x123e76290 .array "memory1", 0 65535, 31 0;
L_0x123e7dae0 .array/port v0x123e76290, L_0x123e7dba0;
L_0x123e7dba0 .part o0x118030340, 0, 30;
S_0x123e75d90 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x123e609e0;
 .timescale 0 0;
v0x123e75f50_0 .var/i "i", 31 0;
S_0x123e51530 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x123e7d130_0 .net "active", 0 0, v0x123e7b4c0_0;  1 drivers
v0x123e7d1e0_0 .var "clk", 0 0;
v0x123e7d270_0 .var "clk_enable", 0 0;
v0x123e7d300_0 .net "data_address", 31 0, L_0x123e801b0;  1 drivers
v0x123e7d390_0 .net "data_read", 0 0, L_0x123e7edf0;  1 drivers
v0x123e7d460_0 .var "data_readdata", 31 0;
v0x123e7d4f0_0 .net "data_write", 0 0, L_0x123e7ed80;  1 drivers
v0x123e7d5a0_0 .net "data_writedata", 31 0, L_0x123e7fb60;  1 drivers
v0x123e7d650_0 .net "instr_address", 31 0, L_0x123e81050;  1 drivers
v0x123e7d780_0 .var "instr_readdata", 31 0;
v0x123e7d810_0 .net "register_v0", 31 0, L_0x123e7faf0;  1 drivers
v0x123e7d8e0_0 .var "reset", 0 0;
S_0x123e763a0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x123e51530;
 .timescale 0 0;
v0x123e76590_0 .var "imm", 15 0;
v0x123e76650_0 .var "imm_instr", 31 0;
v0x123e76700_0 .var "opcode", 5 0;
v0x123e767c0_0 .var "rs", 4 0;
v0x123e76870_0 .var "rt", 4 0;
E_0x123e76560 .event posedge, v0x123e78eb0_0;
S_0x123e76960 .scope module, "dut" "mips_cpu_harvard" 5 110, 6 1 0, S_0x123e51530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x123e7ed80 .functor BUFZ 1, L_0x123e7e910, C4<0>, C4<0>, C4<0>;
L_0x123e7edf0 .functor BUFZ 1, L_0x123e7e870, C4<0>, C4<0>, C4<0>;
L_0x123e7f4e0 .functor BUFZ 1, L_0x123e7e740, C4<0>, C4<0>, C4<0>;
L_0x123e7fb60 .functor BUFZ 32, L_0x123e7fa00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123e7fcf0 .functor BUFZ 32, L_0x123e7f750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123e801b0 .functor BUFZ 32, v0x123e772c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123e809b0 .functor OR 1, L_0x123e80650, L_0x123e808d0, C4<0>, C4<0>;
L_0x123e80b80 .functor AND 1, L_0x123e80c50, L_0x123e80f30, C4<1>, C4<1>;
L_0x123e81050 .functor BUFZ 32, v0x123e78f60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123e7a6a0_0 .net *"_ivl_11", 4 0, L_0x123e7f0e0;  1 drivers
v0x123e7a730_0 .net *"_ivl_13", 4 0, L_0x123e7f180;  1 drivers
L_0x118068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e7a7c0_0 .net/2u *"_ivl_26", 15 0, L_0x118068208;  1 drivers
v0x123e7a850_0 .net *"_ivl_29", 15 0, L_0x123e7fda0;  1 drivers
L_0x118068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x123e7a8e0_0 .net/2u *"_ivl_36", 31 0, L_0x118068298;  1 drivers
v0x123e7a990_0 .net *"_ivl_40", 31 0, L_0x123e80500;  1 drivers
L_0x1180682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e7aa40_0 .net *"_ivl_43", 25 0, L_0x1180682e0;  1 drivers
L_0x118068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x123e7aaf0_0 .net/2u *"_ivl_44", 31 0, L_0x118068328;  1 drivers
v0x123e7aba0_0 .net *"_ivl_46", 0 0, L_0x123e80650;  1 drivers
v0x123e7acb0_0 .net *"_ivl_48", 31 0, L_0x123e80730;  1 drivers
L_0x118068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e7ad50_0 .net *"_ivl_51", 25 0, L_0x118068370;  1 drivers
L_0x1180683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x123e7ae00_0 .net/2u *"_ivl_52", 31 0, L_0x1180683b8;  1 drivers
v0x123e7aeb0_0 .net *"_ivl_54", 0 0, L_0x123e808d0;  1 drivers
v0x123e7af50_0 .net *"_ivl_58", 31 0, L_0x123e80ae0;  1 drivers
L_0x118068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e7b000_0 .net *"_ivl_61", 25 0, L_0x118068400;  1 drivers
L_0x118068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e7b0b0_0 .net/2u *"_ivl_62", 31 0, L_0x118068448;  1 drivers
v0x123e7b160_0 .net *"_ivl_64", 0 0, L_0x123e80c50;  1 drivers
v0x123e7b2f0_0 .net *"_ivl_67", 5 0, L_0x123e80cf0;  1 drivers
L_0x118068490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x123e7b380_0 .net/2u *"_ivl_68", 5 0, L_0x118068490;  1 drivers
v0x123e7b420_0 .net *"_ivl_70", 0 0, L_0x123e80f30;  1 drivers
v0x123e7b4c0_0 .var "active", 0 0;
v0x123e7b560_0 .net "alu_control_out", 3 0, v0x123e77710_0;  1 drivers
v0x123e7b640_0 .net "alu_fcode", 5 0, L_0x123e7fc10;  1 drivers
v0x123e7b6d0_0 .net "alu_op", 1 0, L_0x123e7ebe0;  1 drivers
v0x123e7b760_0 .net "alu_op1", 31 0, L_0x123e7fcf0;  1 drivers
v0x123e7b7f0_0 .net "alu_op2", 31 0, L_0x123e80030;  1 drivers
v0x123e7b880_0 .net "alu_out", 31 0, v0x123e772c0_0;  1 drivers
v0x123e7b930_0 .net "alu_src", 0 0, L_0x123e7e560;  1 drivers
v0x123e7b9e0_0 .net "alu_z_flag", 0 0, L_0x123e802a0;  1 drivers
v0x123e7ba90_0 .net "branch", 0 0, L_0x123e7e9c0;  1 drivers
v0x123e7bb40_0 .net "clk", 0 0, v0x123e7d1e0_0;  1 drivers
v0x123e7bc10_0 .net "clk_enable", 0 0, v0x123e7d270_0;  1 drivers
v0x123e7bca0_0 .net "curr_addr", 31 0, v0x123e78f60_0;  1 drivers
v0x123e7b210_0 .net "curr_addr_p4", 31 0, L_0x123e803c0;  1 drivers
v0x123e7bf30_0 .net "data_address", 31 0, L_0x123e801b0;  alias, 1 drivers
v0x123e7bfc0_0 .net "data_read", 0 0, L_0x123e7edf0;  alias, 1 drivers
v0x123e7c050_0 .net "data_readdata", 31 0, v0x123e7d460_0;  1 drivers
v0x123e7c0e0_0 .net "data_write", 0 0, L_0x123e7ed80;  alias, 1 drivers
v0x123e7c170_0 .net "data_writedata", 31 0, L_0x123e7fb60;  alias, 1 drivers
v0x123e7c200_0 .net "instr_address", 31 0, L_0x123e81050;  alias, 1 drivers
v0x123e7c2b0_0 .net "instr_opcode", 5 0, L_0x123e7dd50;  1 drivers
v0x123e7c370_0 .net "instr_readdata", 31 0, v0x123e7d780_0;  1 drivers
v0x123e7c410_0 .net "j_type", 0 0, L_0x123e809b0;  1 drivers
v0x123e7c4b0_0 .net "jr_type", 0 0, L_0x123e80b80;  1 drivers
v0x123e7c550_0 .net "mem_read", 0 0, L_0x123e7e870;  1 drivers
v0x123e7c600_0 .net "mem_to_reg", 0 0, L_0x123e7e690;  1 drivers
v0x123e7c6b0_0 .net "mem_write", 0 0, L_0x123e7e910;  1 drivers
v0x123e7c760_0 .var "next_instr_addr", 31 0;
v0x123e7c810_0 .net "offset", 31 0, L_0x123e7ff90;  1 drivers
v0x123e7c8a0_0 .net "reg_a_read_data", 31 0, L_0x123e7f750;  1 drivers
v0x123e7c950_0 .net "reg_a_read_index", 4 0, L_0x123e7eea0;  1 drivers
v0x123e7ca00_0 .net "reg_b_read_data", 31 0, L_0x123e7fa00;  1 drivers
v0x123e7cab0_0 .net "reg_b_read_index", 4 0, L_0x123e7ef80;  1 drivers
v0x123e7cb60_0 .net "reg_dst", 0 0, L_0x123e7e470;  1 drivers
v0x123e7cc10_0 .net "reg_write", 0 0, L_0x123e7e740;  1 drivers
v0x123e7ccc0_0 .net "reg_write_data", 31 0, L_0x123e7f340;  1 drivers
v0x123e7cd70_0 .net "reg_write_enable", 0 0, L_0x123e7f4e0;  1 drivers
v0x123e7ce20_0 .net "reg_write_index", 4 0, L_0x123e7f220;  1 drivers
v0x123e7ced0_0 .net "register_v0", 31 0, L_0x123e7faf0;  alias, 1 drivers
v0x123e7cf80_0 .net "reset", 0 0, v0x123e7d8e0_0;  1 drivers
E_0x123e76cb0/0 .event edge, v0x123e784a0_0, v0x123e773b0_0, v0x123e7b210_0, v0x123e7c810_0;
E_0x123e76cb0/1 .event edge, v0x123e7c410_0, v0x123e7c370_0, v0x123e7c4b0_0, v0x123e79aa0_0;
E_0x123e76cb0 .event/or E_0x123e76cb0/0, E_0x123e76cb0/1;
L_0x123e7dd50 .part v0x123e7d780_0, 26, 6;
L_0x123e7eea0 .part v0x123e7d780_0, 21, 5;
L_0x123e7ef80 .part v0x123e7d780_0, 16, 5;
L_0x123e7f0e0 .part v0x123e7d780_0, 11, 5;
L_0x123e7f180 .part v0x123e7d780_0, 16, 5;
L_0x123e7f220 .functor MUXZ 5, L_0x123e7f180, L_0x123e7f0e0, L_0x123e7e470, C4<>;
L_0x123e7f340 .functor MUXZ 32, v0x123e772c0_0, v0x123e7d460_0, L_0x123e7e690, C4<>;
L_0x123e7fc10 .part v0x123e7d780_0, 0, 6;
L_0x123e7fda0 .part v0x123e7d780_0, 0, 16;
L_0x123e7ff90 .concat [ 16 16 0 0], L_0x123e7fda0, L_0x118068208;
L_0x123e80030 .functor MUXZ 32, L_0x123e7fa00, L_0x123e7ff90, L_0x123e7e560, C4<>;
L_0x123e803c0 .arith/sum 32, v0x123e78f60_0, L_0x118068298;
L_0x123e80500 .concat [ 6 26 0 0], L_0x123e7dd50, L_0x1180682e0;
L_0x123e80650 .cmp/eq 32, L_0x123e80500, L_0x118068328;
L_0x123e80730 .concat [ 6 26 0 0], L_0x123e7dd50, L_0x118068370;
L_0x123e808d0 .cmp/eq 32, L_0x123e80730, L_0x1180683b8;
L_0x123e80ae0 .concat [ 6 26 0 0], L_0x123e7dd50, L_0x118068400;
L_0x123e80c50 .cmp/eq 32, L_0x123e80ae0, L_0x118068448;
L_0x123e80cf0 .part v0x123e7d780_0, 0, 6;
L_0x123e80f30 .cmp/ne 6, L_0x123e80cf0, L_0x118068490;
S_0x123e76d20 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x123e76960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x118068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e76fe0_0 .net/2u *"_ivl_0", 31 0, L_0x118068250;  1 drivers
v0x123e770a0_0 .net "control", 3 0, v0x123e77710_0;  alias, 1 drivers
v0x123e77150_0 .net "op1", 31 0, L_0x123e7fcf0;  alias, 1 drivers
v0x123e77210_0 .net "op2", 31 0, L_0x123e80030;  alias, 1 drivers
v0x123e772c0_0 .var "result", 31 0;
v0x123e773b0_0 .net "z_flag", 0 0, L_0x123e802a0;  alias, 1 drivers
E_0x123e76f90 .event edge, v0x123e77210_0, v0x123e77150_0, v0x123e770a0_0;
L_0x123e802a0 .cmp/eq 32, v0x123e772c0_0, L_0x118068250;
S_0x123e774d0 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x123e76960;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x123e77710_0 .var "alu_control_out", 3 0;
v0x123e777d0_0 .net "alu_fcode", 5 0, L_0x123e7fc10;  alias, 1 drivers
v0x123e77870_0 .net "alu_opcode", 1 0, L_0x123e7ebe0;  alias, 1 drivers
E_0x123e776e0 .event edge, v0x123e77870_0, v0x123e777d0_0;
S_0x123e77980 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x123e76960;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x123e7e470 .functor BUFZ 1, L_0x123e7dfa0, C4<0>, C4<0>, C4<0>;
L_0x123e7e560 .functor OR 1, L_0x123e7e0c0, L_0x123e7e220, C4<0>, C4<0>;
L_0x123e7e690 .functor BUFZ 1, L_0x123e7e0c0, C4<0>, C4<0>, C4<0>;
L_0x123e7e740 .functor OR 1, L_0x123e7dfa0, L_0x123e7e0c0, C4<0>, C4<0>;
L_0x123e7e870 .functor BUFZ 1, L_0x123e7e0c0, C4<0>, C4<0>, C4<0>;
L_0x123e7e910 .functor BUFZ 1, L_0x123e7e220, C4<0>, C4<0>, C4<0>;
L_0x123e7e9c0 .functor BUFZ 1, L_0x123e7e360, C4<0>, C4<0>, C4<0>;
L_0x123e7eaf0 .functor BUFZ 1, L_0x123e7dfa0, C4<0>, C4<0>, C4<0>;
L_0x123e7ec80 .functor BUFZ 1, L_0x123e7e360, C4<0>, C4<0>, C4<0>;
v0x123e77c80_0 .net *"_ivl_0", 31 0, L_0x123e7de70;  1 drivers
L_0x1180680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x123e77d30_0 .net/2u *"_ivl_12", 5 0, L_0x1180680e8;  1 drivers
L_0x118068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x123e77de0_0 .net/2u *"_ivl_16", 5 0, L_0x118068130;  1 drivers
L_0x118068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e77ea0_0 .net *"_ivl_3", 25 0, L_0x118068010;  1 drivers
v0x123e77f50_0 .net *"_ivl_37", 0 0, L_0x123e7eaf0;  1 drivers
L_0x118068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x123e78040_0 .net/2u *"_ivl_4", 31 0, L_0x118068058;  1 drivers
v0x123e780f0_0 .net *"_ivl_42", 0 0, L_0x123e7ec80;  1 drivers
L_0x1180680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x123e781a0_0 .net/2u *"_ivl_8", 5 0, L_0x1180680a0;  1 drivers
v0x123e78250_0 .net "alu_op", 1 0, L_0x123e7ebe0;  alias, 1 drivers
v0x123e78380_0 .net "alu_src", 0 0, L_0x123e7e560;  alias, 1 drivers
v0x123e78410_0 .net "beq", 0 0, L_0x123e7e360;  1 drivers
v0x123e784a0_0 .net "branch", 0 0, L_0x123e7e9c0;  alias, 1 drivers
v0x123e78530_0 .net "instr_opcode", 5 0, L_0x123e7dd50;  alias, 1 drivers
v0x123e785c0_0 .var "jump", 0 0;
v0x123e78650_0 .net "lw", 0 0, L_0x123e7e0c0;  1 drivers
v0x123e786f0_0 .net "mem_read", 0 0, L_0x123e7e870;  alias, 1 drivers
v0x123e78790_0 .net "mem_to_reg", 0 0, L_0x123e7e690;  alias, 1 drivers
v0x123e78930_0 .net "mem_write", 0 0, L_0x123e7e910;  alias, 1 drivers
v0x123e789d0_0 .net "r_format", 0 0, L_0x123e7dfa0;  1 drivers
v0x123e78a70_0 .net "reg_dst", 0 0, L_0x123e7e470;  alias, 1 drivers
v0x123e78b10_0 .net "reg_write", 0 0, L_0x123e7e740;  alias, 1 drivers
v0x123e78bb0_0 .net "sw", 0 0, L_0x123e7e220;  1 drivers
L_0x123e7de70 .concat [ 6 26 0 0], L_0x123e7dd50, L_0x118068010;
L_0x123e7dfa0 .cmp/eq 32, L_0x123e7de70, L_0x118068058;
L_0x123e7e0c0 .cmp/eq 6, L_0x123e7dd50, L_0x1180680a0;
L_0x123e7e220 .cmp/eq 6, L_0x123e7dd50, L_0x1180680e8;
L_0x123e7e360 .cmp/eq 6, L_0x123e7dd50, L_0x118068130;
L_0x123e7ebe0 .concat8 [ 1 1 0 0], L_0x123e7ec80, L_0x123e7eaf0;
S_0x123e78d40 .scope module, "cpu_pc" "pc" 6 158, 10 1 0, S_0x123e76960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x123e78eb0_0 .net "clk", 0 0, v0x123e7d1e0_0;  alias, 1 drivers
v0x123e78f60_0 .var "curr_addr", 31 0;
v0x123e79010_0 .net "next_addr", 31 0, v0x123e7c760_0;  1 drivers
v0x123e790d0_0 .net "reset", 0 0, v0x123e7d8e0_0;  alias, 1 drivers
S_0x123e791d0 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x123e76960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x123e7f750 .functor BUFZ 32, L_0x123e7f590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x123e7fa00 .functor BUFZ 32, L_0x123e7f840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123e79e90_2 .array/port v0x123e79e90, 2;
L_0x123e7faf0 .functor BUFZ 32, v0x123e79e90_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123e79540_0 .net *"_ivl_0", 31 0, L_0x123e7f590;  1 drivers
v0x123e795e0_0 .net *"_ivl_10", 6 0, L_0x123e7f8e0;  1 drivers
L_0x1180681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e79680_0 .net *"_ivl_13", 1 0, L_0x1180681c0;  1 drivers
v0x123e79730_0 .net *"_ivl_2", 6 0, L_0x123e7f630;  1 drivers
L_0x118068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x123e797e0_0 .net *"_ivl_5", 1 0, L_0x118068178;  1 drivers
v0x123e798d0_0 .net *"_ivl_8", 31 0, L_0x123e7f840;  1 drivers
v0x123e79980_0 .net "r_clk", 0 0, v0x123e7d1e0_0;  alias, 1 drivers
v0x123e79a10_0 .net "r_clk_enable", 0 0, v0x123e7d270_0;  alias, 1 drivers
v0x123e79aa0_0 .net "read_data1", 31 0, L_0x123e7f750;  alias, 1 drivers
v0x123e79bd0_0 .net "read_data2", 31 0, L_0x123e7fa00;  alias, 1 drivers
v0x123e79c80_0 .net "read_reg1", 4 0, L_0x123e7eea0;  alias, 1 drivers
v0x123e79d30_0 .net "read_reg2", 4 0, L_0x123e7ef80;  alias, 1 drivers
v0x123e79de0_0 .net "register_v0", 31 0, L_0x123e7faf0;  alias, 1 drivers
v0x123e79e90 .array "registers", 0 31, 31 0;
v0x123e7a230_0 .net "reset", 0 0, v0x123e7d8e0_0;  alias, 1 drivers
v0x123e7a2e0_0 .net "write_control", 0 0, L_0x123e7f4e0;  alias, 1 drivers
v0x123e7a370_0 .net "write_data", 31 0, L_0x123e7f340;  alias, 1 drivers
v0x123e7a500_0 .net "write_reg", 4 0, L_0x123e7f220;  alias, 1 drivers
L_0x123e7f590 .array/port v0x123e79e90, L_0x123e7f630;
L_0x123e7f630 .concat [ 5 2 0 0], L_0x123e7eea0, L_0x118068178;
L_0x123e7f840 .array/port v0x123e79e90, L_0x123e7f8e0;
L_0x123e7f8e0 .concat [ 5 2 0 0], L_0x123e7ef80, L_0x1180681c0;
    .scope S_0x123e66c60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123e75b50_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x123e75b50_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x123e75b50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e75c00, 0, 4;
    %load/vec4 v0x123e75b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x123e75b50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x123e66c60;
T_1 ;
    %wait E_0x123e66e90;
    %load/vec4 v0x123e75a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x123e75aa0_0;
    %ix/getv 3, v0x123e757d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e75c00, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x123e609e0;
T_2 ;
    %fork t_1, S_0x123e75d90;
    %jmp t_0;
    .scope S_0x123e75d90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123e75f50_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x123e75f50_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x123e75f50_0;
    %store/vec4a v0x123e76290, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x123e75f50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x123e75f50_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e76290, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e76290, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e76290, 4, 0;
    %end;
    .scope S_0x123e609e0;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x123e791d0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x123e79e90, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x123e791d0;
T_4 ;
    %wait E_0x123e76560;
    %load/vec4 v0x123e7a230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x123e79a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x123e7a2e0_0;
    %load/vec4 v0x123e7a500_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x123e7a370_0;
    %load/vec4 v0x123e7a500_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x123e79e90, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x123e774d0;
T_5 ;
    %wait E_0x123e776e0;
    %load/vec4 v0x123e77870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x123e77710_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x123e77870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x123e77710_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x123e77870_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x123e777d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x123e77710_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x123e77710_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x123e77710_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x123e77710_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x123e77710_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x123e76d20;
T_6 ;
    %wait E_0x123e76f90;
    %load/vec4 v0x123e770a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123e772c0_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x123e77150_0;
    %load/vec4 v0x123e77210_0;
    %and;
    %assign/vec4 v0x123e772c0_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x123e77150_0;
    %load/vec4 v0x123e77210_0;
    %or;
    %assign/vec4 v0x123e772c0_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x123e77150_0;
    %load/vec4 v0x123e77210_0;
    %add;
    %assign/vec4 v0x123e772c0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x123e77150_0;
    %load/vec4 v0x123e77210_0;
    %sub;
    %assign/vec4 v0x123e772c0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x123e77150_0;
    %load/vec4 v0x123e77210_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x123e772c0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x123e77150_0;
    %load/vec4 v0x123e77210_0;
    %or;
    %inv;
    %assign/vec4 v0x123e772c0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x123e78d40;
T_7 ;
    %wait E_0x123e76560;
    %load/vec4 v0x123e790d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x123e78f60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x123e79010_0;
    %assign/vec4 v0x123e78f60_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x123e76960;
T_8 ;
    %wait E_0x123e76cb0;
    %load/vec4 v0x123e7ba90_0;
    %load/vec4 v0x123e7b9e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x123e7b210_0;
    %load/vec4 v0x123e7c810_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x123e7c760_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x123e7c410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x123e7b210_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x123e7c370_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x123e7c760_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x123e7c4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x123e7c8a0_0;
    %store/vec4 v0x123e7c760_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x123e7b210_0;
    %store/vec4 v0x123e7c760_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x123e76960;
T_9 ;
    %pushi/vec4 10, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x123e76560;
    %vpi_call/w 6 152 "$display", "next_instr_addr=%d", v0x123e7c950_0 {0 0 0};
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x123e51530;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e7d1e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x123e7d1e0_0;
    %inv;
    %store/vec4 v0x123e7d1e0_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x123e51530;
T_11 ;
    %fork t_3, S_0x123e763a0;
    %jmp t_2;
    .scope S_0x123e763a0;
t_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e7d8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e7d270_0, 0, 1;
    %wait E_0x123e76560;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e7d8e0_0, 0, 1;
    %wait E_0x123e76560;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x123e76700_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x123e767c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x123e76870_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x123e76590_0, 0, 16;
    %load/vec4 v0x123e76700_0;
    %load/vec4 v0x123e767c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e76870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e76590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e76650_0, 0, 32;
    %load/vec4 v0x123e76650_0;
    %store/vec4 v0x123e7d780_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x123e7d460_0, 0, 32;
    %delay 2, 0;
    %wait E_0x123e76560;
    %delay 2, 0;
    %load/vec4 v0x123e7d4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.1 ;
    %load/vec4 v0x123e7d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.3 ;
    %load/vec4 v0x123e7d300_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 5 70 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.5 ;
    %load/vec4 v0x123e7d810_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 5 71 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.7 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x123e76700_0, 0, 6;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x123e767c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x123e76870_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x123e76590_0, 0, 16;
    %load/vec4 v0x123e76700_0;
    %load/vec4 v0x123e767c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e76870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e76590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e76650_0, 0, 32;
    %load/vec4 v0x123e76650_0;
    %store/vec4 v0x123e7d780_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x123e7d460_0, 0, 32;
    %wait E_0x123e76560;
    %delay 2, 0;
    %load/vec4 v0x123e7d4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 5 86 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.9 ;
    %load/vec4 v0x123e7d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 5 87 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.11 ;
    %load/vec4 v0x123e7d300_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x123e76590_0;
    %concat/vec4; draw_concat_vec4
    %addi 0, 0, 32;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.13 ;
    %load/vec4 v0x123e7d810_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %jmp T_11.15;
T_11.14 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.15 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x123e76700_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x123e767c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x123e76870_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x123e76590_0, 0, 16;
    %load/vec4 v0x123e76700_0;
    %load/vec4 v0x123e767c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e76870_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x123e76590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x123e76650_0, 0, 32;
    %load/vec4 v0x123e76650_0;
    %store/vec4 v0x123e7d780_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x123e7d460_0, 0, 32;
    %wait E_0x123e76560;
    %delay 2, 0;
    %load/vec4 v0x123e7d4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %jmp T_11.17;
T_11.16 ;
    %vpi_call/w 5 104 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.17 ;
    %load/vec4 v0x123e7d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %jmp T_11.19;
T_11.18 ;
    %vpi_call/w 5 105 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.19 ;
    %load/vec4 v0x123e7d300_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x123e76590_0;
    %concat/vec4; draw_concat_vec4
    %addi 16, 0, 32;
    %cmp/e;
    %jmp/0xz  T_11.20, 4;
    %jmp T_11.21;
T_11.20 ;
    %vpi_call/w 5 106 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_11.21 ;
    %load/vec4 v0x123e7d810_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_11.22, 4;
    %jmp T_11.23;
T_11.22 ;
    %vpi_call/w 5 107 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_11.23 ;
    %end;
    .scope S_0x123e51530;
t_2 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
