#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002cb6f00d310 .scope module, "testbench" "testbench" 2 32;
 .timescale 0 0;
v000002cb6f00bc20_0 .var "a", 0 0;
v000002cb6f00bcc0_0 .var "clk", 0 0;
v000002cb6f00bd60_0 .var "clr", 0 0;
v000002cb6f00be00_0 .net "e", 0 0, v000002cb6f00ba40_0;  1 drivers
S_000002cb6f00d4a0 .scope module, "sr" "shiftreg" 2 37, 2 1 0, S_000002cb6f00d310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "E";
v000002cb6f00a7b0_0 .net "A", 0 0, v000002cb6f00bcc0_0;  1 drivers
v000002cb6f006f50_0 .var "B", 0 0;
v000002cb6f00d630_0 .var "C", 0 0;
v000002cb6f00d6d0_0 .var "D", 0 0;
v000002cb6f00ba40_0 .var "E", 0 0;
v000002cb6f00bae0_0 .net "clear", 0 0, v000002cb6f00bc20_0;  1 drivers
v000002cb6f00bb80_0 .net "clk", 0 0, v000002cb6f00bd60_0;  1 drivers
E_000002cb6f0082a0/0 .event negedge, v000002cb6f00bae0_0;
E_000002cb6f0082a0/1 .event posedge, v000002cb6f00bb80_0;
E_000002cb6f0082a0 .event/or E_000002cb6f0082a0/0, E_000002cb6f0082a0/1;
    .scope S_000002cb6f00d4a0;
T_0 ;
    %wait E_000002cb6f0082a0;
    %load/vec4 v000002cb6f00bae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cb6f006f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cb6f00d630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cb6f00d6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cb6f00ba40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002cb6f00d6d0_0;
    %assign/vec4 v000002cb6f00ba40_0, 0;
    %load/vec4 v000002cb6f00d630_0;
    %assign/vec4 v000002cb6f00d6d0_0, 0;
    %load/vec4 v000002cb6f006f50_0;
    %assign/vec4 v000002cb6f00d630_0, 0;
    %load/vec4 v000002cb6f00a7b0_0;
    %assign/vec4 v000002cb6f006f50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002cb6f00d310;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb6f00bcc0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb6f00bd60_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cb6f00bd60_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000002cb6f00d310;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000002cb6f00bcc0_0;
    %inv;
    %store/vec4 v000002cb6f00bcc0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002cb6f00d310;
T_3 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cb6f00bc20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb6f00bc20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cb6f00bc20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cb6f00bc20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cb6f00bc20_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000002cb6f00d310;
T_4 ;
    %vpi_call 2 62 "$dumpfile", "4bitreg.vcd" {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002cb6f00d310 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "4bit_shift_test.v";
