$date
	Sat Oct 22 22:23:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#641134
b1010 &
b1010 %
1$
b1010 !
1"
#641135
0"
#641138
b101 &
b101 %
#641142
b10000 &
b10000 %
#641146
b1000 &
b1000 %
#641150
b100 &
b100 %
#641154
b10 &
b10 %
#641158
b1 &
1#
b1 %
#641162
b0 &
b0 %
0#
0$
#1560185
b1101 !
1"
#1560186
b1101 &
b1101 %
1$
#1560187
0"
#1560190
b101000 &
b101000 %
#1560194
b10100 &
b10100 %
#1560198
b1010 &
b1010 %
#1560202
b101 &
b101 %
#1560206
b10000 &
b10000 %
#1560210
b1000 &
b1000 %
#1560214
b100 &
b100 %
#1560218
b10 &
b10 %
#1560222
b1 &
1#
b1 %
#1560226
b0 &
b0 %
0#
0$
#2572202
b10110 &
b10110 %
1$
b10110 !
1"
#2572203
0"
#2572206
b1011 &
b1011 %
#2572210
b100010 &
b100010 %
#2572214
b10001 &
b10001 %
#2572218
b110100 &
b110100 %
#2572222
b11010 &
b11010 %
#2572226
b1101 &
b1101 %
#2572230
b101000 &
b101000 %
#2572234
b10100 &
b10100 %
#2572238
b1010 &
b1010 %
#2572242
b101 &
b101 %
#2572246
b10000 &
b10000 %
#2572250
b1000 &
b1000 %
#2572254
b100 &
b100 %
#2572258
b10 &
b10 %
#2572262
b1 &
1#
b1 %
#2572266
b0 &
b0 %
0#
0$
#4500012
