--
--	Conversion of Car.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat May 02 11:01:28 2015
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__HE_IN_PIN_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_9030 : bit;
SIGNAL tmpIO_0__HE_IN_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__HE_IN_PIN_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__HE_IN_PIN_net_0 : bit;
SIGNAL Net_459 : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:km_run\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_8588 : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:control_7\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:control_6\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:control_5\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:control_4\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:control_3\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:control_2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:control_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:control_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:nc2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:nc3\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:nc1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:nc4\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:nc5\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:nc6\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:nc7\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MOTOR_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MOTOR_PWM:PWMUDB:compare1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:compare2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \MOTOR_PWM:Net_101\ : bit;
SIGNAL \MOTOR_PWM:Net_96\ : bit;
SIGNAL Net_3090 : bit;
SIGNAL Net_3091 : bit;
SIGNAL \MOTOR_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODIN1_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODIN1_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_8638 : bit;
SIGNAL Net_3092 : bit;
SIGNAL \MOTOR_PWM:Net_55\ : bit;
SIGNAL Net_3089 : bit;
SIGNAL \MOTOR_PWM:Net_113\ : bit;
SIGNAL \MOTOR_PWM:Net_107\ : bit;
SIGNAL \MOTOR_PWM:Net_114\ : bit;
SIGNAL tmpOE__HBRIDGE_R_PIN_net_0 : bit;
SIGNAL Net_8587 : bit;
SIGNAL tmpFB_0__HBRIDGE_R_PIN_net_0 : bit;
SIGNAL tmpIO_0__HBRIDGE_R_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__HBRIDGE_R_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HBRIDGE_R_PIN_net_0 : bit;
SIGNAL Net_767 : bit;
SIGNAL Net_12 : bit;
SIGNAL \HE_TIMER:Net_260\ : bit;
SIGNAL Net_2108 : bit;
SIGNAL \HE_TIMER:Net_55\ : bit;
SIGNAL Net_2113 : bit;
SIGNAL \HE_TIMER:Net_53\ : bit;
SIGNAL \HE_TIMER:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \HE_TIMER:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \HE_TIMER:TimerUDB:control_7\ : bit;
SIGNAL \HE_TIMER:TimerUDB:control_6\ : bit;
SIGNAL \HE_TIMER:TimerUDB:control_5\ : bit;
SIGNAL \HE_TIMER:TimerUDB:control_4\ : bit;
SIGNAL \HE_TIMER:TimerUDB:control_3\ : bit;
SIGNAL \HE_TIMER:TimerUDB:control_2\ : bit;
SIGNAL \HE_TIMER:TimerUDB:control_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:control_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:ctrl_enable\ : bit;
SIGNAL \HE_TIMER:TimerUDB:ctrl_ten\ : bit;
SIGNAL \HE_TIMER:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \HE_TIMER:TimerUDB:capture_last\ : bit;
SIGNAL \HE_TIMER:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \HE_TIMER:TimerUDB:timer_enable\ : bit;
SIGNAL \HE_TIMER:TimerUDB:run_mode\ : bit;
SIGNAL \HE_TIMER:TimerUDB:hwEnable\ : bit;
SIGNAL \HE_TIMER:TimerUDB:status_tc\ : bit;
SIGNAL \HE_TIMER:TimerUDB:trigger_enable\ : bit;
SIGNAL \HE_TIMER:TimerUDB:per_zero\ : bit;
SIGNAL \HE_TIMER:TimerUDB:tc_i\ : bit;
SIGNAL \HE_TIMER:TimerUDB:tc_reg_i\ : bit;
SIGNAL \HE_TIMER:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \HE_TIMER:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2112 : bit;
SIGNAL \HE_TIMER:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \HE_TIMER:TimerUDB:runmode_enable\ : bit;
SIGNAL \HE_TIMER:TimerUDB:trig_reg\ : bit;
SIGNAL \HE_TIMER:TimerUDB:status_6\ : bit;
SIGNAL \HE_TIMER:TimerUDB:status_5\ : bit;
SIGNAL \HE_TIMER:TimerUDB:status_4\ : bit;
SIGNAL \HE_TIMER:TimerUDB:status_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:status_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:status_2\ : bit;
SIGNAL \HE_TIMER:TimerUDB:fifo_full\ : bit;
SIGNAL \HE_TIMER:TimerUDB:status_3\ : bit;
SIGNAL \HE_TIMER:TimerUDB:fifo_nempty\ : bit;
SIGNAL \HE_TIMER:TimerUDB:cs_addr_2\ : bit;
SIGNAL \HE_TIMER:TimerUDB:cs_addr_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:cs_addr_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:nc0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:nc11\ : bit;
SIGNAL \HE_TIMER:TimerUDB:nc14\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:nc1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:nc10\ : bit;
SIGNAL \HE_TIMER:TimerUDB:nc13\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:nc2\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:nc9\ : bit;
SIGNAL \HE_TIMER:TimerUDB:nc12\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \HE_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \HE_TIMER:Net_102\ : bit;
SIGNAL \HE_TIMER:Net_266\ : bit;
SIGNAL tmpOE__COMPARATOR_PIN_net_0 : bit;
SIGNAL Net_8223 : bit;
SIGNAL tmpIO_0__COMPARATOR_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__COMPARATOR_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__COMPARATOR_PIN_net_0 : bit;
SIGNAL tmpOE__VERT_SYNC_OUT_PIN_net_0 : bit;
SIGNAL Net_8190 : bit;
SIGNAL tmpIO_0__VERT_SYNC_OUT_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__VERT_SYNC_OUT_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VERT_SYNC_OUT_PIN_net_0 : bit;
SIGNAL Net_8187 : bit;
SIGNAL Net_3207 : bit;
SIGNAL Net_8273 : bit;
SIGNAL \LINE_COUNTER:Net_43\ : bit;
SIGNAL Net_8272 : bit;
SIGNAL \LINE_COUNTER:Net_49\ : bit;
SIGNAL \LINE_COUNTER:Net_82\ : bit;
SIGNAL \LINE_COUNTER:Net_89\ : bit;
SIGNAL \LINE_COUNTER:Net_95\ : bit;
SIGNAL \LINE_COUNTER:Net_91\ : bit;
SIGNAL \LINE_COUNTER:Net_102\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:control_7\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:control_6\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:control_5\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:control_4\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:control_3\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:control_2\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:control_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:control_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:ctrl_enable\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:prevCapture\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:capt_rising\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:capt_falling\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:capt_either_edge\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:hwCapture\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:reload\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:final_enable\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:counter_enable\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:status_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:cmp_out_status\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:status_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:per_zero\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:status_2\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:overflow_status\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:status_3\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:underflow_status\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:status_4\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:status_5\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:fifo_full\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:status_6\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:fifo_nempty\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:overflow\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:dp_dir\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:per_equal\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:underflow\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:tc_i\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:tc_reg_i\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:cmp_out_i\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:cmp_equal\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:prevCompare\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_8312 : bit;
SIGNAL \LINE_COUNTER:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_3213 : bit;
SIGNAL \LINE_COUNTER:CounterUDB:count_enable\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:cs_addr_2\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:cs_addr_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:cs_addr_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc26\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc29\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc7\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc15\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc8\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc9\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:nc38\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc41\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc25\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc28\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc2\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc14\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc4\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc6\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:nc37\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc40\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc24\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc27\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc13\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc3\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc5\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:nc36\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc39\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:nc45\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:per_FF\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:cmp_less\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \LINE_COUNTER:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL Net_3302 : bit;
SIGNAL \STEERING_PWM:PWMUDB:km_run\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:control_7\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:control_6\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:control_5\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:control_4\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:control_3\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:control_2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:control_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:control_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:trig_last\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:trig_out\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:final_enable\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:tc_i\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:min_kill\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:final_kill\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:km_tc\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:db_tc\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:final_capture\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:nc2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:nc3\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:nc1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:nc4\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:nc5\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:nc6\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:nc7\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \STEERING_PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \STEERING_PWM:PWMUDB:compare1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:compare2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \STEERING_PWM:Net_101\ : bit;
SIGNAL \STEERING_PWM:Net_96\ : bit;
SIGNAL Net_8172 : bit;
SIGNAL Net_8173 : bit;
SIGNAL \STEERING_PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:cmp1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:cmp2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODIN2_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODIN2_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_5259 : bit;
SIGNAL Net_8174 : bit;
SIGNAL \STEERING_PWM:Net_55\ : bit;
SIGNAL Net_8171 : bit;
SIGNAL \STEERING_PWM:Net_113\ : bit;
SIGNAL \STEERING_PWM:Net_107\ : bit;
SIGNAL \STEERING_PWM:Net_114\ : bit;
SIGNAL tmpOE__STEERING_PWM_OUT_PIN_net_0 : bit;
SIGNAL tmpFB_0__STEERING_PWM_OUT_PIN_net_0 : bit;
SIGNAL tmpIO_0__STEERING_PWM_OUT_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__STEERING_PWM_OUT_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__STEERING_PWM_OUT_PIN_net_0 : bit;
SIGNAL tmpOE__TIMER_OUT_PIN_net_0 : bit;
SIGNAL Net_4949 : bit;
SIGNAL tmpFB_0__TIMER_OUT_PIN_net_0 : bit;
SIGNAL tmpIO_0__TIMER_OUT_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__TIMER_OUT_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TIMER_OUT_PIN_net_0 : bit;
SIGNAL tmpOE__COM_SYNC_OUT_PIN_net_0 : bit;
SIGNAL tmpIO_0__COM_SYNC_OUT_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__COM_SYNC_OUT_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__COM_SYNC_OUT_PIN_net_0 : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:Net_260\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:Net_55\ : bit;
SIGNAL Net_8317 : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:Net_53\ : bit;
SIGNAL Net_8332 : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_enable\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_ten\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:control_7\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:control_6\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:control_5\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:control_4\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:control_3\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:control_2\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:control_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:control_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_5305 : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:timer_enable\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:run_mode\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:hwEnable\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:trigger_enable\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:tc_i\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:tc_reg_i\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_7123 : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_4_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_4_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN3_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN3_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN4_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN4_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:lte\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:lte\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:neq\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_3:neq\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN5_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODIN5_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sIntCapCount:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:runmode_enable\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:trig_reg\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:status_6\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:status_5\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:status_4\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:status_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:status_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:status_2\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:fifo_full\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:status_3\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:fifo_nempty\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:cs_addr_2\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:cs_addr_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:cs_addr_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:nc0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:nc11\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:nc14\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:nc1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:nc10\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:nc13\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:nc2\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:nc9\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:nc12\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \SEC_TIL_BLACK_TIMER:Net_102\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:Net_266\ : bit;
SIGNAL tmpOE__CAPTURE_OUT_PIN_net_0 : bit;
SIGNAL tmpFB_0__CAPTURE_OUT_PIN_net_0 : bit;
SIGNAL tmpIO_0__CAPTURE_OUT_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__CAPTURE_OUT_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CAPTURE_OUT_PIN_net_0 : bit;
SIGNAL tmpOE__COUNTER_OUT_PIN_net_0 : bit;
SIGNAL tmpFB_0__COUNTER_OUT_PIN_net_0 : bit;
SIGNAL tmpIO_0__COUNTER_OUT_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__COUNTER_OUT_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__COUNTER_OUT_PIN_net_0 : bit;
SIGNAL Net_8426 : bit;
SIGNAL \GlitchFilter_1:op_clk\ : bit;
SIGNAL \GlitchFilter_1:state_0\ : bit;
SIGNAL \GlitchFilter_1:counter_done_0\ : bit;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cs_addr_2\ : bit;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ce0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ce0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cl0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cl0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ff0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ff0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ce1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ce1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cl1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cl1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:z1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:z1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ff1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ff1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ov_msb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ov_msb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:co_msb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:co_msb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cmsb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cmsb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:so\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:so\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ce0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cl0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:z0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:z0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ff0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ce1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cl1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:z1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:z1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ff1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:co_msb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cmsb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:so_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:so_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \DIR_REG:clk\ : bit;
SIGNAL \DIR_REG:rst\ : bit;
SIGNAL Net_9041 : bit;
SIGNAL \DIR_REG:control_out_0\ : bit;
SIGNAL Net_9068 : bit;
SIGNAL \DIR_REG:control_out_1\ : bit;
SIGNAL Net_9069 : bit;
SIGNAL \DIR_REG:control_out_2\ : bit;
SIGNAL Net_9070 : bit;
SIGNAL \DIR_REG:control_out_3\ : bit;
SIGNAL Net_9072 : bit;
SIGNAL \DIR_REG:control_out_4\ : bit;
SIGNAL Net_9073 : bit;
SIGNAL \DIR_REG:control_out_5\ : bit;
SIGNAL Net_9074 : bit;
SIGNAL \DIR_REG:control_out_6\ : bit;
SIGNAL Net_9075 : bit;
SIGNAL \DIR_REG:control_out_7\ : bit;
SIGNAL \DIR_REG:control_7\ : bit;
SIGNAL \DIR_REG:control_6\ : bit;
SIGNAL \DIR_REG:control_5\ : bit;
SIGNAL \DIR_REG:control_4\ : bit;
SIGNAL \DIR_REG:control_3\ : bit;
SIGNAL \DIR_REG:control_2\ : bit;
SIGNAL \DIR_REG:control_1\ : bit;
SIGNAL \DIR_REG:control_0\ : bit;
SIGNAL Net_8585 : bit;
SIGNAL Net_8586 : bit;
SIGNAL tmpOE__HBRIDGE_L_PIN_net_0 : bit;
SIGNAL tmpFB_0__HBRIDGE_L_PIN_net_0 : bit;
SIGNAL tmpIO_0__HBRIDGE_L_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__HBRIDGE_L_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HBRIDGE_L_PIN_net_0 : bit;
SIGNAL Net_9043 : bit;
SIGNAL tmpOE__DIR_PIN_net_0 : bit;
SIGNAL tmpFB_0__DIR_PIN_net_0 : bit;
SIGNAL tmpIO_0__DIR_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__DIR_PIN_net_0 : bit;
SIGNAL Net_9047 : bit;
SIGNAL tmpOE__ON_OFF_PIN_net_0 : bit;
SIGNAL tmpFB_0__ON_OFF_PIN_net_0 : bit;
SIGNAL tmpIO_0__ON_OFF_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__ON_OFF_PIN_net_0 : bit;
SIGNAL \MOTOR_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \MOTOR_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \HE_TIMER:TimerUDB:capture_last\\D\ : bit;
SIGNAL \HE_TIMER:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \HE_TIMER:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \HE_TIMER:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \LINE_COUNTER:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \STEERING_PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\\D\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \GlitchFilter_1:state_0\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__HE_IN_PIN_net_0 <=  ('1') ;

Net_459 <= (not Net_9030);

\MOTOR_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \MOTOR_PWM:PWMUDB:tc_i\);

\MOTOR_PWM:PWMUDB:dith_count_1\\D\ <= ((not \MOTOR_PWM:PWMUDB:dith_count_1\ and \MOTOR_PWM:PWMUDB:tc_i\ and \MOTOR_PWM:PWMUDB:dith_count_0\)
	OR (not \MOTOR_PWM:PWMUDB:dith_count_0\ and \MOTOR_PWM:PWMUDB:dith_count_1\)
	OR (not \MOTOR_PWM:PWMUDB:tc_i\ and \MOTOR_PWM:PWMUDB:dith_count_1\));

\MOTOR_PWM:PWMUDB:dith_count_0\\D\ <= ((not \MOTOR_PWM:PWMUDB:dith_count_0\ and \MOTOR_PWM:PWMUDB:tc_i\)
	OR (not \MOTOR_PWM:PWMUDB:tc_i\ and \MOTOR_PWM:PWMUDB:dith_count_0\));

\MOTOR_PWM:PWMUDB:tc_i_reg\\D\ <= ((\MOTOR_PWM:PWMUDB:runmode_enable\ and \MOTOR_PWM:PWMUDB:tc_i\));

\MOTOR_PWM:PWMUDB:pwm_i\ <= ((\MOTOR_PWM:PWMUDB:control_7\ and \MOTOR_PWM:PWMUDB:cmp1_less\));

\HE_TIMER:TimerUDB:status_tc\ <= ((\HE_TIMER:TimerUDB:control_7\ and \HE_TIMER:TimerUDB:per_zero\));

Net_8187 <= (not Net_8190);

\LINE_COUNTER:CounterUDB:status_0\ <= ((not \LINE_COUNTER:CounterUDB:prevCompare\ and \LINE_COUNTER:CounterUDB:cmp_out_i\));

\LINE_COUNTER:CounterUDB:status_2\ <= ((not \LINE_COUNTER:CounterUDB:overflow_reg_i\ and \LINE_COUNTER:CounterUDB:per_equal\));

\LINE_COUNTER:CounterUDB:count_enable\ <= ((not \LINE_COUNTER:CounterUDB:count_stored_i\ and \LINE_COUNTER:CounterUDB:control_7\ and Net_3213));

\STEERING_PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \STEERING_PWM:PWMUDB:tc_i\);

\STEERING_PWM:PWMUDB:dith_count_1\\D\ <= ((not \STEERING_PWM:PWMUDB:dith_count_1\ and \STEERING_PWM:PWMUDB:tc_i\ and \STEERING_PWM:PWMUDB:dith_count_0\)
	OR (not \STEERING_PWM:PWMUDB:dith_count_0\ and \STEERING_PWM:PWMUDB:dith_count_1\)
	OR (not \STEERING_PWM:PWMUDB:tc_i\ and \STEERING_PWM:PWMUDB:dith_count_1\));

\STEERING_PWM:PWMUDB:dith_count_0\\D\ <= ((not \STEERING_PWM:PWMUDB:dith_count_0\ and \STEERING_PWM:PWMUDB:tc_i\)
	OR (not \STEERING_PWM:PWMUDB:tc_i\ and \STEERING_PWM:PWMUDB:dith_count_0\));

\STEERING_PWM:PWMUDB:tc_i_reg\\D\ <= ((\STEERING_PWM:PWMUDB:runmode_enable\ and \STEERING_PWM:PWMUDB:tc_i\));

\STEERING_PWM:PWMUDB:pwm_i\ <= ((\STEERING_PWM:PWMUDB:control_7\ and \STEERING_PWM:PWMUDB:cmp1_less\));

\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\ <= ((not Net_5305 and Net_8312 and \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\));

\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\ <= ((Net_8312 and \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\));

\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\\D\ <= ((not Net_5305 and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ and Net_8190 and Net_8312 and \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\)
	OR (not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\ and Net_8190 and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\)
	OR (not \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\ and Net_8190 and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\)
	OR (Net_8190 and Net_5305 and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\)
	OR (not Net_8312 and Net_8190 and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\));

\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\\D\ <= ((not Net_5305 and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\ and Net_8190 and Net_8312 and \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\ and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\)
	OR (not \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\ and Net_8190 and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\)
	OR (Net_8190 and Net_5305 and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\)
	OR (not Net_8312 and Net_8190 and \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\));

\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\\D\ <= ((not Net_5305 and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\ and not \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\ and Net_8190 and Net_8312 and \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\));

\GlitchFilter_1:state_0\\D\ <= ((not \GlitchFilter_1:counter_done_0\ and Net_5305)
	OR (Net_8223 and \GlitchFilter_1:counter_done_0\));

Net_8587 <= ((Net_8638 and Net_9041));

Net_8585 <= ((not Net_9041 and Net_8638));

HE_IN_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>(zero),
		fb=>Net_9030,
		analog=>(open),
		io=>(tmpIO_0__HE_IN_PIN_net_0),
		siovref=>(tmpSIOVREF__HE_IN_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HE_IN_PIN_net_0);
\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"211ae8f2-9ff8-4e58-a339-0ce6d0dc14a5/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0, tmpOE__HE_IN_PIN_net_0, tmpOE__HE_IN_PIN_net_0, tmpOE__HE_IN_PIN_net_0,
			tmpOE__HE_IN_PIN_net_0, tmpOE__HE_IN_PIN_net_0, tmpOE__HE_IN_PIN_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
\MOTOR_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8588,
		enable=>tmpOE__HE_IN_PIN_net_0,
		clock_out=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\);
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\MOTOR_PWM:PWMUDB:control_7\, \MOTOR_PWM:PWMUDB:control_6\, \MOTOR_PWM:PWMUDB:control_5\, \MOTOR_PWM:PWMUDB:control_4\,
			\MOTOR_PWM:PWMUDB:control_3\, \MOTOR_PWM:PWMUDB:control_2\, \MOTOR_PWM:PWMUDB:control_1\, \MOTOR_PWM:PWMUDB:control_0\));
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\MOTOR_PWM:PWMUDB:tc_i\, \MOTOR_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\MOTOR_PWM:PWMUDB:nc2\,
		cl0=>\MOTOR_PWM:PWMUDB:nc3\,
		z0=>\MOTOR_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\MOTOR_PWM:PWMUDB:nc4\,
		cl1=>\MOTOR_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\MOTOR_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\MOTOR_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\MOTOR_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\MOTOR_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\MOTOR_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\MOTOR_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\MOTOR_PWM:PWMUDB:sP16:pwmdp:cap_1\, \MOTOR_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\MOTOR_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\MOTOR_PWM:PWMUDB:tc_i\, \MOTOR_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\MOTOR_PWM:PWMUDB:cmp1_eq\,
		cl0=>\MOTOR_PWM:PWMUDB:cmp1_less\,
		z0=>\MOTOR_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\MOTOR_PWM:PWMUDB:cmp2_eq\,
		cl1=>\MOTOR_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\MOTOR_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\MOTOR_PWM:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\MOTOR_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\MOTOR_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\MOTOR_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\MOTOR_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \MOTOR_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\MOTOR_PWM:PWMUDB:sP16:pwmdp:cap_1\, \MOTOR_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\MOTOR_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\MOTOR_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
HBRIDGE_R_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>Net_8587,
		fb=>(tmpFB_0__HBRIDGE_R_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__HBRIDGE_R_PIN_net_0),
		siovref=>(tmpSIOVREF__HBRIDGE_R_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HBRIDGE_R_PIN_net_0);
MOTOR_PWM_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"88d24ea2-6a9b-4457-9dd1-583b6f76a1e6",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8588,
		dig_domain_out=>open);
HE_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_459);
HE_TIMER_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"beeb10cf-47c3-4187-b1d6-a69de3829895",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_767,
		dig_domain_out=>open);
\HE_TIMER:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_767,
		enable=>tmpOE__HE_IN_PIN_net_0,
		clock_out=>\HE_TIMER:TimerUDB:ClockOutFromEnBlock\);
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_767,
		enable=>tmpOE__HE_IN_PIN_net_0,
		clock_out=>\HE_TIMER:TimerUDB:Clk_Ctl_i\);
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\HE_TIMER:TimerUDB:Clk_Ctl_i\,
		control=>(\HE_TIMER:TimerUDB:control_7\, \HE_TIMER:TimerUDB:control_6\, \HE_TIMER:TimerUDB:control_5\, \HE_TIMER:TimerUDB:control_4\,
			\HE_TIMER:TimerUDB:control_3\, \HE_TIMER:TimerUDB:control_2\, \HE_TIMER:TimerUDB:control_1\, \HE_TIMER:TimerUDB:control_0\));
\HE_TIMER:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\HE_TIMER:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \HE_TIMER:TimerUDB:status_3\,
			\HE_TIMER:TimerUDB:status_2\, zero, \HE_TIMER:TimerUDB:status_tc\),
		interrupt=>\HE_TIMER:Net_55\);
\HE_TIMER:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\HE_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \HE_TIMER:TimerUDB:control_7\, \HE_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\HE_TIMER:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\HE_TIMER:TimerUDB:nc11\,
		f0_blk_stat=>\HE_TIMER:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\HE_TIMER:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\HE_TIMER:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cap0_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\HE_TIMER:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\HE_TIMER:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\HE_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \HE_TIMER:TimerUDB:control_7\, \HE_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\HE_TIMER:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\HE_TIMER:TimerUDB:nc10\,
		f0_blk_stat=>\HE_TIMER:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\HE_TIMER:TimerUDB:sT32:timerdp:carry0\,
		co=>\HE_TIMER:TimerUDB:sT32:timerdp:carry1\,
		sir=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\HE_TIMER:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\HE_TIMER:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\HE_TIMER:TimerUDB:sT32:timerdp:cap0_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cap1_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\HE_TIMER:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\HE_TIMER:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\HE_TIMER:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\HE_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \HE_TIMER:TimerUDB:control_7\, \HE_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\HE_TIMER:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\HE_TIMER:TimerUDB:nc9\,
		f0_blk_stat=>\HE_TIMER:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\HE_TIMER:TimerUDB:sT32:timerdp:carry1\,
		co=>\HE_TIMER:TimerUDB:sT32:timerdp:carry2\,
		sir=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\HE_TIMER:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\HE_TIMER:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\HE_TIMER:TimerUDB:sT32:timerdp:cap1_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\HE_TIMER:TimerUDB:sT32:timerdp:cap2_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\HE_TIMER:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\HE_TIMER:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\HE_TIMER:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\HE_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \HE_TIMER:TimerUDB:control_7\, \HE_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\HE_TIMER:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\HE_TIMER:TimerUDB:status_3\,
		f0_blk_stat=>\HE_TIMER:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\HE_TIMER:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\HE_TIMER:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\HE_TIMER:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\HE_TIMER:TimerUDB:sT32:timerdp:cap2_1\, \HE_TIMER:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\HE_TIMER:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
COMPARATOR_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"53da74ed-e7df-4062-8585-e157093292dd",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>(zero),
		fb=>Net_8223,
		analog=>(open),
		io=>(tmpIO_0__COMPARATOR_PIN_net_0),
		siovref=>(tmpSIOVREF__COMPARATOR_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COMPARATOR_PIN_net_0);
VERT_SYNC_OUT_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dde470b0-d1c9-4f89-86e1-a5592986014d",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>(zero),
		fb=>Net_8190,
		analog=>(open),
		io=>(tmpIO_0__VERT_SYNC_OUT_PIN_net_0),
		siovref=>(tmpSIOVREF__VERT_SYNC_OUT_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VERT_SYNC_OUT_PIN_net_0);
LINE_COUNTER_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9361e110-22ac-4e22-9f9e-ae08ea8f56c2",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3207,
		dig_domain_out=>open);
\LINE_COUNTER:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3207,
		enable=>tmpOE__HE_IN_PIN_net_0,
		clock_out=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\);
\LINE_COUNTER:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3207,
		enable=>tmpOE__HE_IN_PIN_net_0,
		clock_out=>\LINE_COUNTER:CounterUDB:Clk_Ctl_i\);
\LINE_COUNTER:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\LINE_COUNTER:CounterUDB:Clk_Ctl_i\,
		control=>(\LINE_COUNTER:CounterUDB:control_7\, \LINE_COUNTER:CounterUDB:control_6\, \LINE_COUNTER:CounterUDB:control_5\, \LINE_COUNTER:CounterUDB:control_4\,
			\LINE_COUNTER:CounterUDB:control_3\, \LINE_COUNTER:CounterUDB:control_2\, \LINE_COUNTER:CounterUDB:control_1\, \LINE_COUNTER:CounterUDB:control_0\));
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_8187,
		clock=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		status=>(\LINE_COUNTER:CounterUDB:status_6\, \LINE_COUNTER:CounterUDB:status_5\, zero, zero,
			\LINE_COUNTER:CounterUDB:status_2\, \LINE_COUNTER:CounterUDB:status_1\, \LINE_COUNTER:CounterUDB:status_0\),
		interrupt=>\LINE_COUNTER:Net_43\);
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__HE_IN_PIN_net_0, \LINE_COUNTER:CounterUDB:count_enable\, Net_8187),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LINE_COUNTER:CounterUDB:nc26\,
		cl0=>\LINE_COUNTER:CounterUDB:nc29\,
		z0=>\LINE_COUNTER:CounterUDB:nc7\,
		ff0=>\LINE_COUNTER:CounterUDB:nc15\,
		ce1=>\LINE_COUNTER:CounterUDB:nc8\,
		cl1=>\LINE_COUNTER:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\LINE_COUNTER:CounterUDB:nc38\,
		f0_blk_stat=>\LINE_COUNTER:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\LINE_COUNTER:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\LINE_COUNTER:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq0_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt0_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero0_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff0_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cap0_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\LINE_COUNTER:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__HE_IN_PIN_net_0, \LINE_COUNTER:CounterUDB:count_enable\, Net_8187),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LINE_COUNTER:CounterUDB:nc25\,
		cl0=>\LINE_COUNTER:CounterUDB:nc28\,
		z0=>\LINE_COUNTER:CounterUDB:nc2\,
		ff0=>\LINE_COUNTER:CounterUDB:nc14\,
		ce1=>\LINE_COUNTER:CounterUDB:nc4\,
		cl1=>\LINE_COUNTER:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\LINE_COUNTER:CounterUDB:nc37\,
		f0_blk_stat=>\LINE_COUNTER:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\LINE_COUNTER:CounterUDB:sC32:counterdp:carry0\,
		co=>\LINE_COUNTER:CounterUDB:sC32:counterdp:carry1\,
		sir=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\LINE_COUNTER:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\LINE_COUNTER:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq0_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq1_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt0_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt1_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero0_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero1_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff0_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff1_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cap0_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cap1_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\LINE_COUNTER:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\LINE_COUNTER:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__HE_IN_PIN_net_0, \LINE_COUNTER:CounterUDB:count_enable\, Net_8187),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LINE_COUNTER:CounterUDB:nc24\,
		cl0=>\LINE_COUNTER:CounterUDB:nc27\,
		z0=>\LINE_COUNTER:CounterUDB:nc1\,
		ff0=>\LINE_COUNTER:CounterUDB:nc13\,
		ce1=>\LINE_COUNTER:CounterUDB:nc3\,
		cl1=>\LINE_COUNTER:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\LINE_COUNTER:CounterUDB:nc36\,
		f0_blk_stat=>\LINE_COUNTER:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\LINE_COUNTER:CounterUDB:sC32:counterdp:carry1\,
		co=>\LINE_COUNTER:CounterUDB:sC32:counterdp:carry2\,
		sir=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\LINE_COUNTER:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\LINE_COUNTER:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq1_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq2_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt1_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt2_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero1_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero2_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff1_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff2_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cap1_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cap2_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\LINE_COUNTER:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\LINE_COUNTER:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(tmpOE__HE_IN_PIN_net_0, \LINE_COUNTER:CounterUDB:count_enable\, Net_8187),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\LINE_COUNTER:CounterUDB:per_equal\,
		cl0=>\LINE_COUNTER:CounterUDB:nc45\,
		z0=>\LINE_COUNTER:CounterUDB:status_1\,
		ff0=>\LINE_COUNTER:CounterUDB:per_FF\,
		ce1=>\LINE_COUNTER:CounterUDB:cmp_out_i\,
		cl1=>\LINE_COUNTER:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\LINE_COUNTER:CounterUDB:status_6\,
		f0_blk_stat=>\LINE_COUNTER:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\LINE_COUNTER:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\LINE_COUNTER:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\LINE_COUNTER:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq2_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt2_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero2_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff2_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\LINE_COUNTER:CounterUDB:sC32:counterdp:cap2_1\, \LINE_COUNTER:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\LINE_COUNTER:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
STEERING_PWM_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fa01c60e-4a51-492b-b5b2-25c0ae791bba",
		source_clock_id=>"",
		divisor=>0,
		period=>"333333333.333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3302,
		dig_domain_out=>open);
\STEERING_PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_3302,
		enable=>tmpOE__HE_IN_PIN_net_0,
		clock_out=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\);
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\STEERING_PWM:PWMUDB:control_7\, \STEERING_PWM:PWMUDB:control_6\, \STEERING_PWM:PWMUDB:control_5\, \STEERING_PWM:PWMUDB:control_4\,
			\STEERING_PWM:PWMUDB:control_3\, \STEERING_PWM:PWMUDB:control_2\, \STEERING_PWM:PWMUDB:control_1\, \STEERING_PWM:PWMUDB:control_0\));
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\STEERING_PWM:PWMUDB:tc_i\, \STEERING_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\STEERING_PWM:PWMUDB:nc2\,
		cl0=>\STEERING_PWM:PWMUDB:nc3\,
		z0=>\STEERING_PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\STEERING_PWM:PWMUDB:nc4\,
		cl1=>\STEERING_PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\STEERING_PWM:PWMUDB:nc6\,
		f1_blk_stat=>\STEERING_PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\STEERING_PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\STEERING_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\STEERING_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\STEERING_PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\STEERING_PWM:PWMUDB:sP16:pwmdp:cap_1\, \STEERING_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\STEERING_PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\STEERING_PWM:PWMUDB:tc_i\, \STEERING_PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\STEERING_PWM:PWMUDB:cmp1_eq\,
		cl0=>\STEERING_PWM:PWMUDB:cmp1_less\,
		z0=>\STEERING_PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\STEERING_PWM:PWMUDB:cmp2_eq\,
		cl1=>\STEERING_PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\STEERING_PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\STEERING_PWM:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\STEERING_PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\STEERING_PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\STEERING_PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\STEERING_PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \STEERING_PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\STEERING_PWM:PWMUDB:sP16:pwmdp:cap_1\, \STEERING_PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\STEERING_PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\STEERING_PWM:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
STEERING_PWM_OUT_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0aadc75-3a2d-4c46-b14b-5970435a29b0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>Net_5259,
		fb=>(tmpFB_0__STEERING_PWM_OUT_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__STEERING_PWM_OUT_PIN_net_0),
		siovref=>(tmpSIOVREF__STEERING_PWM_OUT_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__STEERING_PWM_OUT_PIN_net_0);
TIMER_OUT_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9b5bc2a8-36ae-4d56-b9ad-3adb8cfa4d7e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>Net_4949,
		fb=>(tmpFB_0__TIMER_OUT_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__TIMER_OUT_PIN_net_0),
		siovref=>(tmpSIOVREF__TIMER_OUT_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TIMER_OUT_PIN_net_0);
SEC_TIL_BLACK_TIMER_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_4949);
COM_SYNC_OUT_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"33561971-6f39-4061-9120-b68378588396",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>(zero),
		fb=>Net_3213,
		analog=>(open),
		io=>(tmpIO_0__COM_SYNC_OUT_PIN_net_0),
		siovref=>(tmpSIOVREF__COM_SYNC_OUT_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COM_SYNC_OUT_PIN_net_0);
\SEC_TIL_BLACK_TIMER:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8332,
		enable=>tmpOE__HE_IN_PIN_net_0,
		clock_out=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\);
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_8187,
		clock=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \SEC_TIL_BLACK_TIMER:TimerUDB:status_3\,
			\SEC_TIL_BLACK_TIMER:TimerUDB:status_2\, \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\, \SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\),
		interrupt=>Net_4949);
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_8187, Net_8312, \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SEC_TIL_BLACK_TIMER:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SEC_TIL_BLACK_TIMER:TimerUDB:nc11\,
		f0_blk_stat=>\SEC_TIL_BLACK_TIMER:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap0_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_8187, Net_8312, \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SEC_TIL_BLACK_TIMER:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SEC_TIL_BLACK_TIMER:TimerUDB:nc10\,
		f0_blk_stat=>\SEC_TIL_BLACK_TIMER:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:carry0\,
		co=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:carry1\,
		sir=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap0_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap1_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_8187, Net_8312, \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SEC_TIL_BLACK_TIMER:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SEC_TIL_BLACK_TIMER:TimerUDB:nc9\,
		f0_blk_stat=>\SEC_TIL_BLACK_TIMER:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:carry1\,
		co=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:carry2\,
		sir=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap1_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap2_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_8187, Net_8312, \SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\SEC_TIL_BLACK_TIMER:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SEC_TIL_BLACK_TIMER:TimerUDB:status_3\,
		f0_blk_stat=>\SEC_TIL_BLACK_TIMER:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap2_1\, \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
CAPTURE_OUT_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6e3fb5c0-ff54-43db-b493-2ff8254629e3",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>Net_7123,
		fb=>(tmpFB_0__CAPTURE_OUT_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__CAPTURE_OUT_PIN_net_0),
		siovref=>(tmpSIOVREF__CAPTURE_OUT_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CAPTURE_OUT_PIN_net_0);
CAM_LINE_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"920ac626-75fc-42be-bddc-386ba9cec7f2",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8332,
		dig_domain_out=>open);
COUNTER_OUT_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9ecbfa40-d7e3-40f3-9eb5-2f9a2d7dd49a",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>Net_8312,
		fb=>(tmpFB_0__COUNTER_OUT_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__COUNTER_OUT_PIN_net_0),
		siovref=>(tmpSIOVREF__COUNTER_OUT_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__COUNTER_OUT_PIN_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7967f2b1-45f5-4b58-9554-5fc3334fb6e3",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_8426,
		dig_domain_out=>open);
UPDATE_STEER_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"00")
	PORT MAP(int_signal=>Net_8190);
\GlitchFilter_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_8426,
		enable=>tmpOE__HE_IN_PIN_net_0,
		clock_out=>\GlitchFilter_1:op_clk\);
\GlitchFilter_1:genblk2:Counter0:DP:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
		d0_init=>"00011000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\GlitchFilter_1:op_clk\,
		cs_addr=>(zero, Net_8223, Net_5305),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\GlitchFilter_1:counter_done_0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\DIR_REG:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\DIR_REG:control_7\, \DIR_REG:control_6\, \DIR_REG:control_5\, \DIR_REG:control_4\,
			\DIR_REG:control_3\, \DIR_REG:control_2\, \DIR_REG:control_1\, Net_9041));
HBRIDGE_L_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"be2903cd-e69d-4a6a-962f-3d0b91acd8e9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>Net_8585,
		fb=>(tmpFB_0__HBRIDGE_L_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__HBRIDGE_L_PIN_net_0),
		siovref=>(tmpSIOVREF__HBRIDGE_L_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HBRIDGE_L_PIN_net_0);
DIR_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_9043);
DIR_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"992486fc-aec4-46a0-b301-c5f288fcb326",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"11",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DIR_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__DIR_PIN_net_0),
		siovref=>(tmpSIOVREF__DIR_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>Net_9043);
ON_OFF_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_9047);
ON_OFF_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"26a4a749-32bb-4b6d-9f2d-efc0461eb2aa",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"11",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__HE_IN_PIN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ON_OFF_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__ON_OFF_PIN_net_0),
		siovref=>(tmpSIOVREF__ON_OFF_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__HE_IN_PIN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__HE_IN_PIN_net_0,
		out_reset=>zero,
		interrupt=>Net_9047);
\MOTOR_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__HE_IN_PIN_net_0,
		s=>zero,
		r=>zero,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MOTOR_PWM:PWMUDB:min_kill_reg\);
\MOTOR_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MOTOR_PWM:PWMUDB:prevCapture\);
\MOTOR_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MOTOR_PWM:PWMUDB:trig_last\);
\MOTOR_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\MOTOR_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MOTOR_PWM:PWMUDB:runmode_enable\);
\MOTOR_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\MOTOR_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MOTOR_PWM:PWMUDB:sc_kill_tmp\);
\MOTOR_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__HE_IN_PIN_net_0,
		s=>zero,
		r=>zero,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MOTOR_PWM:PWMUDB:ltch_kill_reg\);
\MOTOR_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\MOTOR_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MOTOR_PWM:PWMUDB:dith_count_1\);
\MOTOR_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\MOTOR_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MOTOR_PWM:PWMUDB:dith_count_0\);
\MOTOR_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\MOTOR_PWM:PWMUDB:pwm_i\,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_8638);
\MOTOR_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MOTOR_PWM:PWMUDB:pwm1_i_reg\);
\MOTOR_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MOTOR_PWM:PWMUDB:pwm2_i_reg\);
\MOTOR_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\MOTOR_PWM:PWMUDB:tc_i_reg\\D\,
		clk=>\MOTOR_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\MOTOR_PWM:PWMUDB:tc_i_reg\);
\HE_TIMER:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\HE_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\HE_TIMER:TimerUDB:capture_last\);
\HE_TIMER:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\HE_TIMER:TimerUDB:status_tc\,
		clk=>\HE_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\HE_TIMER:TimerUDB:tc_reg_i\);
\HE_TIMER:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\HE_TIMER:TimerUDB:control_7\,
		clk=>\HE_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\HE_TIMER:TimerUDB:hwEnable_reg\);
\HE_TIMER:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\HE_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\HE_TIMER:TimerUDB:capture_out_reg_i\);
\LINE_COUNTER:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		q=>\LINE_COUNTER:CounterUDB:prevCapture\);
\LINE_COUNTER:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\LINE_COUNTER:CounterUDB:per_equal\,
		clk=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		q=>\LINE_COUNTER:CounterUDB:overflow_reg_i\);
\LINE_COUNTER:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		q=>\LINE_COUNTER:CounterUDB:underflow_reg_i\);
\LINE_COUNTER:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\LINE_COUNTER:CounterUDB:per_equal\,
		clk=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		q=>\LINE_COUNTER:CounterUDB:tc_reg_i\);
\LINE_COUNTER:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\LINE_COUNTER:CounterUDB:cmp_out_i\,
		clk=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		q=>\LINE_COUNTER:CounterUDB:prevCompare\);
\LINE_COUNTER:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\LINE_COUNTER:CounterUDB:cmp_out_i\,
		clk=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_8312);
\LINE_COUNTER:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_3213,
		clk=>\LINE_COUNTER:CounterUDB:ClockOutFromEnBlock\,
		q=>\LINE_COUNTER:CounterUDB:count_stored_i\);
\STEERING_PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__HE_IN_PIN_net_0,
		s=>zero,
		r=>zero,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\STEERING_PWM:PWMUDB:min_kill_reg\);
\STEERING_PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\STEERING_PWM:PWMUDB:prevCapture\);
\STEERING_PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\STEERING_PWM:PWMUDB:trig_last\);
\STEERING_PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\STEERING_PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\STEERING_PWM:PWMUDB:runmode_enable\);
\STEERING_PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\STEERING_PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\STEERING_PWM:PWMUDB:sc_kill_tmp\);
\STEERING_PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__HE_IN_PIN_net_0,
		s=>zero,
		r=>zero,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\STEERING_PWM:PWMUDB:ltch_kill_reg\);
\STEERING_PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\STEERING_PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\STEERING_PWM:PWMUDB:dith_count_1\);
\STEERING_PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\STEERING_PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\STEERING_PWM:PWMUDB:dith_count_0\);
\STEERING_PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\STEERING_PWM:PWMUDB:pwm_i\,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_5259);
\STEERING_PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\STEERING_PWM:PWMUDB:pwm1_i_reg\);
\STEERING_PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\STEERING_PWM:PWMUDB:pwm2_i_reg\);
\STEERING_PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\STEERING_PWM:PWMUDB:tc_i_reg\\D\,
		clk=>\STEERING_PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\STEERING_PWM:PWMUDB:tc_i_reg\);
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_5305,
		clk=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\);
\SEC_TIL_BLACK_TIMER:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\,
		clk=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\SEC_TIL_BLACK_TIMER:TimerUDB:tc_reg_i\);
\SEC_TIL_BLACK_TIMER:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>Net_8312,
		clk=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\SEC_TIL_BLACK_TIMER:TimerUDB:hwEnable_reg\);
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\,
		clk=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_7123);
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\\D\,
		clk=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\);
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\\D\,
		clk=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\);
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\\D\,
		clk=>\SEC_TIL_BLACK_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\);
\GlitchFilter_1:state_0\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:state_0\\D\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>Net_5305);

END R_T_L;
