
AVRASM ver. 2.1.30  D:\amir-saeed\J11\List\time.asm Tue May 28 18:02:46 2019

D:\amir-saeed\J11\List\time.asm(1078): warning: Register r4 already defined by the .DEF directive
D:\amir-saeed\J11\List\time.asm(1079): warning: Register r3 already defined by the .DEF directive
D:\amir-saeed\J11\List\time.asm(1080): warning: Register r6 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.3 Standard
                 ;(C) Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega1280
                 ;Program type             : Application
                 ;Clock frequency          : 11.059200 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 2048 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;Global 'const' stored in FLASH     : No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions         : On
                 ;Smart register allocation          : On
                 ;Automatic register allocation      : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega1280
                 	#pragma AVRPART MEMORY PROG_FLASH 131072
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 8703
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU RAMPZ=0x3B
                 	.EQU EIND=0x3C
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x74
                 	.EQU XMCRB=0x75
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0200
                 	.EQU __SRAM_END=0x21FF
                 	.EQU __DSTACK_SIZE=0x0800
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R4
                 	.DEF __lcd_y=R3
                 	.DEF __lcd_maxx=R6
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0099 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
000046 940c 0000 	JMP  0x00
000048 940c 0000 	JMP  0x00
00004a 940c 0000 	JMP  0x00
00004c 940c 0000 	JMP  0x00
00004e 940c 0000 	JMP  0x00
000050 940c 0000 	JMP  0x00
000052 940c 0000 	JMP  0x00
000054 940c 0000 	JMP  0x00
000056 940c 0000 	JMP  0x00
000058 940c 0000 	JMP  0x00
00005a 940c 0000 	JMP  0x00
00005c 940c 0000 	JMP  0x00
00005e 940c 0000 	JMP  0x00
000060 940c 0000 	JMP  0x00
000062 940c 0000 	JMP  0x00
000064 940c 0000 	JMP  0x00
000066 940c 0000 	JMP  0x00
000068 940c 0000 	JMP  0x00
00006a 940c 0000 	JMP  0x00
00006c 940c 0000 	JMP  0x00
00006e 940c 0000 	JMP  0x00
000070 940c 0000 	JMP  0x00
                 
                 _0x0:
000072 6974
000073 656d
000074 003a
000075 0020      	.DB  0x74,0x69,0x6D,0x65,0x3A,0x0,0x20,0x0
000076 6164
000077 6574
000078 003a      	.DB  0x64,0x61,0x74,0x65,0x3A,0x0
                 _0x2020003:
000079 c080      	.DB  0x80,0xC0
                 _0x2040060:
D:\amir-saeed\J11\List\time.asm(1156): warning: .cseg .db misalignment - padding zero byte
00007a 0001      	.DB  0x1
                 _0x2040000:
00007b 4e2d
00007c 4e41
00007d 4900
00007e 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
D:\amir-saeed\J11\List\time.asm(1159): warning: .cseg .db misalignment - padding zero byte
00007f 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000080 0006      	.DW  0x06
000081 0a00      	.DW  _0x6
000082 00e4      	.DW  _0x0*2
                 
000083 0002      	.DW  0x02
000084 0a06      	.DW  _0x6+6
000085 00ea      	.DW  _0x0*2+6
                 
000086 0002      	.DW  0x02
000087 0a08      	.DW  _0x6+8
000088 00ea      	.DW  _0x0*2+6
                 
000089 0006      	.DW  0x06
00008a 0a0a      	.DW  _0x6+10
00008b 00ec      	.DW  _0x0*2+8
                 
00008c 0002      	.DW  0x02
00008d 0a10      	.DW  _0x6+16
00008e 00ea      	.DW  _0x0*2+6
                 
00008f 0002      	.DW  0x02
000090 0a12      	.DW  _0x6+18
000091 00ea      	.DW  _0x0*2+6
                 
000092 0002      	.DW  0x02
000093 0a14      	.DW  __base_y_G101
000094 00f2      	.DW  _0x2020003*2
                 
000095 0001      	.DW  0x01
000096 0a18      	.DW  __seed_G102
000097 00f4      	.DW  _0x2040060*2
                 
                 _0xFFFFFFFF:
000098 0000      	.DW  0
                 
                 __RESET:
000099 94f8      	CLI
00009a 27ee      	CLR  R30
00009b bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00009c e0f1      	LDI  R31,1
00009d bff5      	OUT  MCUCR,R31
00009e bfe5      	OUT  MCUCR,R30
00009f 93e0 0074 	STS  XMCRA,R30
0000a1 93e0 0075 	STS  XMCRB,R30
                 
                 ;DISABLE WATCHDOG
0000a3 e1f8      	LDI  R31,0x18
0000a4 95a8      	WDR
0000a5 b7a4      	IN   R26,MCUSR
0000a6 7fa7      	CBR  R26,8
0000a7 bfa4      	OUT  MCUSR,R26
0000a8 93f0 0060 	STS  WDTCSR,R31
0000aa 93e0 0060 	STS  WDTCSR,R30
                 
                 ;CLEAR R2-R14
0000ac e08d      	LDI  R24,(14-2)+1
0000ad e0a2      	LDI  R26,2
0000ae 27bb      	CLR  R27
                 __CLEAR_REG:
0000af 93ed      	ST   X+,R30
0000b0 958a      	DEC  R24
0000b1 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
0000b2 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
0000b3 e290      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
0000b4 e0a0      	LDI  R26,LOW(__SRAM_START)
0000b5 e0b2      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
0000b6 93ed      	ST   X+,R30
0000b7 9701      	SBIW R24,1
0000b8 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
0000b9 e0e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
0000ba e0f1      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
0000bb 9185      	LPM  R24,Z+
0000bc 9195      	LPM  R25,Z+
0000bd 9700      	SBIW R24,0
0000be f061      	BREQ __GLOBAL_INI_END
0000bf 91a5      	LPM  R26,Z+
0000c0 91b5      	LPM  R27,Z+
0000c1 9005      	LPM  R0,Z+
0000c2 9015      	LPM  R1,Z+
0000c3 01bf      	MOVW R22,R30
0000c4 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
0000c5 9005      	LPM  R0,Z+
0000c6 920d      	ST   X+,R0
0000c7 9701      	SBIW R24,1
0000c8 f7e1      	BRNE __GLOBAL_INI_LOOP
0000c9 01fb      	MOVW R30,R22
0000ca cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
0000cb bf8b      	OUT  RAMPZ,R24
                 
                 ;GPIOR0 INITIALIZATION
0000cc e0e0      	LDI  R30,__GPIOR0_INIT
0000cd bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0000ce efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0000cf bfed      	OUT  SPL,R30
0000d0 e2e1      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0000d1 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000d2 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0000d3 e0da      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000d4 940c 00d6 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0xA00
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.3 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 5/28/2019
                 ;Author  : admin
                 ;Company : IUST
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega1280
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 11.059200 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 2048
                 ;*****************************************************/
                 ;
                 ;#include <mega1280.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;
                 ;// I2C Bus functions
                 ;#include <i2c.h>
                 ;
                 ;// DS1307 Real Time Clock functions
                 ;#include <ds1307.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// delay include
                 ;#include <delay.h>
                 ;
                 ;#include <stdlib.h>
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 002A {
                 
                 	.CSEG
                 _main:
                 ; 0000 002B // Declare your local variables here
                 ; 0000 002C unsigned char second[1],minute[1],hour[1],day[1],month[1],year[1],day_num[1];
                 ; 0000 002D char s_second [3],s_minute [3],s_hour [3],s_day [3],s_month [3],s_year [3],s_day_num [3];
                 ; 0000 002E // Crystal Oscillator division factor: 1
                 ; 0000 002F #pragma optsize-
                 ; 0000 0030 CLKPR=0x80;
0000d6 976c      	SBIW R28,28
                 ;	second -> Y+27
                 ;	minute -> Y+26
                 ;	hour -> Y+25
                 ;	day -> Y+24
                 ;	month -> Y+23
                 ;	year -> Y+22
                 ;	day_num -> Y+21
                 ;	s_second -> Y+18
                 ;	s_minute -> Y+15
                 ;	s_hour -> Y+12
                 ;	s_day -> Y+9
                 ;	s_month -> Y+6
                 ;	s_year -> Y+3
                 ;	s_day_num -> Y+0
0000d7 e8e0      	LDI  R30,LOW(128)
0000d8 93e0 0061 	STS  97,R30
                 ; 0000 0031 CLKPR=0x00;
0000da e0e0      	LDI  R30,LOW(0)
0000db 93e0 0061 	STS  97,R30
                 ; 0000 0032 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0033 #pragma optsize+
                 ; 0000 0034 #endif
                 ; 0000 0035 
                 ; 0000 0036 // Input/Output Ports initialization
                 ; 0000 0037 // Port A initialization
                 ; 0000 0038 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0039 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 003A PORTA=0x00;
0000dd b9e2      	OUT  0x2,R30
                 ; 0000 003B DDRA=0x00;
0000de b9e1      	OUT  0x1,R30
                 ; 0000 003C 
                 ; 0000 003D // Port B initialization
                 ; 0000 003E // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 003F // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0040 PORTB=0x00;
0000df b9e5      	OUT  0x5,R30
                 ; 0000 0041 DDRB=0x00;
0000e0 b9e4      	OUT  0x4,R30
                 ; 0000 0042 
                 ; 0000 0043 // Port C initialization
                 ; 0000 0044 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0045 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0046 PORTC=0x00;
0000e1 b9e8      	OUT  0x8,R30
                 ; 0000 0047 DDRC=0x00;
0000e2 b9e7      	OUT  0x7,R30
                 ; 0000 0048 
                 ; 0000 0049 // Port D initialization
                 ; 0000 004A // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 004B // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 004C PORTD=0x00;
0000e3 b9eb      	OUT  0xB,R30
                 ; 0000 004D DDRD=0x00;
0000e4 b9ea      	OUT  0xA,R30
                 ; 0000 004E 
                 ; 0000 004F // Port E initialization
                 ; 0000 0050 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0051 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0052 PORTE=0x00;
0000e5 b9ee      	OUT  0xE,R30
                 ; 0000 0053 DDRE=0x00;
0000e6 b9ed      	OUT  0xD,R30
                 ; 0000 0054 
                 ; 0000 0055 // Port F initialization
                 ; 0000 0056 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0057 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0058 PORTF=0x00;
0000e7 bbe1      	OUT  0x11,R30
                 ; 0000 0059 DDRF=0x00;
0000e8 bbe0      	OUT  0x10,R30
                 ; 0000 005A 
                 ; 0000 005B // Port G initialization
                 ; 0000 005C // Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 005D // State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 005E PORTG=0x00;
0000e9 bbe4      	OUT  0x14,R30
                 ; 0000 005F DDRG=0x00;
0000ea bbe3      	OUT  0x13,R30
                 ; 0000 0060 
                 ; 0000 0061 // Port H initialization
                 ; 0000 0062 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0063 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0064 PORTH=0x00;
0000eb 93e0 0102 	STS  258,R30
                 ; 0000 0065 DDRH=0x00;
0000ed 93e0 0101 	STS  257,R30
                 ; 0000 0066 
                 ; 0000 0067 // Port J initialization
                 ; 0000 0068 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0069 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 006A PORTJ=0x00;
0000ef 93e0 0105 	STS  261,R30
                 ; 0000 006B DDRJ=0x00;
0000f1 93e0 0104 	STS  260,R30
                 ; 0000 006C 
                 ; 0000 006D // Port K initialization
                 ; 0000 006E // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 006F // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0070 PORTK=0x00;
0000f3 93e0 0108 	STS  264,R30
                 ; 0000 0071 DDRK=0x00;
0000f5 93e0 0107 	STS  263,R30
                 ; 0000 0072 
                 ; 0000 0073 // Port L initialization
                 ; 0000 0074 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0075 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0076 PORTL=0x00;
0000f7 93e0 010b 	STS  267,R30
                 ; 0000 0077 DDRL=0x00;
0000f9 93e0 010a 	STS  266,R30
                 ; 0000 0078 
                 ; 0000 0079 // I2C Bus initialization
                 ; 0000 007A // I2C Port: PORTD
                 ; 0000 007B // I2C SDA bit: 1
                 ; 0000 007C // I2C SCL bit: 0
                 ; 0000 007D // Bit Rate: 100 kHz
                 ; 0000 007E // Note: I2C settings are specified in the
                 ; 0000 007F // Project|Configure|C Compiler|Libraries|I2C menu.
                 ; 0000 0080 i2c_init();
0000fb 940e 02c9 	CALL _i2c_init
                 ; 0000 0081 
                 ; 0000 0082 // DS1307 Real Time Clock initialization
                 ; 0000 0083 // Square wave output on pin SQW/OUT: Off
                 ; 0000 0084 // SQW/OUT pin state: 0
                 ; 0000 0085 rtc_init(0,0,0);
0000fd e0e0      	LDI  R30,LOW(0)
0000fe 93ea      	ST   -Y,R30
0000ff 93ea      	ST   -Y,R30
000100 e0a0      	LDI  R26,LOW(0)
000101 d07c      	RCALL _rtc_init
                 ; 0000 0086 
                 ; 0000 0087 // Alphanumeric LCD initialization
                 ; 0000 0088 // Connections are specified in the
                 ; 0000 0089 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 008A // RS - PORTA Bit 0
                 ; 0000 008B // RD - PORTA Bit 1
                 ; 0000 008C // EN - PORTA Bit 2
                 ; 0000 008D // D4 - PORTA Bit 4
                 ; 0000 008E // D5 - PORTA Bit 5
                 ; 0000 008F // D6 - PORTA Bit 6
                 ; 0000 0090 // D7 - PORTA Bit 7
                 ; 0000 0091 // Characters/line: 16
                 ; 0000 0092 lcd_init(16);
000102 e1a0      	LDI  R26,LOW(16)
000103 d126      	RCALL _lcd_init
                 ; 0000 0093 
                 ; 0000 0094 
                 ; 0000 0095 /*
                 ; 0000 0096 void rtc_get_time(unsigned char *hour,unsigned char *min,unsigned char *sec);
                 ; 0000 0097 void rtc_set_time(unsigned char hour,unsigned char min,unsigned char sec);
                 ; 0000 0098 void rtc_get_date(unsigned char *week_day, unsigned char *day,unsigned char *month,unsigned char *year);
                 ; 0000 0099 void rtc_set_date(unsigned char week_day, unsigned char day,unsigned char month,unsigned char year);
                 ; 0000 009A   */
                 ; 0000 009B 
                 ; 0000 009C 
                 ; 0000 009D //rtc_set_time(5,23,40);
                 ; 0000 009E //rtc_set_date(1, 28, 4,19);
                 ; 0000 009F 
                 ; 0000 00A0 while (1)
                 _0x3:
                 ; 0000 00A1       {
                 ; 0000 00A2 
                 ; 0000 00A3          rtc_get_date(day_num,day,month,year);
000104 01fe      	MOVW R30,R28
000105 9675      	ADIW R30,21
000106 93fa      	ST   -Y,R31
000107 93ea      	ST   -Y,R30
000108 01fe      	MOVW R30,R28
000109 967a      	ADIW R30,26
00010a 93fa      	ST   -Y,R31
00010b 93ea      	ST   -Y,R30
00010c 01fe      	MOVW R30,R28
00010d 967b      	ADIW R30,27
00010e 93fa      	ST   -Y,R31
00010f 93ea      	ST   -Y,R30
000110 01de      	MOVW R26,R28
000111 965c      	ADIW R26,28
000112 d09d      	RCALL _rtc_get_date
                 ; 0000 00A4          rtc_get_time(hour,minute,second);
000113 01fe      	MOVW R30,R28
000114 9679      	ADIW R30,25
000115 93fa      	ST   -Y,R31
000116 93ea      	ST   -Y,R30
000117 01fe      	MOVW R30,R28
000118 967c      	ADIW R30,28
000119 93fa      	ST   -Y,R31
00011a 93ea      	ST   -Y,R30
00011b 01de      	MOVW R26,R28
00011c 965f      	ADIW R26,31
00011d d079      	RCALL _rtc_get_time
                 ; 0000 00A5          itoa(second[0], s_second);
00011e 8deb      	LDD  R30,Y+27
00011f 940e 0293 	CALL SUBOPT_0x0
000121 01de      	MOVW R26,R28
000122 9654      	ADIW R26,20
000123 940e 0258 	CALL _itoa
                 ; 0000 00A6          itoa(minute[0], s_minute);
000125 8dea      	LDD  R30,Y+26
000126 940e 0293 	CALL SUBOPT_0x0
000128 01de      	MOVW R26,R28
000129 9651      	ADIW R26,17
00012a 940e 0258 	CALL _itoa
                 ; 0000 00A7          itoa(hour[0], s_hour);
00012c 8de9      	LDD  R30,Y+25
00012d 940e 0293 	CALL SUBOPT_0x0
00012f 01de      	MOVW R26,R28
000130 961e      	ADIW R26,14
000131 940e 0258 	CALL _itoa
                 ; 0000 00A8          itoa(day_num[0], s_day_num);
000133 89ed      	LDD  R30,Y+21
000134 940e 0293 	CALL SUBOPT_0x0
000136 01de      	MOVW R26,R28
000137 9612      	ADIW R26,2
000138 940e 0258 	CALL _itoa
                 ; 0000 00A9          itoa(day[0], s_day);
00013a 8de8      	LDD  R30,Y+24
00013b 940e 0293 	CALL SUBOPT_0x0
00013d 01de      	MOVW R26,R28
00013e 961b      	ADIW R26,11
00013f 940e 0258 	CALL _itoa
                 ; 0000 00AA          itoa(month[0], s_month);
000141 89ef      	LDD  R30,Y+23
000142 940e 0293 	CALL SUBOPT_0x0
000144 01de      	MOVW R26,R28
000145 9618      	ADIW R26,8
000146 940e 0258 	CALL _itoa
                 ; 0000 00AB          itoa(year[0], s_year);
000148 89ee      	LDD  R30,Y+22
000149 940e 0293 	CALL SUBOPT_0x0
00014b 01de      	MOVW R26,R28
00014c 9615      	ADIW R26,5
00014d 940e 0258 	CALL _itoa
                 ; 0000 00AC          lcd_puts("time:");
                +
00014f e0a0     +LDI R26 , LOW ( _0x6 + ( 0 ) )
000150 e0ba     +LDI R27 , HIGH ( _0x6 + ( 0 ) )
                 	__POINTW2MN _0x6,0
000151 d0c7      	RCALL _lcd_puts
                 ; 0000 00AD          lcd_puts(s_hour);
000152 01de      	MOVW R26,R28
000153 961c      	ADIW R26,12
000154 d0c4      	RCALL _lcd_puts
                 ; 0000 00AE          lcd_puts(" ")  ;
                +
000155 e0a6     +LDI R26 , LOW ( _0x6 + ( 6 ) )
000156 e0ba     +LDI R27 , HIGH ( _0x6 + ( 6 ) )
                 	__POINTW2MN _0x6,6
000157 d0c1      	RCALL _lcd_puts
                 ; 0000 00AF          lcd_puts(s_minute);
000158 01de      	MOVW R26,R28
000159 961f      	ADIW R26,15
00015a d0be      	RCALL _lcd_puts
                 ; 0000 00B0          lcd_puts(" ")  ;
                +
00015b e0a8     +LDI R26 , LOW ( _0x6 + ( 8 ) )
00015c e0ba     +LDI R27 , HIGH ( _0x6 + ( 8 ) )
                 	__POINTW2MN _0x6,8
00015d d0bb      	RCALL _lcd_puts
                 ; 0000 00B1          lcd_puts(s_second);
00015e 01de      	MOVW R26,R28
00015f 9652      	ADIW R26,18
000160 d0b8      	RCALL _lcd_puts
                 ; 0000 00B2 
                 ; 0000 00B3          lcd_gotoxy(0,1);
000161 e0e0      	LDI  R30,LOW(0)
000162 93ea      	ST   -Y,R30
000163 e0a1      	LDI  R26,LOW(1)
000164 d086      	RCALL _lcd_gotoxy
                 ; 0000 00B4 
                 ; 0000 00B5 
                 ; 0000 00B6 
                 ; 0000 00B7 
                 ; 0000 00B8          //lcd_puts(s_day_num);
                 ; 0000 00B9          lcd_puts("date:");
                +
000165 e0aa     +LDI R26 , LOW ( _0x6 + ( 10 ) )
000166 e0ba     +LDI R27 , HIGH ( _0x6 + ( 10 ) )
                 	__POINTW2MN _0x6,10
000167 d0b1      	RCALL _lcd_puts
                 ; 0000 00BA          lcd_puts(s_year);
000168 01de      	MOVW R26,R28
000169 9613      	ADIW R26,3
00016a d0ae      	RCALL _lcd_puts
                 ; 0000 00BB          lcd_puts(" ");
                +
00016b e1a0     +LDI R26 , LOW ( _0x6 + ( 16 ) )
00016c e0ba     +LDI R27 , HIGH ( _0x6 + ( 16 ) )
                 	__POINTW2MN _0x6,16
00016d d0ab      	RCALL _lcd_puts
                 ; 0000 00BC          lcd_puts(s_month);
00016e 01de      	MOVW R26,R28
00016f 9616      	ADIW R26,6
000170 d0a8      	RCALL _lcd_puts
                 ; 0000 00BD          lcd_puts(" ");
                +
000171 e1a2     +LDI R26 , LOW ( _0x6 + ( 18 ) )
000172 e0ba     +LDI R27 , HIGH ( _0x6 + ( 18 ) )
                 	__POINTW2MN _0x6,18
000173 d0a5      	RCALL _lcd_puts
                 ; 0000 00BE          lcd_puts(s_day);
000174 01de      	MOVW R26,R28
000175 9619      	ADIW R26,9
000176 d0a2      	RCALL _lcd_puts
                 ; 0000 00BF 
                 ; 0000 00C0          delay_ms(1000);
000177 eea8      	LDI  R26,LOW(1000)
000178 e0b3      	LDI  R27,HIGH(1000)
000179 940e 031a 	CALL _delay_ms
                 ; 0000 00C1          lcd_clear();
00017b d07c      	RCALL _lcd_clear
                 ; 0000 00C2 
                 ; 0000 00C3       }
00017c cf87      	RJMP _0x3
                 ; 0000 00C4 }
                 _0x7:
00017d cfff      	RJMP _0x7
                 
                 	.DSEG
                 _0x6:
000a00           	.BYTE 0x14
                 
                 	.CSEG
                 _rtc_init:
00017e 93aa      	ST   -Y,R26
00017f 81ea      	LDD  R30,Y+2
000180 70e3      	ANDI R30,LOW(0x3)
000181 83ea      	STD  Y+2,R30
000182 81e9      	LDD  R30,Y+1
000183 30e0      	CPI  R30,0
000184 f019      	BREQ _0x2000003
000185 81ea      	LDD  R30,Y+2
000186 61e0      	ORI  R30,0x10
000187 83ea      	STD  Y+2,R30
                 _0x2000003:
000188 81e8      	LD   R30,Y
000189 30e0      	CPI  R30,0
00018a f019      	BREQ _0x2000004
00018b 81ea      	LDD  R30,Y+2
00018c 68e0      	ORI  R30,0x80
00018d 83ea      	STD  Y+2,R30
                 _0x2000004:
00018e 940e 0297 	CALL SUBOPT_0x1
000190 e0a7      	LDI  R26,LOW(7)
000191 940e 0302 	CALL _i2c_write
000193 81aa      	LDD  R26,Y+2
000194 940e 029c 	CALL SUBOPT_0x2
000196 c091      	RJMP _0x20E0002
                 _rtc_get_time:
000197 93ba      	ST   -Y,R27
000198 93aa      	ST   -Y,R26
000199 940e 0297 	CALL SUBOPT_0x1
00019b e0a0      	LDI  R26,LOW(0)
00019c 940e 029c 	CALL SUBOPT_0x2
00019e 940e 02a0 	CALL SUBOPT_0x3
0001a0 940e 02a8 	CALL SUBOPT_0x4
0001a2 940e 02af 	CALL SUBOPT_0x5
0001a4 940e 02b5 	CALL SUBOPT_0x6
0001a6 2fae      	MOV  R26,R30
0001a7 940e 0286 	CALL _bcd2bin
0001a9 81ac      	LDD  R26,Y+4
0001aa 81bd      	LDD  R27,Y+4+1
0001ab 93ec      	ST   X,R30
0001ac 940e 02dd 	CALL _i2c_stop
0001ae 9626      	ADIW R28,6
0001af 9508      	RET
                 _rtc_get_date:
0001b0 93ba      	ST   -Y,R27
0001b1 93aa      	ST   -Y,R26
0001b2 940e 0297 	CALL SUBOPT_0x1
0001b4 e0a3      	LDI  R26,LOW(3)
0001b5 940e 029c 	CALL SUBOPT_0x2
0001b7 940e 02a0 	CALL SUBOPT_0x3
0001b9 81ae      	LDD  R26,Y+6
0001ba 81bf      	LDD  R27,Y+6+1
0001bb 93ec      	ST   X,R30
0001bc 940e 02af 	CALL SUBOPT_0x5
0001be 81ac      	LDD  R26,Y+4
0001bf 81bd      	LDD  R27,Y+4+1
0001c0 93ec      	ST   X,R30
0001c1 940e 02af 	CALL SUBOPT_0x5
0001c3 940e 02b5 	CALL SUBOPT_0x6
0001c5 940e 02a8 	CALL SUBOPT_0x4
0001c7 940e 02dd 	CALL _i2c_stop
0001c9 9628      	ADIW R28,8
0001ca 9508      	RET
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G101:
0001cb 93aa      	ST   -Y,R26
0001cc b1e2      	IN   R30,0x2
0001cd 70ef      	ANDI R30,LOW(0xF)
0001ce 2fae      	MOV  R26,R30
0001cf 81e8      	LD   R30,Y
0001d0 7fe0      	ANDI R30,LOW(0xF0)
0001d1 2bea      	OR   R30,R26
0001d2 b9e2      	OUT  0x2,R30
                +
0001d3 e087     +LDI R24 , LOW ( 7 )
                +__DELAY_USB_LOOP :
0001d4 958a     +DEC R24
0001d5 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 7
0001d6 9a12      	SBI  0x2,2
                +
0001d7 e182     +LDI R24 , LOW ( 18 )
                +__DELAY_USB_LOOP :
0001d8 958a     +DEC R24
0001d9 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 18
0001da 9812      	CBI  0x2,2
                +
0001db e182     +LDI R24 , LOW ( 18 )
                +__DELAY_USB_LOOP :
0001dc 958a     +DEC R24
0001dd f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 18
0001de c077      	RJMP _0x20E0001
                 __lcd_write_data:
0001df 93aa      	ST   -Y,R26
0001e0 81a8      	LD   R26,Y
0001e1 dfe9      	RCALL __lcd_write_nibble_G101
0001e2 81e8          ld    r30,y
0001e3 95e2          swap  r30
0001e4 83e8          st    y,r30
0001e5 81a8      	LD   R26,Y
0001e6 dfe4      	RCALL __lcd_write_nibble_G101
                +
0001e7 eb88     +LDI R24 , LOW ( 184 )
                +__DELAY_USB_LOOP :
0001e8 958a     +DEC R24
0001e9 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 184
0001ea c06b      	RJMP _0x20E0001
                 _lcd_gotoxy:
0001eb 93aa      	ST   -Y,R26
0001ec 81e8      	LD   R30,Y
0001ed e0f0      	LDI  R31,0
0001ee 5eec      	SUBI R30,LOW(-__base_y_G101)
0001ef 4ff5      	SBCI R31,HIGH(-__base_y_G101)
0001f0 81e0      	LD   R30,Z
0001f1 81a9      	LDD  R26,Y+1
0001f2 0fae      	ADD  R26,R30
0001f3 dfeb      	RCALL __lcd_write_data
0001f4 8049      	LDD  R4,Y+1
0001f5 8038      	LDD  R3,Y+0
0001f6 9622      	ADIW R28,2
0001f7 9508      	RET
                 _lcd_clear:
0001f8 e0a2      	LDI  R26,LOW(2)
0001f9 940e 02bb 	CALL SUBOPT_0x7
0001fb e0ac      	LDI  R26,LOW(12)
0001fc dfe2      	RCALL __lcd_write_data
0001fd e0a1      	LDI  R26,LOW(1)
0001fe 940e 02bb 	CALL SUBOPT_0x7
000200 e0e0      	LDI  R30,LOW(0)
000201 2e3e      	MOV  R3,R30
000202 2e4e      	MOV  R4,R30
000203 9508      	RET
                 _lcd_putchar:
000204 93aa      	ST   -Y,R26
000205 81a8      	LD   R26,Y
000206 30aa      	CPI  R26,LOW(0xA)
000207 f011      	BREQ _0x2020005
000208 1446      	CP   R4,R6
000209 f048      	BRLO _0x2020004
                 _0x2020005:
00020a e0e0      	LDI  R30,LOW(0)
00020b 93ea      	ST   -Y,R30
00020c 9433      	INC  R3
00020d 2da3      	MOV  R26,R3
00020e dfdc      	RCALL _lcd_gotoxy
00020f 81a8      	LD   R26,Y
000210 30aa      	CPI  R26,LOW(0xA)
000211 f409      	BRNE _0x2020007
000212 c043      	RJMP _0x20E0001
                 _0x2020007:
                 _0x2020004:
000213 9443      	INC  R4
000214 9a10      	SBI  0x2,0
000215 81a8      	LD   R26,Y
000216 dfc8      	RCALL __lcd_write_data
000217 9810      	CBI  0x2,0
000218 c03d      	RJMP _0x20E0001
                 _lcd_puts:
000219 93ba      	ST   -Y,R27
00021a 93aa      	ST   -Y,R26
00021b 931a      	ST   -Y,R17
                 _0x2020008:
00021c 81a9      	LDD  R26,Y+1
00021d 81ba      	LDD  R27,Y+1+1
00021e 91ed      	LD   R30,X+
00021f 83a9      	STD  Y+1,R26
000220 83ba      	STD  Y+1+1,R27
000221 2f1e      	MOV  R17,R30
000222 30e0      	CPI  R30,0
000223 f019      	BREQ _0x202000A
000224 2fa1      	MOV  R26,R17
000225 dfde      	RCALL _lcd_putchar
000226 cff5      	RJMP _0x2020008
                 _0x202000A:
000227 8118      	LDD  R17,Y+0
                 _0x20E0002:
000228 9623      	ADIW R28,3
000229 9508      	RET
                 _lcd_init:
00022a 93aa      	ST   -Y,R26
00022b b1e1      	IN   R30,0x1
00022c 6fe0      	ORI  R30,LOW(0xF0)
00022d b9e1      	OUT  0x1,R30
00022e 9a0a      	SBI  0x1,2
00022f 9a08      	SBI  0x1,0
000230 9a09      	SBI  0x1,1
000231 9812      	CBI  0x2,2
000232 9810      	CBI  0x2,0
000233 9811      	CBI  0x2,1
000234 8068      	LDD  R6,Y+0
000235 81e8      	LD   R30,Y
000236 58e0      	SUBI R30,-LOW(128)
                +
000237 93e0 0a16+STS __base_y_G101 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G101,2
000239 81e8      	LD   R30,Y
00023a 54e0      	SUBI R30,-LOW(192)
                +
00023b 93e0 0a17+STS __base_y_G101 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G101,3
00023d e1a4      	LDI  R26,LOW(20)
00023e e0b0      	LDI  R27,0
00023f 940e 031a 	CALL _delay_ms
000241 940e 02c1 	CALL SUBOPT_0x8
000243 940e 02c1 	CALL SUBOPT_0x8
000245 940e 02c1 	CALL SUBOPT_0x8
000247 e2a0      	LDI  R26,LOW(32)
000248 df82      	RCALL __lcd_write_nibble_G101
                +
000249 e184     +LDI R24 , LOW ( 276 )
00024a e091     +LDI R25 , HIGH ( 276 )
                +__DELAY_USW_LOOP :
00024b 9701     +SBIW R24 , 1
00024c f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 276
00024d e2a8      	LDI  R26,LOW(40)
00024e df90      	RCALL __lcd_write_data
00024f e0a4      	LDI  R26,LOW(4)
000250 df8e      	RCALL __lcd_write_data
000251 e8a5      	LDI  R26,LOW(133)
000252 df8c      	RCALL __lcd_write_data
000253 e0a6      	LDI  R26,LOW(6)
000254 df8a      	RCALL __lcd_write_data
000255 dfa2      	RCALL _lcd_clear
                 _0x20E0001:
000256 9621      	ADIW R28,1
000257 9508      	RET
                 
                 	.CSEG
                 _itoa:
000258 93ba      	ST   -Y,R27
000259 93aa      	ST   -Y,R26
00025a 91a9          ld   r26,y+
00025b 91b9          ld   r27,y+
00025c 91e9          ld   r30,y+
00025d 91f9          ld   r31,y+
00025e 9630          adiw r30,0
00025f f42a          brpl __itoa0
000260 95e0          com  r30
000261 95f0          com  r31
000262 9631          adiw r30,1
000263 e26d          ldi  r22,'-'
000264 936d          st   x+,r22
                 __itoa0:
000265 94e8          clt
000266 e180          ldi  r24,low(10000)
000267 e297          ldi  r25,high(10000)
000268 d00d          rcall __itoa1
000269 ee88          ldi  r24,low(1000)
00026a e093          ldi  r25,high(1000)
00026b d00a          rcall __itoa1
00026c e684          ldi  r24,100
00026d 2799          clr  r25
00026e d007          rcall __itoa1
00026f e08a          ldi  r24,10
000270 d005          rcall __itoa1
000271 2f6e          mov  r22,r30
000272 d010          rcall __itoa5
000273 2766          clr  r22
000274 936c          st   x,r22
000275 9508          ret
                 
                 __itoa1:
000276 2766          clr	 r22
                 __itoa2:
000277 17e8          cp   r30,r24
000278 07f9          cpc  r31,r25
000279 f020          brlo __itoa3
00027a 9563          inc  r22
00027b 1be8          sub  r30,r24
00027c 0bf9          sbc  r31,r25
00027d f7c9          brne __itoa2
                 __itoa3:
00027e 2366          tst  r22
00027f f411          brne __itoa4
000280 f016          brts __itoa5
000281 9508          ret
                 __itoa4:
000282 9468          set
                 __itoa5:
000283 5d60          subi r22,-0x30
000284 936d          st   x+,r22
000285 9508          ret
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 _bcd2bin:
000286 93aa      	ST   -Y,R26
000287 81e8          ld   r30,y
000288 95e2          swap r30
000289 70ef          andi r30,0xf
00028a 2fae          mov  r26,r30
00028b 0faa          lsl  r26
00028c 0faa          lsl  r26
00028d 0fea          add  r30,r26
00028e 0fee          lsl  r30
00028f 91a9          ld   r26,y+
000290 70af          andi r26,0xf
000291 0fea          add  r30,r26
000292 9508          ret
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 __base_y_G101:
000a14           	.BYTE 0x4
                 __seed_G102:
000a18           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:15 WORDS
                 SUBOPT_0x0:
000293 e0f0      	LDI  R31,0
000294 93fa      	ST   -Y,R31
000295 93ea      	ST   -Y,R30
000296 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1:
000297 940e 02ce 	CALL _i2c_start
000299 eda0      	LDI  R26,LOW(208)
00029a 940c 0302 	JMP  _i2c_write
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
00029c 940e 0302 	CALL _i2c_write
00029e 940c 02dd 	JMP  _i2c_stop
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x3:
0002a0 940e 02ce 	CALL _i2c_start
0002a2 eda1      	LDI  R26,LOW(209)
0002a3 940e 0302 	CALL _i2c_write
0002a5 e0a1      	LDI  R26,LOW(1)
0002a6 940c 02e7 	JMP  _i2c_read
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
0002a8 2fae      	MOV  R26,R30
0002a9 940e 0286 	CALL _bcd2bin
0002ab 81a8      	LD   R26,Y
0002ac 81b9      	LDD  R27,Y+1
0002ad 93ec      	ST   X,R30
0002ae 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x5:
0002af e0a1      	LDI  R26,LOW(1)
0002b0 940e 02e7 	CALL _i2c_read
0002b2 2fae      	MOV  R26,R30
0002b3 940c 0286 	JMP  _bcd2bin
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x6:
0002b5 81aa      	LDD  R26,Y+2
0002b6 81bb      	LDD  R27,Y+2+1
0002b7 93ec      	ST   X,R30
0002b8 e0a0      	LDI  R26,LOW(0)
0002b9 940c 02e7 	JMP  _i2c_read
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x7:
0002bb 940e 01df 	CALL __lcd_write_data
0002bd e0a3      	LDI  R26,LOW(3)
0002be e0b0      	LDI  R27,0
0002bf 940c 031a 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x8:
0002c1 e3a0      	LDI  R26,LOW(48)
0002c2 940e 01cb 	CALL __lcd_write_nibble_G101
                +
0002c4 e184     +LDI R24 , LOW ( 276 )
0002c5 e091     +LDI R25 , HIGH ( 276 )
                +__DELAY_USW_LOOP :
0002c6 9701     +SBIW R24 , 1
0002c7 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 276
0002c8 9508      	RET
                 
                 
                 	.CSEG
                 	.equ __sda_bit=1
                 	.equ __scl_bit=0
                 	.equ __i2c_port=0x0B ;PORTD
                 	.equ __i2c_dir=__i2c_port-1
                 	.equ __i2c_pin=__i2c_port-2
                 
                 _i2c_init:
0002c9 9858      	cbi  __i2c_port,__scl_bit
0002ca 9859      	cbi  __i2c_port,__sda_bit
0002cb 9a50      	sbi  __i2c_dir,__scl_bit
0002cc 9851      	cbi  __i2c_dir,__sda_bit
0002cd c015      	rjmp __i2c_delay2
                 _i2c_start:
0002ce 9851      	cbi  __i2c_dir,__sda_bit
0002cf 9850      	cbi  __i2c_dir,__scl_bit
0002d0 27ee      	clr  r30
0002d1 0000      	nop
0002d2 9b49      	sbis __i2c_pin,__sda_bit
0002d3 9508      	ret
0002d4 9b48      	sbis __i2c_pin,__scl_bit
0002d5 9508      	ret
0002d6 d004      	rcall __i2c_delay1
0002d7 9a51      	sbi  __i2c_dir,__sda_bit
0002d8 d002      	rcall __i2c_delay1
0002d9 9a50      	sbi  __i2c_dir,__scl_bit
0002da e0e1      	ldi  r30,1
                 __i2c_delay1:
0002db e162      	ldi  r22,18
0002dc c007      	rjmp __i2c_delay2l
                 _i2c_stop:
0002dd 9a51      	sbi  __i2c_dir,__sda_bit
0002de 9a50      	sbi  __i2c_dir,__scl_bit
0002df d003      	rcall __i2c_delay2
0002e0 9850      	cbi  __i2c_dir,__scl_bit
0002e1 dff9      	rcall __i2c_delay1
0002e2 9851      	cbi  __i2c_dir,__sda_bit
                 __i2c_delay2:
0002e3 e265      	ldi  r22,37
                 __i2c_delay2l:
0002e4 956a      	dec  r22
0002e5 f7f1      	brne __i2c_delay2l
0002e6 9508      	ret
                 _i2c_read:
0002e7 e078      	ldi  r23,8
                 __i2c_read0:
0002e8 9850      	cbi  __i2c_dir,__scl_bit
0002e9 dff1      	rcall __i2c_delay1
                 __i2c_read3:
0002ea 9b48      	sbis __i2c_pin,__scl_bit
0002eb cffe      	rjmp __i2c_read3
0002ec dfee      	rcall __i2c_delay1
0002ed 9488      	clc
0002ee 9949      	sbic __i2c_pin,__sda_bit
0002ef 9408      	sec
0002f0 9a50      	sbi  __i2c_dir,__scl_bit
0002f1 dff1      	rcall __i2c_delay2
0002f2 1fee      	rol  r30
0002f3 957a      	dec  r23
0002f4 f799      	brne __i2c_read0
0002f5 2f7a      	mov  r23,r26
0002f6 2377      	tst  r23
0002f7 f411      	brne __i2c_read1
0002f8 9851      	cbi  __i2c_dir,__sda_bit
0002f9 c001      	rjmp __i2c_read2
                 __i2c_read1:
0002fa 9a51      	sbi  __i2c_dir,__sda_bit
                 __i2c_read2:
0002fb dfdf      	rcall __i2c_delay1
0002fc 9850      	cbi  __i2c_dir,__scl_bit
0002fd dfe5      	rcall __i2c_delay2
0002fe 9a50      	sbi  __i2c_dir,__scl_bit
0002ff dfdb      	rcall __i2c_delay1
000300 9851      	cbi  __i2c_dir,__sda_bit
000301 cfd9      	rjmp __i2c_delay1
                 
                 _i2c_write:
000302 e078      	ldi  r23,8
                 __i2c_write0:
000303 0faa      	lsl  r26
000304 f410      	brcc __i2c_write1
000305 9851      	cbi  __i2c_dir,__sda_bit
000306 c001      	rjmp __i2c_write2
                 __i2c_write1:
000307 9a51      	sbi  __i2c_dir,__sda_bit
                 __i2c_write2:
000308 dfda      	rcall __i2c_delay2
000309 9850      	cbi  __i2c_dir,__scl_bit
00030a dfd0      	rcall __i2c_delay1
                 __i2c_write3:
00030b 9b48      	sbis __i2c_pin,__scl_bit
00030c cffe      	rjmp __i2c_write3
00030d dfcd      	rcall __i2c_delay1
00030e 9a50      	sbi  __i2c_dir,__scl_bit
00030f 957a      	dec  r23
000310 f791      	brne __i2c_write0
000311 9851      	cbi  __i2c_dir,__sda_bit
000312 dfc8      	rcall __i2c_delay1
000313 9850      	cbi  __i2c_dir,__scl_bit
000314 dfce      	rcall __i2c_delay2
000315 e0e1      	ldi  r30,1
000316 9949      	sbic __i2c_pin,__sda_bit
000317 27ee      	clr  r30
000318 9a50      	sbi  __i2c_dir,__scl_bit
000319 cfc1      	rjmp __i2c_delay1
                 
                 _delay_ms:
00031a 9610      	adiw r26,0
00031b f039      	breq __delay_ms1
                 __delay_ms0:
                +
00031c ec8d     +LDI R24 , LOW ( 0xACD )
00031d e09a     +LDI R25 , HIGH ( 0xACD )
                +__DELAY_USW_LOOP :
00031e 9701     +SBIW R24 , 1
00031f f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xACD
000320 95a8      	wdr
000321 9711      	sbiw r26,1
000322 f7c9      	brne __delay_ms0
                 __delay_ms1:
000323 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega1280 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   4 r4 :   4 r5 :   0 r6 :   2 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:  15 r23:   6 
r24:  28 r25:  10 r26: 112 r27:  24 r28:  27 r29:   1 r30: 143 r31:  18 
x  :  12 y  :  84 z  :   8 
Registers used: 19 out of 35 (54.3%)

ATmega1280 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   3 
adiw  :  28 and   :   0 andi  :   5 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   6 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 
brlt  :   0 brmi  :   0 brne  :  18 brpl  :   1 brsh  :   0 brtc  :   0 
brts  :   1 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  49 
cbi   :  20 cbr   :   1 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :   7 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :   2 cpc   :   1 cpi   :   5 cpse  :   0 dec   :   8 des   :   0 
elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   3 inc   :   3 jmp   :  64 ld    :  20 ldd   :  28 
ldi   :  84 lds   :   0 lpm   :   7 lsl   :   4 lsr   :   0 mov   :  12 
movw  :  23 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   1 
or    :   1 ori   :   3 out   :  24 pop   :   0 push  :   0 rcall :  51 
ret   :  17 reti  :   0 rjmp  :  17 rol   :   1 ror   :   0 sbc   :   1 
sbci  :   1 sbi   :  16 sbic  :   2 sbis  :   4 sbiw  :   8 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   1 seh   :   0 sei   :   0 sen   :   0 
ser   :   0 ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :  44 std   :   5 sts   :  16 sub   :   1 subi  :   4 
swap  :   2 tst   :   2 wdr   :   2 
Instructions used: 55 out of 117 (47.0%)

ATmega1280 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000648   1530     78   1608  131072   1.2%
[.dseg] 0x000200 0x000a1c      0     28     28    8703   0.3%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 5 warnings
