# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
# Copyright (c) 2023 MediaTek
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/mediatek,lvds-phy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: MediaTek Low-Voltage Differential Signaling (LVDS) PHY binding

maintainers:
  - Chun-Kuang Hu <chunkuang.hu@kernel.org>
  - Philipp Zabel <p.zabel@pengutronix.de>
  - Chunfeng Yun <chunfeng.yun@mediatek.com>

description: |
  The LVDS PHY serializes the four differential pairs of 8-bit parallel
  output from the LVDS encoder and drives the LVDS pads.

properties:
  $nodename:
    pattern: "^lvds_phy@[0-9a-f]+$"

  compatible:
    oneOf:
      - items:
          - enum:
              - mediatek,mt8365-lvds-tx
  reg:
    maxItems: 1

  clocks:
    items:
      - description: PLL clock

  clock-output-names:
    items:
      - const: lvdx_tx_pll

  "#phy-cells":
    const: 0

  "#clock-cells":
    const: 0

required:
  - compatible
  - reg
  - clocks
  - clock-output-names
  - "#phy-cells"
  - "#clock-cells"

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/mt8365-clk.h>
    lvds_tx: lvds-phy@11c00800 {
        compatible = "mediatek,mt8365-lvds-tx";
        reg = <0x11c00800 0x30>;
        clocks = <&clk26m>;
        clock-output-names = "lvdx_tx_pll";
        #clock-cells = <0>;
        #phy-cells = <0>;
    };

...
