Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 20:14:02 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                           0.0000      0.0000
  clock network delay (ideal)                                                                                                       0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0400      1.0700    0.0000      0.0000 r    (47.60,4.75)      n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0333      1.0500    0.0648      0.0648 r    (47.85,4.75)      n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                              11      0.0096
  U265/I (INVD1BWP16P90CPD)                                                                                   0.0336      1.0700    0.0015      0.0663 r    (46.69,8.78)
  U265/ZN (INVD1BWP16P90CPD)                                                                                  0.0396      1.0500    0.0382      0.1045 f    (46.76,8.78)
  n381 (net)                                                                               8      0.0084
  U418/A1 (NR2D1BWP16P90CPD)                                                                                  0.0396      1.0700    0.0002      0.1047 f    (48.28,8.83)
  U418/ZN (NR2D1BWP16P90CPD)                                                                                  0.0188      1.0500    0.0204      0.1251 r    (48.25,8.78)
  n212 (net)                                                                               2      0.0015
  U419/I (INVD1BWP16P90CPD)                                                                                   0.0188      1.0700    0.0001      0.1252 r    (48.58,8.78)
  U419/ZN (INVD1BWP16P90CPD)                                                                                  0.0114      1.0500    0.0142      0.1394 f    (48.65,8.78)
  n179 (net)                                                                               2      0.0018
  U420/A1 (NR2D1BWP16P90CPD)                                                                                  0.0114      1.0700    0.0002      0.1395 f    (49.09,7.01)
  U420/ZN (NR2D1BWP16P90CPD)                                                                                  0.0261      1.0500    0.0208      0.1603 r    (49.06,7.06)
  n207 (net)                                                                               4      0.0035
  U421/I (INVD1BWP16P90CPDULVT)                                                                               0.0261      1.0700    0.0004      0.1607 r    (53.17,7.06)
  U421/ZN (INVD1BWP16P90CPDULVT)                                                                              0.0520      1.0500    0.0397      0.2004 f    (53.24,7.06)
  n210 (net)                                                                               5      0.0176
  U544/B2 (IND3D1BWP16P90CPD)                                                                                 0.0520      1.0700    0.0007      0.2011 f    (52.90,13.42)
  U544/ZN (IND3D1BWP16P90CPD)                                                                                 0.0152      1.0500    0.0164      0.2175 r    (52.88,13.39)
  n456 (net)                                                                               1      0.0007
  U543/B (AOI21D1BWP16P90CPD)                                                                                 0.0152      1.0700    0.0000      0.2176 r    (53.32,13.39)
  U543/ZN (AOI21D1BWP16P90CPD)                                                                                0.0231      1.0500    0.0153      0.2328 f    (53.31,13.45)
  n455 (net)                                                                               1      0.0019
  SGI125_221/A2 (ND2SKNBD2BWP16P90CPDULVT)                                                                    0.0231      1.0700    0.0002      0.2330 f    (56.04,13.32)
  SGI125_221/ZN (ND2SKNBD2BWP16P90CPDULVT)                                                                    0.0121      1.0500    0.0113      0.2444 r    (56.04,13.39)
  net_net_129 (net)                                                                        1      0.0019
  SGI86_252/A2 (NR2SKPBD2BWP16P90CPDULVT)                                                                     0.0121      1.0700    0.0002      0.2446 r    (57.21,10.44)
  SGI86_252/ZN (NR2SKPBD2BWP16P90CPDULVT)                                                                     0.0087      1.0500    0.0093      0.2539 f    (57.21,10.51)
  net_net_159 (net)                                                                        1      0.0013
  SGI87_253/B1 (INR2D2BWP16P90CPDULVT)                                                                        0.0087      1.0700    0.0001      0.2540 f    (57.75,10.46)
  SGI87_253/ZN (INR2D2BWP16P90CPDULVT)                                                                        0.0051      1.0500    0.0048      0.2588 r    (57.75,10.46)
  i_img2_jtag_tap_tdo_i (net)                                                              1      0.0008
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDILVT)                                                         0.0051      1.0700    0.0001      0.2589 r    (57.40,11.06)     n
  data arrival time                                                                                                                             0.2589

  clock clock (fall edge)                                                                                                           0.5000      0.5000
  clock network delay (ideal)                                                                                                       0.0000      0.5000
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDILVT)                                                       0.0400      0.9300    0.0000      0.5000 f    (59.16,11.09)     n
  clock uncertainty                                                                                                                -0.0300      0.4700
  duty cycle clock jitter                                                                                                          -0.0090      0.4610
  library setup time                                                                                                      1.0000    0.0053      0.4663
  data required time                                                                                                                            0.4663
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.4663
  data arrival time                                                                                                                            -0.2589
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                   0.2074



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                           0.0000      0.0000
  clock network delay (ideal)                                                                                                       0.0000      0.0000
  input external delay                                                                                                              0.5000      0.5000

  tdi (in)                                                                                                    0.0061      1.0500    0.0021      0.5021 f    (61.75,13.65)
  tdi (net)                                                                                1      0.0019
  FTB_1__42/I (BUFFD5BWP16P90CPDULVT)                                                                         0.0061      1.0700    0.0002      0.5023 f    (59.96,14.54)     s
  FTB_1__42/Z (BUFFD5BWP16P90CPDULVT)                                                                         0.0055      1.0500    0.0106      0.5129 f    (60.35,14.54)     s
  net_aps_2 (net)                                                                          2      0.0058
  ZBUF_15_inst_45/I (CKBD8BWP16P90CPDULVT)                                                                    0.0055      1.0700    0.0006      0.5134 f    (57.83,13.39)
  ZBUF_15_inst_45/Z (CKBD8BWP16P90CPDULVT)                                                                    0.0042      1.0500    0.0097      0.5231 f    (58.39,13.39)
  ZBUF_15_0 (net)                                                                          2      0.0045
  ZBUF_7_inst_44/I (CKBD14BWP16P90CPDULVT)                                                                    0.0042      1.0700    0.0004      0.5235 f    (58.47,12.24)
  ZBUF_7_inst_44/Z (CKBD14BWP16P90CPDULVT)                                                                    0.0220      1.0500    0.0220      0.5455 f    (59.37,12.24)
  dbg_dat_si[0] (net)                                                                      1      0.1003
  dbg_dat_si[0] (out)                                                                                         0.0239      1.0700    0.0087      0.5541 f    (61.75,12.45)
  data arrival time                                                                                                                             0.5541

  clock clock (rise edge)                                                                                                           1.0000      1.0000
  clock network delay (ideal)                                                                                                       0.0000      1.0000
  clock uncertainty                                                                                                                -0.0300      0.9700
  cycle clock jitter                                                                                                               -0.0070      0.9630
  output external delay                                                                                                            -0.5000      0.4630
  data required time                                                                                                                            0.4630
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.4630
  data arrival time                                                                                                                            -0.5541
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                             -0.0911



  Startpoint: dbg_dat_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                           0.0000      0.0000
  clock network delay (ideal)                                                                                                       0.0000      0.0000
  input external delay                                                                                                              0.5000      0.5000

  dbg_dat_so[0] (in)                                                                                          0.0059      1.0500    0.0019      0.5019 f    (61.75,14.37)
  dbg_dat_so[0] (net)                                                                      1      0.0017
  SGI124_220/A2 (ND2D1BWP16P90CPDULVT)                                                                        0.0060      1.0700    0.0002      0.5021 f    (55.75,13.39)
  SGI124_220/ZN (ND2D1BWP16P90CPDULVT)                                                                        0.0056      1.0500    0.0052      0.5074 r    (55.63,13.39)
  net_net_135 (net)                                                                        1      0.0011
  SGI125_221/A1 (ND2SKNBD2BWP16P90CPDULVT)                                                                    0.0056      1.0700    0.0001      0.5075 r    (56.04,13.39)
  SGI125_221/ZN (ND2SKNBD2BWP16P90CPDULVT)                                                                    0.0090      1.0500    0.0058      0.5132 f    (56.04,13.39)
  net_net_129 (net)                                                                        1      0.0019
  SGI86_252/A2 (NR2SKPBD2BWP16P90CPDULVT)                                                                     0.0090      1.0700    0.0002      0.5135 f    (57.21,10.44)
  SGI86_252/ZN (NR2SKPBD2BWP16P90CPDULVT)                                                                     0.0054      1.0500    0.0054      0.5189 r    (57.21,10.51)
  net_net_159 (net)                                                                        1      0.0012
  SGI87_253/B1 (INR2D2BWP16P90CPDULVT)                                                                        0.0054      1.0700    0.0001      0.5190 r    (57.75,10.46)
  SGI87_253/ZN (INR2D2BWP16P90CPDULVT)                                                                        0.0052      1.0500    0.0039      0.5228 f    (57.75,10.46)
  i_img2_jtag_tap_tdo_i (net)                                                              1      0.0008
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDILVT)                                                         0.0052      1.0700    0.0001      0.5229 f    (57.40,11.06)     n
  data arrival time                                                                                                                             0.5229

  clock clock (fall edge)                                                                                                           0.5000      0.5000
  clock network delay (ideal)                                                                                                       0.0000      0.5000
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDILVT)                                                       0.0400      0.9300    0.0000      0.5000 f    (59.16,11.09)     n
  clock uncertainty                                                                                                                -0.0300      0.4700
  duty cycle clock jitter                                                                                                          -0.0090      0.4610
  library setup time                                                                                                      1.0000   -0.0048      0.4562
  data required time                                                                                                                            0.4562
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.4562
  data arrival time                                                                                                                            -0.5229
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                             -0.0667



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                 Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                           0.5000      0.5000
  clock network delay (ideal)                                                                                                       0.0000      0.5000

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDILVT)                                                       0.0400      1.0700    0.0000      0.5000 f    (59.16,11.09)     n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDILVT)                                                         0.0092      1.0500    0.0579      0.5579 r    (58.83,11.09)     n
  n394 (net)                                                                               1      0.0028
  ZINV_20_inst_54/I (INVSKND4BWP16P90CPDULVT)                                                                 0.0092      1.0700    0.0003      0.5582 r    (59.98,11.66)
  ZINV_20_inst_54/ZN (INVSKND4BWP16P90CPDULVT)                                                                0.0078      1.0500    0.0076      0.5658 f    (60.07,11.66)
  ZINV_20_1 (net)                                                                          1      0.0088
  ZINV_11_f_inst_53/I (INVSKPD14BWP16P90CPDULVT)                                                              0.0078      1.0700    0.0007      0.5665 f    (59.92,11.09)
  ZINV_11_f_inst_53/ZN (INVSKPD14BWP16P90CPDULVT)                                                             0.0208      1.0500    0.0149      0.5814 r    (59.91,11.09)
  tdo (net)                                                                                1      0.1003
  tdo (out)                                                                                                   0.0229      1.0700    0.0087      0.5902 r    (61.75,11.97)
  data arrival time                                                                                                                             0.5902

  clock clock (rise edge)                                                                                                           1.0000      1.0000
  clock network delay (ideal)                                                                                                       0.0000      1.0000
  clock uncertainty                                                                                                                -0.0300      0.9700
  duty cycle clock jitter                                                                                                          -0.0090      0.9610
  output external delay                                                                                                            -0.5000      0.4610
  data required time                                                                                                                            0.4610
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                            0.4610
  data arrival time                                                                                                                            -0.5902
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                             -0.1292


1
