Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_simple_De1_SoC_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at risac.v(289): object "rat" differs only in case from object "RAT" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v Line: 289
Info (10281): Verilog HDL Declaration information at csr_unit.v(22): object "mepc" differs only in case from object "MEPC" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v Line: 22
Info (10281): Verilog HDL Declaration information at csr_unit.v(25): object "mtvec" differs only in case from object "MTVEC" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v Line: 25
Info (10281): Verilog HDL Declaration information at csr_unit.v(26): object "mie" differs only in case from object "MIE" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v Line: 26
Info (10281): Verilog HDL Declaration information at csr_unit.v(27): object "mip" differs only in case from object "MIP" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v Line: 27
Info (10281): Verilog HDL Declaration information at csr_unit.v(134): object "csr" differs only in case from object "CSR" in the same scope File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v Line: 134
