<profile>

<section name = "Vivado HLS Report for 'biquadv2between'" level="0">
<item name = "Date">Mon Dec 23 23:07:26 2024
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">Biquadv2Between</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.42, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">49, 49, 50, 50, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_PROCESSING">40, 40, 8, -, -, 5, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 518, 426</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 3, 360, 490</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 415</column>
<column name="Register">-, -, 724, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">1, 3, 4, 7</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="biquadv2between_biquadv2_s_axi_U">biquadv2between_biquadv2_s_axi, 0, 0, 195, 310</column>
<column name="biquadv2between_mcud_U0">biquadv2between_mcud, 0, 3, 165, 180</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="array_r_U">biquadv2between_abkb, 2, 0, 0, 15, 27, 1, 405</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="addr1_fu_349_p2">+, 0, 17, 9, 4, 4</column>
<column name="addr5_fu_334_p2">+, 0, 17, 9, 3, 4</column>
<column name="i_V_fu_319_p2">+, 0, 14, 9, 3, 1</column>
<column name="p_Val2_2_fu_387_p2">+, 0, 158, 56, 51, 51</column>
<column name="p_Val2_4_fu_422_p2">+, 0, 77, 29, 24, 24</column>
<column name="p_Val2_7_fu_581_p2">+, 0, 158, 56, 51, 51</column>
<column name="p_Val2_9_fu_616_p2">+, 0, 77, 29, 24, 24</column>
<column name="brmerge40_demorgan_i_1_fu_764_p2">and, 0, 0, 2, 1, 1</column>
<column name="brmerge40_demorgan_i_fu_541_p2">and, 0, 0, 2, 1, 1</column>
<column name="carry_1_fu_636_p2">and, 0, 0, 2, 1, 1</column>
<column name="carry_fu_442_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_1_fu_758_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_535_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_38_i_i1_fu_738_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_38_i_i_fu_515_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_41_i_i1_fu_727_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_41_i_i_fu_504_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_1_fu_781_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_558_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_1_fu_668_p2">icmp, 0, 0, 1, 3, 2</column>
<column name="Range1_all_ones_fu_474_p2">icmp, 0, 0, 1, 3, 2</column>
<column name="Range1_all_zeros_1_fu_674_p2">icmp, 0, 0, 1, 3, 1</column>
<column name="Range1_all_zeros_fu_480_p2">icmp, 0, 0, 1, 3, 1</column>
<column name="Range2_all_ones_1_fu_652_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="Range2_all_ones_fu_458_p2">icmp, 0, 0, 1, 2, 2</column>
<column name="tmp_2_fu_313_p2">icmp, 0, 0, 1, 3, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_io">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i1_fu_748_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_fu_525_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_i1_fu_786_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_i_i_fu_563_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_680_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp2_demorgan_fu_769_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp3_fu_792_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_demorgan_fu_546_p2">or, 0, 0, 2, 1, 1</column>
<column name="underflow_1_not_fu_796_p2">or, 0, 0, 2, 1, 1</column>
<column name="underflow_not_fu_684_p2">or, 0, 0, 2, 1, 1</column>
<column name="deleted_ones_1_fu_732_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_ones_fu_509_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_1_fu_716_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_493_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_Val2_4_4_fu_695_p3">select, 0, 0, 25, 1, 25</column>
<column name="p_Val2_4_mux_fu_689_p3">select, 0, 0, 24, 1, 23</column>
<column name="p_Val2_9_5_fu_807_p3">select, 0, 0, 25, 1, 25</column>
<column name="p_Val2_9_mux_fu_801_p3">select, 0, 0, 24, 1, 23</column>
<column name="resultLeft_V_fu_701_p3">select, 0, 0, 24, 1, 24</column>
<column name="resultRight_V_fu_813_p3">select, 0, 0, 24, 1, 24</column>
<column name="p_not_i_i1_fu_742_p2">xor, 0, 0, 2, 1, 2</column>
<column name="p_not_i_i_fu_519_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp2_fu_775_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_12_fu_630_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_15_fu_721_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_16_fu_753_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_1_fu_498_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_9_fu_530_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_fu_552_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_s_fu_436_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">89, 18, 1, 18</column>
<column name="ap_sig_ioackin_outDataLeft_V_ap_ack">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_outDataRight_V_ap_ack">9, 2, 1, 2</column>
<column name="array_r_address0">65, 12, 4, 48</column>
<column name="array_r_address1">55, 10, 4, 40</column>
<column name="array_r_d0">50, 9, 27, 243</column>
<column name="array_r_d1">45, 8, 27, 216</column>
<column name="grp_fu_279_p0">15, 3, 27, 81</column>
<column name="grp_fu_279_p1">15, 3, 24, 72</column>
<column name="inDataLeft_V_blk_n">9, 2, 1, 2</column>
<column name="inDataRight_V_blk_n">9, 2, 1, 2</column>
<column name="outDataLeft_V_blk_n">9, 2, 1, 2</column>
<column name="outDataRight_V_blk_n">9, 2, 1, 2</column>
<column name="p_Val2_5_reg_242">9, 2, 24, 48</column>
<column name="p_Val2_s_reg_255">9, 2, 24, 48</column>
<column name="p_s_reg_268">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OP1_V_reg_936">51, 0, 51, 0</column>
<column name="Range1_all_ones_1_reg_1073">1, 0, 1, 0</column>
<column name="Range1_all_ones_reg_996">1, 0, 1, 0</column>
<column name="Range1_all_zeros_1_reg_1080">1, 0, 1, 0</column>
<column name="Range1_all_zeros_reg_1003">1, 0, 1, 0</column>
<column name="Range2_all_ones_1_reg_1068">1, 0, 1, 0</column>
<column name="Range2_all_ones_reg_991">1, 0, 1, 0</column>
<column name="a1_a0_V_read_reg_878">27, 0, 27, 0</column>
<column name="a2_a0_V_read_reg_873">27, 0, 27, 0</column>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="ap_reg_ioackin_outDataLeft_V_ap_ack">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_outDataRight_V_ap_ack">1, 0, 1, 0</column>
<column name="array_load_4_reg_921">27, 0, 27, 0</column>
<column name="b2_a0_V_read_reg_883">27, 0, 27, 0</column>
<column name="brmerge40_demorgan_i_1_reg_1100">1, 0, 1, 0</column>
<column name="brmerge40_demorgan_i_reg_1023">1, 0, 1, 0</column>
<column name="brmerge_i_i_i1_reg_1110">1, 0, 1, 0</column>
<column name="brmerge_i_i_i_reg_1033">1, 0, 1, 0</column>
<column name="carry_1_reg_1061">1, 0, 1, 0</column>
<column name="carry_reg_984">1, 0, 1, 0</column>
<column name="i_V_reg_901">3, 0, 3, 0</column>
<column name="inDataLeft_V_read_reg_868">24, 0, 24, 0</column>
<column name="inDataLeft_V_trunc_reg_888">24, 0, 27, 3</column>
<column name="inDataRight_V_read_reg_863">24, 0, 24, 0</column>
<column name="inDataRight_V_trunc_reg_893">24, 0, 27, 3</column>
<column name="newsignbit_1_reg_1055">1, 0, 1, 0</column>
<column name="newsignbit_reg_978">1, 0, 1, 0</column>
<column name="p_38_i_i1_reg_1090">1, 0, 1, 0</column>
<column name="p_38_i_i_reg_1013">1, 0, 1, 0</column>
<column name="p_Val2_2_reg_961">51, 0, 51, 0</column>
<column name="p_Val2_4_reg_972">24, 0, 24, 0</column>
<column name="p_Val2_5_reg_242">24, 0, 24, 0</column>
<column name="p_Val2_7_reg_1038">51, 0, 51, 0</column>
<column name="p_Val2_9_reg_1049">24, 0, 24, 0</column>
<column name="p_Val2_s_reg_255">24, 0, 24, 0</column>
<column name="p_s_reg_268">3, 0, 3, 0</column>
<column name="reg_301">51, 0, 51, 0</column>
<column name="resultLeft_V_reg_1085">24, 0, 24, 0</column>
<column name="signbit_1_reg_1043">1, 0, 1, 0</column>
<column name="signbit_reg_966">1, 0, 1, 0</column>
<column name="tmp_16_reg_1095">1, 0, 1, 0</column>
<column name="tmp_17_reg_1125">24, 0, 24, 0</column>
<column name="tmp_18_reg_1130">24, 0, 24, 0</column>
<column name="tmp_19_reg_1135">24, 0, 24, 0</column>
<column name="tmp_20_reg_926">24, 0, 24, 0</column>
<column name="tmp_22_reg_951">1, 0, 1, 0</column>
<column name="tmp_26_reg_946">24, 0, 24, 0</column>
<column name="tmp_28_reg_1008">1, 0, 1, 0</column>
<column name="tmp_3_cast_reg_906">3, 0, 4, 1</column>
<column name="tmp_4_reg_1120">24, 0, 24, 0</column>
<column name="tmp_9_reg_1018">1, 0, 1, 0</column>
<column name="underflow_1_reg_1105">1, 0, 1, 0</column>
<column name="underflow_reg_1028">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_biquadv2_AWVALID">in, 1, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_AWREADY">out, 1, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_AWADDR">in, 6, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_WVALID">in, 1, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_WREADY">out, 1, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_WDATA">in, 32, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_WSTRB">in, 4, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_ARVALID">in, 1, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_ARREADY">out, 1, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_ARADDR">in, 6, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_RVALID">out, 1, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_RREADY">in, 1, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_RDATA">out, 32, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_RRESP">out, 2, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_BVALID">out, 1, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_BREADY">in, 1, s_axi, biquadv2, scalar</column>
<column name="s_axi_biquadv2_BRESP">out, 2, s_axi, biquadv2, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, biquadv2between, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, biquadv2between, return value</column>
<column name="inDataLeft_V">in, 24, ap_hs, inDataLeft_V, scalar</column>
<column name="inDataLeft_V_ap_vld">in, 1, ap_hs, inDataLeft_V, scalar</column>
<column name="inDataLeft_V_ap_ack">out, 1, ap_hs, inDataLeft_V, scalar</column>
<column name="inDataRight_V">in, 24, ap_hs, inDataRight_V, scalar</column>
<column name="inDataRight_V_ap_vld">in, 1, ap_hs, inDataRight_V, scalar</column>
<column name="inDataRight_V_ap_ack">out, 1, ap_hs, inDataRight_V, scalar</column>
<column name="outDataLeft_V">out, 24, ap_hs, outDataLeft_V, pointer</column>
<column name="outDataLeft_V_ap_vld">out, 1, ap_hs, outDataLeft_V, pointer</column>
<column name="outDataLeft_V_ap_ack">in, 1, ap_hs, outDataLeft_V, pointer</column>
<column name="outDataRight_V">out, 24, ap_hs, outDataRight_V, pointer</column>
<column name="outDataRight_V_ap_vld">out, 1, ap_hs, outDataRight_V, pointer</column>
<column name="outDataRight_V_ap_ack">in, 1, ap_hs, outDataRight_V, pointer</column>
</table>
</item>
</section>
</profile>
