
---------- Begin Simulation Statistics ----------
final_tick                               1040925551000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68708                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701692                       # Number of bytes of host memory used
host_op_rate                                    68934                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16095.59                       # Real time elapsed on the host
host_tick_rate                               64671484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105901174                       # Number of instructions simulated
sim_ops                                    1109526538                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.040926                       # Number of seconds simulated
sim_ticks                                1040925551000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.654350                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139322983                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           158945886                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10956266                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        219836675                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18123216                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18422321                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          299105                       # Number of indirect misses.
system.cpu0.branchPred.lookups              280089146                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1862965                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811464                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7588700                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260698659                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26369497                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       52863736                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050804593                       # Number of instructions committed
system.cpu0.commit.committedOps            1052618580                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1942081719                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.542005                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.275923                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1421261818     73.18%     73.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    307029211     15.81%     88.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81845738      4.21%     93.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     75677662      3.90%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17302704      0.89%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5055086      0.26%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3357336      0.17%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4182667      0.22%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26369497      1.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1942081719                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858089                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015992965                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326230197                       # Number of loads committed
system.cpu0.commit.membars                    3625341                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625347      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583943951     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328041653     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127166183     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052618580                       # Class of committed instruction
system.cpu0.commit.refs                     455207864                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050804593                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052618580                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.977356                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.977356                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            347435747                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3376676                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138517635                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1125176685                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               825703044                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                766678231                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7600932                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12065285                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5412603                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  280089146                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                199575127                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1134912122                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2682097                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1143642969                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          107                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21937030                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134800                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         806949732                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         157446199                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550407                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1952830557                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.586563                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.895716                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1152390838     59.01%     59.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               592822969     30.36%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               107180857      5.49%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                78755426      4.03%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14268462      0.73%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3485581      0.18%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   85356      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3735298      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  105770      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1952830557                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      124983791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7691861                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               266752752                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.524767                       # Inst execution rate
system.cpu0.iew.exec_refs                   477218498                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132846786                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              287666493                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            347015486                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816573                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4464173                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           134056072                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1105465469                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            344371712                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7264254                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1090369418                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1804409                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6767613                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7600932                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10639872                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       180787                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15361892                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39626                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12718                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4236598                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20785289                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5078405                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12718                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1176077                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6515784                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                458332152                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1081535174                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.881895                       # average fanout of values written-back
system.cpu0.iew.wb_producers                404200953                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.520516                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1081627759                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1333647433                       # number of integer regfile reads
system.cpu0.int_regfile_writes              689858416                       # number of integer regfile writes
system.cpu0.ipc                              0.505726                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.505726                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626833      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            603272631     54.96%     55.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8037246      0.73%     56.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811523      0.17%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349574488     31.85%     88.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131310902     11.96%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1097633673                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2584656                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002355                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 506674     19.60%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1831010     70.84%     90.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               246970      9.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1096591444                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4150841040                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1081535124                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1158324055                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1100022652                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1097633673                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442817                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       52846885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           158584                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1453                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26007702                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1952830557                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.562073                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799927                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1150767100     58.93%     58.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          571910482     29.29%     88.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          180823696      9.26%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37748206      1.93%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9090350      0.47%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1160832      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             809504      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             354499      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             165888      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1952830557                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.528264                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19912859                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2965036                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           347015486                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          134056072                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1501                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2077814348                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4037195                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              311336318                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670643738                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13037761                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               835251836                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10184373                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                17361                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1365436055                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1116317105                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          714889923                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                761518164                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13976287                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7600932                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             36997941                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44246180                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1365436011                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        125366                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4701                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25550959                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4656                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3021175532                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2221734692                       # The number of ROB writes
system.cpu0.timesIdled                       26865051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1468                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.540207                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9906927                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10705538                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2069947                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19330774                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            369938                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         740412                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          370474                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21294776                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4611                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1201879                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12206171                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1311328                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434268                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23462835                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55096581                       # Number of instructions committed
system.cpu1.commit.committedOps              56907958                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    335514232                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169614                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.813290                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    311833821     92.94%     92.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11855747      3.53%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3952310      1.18%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3590226      1.07%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       892433      0.27%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       285060      0.08%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1661892      0.50%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       131415      0.04%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1311328      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    335514232                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              503076                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52993484                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16128997                       # Number of loads committed
system.cpu1.commit.membars                    3622526                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622526      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32024644     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17940196     31.52%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3320451      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56907958                       # Class of committed instruction
system.cpu1.commit.refs                      21260659                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55096581                       # Number of Instructions Simulated
system.cpu1.committedOps                     56907958                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.163797                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.163797                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            291437569                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               874400                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8897621                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              88672514                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13719148                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28445055                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1202364                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1246330                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4426769                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21294776                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13437851                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    322251573                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95919                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     103782860                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4140864                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062705                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14908887                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10276865                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.305600                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         339230905                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.317632                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.827756                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               278605540     82.13%     82.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33161827      9.78%     91.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16153508      4.76%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6654941      1.96%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1564627      0.46%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2494566      0.74%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  588861      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3915      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3120      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           339230905                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         373236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1268822                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14827794                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192160                       # Inst execution rate
system.cpu1.iew.exec_refs                    22769276                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5230452                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              249300590                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22769237                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712390                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1727119                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7112025                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80363489                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17538824                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           982076                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             65258163                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1606186                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4864720                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1202364                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8556934                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        45424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          318709                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7923                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          544                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2601                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6640240                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1980363                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           544                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       208251                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1060571                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37979433                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64673615                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845060                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 32094892                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190438                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64689016                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81428173                       # number of integer regfile reads
system.cpu1.int_regfile_writes               43108363                       # number of integer regfile writes
system.cpu1.ipc                              0.162238                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162238                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622626      5.47%      5.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39678239     59.90%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19507584     29.45%     94.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3431646      5.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              66240239                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2024737                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030567                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 374988     18.52%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1454713     71.85%     90.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               195034      9.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64642336                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         473902018                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64673603                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        103819431                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  72227287                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 66240239                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136202                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23455530                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           165924                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701934                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15578970                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    339230905                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.195266                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.654070                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          298446085     87.98%     87.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27293645      8.05%     96.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7004255      2.06%     98.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2913518      0.86%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2510728      0.74%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             431602      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             478475      0.14%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              95018      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              57579      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      339230905                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.195051                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16086372                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1916213                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22769237                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7112025                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       339604141                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1742239839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              269550019                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38008454                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10974580                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16301739                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1403231                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9011                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            104009123                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84547032                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57153459                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28530008                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9997294                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1202364                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23618805                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19145005                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       104009111                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27970                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               600                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22672887                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           597                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   414573502                       # The number of ROB reads
system.cpu1.rob.rob_writes                  164465598                       # The number of ROB writes
system.cpu1.timesIdled                           9495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4078750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8099988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       160045                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        50969                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58486948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3472195                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116955930                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3523164                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1428017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2776261                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1244885                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              359                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2650161                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2650159                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1428017                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            53                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12178164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12178164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    438683968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               438683968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              533                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4078842                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4078842    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4078842                       # Request fanout histogram
system.membus.respLayer1.occupancy        22009315000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20501525000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    288371571.428571                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   428246852.540626                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        32000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1103455000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1038906950000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2018601000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    167967491                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       167967491                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    167967491                       # number of overall hits
system.cpu0.icache.overall_hits::total      167967491                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31607636                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31607636                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31607636                       # number of overall misses
system.cpu0.icache.overall_misses::total     31607636                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 411965181998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 411965181998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 411965181998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 411965181998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    199575127                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    199575127                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    199575127                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    199575127                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.158375                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.158375                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.158375                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.158375                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13033.723307                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13033.723307                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13033.723307                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13033.723307                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1773                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    23.640000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29811426                       # number of writebacks
system.cpu0.icache.writebacks::total         29811426                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1796176                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1796176                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1796176                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1796176                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29811460                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29811460                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29811460                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29811460                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 365430901499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 365430901499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 365430901499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 365430901499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.149375                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.149375                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.149375                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.149375                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12258.067921                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12258.067921                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12258.067921                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12258.067921                       # average overall mshr miss latency
system.cpu0.icache.replacements              29811426                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    167967491                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      167967491                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31607636                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31607636                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 411965181998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 411965181998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    199575127                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    199575127                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.158375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.158375                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13033.723307                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13033.723307                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1796176                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1796176                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29811460                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29811460                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 365430901499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 365430901499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.149375                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.149375                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12258.067921                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12258.067921                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999945                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          197778670                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29811426                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.634324                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999945                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        428961712                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       428961712                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    410833089                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       410833089                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    410833089                       # number of overall hits
system.cpu0.dcache.overall_hits::total      410833089                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     40247377                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      40247377                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     40247377                       # number of overall misses
system.cpu0.dcache.overall_misses::total     40247377                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1128203934938                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1128203934938                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1128203934938                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1128203934938                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    451080466                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    451080466                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    451080466                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    451080466                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089224                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089224                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089224                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089224                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28031.738191                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28031.738191                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28031.738191                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28031.738191                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9429109                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       545450                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           184068                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8168                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.226226                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.778893                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26862408                       # number of writebacks
system.cpu0.dcache.writebacks::total         26862408                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14132845                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14132845                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14132845                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14132845                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26114532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26114532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26114532                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26114532                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 477870683720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 477870683720                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 477870683720                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 477870683720                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057893                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057893                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057893                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057893                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18299.033033                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18299.033033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18299.033033                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18299.033033                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26862408                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    291193450                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      291193450                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32723898                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32723898                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 737539410000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 737539410000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    323917348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    323917348                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101025                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101025                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22538.250486                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22538.250486                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9531985                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9531985                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23191913                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23191913                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 367619473000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 367619473000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071598                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071598                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15851.192310                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15851.192310                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119639639                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119639639                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7523479                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7523479                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 390664524938                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 390664524938                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127163118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127163118                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.059164                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.059164                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51926.047104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51926.047104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4600860                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4600860                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2922619                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2922619                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 110251210720                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 110251210720                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022983                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022983                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37723.429130                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37723.429130                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1823                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1823                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1330                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1330                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8700500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8700500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.421820                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.421820                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6541.729323                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6541.729323                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1314                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1314                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1061000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1061000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2931                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2931                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       665000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       665000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3085                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.049919                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.049919                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4318.181818                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4318.181818                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       512000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       512000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.049919                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.049919                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3324.675325                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3324.675325                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054099                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054099                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757365                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757365                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  67426763000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  67426763000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811464                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811464                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418096                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418096                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89028.094776                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89028.094776                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757365                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757365                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66669398000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66669398000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418096                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418096                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88028.094776                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88028.094776                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987438                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          438762305                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26871639                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.328081                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987438                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999607                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999607                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932668007                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932668007                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29755034                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24417665                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              207052                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54389446                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29755034                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24417665                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9695                       # number of overall hits
system.l2.overall_hits::.cpu1.data             207052                       # number of overall hits
system.l2.overall_hits::total                54389446                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56425                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2444317                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1575183                       # number of demand (read+write) misses
system.l2.demand_misses::total                4078594                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56425                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2444317                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2669                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1575183                       # number of overall misses
system.l2.overall_misses::total               4078594                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4905209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 232213394000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    243109500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 158995410000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     396357122500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4905209000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 232213394000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    243109500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 158995410000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    396357122500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29811459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26861982                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           12364                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1782235                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58468040                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29811459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26861982                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          12364                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1782235                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58468040                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001893                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.090995                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.215869                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.883825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.069758                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001893                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.090995                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.215869                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.883825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.069758                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86933.256535                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95001.341479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91086.361933                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100937.738663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97179.842490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86933.256535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95001.341479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91086.361933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100937.738663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97179.842490                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2776261                       # number of writebacks
system.l2.writebacks::total                   2776261                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            142                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 412                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           142                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                412                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        56360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2444216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1575041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4078182                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        56360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2444216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1575041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4078182                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4338656501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 207766168501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    212208500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 143236755000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 355553788502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4338656501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 207766168501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    212208500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 143236755000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 355553788502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.090992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.207457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.883745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069751                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.090992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.207457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.883745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.069751                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76981.130252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85003.194685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82732.358674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90941.604060                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87184.384734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76981.130252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85003.194685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82732.358674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90941.604060                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87184.384734                       # average overall mshr miss latency
system.l2.replacements                        7543040                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6462287                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6462287                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6462287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6462287                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51847949                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51847949                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51847949                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51847949                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 67                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       419500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       419500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.963636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.636364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.870130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7915.094340                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6261.194030                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1063500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       270000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1333500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.963636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.870130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20066.037736                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19285.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19902.985075                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.533333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3562.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3562.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2151397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           105825                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2257222                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1524063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1126101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2650164                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 147660675000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113600963500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  261261638500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3675460                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1231926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4907386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.414659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.914098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.540036                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96886.201555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100879.906420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98583.196549                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1524063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1126101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2650164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 132420044501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102339953500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 234759998001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.414659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.914098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.540036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86886.201227                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90879.906420                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88583.196361                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29755034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9695                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29764729                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56425                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            59094                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4905209000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    243109500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5148318500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29811459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        12364                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29823823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001893                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.215869                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86933.256535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91086.361933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87120.832910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          104                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           169                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        56360                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        58925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4338656501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    212208500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4550865001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001891                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.207457                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001976                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76981.130252                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82732.358674                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77231.480713                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22266268                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       101227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22367495                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       920254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       449082                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1369336                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  84552719000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45394446500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 129947165500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23186522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       550309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23736831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.816054                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057688                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91879.762544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101082.756601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94897.939950                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          101                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          142                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       920153                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       448940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1369093                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  75346124000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40896801500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 116242925500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.039685                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.815796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81884.343147                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91096.363657                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84905.061599                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           52                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              53                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           55                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.945455                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.946429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           52                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1020500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1040000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.945455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.946429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19622.641509                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999910                       # Cycle average of tags in use
system.l2.tags.total_refs                   116777753                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7543043                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.481518                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.864373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.212261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.927164                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.010275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.985837                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.466631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.081442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.405112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941770499                       # Number of tag accesses
system.l2.tags.data_accesses                941770499                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3606976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     156429504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        164160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     100802624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          261003264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3606976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       164160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3771136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177680704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177680704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          56359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2444211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1575041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4078176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2776261                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2776261                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3465162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        150279243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           157706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         96839417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             250741529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3465162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       157706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3622868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170694920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170694920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170694920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3465162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       150279243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          157706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        96839417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            421436449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2748800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     56359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2400811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1557014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008917259250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168265                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168265                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9740740                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2586094                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4078176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2776261                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4078176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2776261                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  61427                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27461                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            198436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            205929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            196712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            221638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            336338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            281610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            293602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            281624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            258627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            342587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           273932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           250315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           212406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           220503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           238522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           203968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            128766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            157781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            220135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            218556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            197574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            242948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           211860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           186677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           156570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           179664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139540                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 111150058750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20083745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            186464102500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27671.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46421.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1916350                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1603420                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4078176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2776261                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2402225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1122817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  265802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  140275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   63646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 138847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 169736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 175541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 174888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 180570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 179272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 179381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 180413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 174939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 172064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 170772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 168559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 167932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 170244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3245749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.403114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.929676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.839317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2209224     68.07%     68.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       684700     21.10%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       136102      4.19%     93.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        60296      1.86%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        34209      1.05%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20587      0.63%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13690      0.42%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10562      0.33%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        76379      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3245749                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.871488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.130182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168260    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168265                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.336035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.316814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.822619                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           141496     84.09%     84.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4073      2.42%     86.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16745      9.95%     96.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4983      2.96%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              830      0.49%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              119      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168265                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              257071936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3931328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               175922112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               261003264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177680704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       246.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    250.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1040925447000                       # Total gap between requests
system.mem_ctrls.avgGap                     151861.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3606976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    153651904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       164160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     99648896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    175922112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3465162.322641458828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 147610848.684028506279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 157705.803111753950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 95731050.029724940658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 169005470.017519056797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        56359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2444211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1575041                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2776261                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1998146250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 106560787000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    104436250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  77800733000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24943993824500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35453.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43597.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40715.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49396.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8984743.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11796665160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6270053460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14286140400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7661623680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82169377680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     212683043790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     220613901120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       555480805290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.641243                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 570885271250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34758620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 435281659750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11378075520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6047563995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         14393447460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6687023580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82169377680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     376162374870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      82947096000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       579784959105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.989843                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 211509481750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34758620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 794657449250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10244550529.411764                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46845554481.401283                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 346343944500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   170138756000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 870786795000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13423147                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13423147                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13423147                       # number of overall hits
system.cpu1.icache.overall_hits::total       13423147                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        14704                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         14704                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        14704                       # number of overall misses
system.cpu1.icache.overall_misses::total        14704                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    456565000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    456565000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    456565000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    456565000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13437851                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13437851                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13437851                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13437851                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001094                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001094                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001094                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001094                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31050.394450                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31050.394450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31050.394450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31050.394450                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          320                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    21.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          320                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        12332                       # number of writebacks
system.cpu1.icache.writebacks::total            12332                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2340                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2340                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2340                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2340                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        12364                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        12364                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        12364                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        12364                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    371285000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    371285000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    371285000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    371285000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000920                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000920                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000920                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000920                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30029.521191                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30029.521191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30029.521191                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30029.521191                       # average overall mshr miss latency
system.cpu1.icache.replacements                 12332                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13423147                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13423147                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        14704                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        14704                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    456565000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    456565000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13437851                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13437851                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001094                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001094                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31050.394450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31050.394450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2340                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2340                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        12364                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        12364                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    371285000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    371285000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000920                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000920                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30029.521191                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30029.521191                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.204094                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13296377                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12332                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1078.201184                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336742000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.204094                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975128                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975128                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26888066                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26888066                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15754722                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15754722                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15754722                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15754722                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4589546                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4589546                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4589546                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4589546                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 451217458167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 451217458167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 451217458167                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 451217458167                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20344268                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20344268                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20344268                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20344268                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225594                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225594                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225594                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225594                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 98314.181439                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98314.181439                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 98314.181439                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98314.181439                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2297284                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       361465                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            43302                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5714                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.052607                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.259538                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1782007                       # number of writebacks
system.cpu1.dcache.writebacks::total          1782007                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3505340                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3505340                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3505340                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3505340                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1084206                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1084206                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1084206                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1084206                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103096149816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103096149816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103096149816                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103096149816                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053293                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053293                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053293                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053293                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95089.078843                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95089.078843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95089.078843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95089.078843                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1782007                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14251811                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14251811                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2772437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2772437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 220293866000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 220293866000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17024248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17024248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79458.565154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79458.565154                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2221755                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2221755                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       550682                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       550682                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47754487500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47754487500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032347                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032347                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86718.809585                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86718.809585                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1502911                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1502911                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1817109                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1817109                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 230923592167                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 230923592167                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3320020                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3320020                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.547319                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.547319                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 127082.960993                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 127082.960993                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1283585                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1283585                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       533524                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       533524                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55341662316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55341662316                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160699                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160699                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103728.533892                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103728.533892                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          282                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          174                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7146500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7146500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.381579                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.381579                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41071.839080                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41071.839080                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3247500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3247500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096491                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096491                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73806.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73806.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       678500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       678500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.239819                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.239819                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6400.943396                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6400.943396                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       572500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       572500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.239819                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.239819                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5400.943396                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5400.943396                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103679                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103679                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707520                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707520                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62554267000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62554267000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390636                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390636                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88413.425769                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88413.425769                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707520                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707520                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61846747000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61846747000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390636                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390636                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87413.425769                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87413.425769                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.850946                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18649178                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1791626                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.409080                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336753500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.850946                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.901592                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901592                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46104382                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46104382                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1040925551000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53561528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9238548                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     52005874                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4766779                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            623                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4925560                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4925560                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29823823                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23737706                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           56                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           56                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89434343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80596565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        37060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5356149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175424117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3815864576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3438360512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1580544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228111168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7483916800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7562621                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178899904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         66030809                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056835                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.234838                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62328887     94.39%     94.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3650951      5.53%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  50971      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           66030809                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116946126499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40313272228                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44719190485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2688008662                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          18613364                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1158736183000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 841857                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714012                       # Number of bytes of host memory used
host_op_rate                                   845930                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1498.70                       # Real time elapsed on the host
host_tick_rate                               78608361                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261693174                       # Number of instructions simulated
sim_ops                                    1267798291                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117811                       # Number of seconds simulated
sim_ticks                                117810632000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.309188                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12766423                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14456506                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           590942                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18302625                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1484839                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1500632                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15793                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25273946                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6135                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4433                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           530369                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20700530                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5012808                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2604119                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12682576                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            82088051                       # Number of instructions committed
system.cpu0.commit.committedOps              83385796                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    226465096                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.368206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.348772                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    199313995     88.01%     88.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10980335      4.85%     92.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6004225      2.65%     95.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2475497      1.09%     96.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1511184      0.67%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       361417      0.16%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       623210      0.28%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       182425      0.08%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5012808      2.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    226465096                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2459614                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78262315                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18871326                       # Number of loads committed
system.cpu0.commit.membars                    1947497                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1947980      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60580491     72.65%     74.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18875447     22.64%     97.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1896060      2.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83385796                       # Class of committed instruction
system.cpu0.commit.refs                      20771885                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   82088051                       # Number of Instructions Simulated
system.cpu0.committedOps                     83385796                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.843632                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.843632                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            175368997                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                60918                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12141457                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              98069006                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                13618161                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 36730959                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                531070                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               122186                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2139808                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25273946                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16241536                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    206954799                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               139183                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     101479564                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           70                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1183306                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.108273                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          20842425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14251262                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.434736                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         228388995                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.450416                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.859201                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               162059037     70.96%     70.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39801029     17.43%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21043274      9.21%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3793759      1.66%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  278096      0.12%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  692860      0.30%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   26154      0.01%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  690641      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4145      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           228388995                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1409                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     936                       # number of floating regfile writes
system.cpu0.idleCycles                        5039226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              559207                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22758864                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.399545                       # Inst execution rate
system.cpu0.iew.exec_refs                    24113015                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2100919                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                8761127                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             22041298                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            701141                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           142677                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2240808                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95945166                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22012096                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           414846                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             93265194                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                152826                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             25385971                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                531070                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             25661789                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       311650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           45185                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          184                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          421                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2814                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3169972                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       340249                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           421                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       331783                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        227424                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 72242773                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91890660                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738302                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 53336965                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.393657                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      92002654                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               120399547                       # number of integer regfile reads
system.cpu0.int_regfile_writes               67335480                       # number of integer regfile writes
system.cpu0.ipc                              0.351663                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.351663                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1948365      2.08%      2.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             67365969     71.91%     73.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28617      0.03%     74.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57088      0.06%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 50      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                554      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                47      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22177333     23.67%     97.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2101157      2.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            371      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              93680039                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1543                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3053                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1501                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1793                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     524254                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005596                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 456322     87.04%     87.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     87.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     83      0.02%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     87.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 61094     11.65%     98.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6690      1.28%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               17      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              92254385                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         416307848                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91889159                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        108503147                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  93235058                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 93680039                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2710108                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12559373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            37573                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        105989                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5304206                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    228388995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.410178                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.983076                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          176537317     77.30%     77.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           30294209     13.26%     90.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           12682779      5.55%     96.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2970236      1.30%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3156928      1.38%     98.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             769029      0.34%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1450283      0.64%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             290703      0.13%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             237511      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      228388995                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.401323                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           902755                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          175319                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            22041298                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2240808                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2074                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       233428221                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2193322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               36063821                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60724778                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                676491                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                14705885                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16570409                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               100058                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            125998535                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              96943203                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           71034951                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 37443353                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1710228                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                531070                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20226856                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10310178                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1572                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       125996963                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     119418010                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            695942                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7151496                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        695782                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   317516422                       # The number of ROB reads
system.cpu0.rob.rob_writes                  194128161                       # The number of ROB writes
system.cpu0.timesIdled                         172373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  373                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.597132                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13271993                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14489529                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           617353                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18185547                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1060464                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1062534                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2070                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24591069                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1037                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1046                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           616190                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18906337                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4450127                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2365883                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16375907                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73703949                       # Number of instructions committed
system.cpu1.commit.committedOps              74885957                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    175070383                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.427748                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.435349                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    150130694     85.75%     85.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10343811      5.91%     91.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5466720      3.12%     94.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2548629      1.46%     96.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1163841      0.66%     96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       275435      0.16%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       508618      0.29%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       182508      0.10%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4450127      2.54%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    175070383                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1680244                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69974616                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16465512                       # Number of loads committed
system.cpu1.commit.membars                    1773128                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1773128      2.37%      2.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55262682     73.80%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16466558     21.99%     98.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1383413      1.85%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74885957                       # Class of committed instruction
system.cpu1.commit.refs                      17849971                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73703949                       # Number of Instructions Simulated
system.cpu1.committedOps                     74885957                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.412735                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.412735                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            126716352                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1302                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12523959                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93580708                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10145006                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 38170199                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                616501                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2311                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1808496                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24591069                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15131553                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    161383689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                73396                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      97504875                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1235328                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.138286                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15455201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14332457                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.548310                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         177456554                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.556891                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.920491                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               113847628     64.16%     64.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37656729     21.22%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20850451     11.75%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3607564      2.03%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  146109      0.08%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  688703      0.39%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     331      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  658566      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     473      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           177456554                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         371572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              661703                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21483665                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.486742                       # Inst execution rate
system.cpu1.iew.exec_refs                    21085792                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1418309                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10231048                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20501927                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            652169                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           136819                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1561347                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           91161809                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19667483                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           507118                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86556370                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                213985                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             13789860                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                616501                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14130975                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        68780                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             752                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4036415                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       176888                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            49                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       379150                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        282553                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 67826442                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85699167                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.732455                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49679811                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.481921                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85862165                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112355917                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62864405                       # number of integer regfile writes
system.cpu1.ipc                              0.414467                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.414467                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1773414      2.04%      2.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64049809     73.57%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  94      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19821940     22.77%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1418135      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              87063488                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     564316                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006482                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 536204     95.02%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 28051      4.97%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   61      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85854390                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         352225406                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     85699167                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        107437695                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  88618024                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87063488                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2543785                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16275852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77560                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        177902                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7224408                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    177456554                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.490619                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.064864                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          130231942     73.39%     73.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26271138     14.80%     88.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12829820      7.23%     95.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2765026      1.56%     96.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2592720      1.46%     98.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             822681      0.46%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1466760      0.83%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             258949      0.15%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             217518      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      177456554                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.489593                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           870743                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          179178                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20501927                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1561347                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    286                       # number of misc regfile reads
system.cpu1.numCycles                       177828126                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    57681110                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               27800082                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54254911                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                808432                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11015343                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7680131                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                65744                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            120899546                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              92371114                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67606236                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38720232                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1664747                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                616501                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11267438                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13351325                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       120899546                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      88036958                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            653262                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4906734                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        653276                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   261881184                       # The number of ROB reads
system.cpu1.rob.rob_writes                  184987421                       # The number of ROB writes
system.cpu1.timesIdled                           4437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2773201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5497984                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       112650                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        47788                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3313461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2052990                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6627634                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2100778                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2684675                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260723                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2464269                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              910                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            904                       # Transaction distribution
system.membus.trans_dist::ReadExReq             86365                       # Transaction distribution
system.membus.trans_dist::ReadExResp            86349                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2684676                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           137                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8269008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8269008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    194031808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               194031808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1448                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2772992                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2772992    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2772992                       # Request fanout histogram
system.membus.respLayer1.occupancy        14832629500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7292016000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   117810632000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   117810632000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 92                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           46                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    23840956.521739                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24745560.543218                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           46    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        50000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     56911500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             46                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   116713948000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1096684000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15982897                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15982897                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15982897                       # number of overall hits
system.cpu0.icache.overall_hits::total       15982897                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       258639                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        258639                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       258639                       # number of overall misses
system.cpu0.icache.overall_misses::total       258639                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6099263997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6099263997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6099263997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6099263997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16241536                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16241536                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16241536                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16241536                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015925                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015925                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015925                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015925                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23582.151172                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23582.151172                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23582.151172                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23582.151172                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1975                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.021277                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       223904                       # number of writebacks
system.cpu0.icache.writebacks::total           223904                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34735                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34735                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34735                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34735                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       223904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       223904                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       223904                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       223904                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5260252497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5260252497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5260252497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5260252497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013786                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013786                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013786                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013786                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23493.338650                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23493.338650                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23493.338650                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23493.338650                       # average overall mshr miss latency
system.cpu0.icache.replacements                223904                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15982897                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15982897                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       258639                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       258639                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6099263997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6099263997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16241536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16241536                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015925                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015925                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23582.151172                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23582.151172                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34735                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34735                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       223904                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       223904                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5260252497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5260252497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013786                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013786                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23493.338650                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23493.338650                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16207080                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           223936                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            72.373714                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         32706976                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        32706976                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16747379                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16747379                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16747379                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16747379                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4918703                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4918703                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4918703                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4918703                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 330765798156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 330765798156                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 330765798156                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 330765798156                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21666082                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21666082                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21666082                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21666082                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.227023                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.227023                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.227023                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.227023                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67246.548156                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67246.548156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67246.548156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67246.548156                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     20680127                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2953                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           385867                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.593925                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   184.562500                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1914000                       # number of writebacks
system.cpu0.dcache.writebacks::total          1914000                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3011169                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3011169                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3011169                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3011169                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1907534                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1907534                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1907534                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1907534                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 157503605070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 157503605070                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 157503605070                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 157503605070                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088042                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088042                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088042                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088042                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82569.225539                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82569.225539                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82569.225539                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82569.225539                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1914000                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16152107                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16152107                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4269182                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4269182                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 281649767500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 281649767500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20421289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20421289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.209055                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.209055                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65972.771248                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65972.771248                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2414750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2414750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1854432                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1854432                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 152774550000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 152774550000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090809                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82383.473754                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82383.473754                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       595272                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        595272                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       649521                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       649521                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  49116030656                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  49116030656                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1244793                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1244793                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.521790                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.521790                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75618.849361                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75618.849361                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       596419                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       596419                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53102                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53102                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4729055070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4729055070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042659                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89056.063237                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89056.063237                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       650987                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       650987                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12745                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12745                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    212063500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    212063500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       663732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       663732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.019202                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.019202                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 16638.956454                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16638.956454                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5511                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5511                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7234                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7234                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    171306500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    171306500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010899                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010899                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23680.743710                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23680.743710                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       650133                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       650133                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1200                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1200                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     18148000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     18148000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       651333                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       651333                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001842                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001842                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 15123.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15123.333333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1200                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1200                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16948000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16948000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001842                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001842                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 14123.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14123.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3728                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3728                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          705                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          705                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     23126500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     23126500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4433                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4433                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.159035                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.159035                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32803.546099                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32803.546099                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          705                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          705                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     22421500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     22421500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.159035                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.159035                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31803.546099                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31803.546099                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993680                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19970915                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1914963                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.428878                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993680                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999803                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999803                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47886091                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47886091                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              194134                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              223576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1630                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              119309                       # number of demand (read+write) hits
system.l2.demand_hits::total                   538649                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             194134                       # number of overall hits
system.l2.overall_hits::.cpu0.data             223576                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1630                       # number of overall hits
system.l2.overall_hits::.cpu1.data             119309                       # number of overall hits
system.l2.overall_hits::total                  538649                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29771                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1689273                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1049407                       # number of demand (read+write) misses
system.l2.demand_misses::total                2771671                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29771                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1689273                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3220                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1049407                       # number of overall misses
system.l2.overall_misses::total               2771671                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2437162000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 151268404500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    276419000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  96202180500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     250184166000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2437162000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 151268404500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    276419000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  96202180500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    250184166000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          223905                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1912849                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1168716                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3310320                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         223905                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1912849                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1168716                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3310320                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.132963                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.883119                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.663918                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.897914                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.837282                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.132963                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.883119                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.663918                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.897914                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.837282                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81863.625676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89546.452527                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85844.409938                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 91672.897646                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90264.741378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81863.625676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89546.452527                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85844.409938                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 91672.897646                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90264.741378                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              260723                       # number of writebacks
system.l2.writebacks::total                    260723                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            247                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 637                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           247                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                637                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        29695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1689042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1049160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2771034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1689042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1049160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2771034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2134887000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 134366680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    241842500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  85697107000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 222440516500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2134887000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 134366680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    241842500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  85697107000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 222440516500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.132623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.882998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.646804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.897703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.837089                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.132623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.882998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.646804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.897703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.837089                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71893.820509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79552.006404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77093.560727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81681.637691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80273.470661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71893.820509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79552.006404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77093.560727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81681.637691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80273.470661                       # average overall mshr miss latency
system.l2.replacements                        4822946                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       320343                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           320343                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       320343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       320343                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2884511                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2884511                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2884511                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2884511                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              62                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   77                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       752500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       450500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1203000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.431193                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.557471                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        15050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9585.106383                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12402.061856                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1002500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       950000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1952500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.431193                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.557471                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20212.765957                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20128.865979                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           608                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                621                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          253                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              276                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6354000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      6384500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          861                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            897                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.293844                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.638889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 25114.624506                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1326.086957                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 23132.246377                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          253                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          276                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5110500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       471500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5582000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.293844                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.638889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20199.604743                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20224.637681                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             5693                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5771                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          46758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          39600                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               86358                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4580627500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4008827500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8589455000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.891461                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998034                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.937360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97964.572907                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101233.017677                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99463.338660                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        46758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        39600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          86358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4113047500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3612827500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7725875000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.891461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.937360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87964.572907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91233.017677                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89463.338660                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        194134                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1630                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             195764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29771                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3220                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            32991                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2437162000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    276419000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2713581000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       223905                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         228755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.132963                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.663918                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.144220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81863.625676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85844.409938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82252.159680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           83                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           159                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29695                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        32832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2134887000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    241842500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2376729500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.132623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.646804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.143525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71893.820509                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77093.560727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72390.640229                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       217883                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       119231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            337114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1642515                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1009807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2652322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 146687777000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92193353000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 238881130000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1860398                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1129038                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2989436                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.882884                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.894396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.887232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89306.811201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 91297.993577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90064.905392                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          231                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          247                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          478                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1642284                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1009560                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2651844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 130253632500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  82084279500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 212337912000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.882759                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.894177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.887072                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79312.489496                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 81306.984726                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80071.796079                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          482                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               482                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          137                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             137                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          619                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           619                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.221325                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.221325                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          137                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          137                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2604500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2604500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.221325                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.221325                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19010.948905                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19010.948905                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997037                       # Cycle average of tags in use
system.l2.tags.total_refs                     6516112                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4823492                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.350912                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.297173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.901037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       25.123132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.039524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       12.636171                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.395268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.392549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.197440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999954                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56958340                       # Number of tag accesses
system.l2.tags.data_accesses                 56958340                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1900416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     108098112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        200768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      67146240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          177345536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1900416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       200768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2101184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16686272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16686272                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1689033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1049160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2771024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       260723                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             260723                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16131108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        917558205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1704159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        569950597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1505344068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16131108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1704159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17835266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      141636385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            141636385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      141636385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16131108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       917558205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1704159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       569950597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1646980452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    257854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1680293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1045939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002730933750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15768                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15768                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5334107                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             242722                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2771025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260723                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2771025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   260723                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11961                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2869                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            121217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            122216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            120324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            120304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            243940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            322195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            286326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            221161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            237909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           176195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           151775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           128040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           126692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           128009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11726                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  56293014000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13795320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            108025464000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20402.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39152.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1808681                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  236857                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2771025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               260723                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1231754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  749528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  388624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  221785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  108560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   45805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   11333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       971383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    198.770125                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.140981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.000735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       548457     56.46%     56.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       219217     22.57%     79.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        60724      6.25%     85.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32387      3.33%     88.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19484      2.01%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13636      1.40%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11550      1.19%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9808      1.01%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56120      5.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       971383                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     174.977930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    804.695275                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         15497     98.28%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           62      0.39%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           24      0.15%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           16      0.10%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.01%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            4      0.03%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           17      0.11%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.01%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607           10      0.06%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            9      0.06%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           18      0.11%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143           19      0.12%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           16      0.10%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            3      0.02%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            6      0.04%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            3      0.02%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215           11      0.07%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            7      0.04%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           14      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.01%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            9      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            4      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            4      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15768                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.352803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.334444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.800376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12983     82.34%     82.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              395      2.51%     84.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2072     13.14%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              262      1.66%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      0.27%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15768                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              176580096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  765504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16502464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               177345600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16686272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1498.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1505.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    141.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117810712500                       # Total gap between requests
system.mem_ctrls.avgGap                      38859.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1900480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    107538752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       200768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     66940096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16502464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16131651.004130085930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 912810246.192381024361                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1704158.585618995829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 568200805.509642004967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140076185.993128359318                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1689033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1049160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       260723                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    908060750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  64652984000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    111334750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  42353084500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2872990675500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30579.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38278.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35490.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40368.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11019321.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3355642920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1783577895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9264592680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          602570700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9300117840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      52054161300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1404199680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        77764863015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        660.083574                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3183490750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3934060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 110693081250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3579981720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1902820590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10435117140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          743411520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9300117840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52231842270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1254573600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79447864680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        674.369226                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2793332750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3934060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 111083239250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                428                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          215                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    134403144.186047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   258775736.157778                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          215    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    874890000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            215                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    88913956000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  28896676000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15126479                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15126479                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15126479                       # number of overall hits
system.cpu1.icache.overall_hits::total       15126479                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5074                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5074                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5074                       # number of overall misses
system.cpu1.icache.overall_misses::total         5074                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    319592500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    319592500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    319592500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    319592500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15131553                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15131553                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15131553                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15131553                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000335                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000335                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 62986.302720                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 62986.302720                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 62986.302720                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 62986.302720                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           84                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           84                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4850                       # number of writebacks
system.cpu1.icache.writebacks::total             4850                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          224                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          224                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          224                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          224                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4850                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4850                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4850                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4850                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    302142500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    302142500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    302142500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    302142500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000321                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000321                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000321                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000321                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62297.422680                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62297.422680                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62297.422680                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62297.422680                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4850                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15126479                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15126479                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5074                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5074                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    319592500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    319592500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15131553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15131553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 62986.302720                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 62986.302720                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          224                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          224                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4850                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4850                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    302142500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    302142500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000321                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62297.422680                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62297.422680                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15270463                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4882                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3127.911307                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30267956                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30267956                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15341233                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15341233                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15341233                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15341233                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4322910                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4322910                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4322910                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4322910                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 291280819999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 291280819999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 291280819999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 291280819999                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19664143                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19664143                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19664143                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19664143                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.219837                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.219837                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.219837                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.219837                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67380.727334                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67380.727334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67380.727334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67380.727334                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5525693                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         7279                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            78517                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            123                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.375753                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.178862                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1168250                       # number of writebacks
system.cpu1.dcache.writebacks::total          1168250                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3160456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3160456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3160456                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3160456                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1162454                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1162454                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1162454                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1162454                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  99919366500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  99919366500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  99919366500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  99919366500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059115                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059115                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059115                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059115                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85955.544477                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85955.544477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85955.544477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85955.544477                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1168250                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15148862                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15148862                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3723291                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3723291                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 244711249000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 244711249000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18872153                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18872153                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.197290                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.197290                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65724.448881                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65724.448881                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2600546                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2600546                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1122745                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1122745                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  95867761500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  95867761500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.059492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85386.941380                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85386.941380                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       192371                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        192371                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       599619                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       599619                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  46569570999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  46569570999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       791990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       791990                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.757104                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.757104                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77665.269111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77665.269111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       559910                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       559910                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39709                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39709                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4051605000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4051605000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.050138                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.050138                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102032.410788                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102032.410788                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       583658                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       583658                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7955                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7955                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    199188000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    199188000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       591613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       591613                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013446                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013446                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25039.346323                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25039.346323                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           84                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           84                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7871                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7871                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    184353000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    184353000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013304                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013304                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23421.801550                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23421.801550                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       591074                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       591074                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          327                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          327                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2098500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2098500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       591401                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       591401                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000553                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000553                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6417.431193                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6417.431193                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          327                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          327                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1773500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1773500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000553                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000553                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5423.547401                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5423.547401                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          542                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          542                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     23363000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     23363000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1046                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1046                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.518164                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.518164                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 43105.166052                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 43105.166052                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          542                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          542                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     22821000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     22821000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.518164                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.518164                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 42105.166052                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 42105.166052                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.813103                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17689536                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1170467                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.113229                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.813103                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994159                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994159                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42866847                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42866847                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117810632000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3220978                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       581066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2990661                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4562223                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             978                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1525                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2503                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92527                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        228755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2992224                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          619                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          619                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       671713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5745067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3508313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9939643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28659712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244918336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       620800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149565824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423764672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4827566                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16890304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8139576                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.278029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.460948                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5924328     72.78%     72.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2167456     26.63%     99.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  47790      0.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8139576                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6624821499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2873766261                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         335950810                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1756504074                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7319411                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
