Example Verilog with Linear wiring
// LOG : Starting NetList 
digraph G {
6 [label="(1, 1) CAST"];
7 [label="(1, 1) IDX [1](DOWN)"];
4 [label="(1, 1) CAST"];
5 [label="(1, 1) IDX [0](DOWN)"];
2 [label="INOUT(2) INOUT : logic[2]"];
1 [label="OUT(1) OUTPUT : logic"];
3 [label="(2, 1) nand"];
	7 -> 6;
	2 -> 7;
	5 -> 4;
	2 -> 5;
	4 -> 3;
	6 -> 3;
	3 -> 1;
}

Generating PNG
