$date
	Sat Oct 22 20:31:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#792106
b10000 &
b10000 %
1$
b10000 !
1"
#792107
0"
#792110
b1000 &
b1000 %
#792114
b100 &
b100 %
#792118
b10 &
b10 %
#792122
b1 &
b1 %
1#
#792126
b0 &
0#
b0 %
0$
#1780781
b10100 !
1"
#1780782
b10100 &
b10100 %
1$
#1780783
0"
#1780786
b1010 &
b1010 %
#1780790
b101 &
b101 %
#1780794
b10000 &
b10000 %
#1780798
b1000 &
b1000 %
#1780802
b100 &
b100 %
#1780806
b10 &
b10 %
#1780810
b1 &
b1 %
1#
#1780814
b0 &
0#
b0 %
0$
#2737669
b10110 !
1"
#2737670
b10110 &
b10110 %
1$
#2737671
0"
#2737674
b1011 &
b1011 %
#2737678
b100010 &
b100010 %
#2737682
b10001 &
b10001 %
#2737686
b110100 &
b110100 %
#2737690
b11010 &
b11010 %
#2737694
b1101 &
b1101 %
#2737698
b101000 &
b101000 %
#2737702
b10100 &
b10100 %
#2737706
b1010 &
b1010 %
#2737710
b101 &
b101 %
#2737714
b10000 &
b10000 %
#2737718
b1000 &
b1000 %
#2737722
b100 &
b100 %
#2737726
b10 &
b10 %
#2737730
b1 &
b1 %
1#
#2737734
b0 &
0#
b0 %
0$
#4500012
