# chisel + Miil project template
## Dependencies
- [OpenJDK 17](https://openjdk.org/projects/jdk/17/)
- [Scala 2.13.15](https://www.scala-lang.org/download/2.13.15.html)
- [Mill](https://mill-build.org/mill/scalalib/intro.html)

## Usage
to generate SystemVerilog file, run:
```bash
miil -i Adder.runMain Main --target-dir ./build
```

Then you will see `Adder.sv` in `build/` if all the things done correctly.