#--  Synopsys, Inc.
#--  Version K-2015.09L-2
#--  Project file C:\Users\neera_000\Documents\GitHub\DAISI\Example Project\impl1\run_options.txt
#--  Written on Wed Jun 14 09:11:17 2017


#project files
add_file -verilog "C:/lscc/diamond/3.7_x64/cae_library/synthesis/verilog/pmi_def.v"
add_file -verilog "C:/lscc/diamond/3.7_x64/module/reveal/src/ertl/ertl.v"
add_file -verilog "C:/lscc/diamond/3.7_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v"
add_file -verilog "C:/lscc/diamond/3.7_x64/module/reveal/src/rvl_j2w_module/wb2sci.v"
add_file -verilog "C:/lscc/diamond/3.7_x64/module/reveal/src/ertl/JTAG_SOFT.v"
add_file -verilog "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/reveal_workspace/tmpreveal/default_w_standby_top_la0_trig_gen.v"
add_file -verilog "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/reveal_workspace/tmpreveal/default_w_standby_top_la0_gen.v"
add_file -verilog "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/reveal_workspace/tmpreveal/Default_w_standby_top_rvl.v"



#implementation: "impl1"
impl -add impl1 -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -num_critical_paths 3
set_option -num_startend_points 0
set_option -project_relative_includes 1
set_option -include_path {C:/Users/neera_000/Documents/GitHub/DAISI/Example Project}

#device options
set_option -technology MACHXO2
set_option -part LCMXO2_7000HE
set_option -package TG144C
set_option -speed_grade -4
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "Default_w_standby_top"

# mapper_options
set_option -frequency 1
set_option -auto_constrain_io 1
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -resolve_multiple_driver 1
set_option -srs_instrumentation 1

# Lattice XP
set_option -maxfan 100
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 0
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -allow_duplicate_modules 1
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./Default_pattern_w_standby_impl1.edi"

#set log file 
set_option log_file "C:/Users/neera_000/Documents/GitHub/DAISI/Example Project/impl1/Default_pattern_w_standby_impl1.srf" 
impl -active "impl1"
