Release 14.5 ngdbuild P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -sd
../../src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128 -sd
../../src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48 -sd
../../src/user/iphc_strasbourg/common/chipscope -sd
../../src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512
-sd ../../src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512
-sd
../../src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounte
r/96x512 -sd
../../src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512
-sd ../../src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b -sd
../../src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512 -sd
../../src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128
-sd
../../ip_com/gbt_fpga/tags/gbt_fpga_0_1_0_beta/gbt_link/vendor_specific/xilinx/x
lx_6_series/virtex_6/gbt/gbt_rx/gearbox/standard/dpram -sd
../../src/system/cdce/cdce_phase_mon_v2/dpram -sd
../../src/system/ethernet/ipcore_dir/basex -sd
../../src/system/ethernet/ipcore_dir/sgmii -sd
../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram -sd
../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram -sd
../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo -sd
../../src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo -sd
../../src/user/iphc_strasbourg/common/dist_mem -sd
../../src/system/cdce/cdce_phase_mon_v2/pll -sd ../../src/system/pll -sd
../../src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input -nt timestamp -uc
D:/cern/glib/tries/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/sys
tem/sys/system.ucf -uc
D:/cern/glib/tries/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/sys
tem/sys/system_clk.ucf -uc
D:/cern/glib/tries/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/use
r/iphc_strasbourg/be/ucf/user_fabric_clk.ucf -uc
D:/cern/glib/tries/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/use
r/iphc_strasbourg/be/ucf/user_mgt_refclk.ucf -uc
D:/cern/glib/tries/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/use
r/iphc_strasbourg/be/ucf/user_mgt_sfp.ucf -uc
D:/cern/glib/tries/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/use
r/iphc_strasbourg/be/gbt_fpga/ucf/glib_gbt_ref_design_timingclosure.ucf -uc
D:/cern/glib/tries/gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/use
r/iphc_strasbourg/be/gbt_fpga/ucf/glib_gbt_ref_design_floorplanning.ucf -p
xc6vlx130t-ff1156-1 glib_top.ngc glib_top.ngd

