
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={11,rS,rT,imm}                         Premise(F2)
	S3= ICache[addr]={11,rS,rT,imm}                             Premise(F3)
	S4= GPR[rS]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= A_EX.Out=>ALU.A                                         Premise(F5)
	S8= B_EX.Out=>ALU.B                                         Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F7)
	S10= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                      Premise(F8)
	S11= ALU.Out=>ALUOut_MEM.In                                 Premise(F9)
	S12= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F10)
	S13= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F11)
	S14= FU.OutID1=>A_EX.In                                     Premise(F12)
	S15= A_MEM.Out=>A_WB.In                                     Premise(F13)
	S16= LIMMEXT.Out=>B_EX.In                                   Premise(F14)
	S17= B_MEM.Out=>B_WB.In                                     Premise(F15)
	S18= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F16)
	S19= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F17)
	S20= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F18)
	S21= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F19)
	S22= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F20)
	S23= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F21)
	S24= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F22)
	S25= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F24)
	S27= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F25)
	S28= FU.Bub_ID=>CU_ID.Bub                                   Premise(F26)
	S29= FU.Halt_ID=>CU_ID.Halt                                 Premise(F27)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S32= FU.Bub_IF=>CU_IF.Bub                                   Premise(F30)
	S33= FU.Halt_IF=>CU_IF.Halt                                 Premise(F31)
	S34= ICache.Hit=>CU_IF.ICacheHit                            Premise(F32)
	S35= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F33)
	S36= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F34)
	S37= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F35)
	S38= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F36)
	S39= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F37)
	S40= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F38)
	S41= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F39)
	S42= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F40)
	S43= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F41)
	S44= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F42)
	S45= ICache.Hit=>FU.ICacheHit                               Premise(F43)
	S46= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F44)
	S47= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F45)
	S48= IR_EX.Out=>FU.IR_EX                                    Premise(F46)
	S49= IR_ID.Out=>FU.IR_ID                                    Premise(F47)
	S50= IR_MEM.Out=>FU.IR_MEM                                  Premise(F48)
	S51= IR_WB.Out=>FU.IR_WB                                    Premise(F49)
	S52= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F50)
	S53= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F51)
	S54= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F52)
	S55= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F53)
	S56= ALU.Out=>FU.InEX                                       Premise(F54)
	S57= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F55)
	S58= GPR.Rdata1=>FU.InID1                                   Premise(F56)
	S59= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F57)
	S60= ALUOut_MEM.Out=>FU.InMEM                               Premise(F58)
	S61= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F59)
	S62= ALUOut_WB.Out=>FU.InWB                                 Premise(F60)
	S63= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F61)
	S64= IR_ID.Out25_21=>GPR.RReg1                              Premise(F62)
	S65= ALUOut_WB.Out=>GPR.WData                               Premise(F63)
	S66= IR_WB.Out20_16=>GPR.WReg                               Premise(F64)
	S67= IMMU.Addr=>IAddrReg.In                                 Premise(F65)
	S68= PC.Out=>ICache.IEA                                     Premise(F66)
	S69= ICache.IEA=addr                                        Path(S6,S68)
	S70= ICache.Hit=ICacheHit(addr)                             ICache-Search(S69)
	S71= ICache.Out={11,rS,rT,imm}                              ICache-Search(S69,S3)
	S72= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S70,S34)
	S73= FU.ICacheHit=ICacheHit(addr)                           Path(S70,S45)
	S74= ICache.Out=>ICacheReg.In                               Premise(F67)
	S75= ICacheReg.In={11,rS,rT,imm}                            Path(S71,S74)
	S76= PC.Out=>IMMU.IEA                                       Premise(F68)
	S77= IMMU.IEA=addr                                          Path(S6,S76)
	S78= CP0.ASID=>IMMU.PID                                     Premise(F69)
	S79= IMMU.PID=pid                                           Path(S5,S78)
	S80= IMMU.Addr={pid,addr}                                   IMMU-Search(S79,S77)
	S81= IAddrReg.In={pid,addr}                                 Path(S80,S67)
	S82= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S79,S77)
	S83= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S82,S35)
	S84= IR_MEM.Out=>IR_DMMU1.In                                Premise(F70)
	S85= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F71)
	S86= IR_ID.Out=>IR_EX.In                                    Premise(F72)
	S87= ICache.Out=>IR_ID.In                                   Premise(F73)
	S88= IR_ID.In={11,rS,rT,imm}                                Path(S71,S87)
	S89= ICache.Out=>IR_IMMU.In                                 Premise(F74)
	S90= IR_IMMU.In={11,rS,rT,imm}                              Path(S71,S89)
	S91= IR_EX.Out=>IR_MEM.In                                   Premise(F75)
	S92= IR_DMMU2.Out=>IR_WB.In                                 Premise(F76)
	S93= IR_MEM.Out=>IR_WB.In                                   Premise(F77)
	S94= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F78)
	S95= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F79)
	S96= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F80)
	S97= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F81)
	S98= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F82)
	S99= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F83)
	S100= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F84)
	S101= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F85)
	S102= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F86)
	S103= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F87)
	S104= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F88)
	S105= IR_EX.Out31_26=>CU_EX.Op                              Premise(F89)
	S106= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F90)
	S107= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F91)
	S108= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F92)
	S109= IR_ID.Out31_26=>CU_ID.Op                              Premise(F93)
	S110= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F94)
	S111= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F95)
	S112= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F96)
	S113= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F97)
	S114= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F98)
	S115= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F99)
	S116= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F100)
	S117= IR_WB.Out31_26=>CU_WB.Op                              Premise(F101)
	S118= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F102)
	S119= CtrlA_EX=0                                            Premise(F103)
	S120= CtrlB_EX=0                                            Premise(F104)
	S121= CtrlALUOut_MEM=0                                      Premise(F105)
	S122= CtrlALUOut_DMMU1=0                                    Premise(F106)
	S123= CtrlALUOut_DMMU2=0                                    Premise(F107)
	S124= CtrlALUOut_WB=0                                       Premise(F108)
	S125= CtrlA_MEM=0                                           Premise(F109)
	S126= CtrlA_WB=0                                            Premise(F110)
	S127= CtrlB_MEM=0                                           Premise(F111)
	S128= CtrlB_WB=0                                            Premise(F112)
	S129= CtrlICache=0                                          Premise(F113)
	S130= ICache[addr]={11,rS,rT,imm}                           ICache-Hold(S3,S129)
	S131= CtrlIMMU=0                                            Premise(F114)
	S132= CtrlIR_DMMU1=0                                        Premise(F115)
	S133= CtrlIR_DMMU2=0                                        Premise(F116)
	S134= CtrlIR_EX=0                                           Premise(F117)
	S135= CtrlIR_ID=1                                           Premise(F118)
	S136= [IR_ID]={11,rS,rT,imm}                                IR_ID-Write(S88,S135)
	S137= CtrlIR_IMMU=0                                         Premise(F119)
	S138= CtrlIR_MEM=0                                          Premise(F120)
	S139= CtrlIR_WB=0                                           Premise(F121)
	S140= CtrlGPR=0                                             Premise(F122)
	S141= GPR[rS]=a                                             GPR-Hold(S4,S140)
	S142= CtrlIAddrReg=0                                        Premise(F123)
	S143= CtrlPC=0                                              Premise(F124)
	S144= CtrlPCInc=1                                           Premise(F125)
	S145= PC[Out]=addr+4                                        PC-Inc(S1,S143,S144)
	S146= PC[CIA]=addr                                          PC-Inc(S1,S143,S144)
	S147= CtrlIMem=0                                            Premise(F126)
	S148= IMem[{pid,addr}]={11,rS,rT,imm}                       IMem-Hold(S2,S147)
	S149= CtrlICacheReg=0                                       Premise(F127)
	S150= CtrlASIDIn=0                                          Premise(F128)
	S151= CtrlCP0=0                                             Premise(F129)
	S152= CP0[ASID]=pid                                         CP0-Hold(S0,S151)
	S153= CtrlEPCIn=0                                           Premise(F130)
	S154= CtrlExCodeIn=0                                        Premise(F131)
	S155= CtrlIRMux=0                                           Premise(F132)

ID	S156= IR_ID.Out={11,rS,rT,imm}                              IR-Out(S136)
	S157= IR_ID.Out31_26=11                                     IR-Out(S136)
	S158= IR_ID.Out25_21=rS                                     IR-Out(S136)
	S159= IR_ID.Out20_16=rT                                     IR-Out(S136)
	S160= IR_ID.Out15_0=imm                                     IR-Out(S136)
	S161= PC.Out=addr+4                                         PC-Out(S145)
	S162= PC.CIA=addr                                           PC-Out(S146)
	S163= PC.CIA31_28=addr[31:28]                               PC-Out(S146)
	S164= CP0.ASID=pid                                          CP0-Read-ASID(S152)
	S165= A_EX.Out=>ALU.A                                       Premise(F261)
	S166= B_EX.Out=>ALU.B                                       Premise(F262)
	S167= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F263)
	S168= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F264)
	S169= ALU.Out=>ALUOut_MEM.In                                Premise(F265)
	S170= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F266)
	S171= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F267)
	S172= FU.OutID1=>A_EX.In                                    Premise(F268)
	S173= A_MEM.Out=>A_WB.In                                    Premise(F269)
	S174= LIMMEXT.Out=>B_EX.In                                  Premise(F270)
	S175= B_MEM.Out=>B_WB.In                                    Premise(F271)
	S176= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F272)
	S177= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F273)
	S178= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F274)
	S179= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F275)
	S180= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F276)
	S181= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F277)
	S182= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F278)
	S183= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F279)
	S184= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F280)
	S185= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F281)
	S186= FU.Bub_ID=>CU_ID.Bub                                  Premise(F282)
	S187= FU.Halt_ID=>CU_ID.Halt                                Premise(F283)
	S188= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F284)
	S189= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F285)
	S190= FU.Bub_IF=>CU_IF.Bub                                  Premise(F286)
	S191= FU.Halt_IF=>CU_IF.Halt                                Premise(F287)
	S192= ICache.Hit=>CU_IF.ICacheHit                           Premise(F288)
	S193= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F289)
	S194= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F290)
	S195= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F291)
	S196= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F292)
	S197= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F293)
	S198= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F294)
	S199= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F295)
	S200= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F296)
	S201= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F297)
	S202= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F298)
	S203= ICache.Hit=>FU.ICacheHit                              Premise(F299)
	S204= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F300)
	S205= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F301)
	S206= IR_EX.Out=>FU.IR_EX                                   Premise(F302)
	S207= IR_ID.Out=>FU.IR_ID                                   Premise(F303)
	S208= FU.IR_ID={11,rS,rT,imm}                               Path(S156,S207)
	S209= IR_MEM.Out=>FU.IR_MEM                                 Premise(F304)
	S210= IR_WB.Out=>FU.IR_WB                                   Premise(F305)
	S211= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F306)
	S212= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F307)
	S213= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F308)
	S214= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F309)
	S215= ALU.Out=>FU.InEX                                      Premise(F310)
	S216= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F311)
	S217= GPR.Rdata1=>FU.InID1                                  Premise(F312)
	S218= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F313)
	S219= FU.InID1_RReg=rS                                      Path(S158,S218)
	S220= FU.InID2_RReg=5'b00000                                Premise(F314)
	S221= ALUOut_MEM.Out=>FU.InMEM                              Premise(F315)
	S222= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F316)
	S223= ALUOut_WB.Out=>FU.InWB                                Premise(F317)
	S224= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F318)
	S225= IR_ID.Out25_21=>GPR.RReg1                             Premise(F319)
	S226= GPR.RReg1=rS                                          Path(S158,S225)
	S227= GPR.Rdata1=a                                          GPR-Read(S226,S141)
	S228= FU.InID1=a                                            Path(S227,S217)
	S229= FU.OutID1=FU(a)                                       FU-Forward(S228)
	S230= A_EX.In=FU(a)                                         Path(S229,S172)
	S231= ALUOut_WB.Out=>GPR.WData                              Premise(F320)
	S232= IR_WB.Out20_16=>GPR.WReg                              Premise(F321)
	S233= IMMU.Addr=>IAddrReg.In                                Premise(F322)
	S234= PC.Out=>ICache.IEA                                    Premise(F323)
	S235= ICache.IEA=addr+4                                     Path(S161,S234)
	S236= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S235)
	S237= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S236,S192)
	S238= FU.ICacheHit=ICacheHit(addr+4)                        Path(S236,S203)
	S239= ICache.Out=>ICacheReg.In                              Premise(F324)
	S240= PC.Out=>IMMU.IEA                                      Premise(F325)
	S241= IMMU.IEA=addr+4                                       Path(S161,S240)
	S242= CP0.ASID=>IMMU.PID                                    Premise(F326)
	S243= IMMU.PID=pid                                          Path(S164,S242)
	S244= IMMU.Addr={pid,addr+4}                                IMMU-Search(S243,S241)
	S245= IAddrReg.In={pid,addr+4}                              Path(S244,S233)
	S246= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S243,S241)
	S247= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S246,S193)
	S248= IR_MEM.Out=>IR_DMMU1.In                               Premise(F327)
	S249= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F328)
	S250= IR_ID.Out=>IR_EX.In                                   Premise(F329)
	S251= IR_EX.In={11,rS,rT,imm}                               Path(S156,S250)
	S252= ICache.Out=>IR_ID.In                                  Premise(F330)
	S253= ICache.Out=>IR_IMMU.In                                Premise(F331)
	S254= IR_EX.Out=>IR_MEM.In                                  Premise(F332)
	S255= IR_DMMU2.Out=>IR_WB.In                                Premise(F333)
	S256= IR_MEM.Out=>IR_WB.In                                  Premise(F334)
	S257= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F335)
	S258= LIMMEXT.In=imm                                        Path(S160,S257)
	S259= LIMMEXT.Out={16{0},imm}                               LIMMEXT(S258)
	S260= B_EX.In={16{0},imm}                                   Path(S259,S174)
	S261= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F336)
	S262= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F337)
	S263= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F338)
	S264= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F339)
	S265= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F340)
	S266= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F341)
	S267= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F342)
	S268= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F343)
	S269= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F344)
	S270= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F345)
	S271= IR_EX.Out31_26=>CU_EX.Op                              Premise(F346)
	S272= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F347)
	S273= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F348)
	S274= CU_ID.IRFunc1=rT                                      Path(S159,S273)
	S275= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F349)
	S276= CU_ID.IRFunc2=rS                                      Path(S158,S275)
	S277= IR_ID.Out31_26=>CU_ID.Op                              Premise(F350)
	S278= CU_ID.Op=11                                           Path(S157,S277)
	S279= CU_ID.Func=cmpu_cmps                                  CU_ID(S278)
	S280= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F351)
	S281= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F352)
	S282= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F353)
	S283= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F354)
	S284= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F355)
	S285= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F356)
	S286= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F357)
	S287= IR_WB.Out31_26=>CU_WB.Op                              Premise(F358)
	S288= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F359)
	S289= CtrlA_EX=1                                            Premise(F360)
	S290= [A_EX]=FU(a)                                          A_EX-Write(S230,S289)
	S291= CtrlB_EX=1                                            Premise(F361)
	S292= [B_EX]={16{0},imm}                                    B_EX-Write(S260,S291)
	S293= CtrlALUOut_MEM=0                                      Premise(F362)
	S294= CtrlALUOut_DMMU1=0                                    Premise(F363)
	S295= CtrlALUOut_DMMU2=0                                    Premise(F364)
	S296= CtrlALUOut_WB=0                                       Premise(F365)
	S297= CtrlA_MEM=0                                           Premise(F366)
	S298= CtrlA_WB=0                                            Premise(F367)
	S299= CtrlB_MEM=0                                           Premise(F368)
	S300= CtrlB_WB=0                                            Premise(F369)
	S301= CtrlICache=0                                          Premise(F370)
	S302= ICache[addr]={11,rS,rT,imm}                           ICache-Hold(S130,S301)
	S303= CtrlIMMU=0                                            Premise(F371)
	S304= CtrlIR_DMMU1=0                                        Premise(F372)
	S305= CtrlIR_DMMU2=0                                        Premise(F373)
	S306= CtrlIR_EX=1                                           Premise(F374)
	S307= [IR_EX]={11,rS,rT,imm}                                IR_EX-Write(S251,S306)
	S308= CtrlIR_ID=0                                           Premise(F375)
	S309= [IR_ID]={11,rS,rT,imm}                                IR_ID-Hold(S136,S308)
	S310= CtrlIR_IMMU=0                                         Premise(F376)
	S311= CtrlIR_MEM=0                                          Premise(F377)
	S312= CtrlIR_WB=0                                           Premise(F378)
	S313= CtrlGPR=0                                             Premise(F379)
	S314= GPR[rS]=a                                             GPR-Hold(S141,S313)
	S315= CtrlIAddrReg=0                                        Premise(F380)
	S316= CtrlPC=0                                              Premise(F381)
	S317= CtrlPCInc=0                                           Premise(F382)
	S318= PC[CIA]=addr                                          PC-Hold(S146,S317)
	S319= PC[Out]=addr+4                                        PC-Hold(S145,S316,S317)
	S320= CtrlIMem=0                                            Premise(F383)
	S321= IMem[{pid,addr}]={11,rS,rT,imm}                       IMem-Hold(S148,S320)
	S322= CtrlICacheReg=0                                       Premise(F384)
	S323= CtrlASIDIn=0                                          Premise(F385)
	S324= CtrlCP0=0                                             Premise(F386)
	S325= CP0[ASID]=pid                                         CP0-Hold(S152,S324)
	S326= CtrlEPCIn=0                                           Premise(F387)
	S327= CtrlExCodeIn=0                                        Premise(F388)
	S328= CtrlIRMux=0                                           Premise(F389)

EX	S329= A_EX.Out=FU(a)                                        A_EX-Out(S290)
	S330= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S290)
	S331= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S290)
	S332= B_EX.Out={16{0},imm}                                  B_EX-Out(S292)
	S333= B_EX.Out1_0={{16{0},imm}}[1:0]                        B_EX-Out(S292)
	S334= B_EX.Out4_0={{16{0},imm}}[4:0]                        B_EX-Out(S292)
	S335= IR_EX.Out={11,rS,rT,imm}                              IR_EX-Out(S307)
	S336= IR_EX.Out31_26=11                                     IR_EX-Out(S307)
	S337= IR_EX.Out25_21=rS                                     IR_EX-Out(S307)
	S338= IR_EX.Out20_16=rT                                     IR_EX-Out(S307)
	S339= IR_EX.Out15_0=imm                                     IR_EX-Out(S307)
	S340= IR_ID.Out={11,rS,rT,imm}                              IR-Out(S309)
	S341= IR_ID.Out31_26=11                                     IR-Out(S309)
	S342= IR_ID.Out25_21=rS                                     IR-Out(S309)
	S343= IR_ID.Out20_16=rT                                     IR-Out(S309)
	S344= IR_ID.Out15_0=imm                                     IR-Out(S309)
	S345= PC.CIA=addr                                           PC-Out(S318)
	S346= PC.CIA31_28=addr[31:28]                               PC-Out(S318)
	S347= PC.Out=addr+4                                         PC-Out(S319)
	S348= CP0.ASID=pid                                          CP0-Read-ASID(S325)
	S349= A_EX.Out=>ALU.A                                       Premise(F390)
	S350= ALU.A=FU(a)                                           Path(S329,S349)
	S351= B_EX.Out=>ALU.B                                       Premise(F391)
	S352= ALU.B={16{0},imm}                                     Path(S332,S351)
	S353= ALU.Func=6'b000111                                    Premise(F392)
	S354= ALU.Out={31{0},(FU(a)<u{16{0},imm})}                  ALU(S350,S352)
	S355= ALU.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0]        ALU(S350,S352)
	S356= ALU.CMP=Compare0({31{0},(FU(a)<u{16{0},imm})})        ALU(S350,S352)
	S357= ALU.OV=OverFlow({31{0},(FU(a)<u{16{0},imm})})         ALU(S350,S352)
	S358= ALU.CA=Carry({31{0},(FU(a)<u{16{0},imm})})            ALU(S350,S352)
	S359= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F393)
	S360= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F394)
	S361= ALU.Out=>ALUOut_MEM.In                                Premise(F395)
	S362= ALUOut_MEM.In={31{0},(FU(a)<u{16{0},imm})}            Path(S354,S361)
	S363= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F396)
	S364= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F397)
	S365= FU.OutID1=>A_EX.In                                    Premise(F398)
	S366= A_MEM.Out=>A_WB.In                                    Premise(F399)
	S367= LIMMEXT.Out=>B_EX.In                                  Premise(F400)
	S368= B_MEM.Out=>B_WB.In                                    Premise(F401)
	S369= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F402)
	S370= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F403)
	S371= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F404)
	S372= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F405)
	S373= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F406)
	S374= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F407)
	S375= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F408)
	S376= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F409)
	S377= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F410)
	S378= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F411)
	S379= FU.Bub_ID=>CU_ID.Bub                                  Premise(F412)
	S380= FU.Halt_ID=>CU_ID.Halt                                Premise(F413)
	S381= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F414)
	S382= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F415)
	S383= FU.Bub_IF=>CU_IF.Bub                                  Premise(F416)
	S384= FU.Halt_IF=>CU_IF.Halt                                Premise(F417)
	S385= ICache.Hit=>CU_IF.ICacheHit                           Premise(F418)
	S386= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F419)
	S387= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F420)
	S388= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F421)
	S389= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F422)
	S390= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F423)
	S391= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F424)
	S392= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F425)
	S393= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F426)
	S394= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F427)
	S395= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F428)
	S396= ICache.Hit=>FU.ICacheHit                              Premise(F429)
	S397= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F430)
	S398= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F431)
	S399= IR_EX.Out=>FU.IR_EX                                   Premise(F432)
	S400= FU.IR_EX={11,rS,rT,imm}                               Path(S335,S399)
	S401= IR_ID.Out=>FU.IR_ID                                   Premise(F433)
	S402= FU.IR_ID={11,rS,rT,imm}                               Path(S340,S401)
	S403= IR_MEM.Out=>FU.IR_MEM                                 Premise(F434)
	S404= IR_WB.Out=>FU.IR_WB                                   Premise(F435)
	S405= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F436)
	S406= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F437)
	S407= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F438)
	S408= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F439)
	S409= ALU.Out=>FU.InEX                                      Premise(F440)
	S410= FU.InEX={31{0},(FU(a)<u{16{0},imm})}                  Path(S354,S409)
	S411= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F441)
	S412= FU.InEX_WReg=rT                                       Path(S338,S411)
	S413= GPR.Rdata1=>FU.InID1                                  Premise(F442)
	S414= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F443)
	S415= FU.InID1_RReg=rS                                      Path(S342,S414)
	S416= ALUOut_MEM.Out=>FU.InMEM                              Premise(F444)
	S417= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F445)
	S418= ALUOut_WB.Out=>FU.InWB                                Premise(F446)
	S419= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F447)
	S420= IR_ID.Out25_21=>GPR.RReg1                             Premise(F448)
	S421= GPR.RReg1=rS                                          Path(S342,S420)
	S422= GPR.Rdata1=a                                          GPR-Read(S421,S314)
	S423= FU.InID1=a                                            Path(S422,S413)
	S424= FU.OutID1=FU(a)                                       FU-Forward(S423)
	S425= A_EX.In=FU(a)                                         Path(S424,S365)
	S426= ALUOut_WB.Out=>GPR.WData                              Premise(F449)
	S427= IR_WB.Out20_16=>GPR.WReg                              Premise(F450)
	S428= IMMU.Addr=>IAddrReg.In                                Premise(F451)
	S429= PC.Out=>ICache.IEA                                    Premise(F452)
	S430= ICache.IEA=addr+4                                     Path(S347,S429)
	S431= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S430)
	S432= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S431,S385)
	S433= FU.ICacheHit=ICacheHit(addr+4)                        Path(S431,S396)
	S434= ICache.Out=>ICacheReg.In                              Premise(F453)
	S435= PC.Out=>IMMU.IEA                                      Premise(F454)
	S436= IMMU.IEA=addr+4                                       Path(S347,S435)
	S437= CP0.ASID=>IMMU.PID                                    Premise(F455)
	S438= IMMU.PID=pid                                          Path(S348,S437)
	S439= IMMU.Addr={pid,addr+4}                                IMMU-Search(S438,S436)
	S440= IAddrReg.In={pid,addr+4}                              Path(S439,S428)
	S441= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S438,S436)
	S442= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S441,S386)
	S443= IR_MEM.Out=>IR_DMMU1.In                               Premise(F456)
	S444= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F457)
	S445= IR_ID.Out=>IR_EX.In                                   Premise(F458)
	S446= IR_EX.In={11,rS,rT,imm}                               Path(S340,S445)
	S447= ICache.Out=>IR_ID.In                                  Premise(F459)
	S448= ICache.Out=>IR_IMMU.In                                Premise(F460)
	S449= IR_EX.Out=>IR_MEM.In                                  Premise(F461)
	S450= IR_MEM.In={11,rS,rT,imm}                              Path(S335,S449)
	S451= IR_DMMU2.Out=>IR_WB.In                                Premise(F462)
	S452= IR_MEM.Out=>IR_WB.In                                  Premise(F463)
	S453= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F464)
	S454= LIMMEXT.In=imm                                        Path(S344,S453)
	S455= LIMMEXT.Out={16{0},imm}                               LIMMEXT(S454)
	S456= B_EX.In={16{0},imm}                                   Path(S455,S367)
	S457= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F465)
	S458= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F466)
	S459= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F467)
	S460= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F468)
	S461= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F469)
	S462= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F470)
	S463= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F471)
	S464= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F472)
	S465= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F473)
	S466= CU_EX.IRFunc1=rT                                      Path(S338,S465)
	S467= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F474)
	S468= CU_EX.IRFunc2=rS                                      Path(S337,S467)
	S469= IR_EX.Out31_26=>CU_EX.Op                              Premise(F475)
	S470= CU_EX.Op=11                                           Path(S336,S469)
	S471= CU_EX.Func=cmpu_cmps                                  CU_EX(S470)
	S472= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F476)
	S473= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F477)
	S474= CU_ID.IRFunc1=rT                                      Path(S343,S473)
	S475= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F478)
	S476= CU_ID.IRFunc2=rS                                      Path(S342,S475)
	S477= IR_ID.Out31_26=>CU_ID.Op                              Premise(F479)
	S478= CU_ID.Op=11                                           Path(S341,S477)
	S479= CU_ID.Func=cmpu_cmps                                  CU_ID(S478)
	S480= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F480)
	S481= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F481)
	S482= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F482)
	S483= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F483)
	S484= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F484)
	S485= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F485)
	S486= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F486)
	S487= IR_WB.Out31_26=>CU_WB.Op                              Premise(F487)
	S488= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F488)
	S489= CtrlA_EX=0                                            Premise(F489)
	S490= [A_EX]=FU(a)                                          A_EX-Hold(S290,S489)
	S491= CtrlB_EX=0                                            Premise(F490)
	S492= [B_EX]={16{0},imm}                                    B_EX-Hold(S292,S491)
	S493= CtrlALUOut_MEM=1                                      Premise(F491)
	S494= [ALUOut_MEM]={31{0},(FU(a)<u{16{0},imm})}             ALUOut_MEM-Write(S362,S493)
	S495= CtrlALUOut_DMMU1=0                                    Premise(F492)
	S496= CtrlALUOut_DMMU2=0                                    Premise(F493)
	S497= CtrlALUOut_WB=0                                       Premise(F494)
	S498= CtrlA_MEM=0                                           Premise(F495)
	S499= CtrlA_WB=0                                            Premise(F496)
	S500= CtrlB_MEM=0                                           Premise(F497)
	S501= CtrlB_WB=0                                            Premise(F498)
	S502= CtrlICache=0                                          Premise(F499)
	S503= ICache[addr]={11,rS,rT,imm}                           ICache-Hold(S302,S502)
	S504= CtrlIMMU=0                                            Premise(F500)
	S505= CtrlIR_DMMU1=0                                        Premise(F501)
	S506= CtrlIR_DMMU2=0                                        Premise(F502)
	S507= CtrlIR_EX=0                                           Premise(F503)
	S508= [IR_EX]={11,rS,rT,imm}                                IR_EX-Hold(S307,S507)
	S509= CtrlIR_ID=0                                           Premise(F504)
	S510= [IR_ID]={11,rS,rT,imm}                                IR_ID-Hold(S309,S509)
	S511= CtrlIR_IMMU=0                                         Premise(F505)
	S512= CtrlIR_MEM=1                                          Premise(F506)
	S513= [IR_MEM]={11,rS,rT,imm}                               IR_MEM-Write(S450,S512)
	S514= CtrlIR_WB=0                                           Premise(F507)
	S515= CtrlGPR=0                                             Premise(F508)
	S516= GPR[rS]=a                                             GPR-Hold(S314,S515)
	S517= CtrlIAddrReg=0                                        Premise(F509)
	S518= CtrlPC=0                                              Premise(F510)
	S519= CtrlPCInc=0                                           Premise(F511)
	S520= PC[CIA]=addr                                          PC-Hold(S318,S519)
	S521= PC[Out]=addr+4                                        PC-Hold(S319,S518,S519)
	S522= CtrlIMem=0                                            Premise(F512)
	S523= IMem[{pid,addr}]={11,rS,rT,imm}                       IMem-Hold(S321,S522)
	S524= CtrlICacheReg=0                                       Premise(F513)
	S525= CtrlASIDIn=0                                          Premise(F514)
	S526= CtrlCP0=0                                             Premise(F515)
	S527= CP0[ASID]=pid                                         CP0-Hold(S325,S526)
	S528= CtrlEPCIn=0                                           Premise(F516)
	S529= CtrlExCodeIn=0                                        Premise(F517)
	S530= CtrlIRMux=0                                           Premise(F518)

MEM	S531= A_EX.Out=FU(a)                                        A_EX-Out(S490)
	S532= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S490)
	S533= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S490)
	S534= B_EX.Out={16{0},imm}                                  B_EX-Out(S492)
	S535= B_EX.Out1_0={{16{0},imm}}[1:0]                        B_EX-Out(S492)
	S536= B_EX.Out4_0={{16{0},imm}}[4:0]                        B_EX-Out(S492)
	S537= ALUOut_MEM.Out={31{0},(FU(a)<u{16{0},imm})}           ALUOut_MEM-Out(S494)
	S538= ALUOut_MEM.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0] ALUOut_MEM-Out(S494)
	S539= ALUOut_MEM.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0] ALUOut_MEM-Out(S494)
	S540= IR_EX.Out={11,rS,rT,imm}                              IR_EX-Out(S508)
	S541= IR_EX.Out31_26=11                                     IR_EX-Out(S508)
	S542= IR_EX.Out25_21=rS                                     IR_EX-Out(S508)
	S543= IR_EX.Out20_16=rT                                     IR_EX-Out(S508)
	S544= IR_EX.Out15_0=imm                                     IR_EX-Out(S508)
	S545= IR_ID.Out={11,rS,rT,imm}                              IR-Out(S510)
	S546= IR_ID.Out31_26=11                                     IR-Out(S510)
	S547= IR_ID.Out25_21=rS                                     IR-Out(S510)
	S548= IR_ID.Out20_16=rT                                     IR-Out(S510)
	S549= IR_ID.Out15_0=imm                                     IR-Out(S510)
	S550= IR_MEM.Out={11,rS,rT,imm}                             IR_MEM-Out(S513)
	S551= IR_MEM.Out31_26=11                                    IR_MEM-Out(S513)
	S552= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S513)
	S553= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S513)
	S554= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S513)
	S555= PC.CIA=addr                                           PC-Out(S520)
	S556= PC.CIA31_28=addr[31:28]                               PC-Out(S520)
	S557= PC.Out=addr+4                                         PC-Out(S521)
	S558= CP0.ASID=pid                                          CP0-Read-ASID(S527)
	S559= A_EX.Out=>ALU.A                                       Premise(F519)
	S560= ALU.A=FU(a)                                           Path(S531,S559)
	S561= B_EX.Out=>ALU.B                                       Premise(F520)
	S562= ALU.B={16{0},imm}                                     Path(S534,S561)
	S563= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F521)
	S564= ALUOut_DMMU1.In={31{0},(FU(a)<u{16{0},imm})}          Path(S537,S563)
	S565= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F522)
	S566= ALU.Out=>ALUOut_MEM.In                                Premise(F523)
	S567= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F524)
	S568= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F525)
	S569= ALUOut_WB.In={31{0},(FU(a)<u{16{0},imm})}             Path(S537,S568)
	S570= FU.OutID1=>A_EX.In                                    Premise(F526)
	S571= A_MEM.Out=>A_WB.In                                    Premise(F527)
	S572= LIMMEXT.Out=>B_EX.In                                  Premise(F528)
	S573= B_MEM.Out=>B_WB.In                                    Premise(F529)
	S574= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F530)
	S575= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F531)
	S576= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F532)
	S577= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F533)
	S578= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F534)
	S579= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F535)
	S580= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F536)
	S581= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F537)
	S582= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F538)
	S583= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F539)
	S584= FU.Bub_ID=>CU_ID.Bub                                  Premise(F540)
	S585= FU.Halt_ID=>CU_ID.Halt                                Premise(F541)
	S586= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F542)
	S587= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F543)
	S588= FU.Bub_IF=>CU_IF.Bub                                  Premise(F544)
	S589= FU.Halt_IF=>CU_IF.Halt                                Premise(F545)
	S590= ICache.Hit=>CU_IF.ICacheHit                           Premise(F546)
	S591= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F547)
	S592= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F548)
	S593= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F549)
	S594= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F550)
	S595= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F551)
	S596= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F552)
	S597= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F553)
	S598= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F554)
	S599= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F555)
	S600= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F556)
	S601= ICache.Hit=>FU.ICacheHit                              Premise(F557)
	S602= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F558)
	S603= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F559)
	S604= IR_EX.Out=>FU.IR_EX                                   Premise(F560)
	S605= FU.IR_EX={11,rS,rT,imm}                               Path(S540,S604)
	S606= IR_ID.Out=>FU.IR_ID                                   Premise(F561)
	S607= FU.IR_ID={11,rS,rT,imm}                               Path(S545,S606)
	S608= IR_MEM.Out=>FU.IR_MEM                                 Premise(F562)
	S609= FU.IR_MEM={11,rS,rT,imm}                              Path(S550,S608)
	S610= IR_WB.Out=>FU.IR_WB                                   Premise(F563)
	S611= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F564)
	S612= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F565)
	S613= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F566)
	S614= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F567)
	S615= ALU.Out=>FU.InEX                                      Premise(F568)
	S616= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F569)
	S617= FU.InEX_WReg=rT                                       Path(S543,S616)
	S618= GPR.Rdata1=>FU.InID1                                  Premise(F570)
	S619= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F571)
	S620= FU.InID1_RReg=rS                                      Path(S547,S619)
	S621= ALUOut_MEM.Out=>FU.InMEM                              Premise(F572)
	S622= FU.InMEM={31{0},(FU(a)<u{16{0},imm})}                 Path(S537,S621)
	S623= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F573)
	S624= FU.InMEM_WReg=rT                                      Path(S553,S623)
	S625= ALUOut_WB.Out=>FU.InWB                                Premise(F574)
	S626= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F575)
	S627= IR_ID.Out25_21=>GPR.RReg1                             Premise(F576)
	S628= GPR.RReg1=rS                                          Path(S547,S627)
	S629= GPR.Rdata1=a                                          GPR-Read(S628,S516)
	S630= FU.InID1=a                                            Path(S629,S618)
	S631= FU.OutID1=FU(a)                                       FU-Forward(S630)
	S632= A_EX.In=FU(a)                                         Path(S631,S570)
	S633= ALUOut_WB.Out=>GPR.WData                              Premise(F577)
	S634= IR_WB.Out20_16=>GPR.WReg                              Premise(F578)
	S635= IMMU.Addr=>IAddrReg.In                                Premise(F579)
	S636= PC.Out=>ICache.IEA                                    Premise(F580)
	S637= ICache.IEA=addr+4                                     Path(S557,S636)
	S638= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S637)
	S639= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S638,S590)
	S640= FU.ICacheHit=ICacheHit(addr+4)                        Path(S638,S601)
	S641= ICache.Out=>ICacheReg.In                              Premise(F581)
	S642= PC.Out=>IMMU.IEA                                      Premise(F582)
	S643= IMMU.IEA=addr+4                                       Path(S557,S642)
	S644= CP0.ASID=>IMMU.PID                                    Premise(F583)
	S645= IMMU.PID=pid                                          Path(S558,S644)
	S646= IMMU.Addr={pid,addr+4}                                IMMU-Search(S645,S643)
	S647= IAddrReg.In={pid,addr+4}                              Path(S646,S635)
	S648= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S645,S643)
	S649= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S648,S591)
	S650= IR_MEM.Out=>IR_DMMU1.In                               Premise(F584)
	S651= IR_DMMU1.In={11,rS,rT,imm}                            Path(S550,S650)
	S652= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F585)
	S653= IR_ID.Out=>IR_EX.In                                   Premise(F586)
	S654= IR_EX.In={11,rS,rT,imm}                               Path(S545,S653)
	S655= ICache.Out=>IR_ID.In                                  Premise(F587)
	S656= ICache.Out=>IR_IMMU.In                                Premise(F588)
	S657= IR_EX.Out=>IR_MEM.In                                  Premise(F589)
	S658= IR_MEM.In={11,rS,rT,imm}                              Path(S540,S657)
	S659= IR_DMMU2.Out=>IR_WB.In                                Premise(F590)
	S660= IR_MEM.Out=>IR_WB.In                                  Premise(F591)
	S661= IR_WB.In={11,rS,rT,imm}                               Path(S550,S660)
	S662= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F592)
	S663= LIMMEXT.In=imm                                        Path(S549,S662)
	S664= LIMMEXT.Out={16{0},imm}                               LIMMEXT(S663)
	S665= B_EX.In={16{0},imm}                                   Path(S664,S572)
	S666= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F593)
	S667= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F594)
	S668= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F595)
	S669= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F596)
	S670= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F597)
	S671= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F598)
	S672= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F599)
	S673= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F600)
	S674= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F601)
	S675= CU_EX.IRFunc1=rT                                      Path(S543,S674)
	S676= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F602)
	S677= CU_EX.IRFunc2=rS                                      Path(S542,S676)
	S678= IR_EX.Out31_26=>CU_EX.Op                              Premise(F603)
	S679= CU_EX.Op=11                                           Path(S541,S678)
	S680= CU_EX.Func=cmpu_cmps                                  CU_EX(S679)
	S681= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F604)
	S682= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F605)
	S683= CU_ID.IRFunc1=rT                                      Path(S548,S682)
	S684= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F606)
	S685= CU_ID.IRFunc2=rS                                      Path(S547,S684)
	S686= IR_ID.Out31_26=>CU_ID.Op                              Premise(F607)
	S687= CU_ID.Op=11                                           Path(S546,S686)
	S688= CU_ID.Func=cmpu_cmps                                  CU_ID(S687)
	S689= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F608)
	S690= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F609)
	S691= CU_MEM.IRFunc1=rT                                     Path(S553,S690)
	S692= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F610)
	S693= CU_MEM.IRFunc2=rS                                     Path(S552,S692)
	S694= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F611)
	S695= CU_MEM.Op=11                                          Path(S551,S694)
	S696= CU_MEM.Func=cmpu_cmps                                 CU_MEM(S695)
	S697= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F612)
	S698= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F613)
	S699= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F614)
	S700= IR_WB.Out31_26=>CU_WB.Op                              Premise(F615)
	S701= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F616)
	S702= CtrlA_EX=0                                            Premise(F617)
	S703= [A_EX]=FU(a)                                          A_EX-Hold(S490,S702)
	S704= CtrlB_EX=0                                            Premise(F618)
	S705= [B_EX]={16{0},imm}                                    B_EX-Hold(S492,S704)
	S706= CtrlALUOut_MEM=0                                      Premise(F619)
	S707= [ALUOut_MEM]={31{0},(FU(a)<u{16{0},imm})}             ALUOut_MEM-Hold(S494,S706)
	S708= CtrlALUOut_DMMU1=1                                    Premise(F620)
	S709= [ALUOut_DMMU1]={31{0},(FU(a)<u{16{0},imm})}           ALUOut_DMMU1-Write(S564,S708)
	S710= CtrlALUOut_DMMU2=0                                    Premise(F621)
	S711= CtrlALUOut_WB=1                                       Premise(F622)
	S712= [ALUOut_WB]={31{0},(FU(a)<u{16{0},imm})}              ALUOut_WB-Write(S569,S711)
	S713= CtrlA_MEM=0                                           Premise(F623)
	S714= CtrlA_WB=1                                            Premise(F624)
	S715= CtrlB_MEM=0                                           Premise(F625)
	S716= CtrlB_WB=1                                            Premise(F626)
	S717= CtrlICache=0                                          Premise(F627)
	S718= ICache[addr]={11,rS,rT,imm}                           ICache-Hold(S503,S717)
	S719= CtrlIMMU=0                                            Premise(F628)
	S720= CtrlIR_DMMU1=1                                        Premise(F629)
	S721= [IR_DMMU1]={11,rS,rT,imm}                             IR_DMMU1-Write(S651,S720)
	S722= CtrlIR_DMMU2=0                                        Premise(F630)
	S723= CtrlIR_EX=0                                           Premise(F631)
	S724= [IR_EX]={11,rS,rT,imm}                                IR_EX-Hold(S508,S723)
	S725= CtrlIR_ID=0                                           Premise(F632)
	S726= [IR_ID]={11,rS,rT,imm}                                IR_ID-Hold(S510,S725)
	S727= CtrlIR_IMMU=0                                         Premise(F633)
	S728= CtrlIR_MEM=0                                          Premise(F634)
	S729= [IR_MEM]={11,rS,rT,imm}                               IR_MEM-Hold(S513,S728)
	S730= CtrlIR_WB=1                                           Premise(F635)
	S731= [IR_WB]={11,rS,rT,imm}                                IR_WB-Write(S661,S730)
	S732= CtrlGPR=0                                             Premise(F636)
	S733= GPR[rS]=a                                             GPR-Hold(S516,S732)
	S734= CtrlIAddrReg=0                                        Premise(F637)
	S735= CtrlPC=0                                              Premise(F638)
	S736= CtrlPCInc=0                                           Premise(F639)
	S737= PC[CIA]=addr                                          PC-Hold(S520,S736)
	S738= PC[Out]=addr+4                                        PC-Hold(S521,S735,S736)
	S739= CtrlIMem=0                                            Premise(F640)
	S740= IMem[{pid,addr}]={11,rS,rT,imm}                       IMem-Hold(S523,S739)
	S741= CtrlICacheReg=0                                       Premise(F641)
	S742= CtrlASIDIn=0                                          Premise(F642)
	S743= CtrlCP0=0                                             Premise(F643)
	S744= CP0[ASID]=pid                                         CP0-Hold(S527,S743)
	S745= CtrlEPCIn=0                                           Premise(F644)
	S746= CtrlExCodeIn=0                                        Premise(F645)
	S747= CtrlIRMux=0                                           Premise(F646)

DMMU1	S748= A_EX.Out=FU(a)                                        A_EX-Out(S703)
	S749= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S703)
	S750= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S703)
	S751= B_EX.Out={16{0},imm}                                  B_EX-Out(S705)
	S752= B_EX.Out1_0={{16{0},imm}}[1:0]                        B_EX-Out(S705)
	S753= B_EX.Out4_0={{16{0},imm}}[4:0]                        B_EX-Out(S705)
	S754= ALUOut_MEM.Out={31{0},(FU(a)<u{16{0},imm})}           ALUOut_MEM-Out(S707)
	S755= ALUOut_MEM.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0] ALUOut_MEM-Out(S707)
	S756= ALUOut_MEM.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0] ALUOut_MEM-Out(S707)
	S757= ALUOut_DMMU1.Out={31{0},(FU(a)<u{16{0},imm})}         ALUOut_DMMU1-Out(S709)
	S758= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0]ALUOut_DMMU1-Out(S709)
	S759= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0]ALUOut_DMMU1-Out(S709)
	S760= ALUOut_WB.Out={31{0},(FU(a)<u{16{0},imm})}            ALUOut_WB-Out(S712)
	S761= ALUOut_WB.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0]  ALUOut_WB-Out(S712)
	S762= ALUOut_WB.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0]  ALUOut_WB-Out(S712)
	S763= IR_DMMU1.Out={11,rS,rT,imm}                           IR_DMMU1-Out(S721)
	S764= IR_DMMU1.Out31_26=11                                  IR_DMMU1-Out(S721)
	S765= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S721)
	S766= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S721)
	S767= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S721)
	S768= IR_EX.Out={11,rS,rT,imm}                              IR_EX-Out(S724)
	S769= IR_EX.Out31_26=11                                     IR_EX-Out(S724)
	S770= IR_EX.Out25_21=rS                                     IR_EX-Out(S724)
	S771= IR_EX.Out20_16=rT                                     IR_EX-Out(S724)
	S772= IR_EX.Out15_0=imm                                     IR_EX-Out(S724)
	S773= IR_ID.Out={11,rS,rT,imm}                              IR-Out(S726)
	S774= IR_ID.Out31_26=11                                     IR-Out(S726)
	S775= IR_ID.Out25_21=rS                                     IR-Out(S726)
	S776= IR_ID.Out20_16=rT                                     IR-Out(S726)
	S777= IR_ID.Out15_0=imm                                     IR-Out(S726)
	S778= IR_MEM.Out={11,rS,rT,imm}                             IR_MEM-Out(S729)
	S779= IR_MEM.Out31_26=11                                    IR_MEM-Out(S729)
	S780= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S729)
	S781= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S729)
	S782= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S729)
	S783= IR_WB.Out={11,rS,rT,imm}                              IR-Out(S731)
	S784= IR_WB.Out31_26=11                                     IR-Out(S731)
	S785= IR_WB.Out25_21=rS                                     IR-Out(S731)
	S786= IR_WB.Out20_16=rT                                     IR-Out(S731)
	S787= IR_WB.Out15_0=imm                                     IR-Out(S731)
	S788= PC.CIA=addr                                           PC-Out(S737)
	S789= PC.CIA31_28=addr[31:28]                               PC-Out(S737)
	S790= PC.Out=addr+4                                         PC-Out(S738)
	S791= CP0.ASID=pid                                          CP0-Read-ASID(S744)
	S792= A_EX.Out=>ALU.A                                       Premise(F647)
	S793= ALU.A=FU(a)                                           Path(S748,S792)
	S794= B_EX.Out=>ALU.B                                       Premise(F648)
	S795= ALU.B={16{0},imm}                                     Path(S751,S794)
	S796= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F649)
	S797= ALUOut_DMMU1.In={31{0},(FU(a)<u{16{0},imm})}          Path(S754,S796)
	S798= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F650)
	S799= ALUOut_DMMU2.In={31{0},(FU(a)<u{16{0},imm})}          Path(S757,S798)
	S800= ALU.Out=>ALUOut_MEM.In                                Premise(F651)
	S801= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F652)
	S802= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F653)
	S803= ALUOut_WB.In={31{0},(FU(a)<u{16{0},imm})}             Path(S754,S802)
	S804= FU.OutID1=>A_EX.In                                    Premise(F654)
	S805= A_MEM.Out=>A_WB.In                                    Premise(F655)
	S806= LIMMEXT.Out=>B_EX.In                                  Premise(F656)
	S807= B_MEM.Out=>B_WB.In                                    Premise(F657)
	S808= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F658)
	S809= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F659)
	S810= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F660)
	S811= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F661)
	S812= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F662)
	S813= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F663)
	S814= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F664)
	S815= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F665)
	S816= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F666)
	S817= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F667)
	S818= FU.Bub_ID=>CU_ID.Bub                                  Premise(F668)
	S819= FU.Halt_ID=>CU_ID.Halt                                Premise(F669)
	S820= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F670)
	S821= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F671)
	S822= FU.Bub_IF=>CU_IF.Bub                                  Premise(F672)
	S823= FU.Halt_IF=>CU_IF.Halt                                Premise(F673)
	S824= ICache.Hit=>CU_IF.ICacheHit                           Premise(F674)
	S825= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F675)
	S826= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F676)
	S827= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F677)
	S828= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F678)
	S829= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F679)
	S830= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F680)
	S831= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F681)
	S832= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F682)
	S833= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F683)
	S834= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F684)
	S835= ICache.Hit=>FU.ICacheHit                              Premise(F685)
	S836= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F686)
	S837= FU.IR_DMMU1={11,rS,rT,imm}                            Path(S763,S836)
	S838= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F687)
	S839= IR_EX.Out=>FU.IR_EX                                   Premise(F688)
	S840= FU.IR_EX={11,rS,rT,imm}                               Path(S768,S839)
	S841= IR_ID.Out=>FU.IR_ID                                   Premise(F689)
	S842= FU.IR_ID={11,rS,rT,imm}                               Path(S773,S841)
	S843= IR_MEM.Out=>FU.IR_MEM                                 Premise(F690)
	S844= FU.IR_MEM={11,rS,rT,imm}                              Path(S778,S843)
	S845= IR_WB.Out=>FU.IR_WB                                   Premise(F691)
	S846= FU.IR_WB={11,rS,rT,imm}                               Path(S783,S845)
	S847= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F692)
	S848= FU.InDMMU1={31{0},(FU(a)<u{16{0},imm})}               Path(S757,S847)
	S849= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F693)
	S850= FU.InDMMU1_WReg=rT                                    Path(S766,S849)
	S851= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F694)
	S852= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F695)
	S853= ALU.Out=>FU.InEX                                      Premise(F696)
	S854= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F697)
	S855= FU.InEX_WReg=rT                                       Path(S771,S854)
	S856= GPR.Rdata1=>FU.InID1                                  Premise(F698)
	S857= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F699)
	S858= FU.InID1_RReg=rS                                      Path(S775,S857)
	S859= ALUOut_MEM.Out=>FU.InMEM                              Premise(F700)
	S860= FU.InMEM={31{0},(FU(a)<u{16{0},imm})}                 Path(S754,S859)
	S861= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F701)
	S862= FU.InMEM_WReg=rT                                      Path(S781,S861)
	S863= ALUOut_WB.Out=>FU.InWB                                Premise(F702)
	S864= FU.InWB={31{0},(FU(a)<u{16{0},imm})}                  Path(S760,S863)
	S865= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F703)
	S866= FU.InWB_WReg=rT                                       Path(S786,S865)
	S867= IR_ID.Out25_21=>GPR.RReg1                             Premise(F704)
	S868= GPR.RReg1=rS                                          Path(S775,S867)
	S869= GPR.Rdata1=a                                          GPR-Read(S868,S733)
	S870= FU.InID1=a                                            Path(S869,S856)
	S871= FU.OutID1=FU(a)                                       FU-Forward(S870)
	S872= A_EX.In=FU(a)                                         Path(S871,S804)
	S873= ALUOut_WB.Out=>GPR.WData                              Premise(F705)
	S874= GPR.WData={31{0},(FU(a)<u{16{0},imm})}                Path(S760,S873)
	S875= IR_WB.Out20_16=>GPR.WReg                              Premise(F706)
	S876= GPR.WReg=rT                                           Path(S786,S875)
	S877= IMMU.Addr=>IAddrReg.In                                Premise(F707)
	S878= PC.Out=>ICache.IEA                                    Premise(F708)
	S879= ICache.IEA=addr+4                                     Path(S790,S878)
	S880= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S879)
	S881= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S880,S824)
	S882= FU.ICacheHit=ICacheHit(addr+4)                        Path(S880,S835)
	S883= ICache.Out=>ICacheReg.In                              Premise(F709)
	S884= PC.Out=>IMMU.IEA                                      Premise(F710)
	S885= IMMU.IEA=addr+4                                       Path(S790,S884)
	S886= CP0.ASID=>IMMU.PID                                    Premise(F711)
	S887= IMMU.PID=pid                                          Path(S791,S886)
	S888= IMMU.Addr={pid,addr+4}                                IMMU-Search(S887,S885)
	S889= IAddrReg.In={pid,addr+4}                              Path(S888,S877)
	S890= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S887,S885)
	S891= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S890,S825)
	S892= IR_MEM.Out=>IR_DMMU1.In                               Premise(F712)
	S893= IR_DMMU1.In={11,rS,rT,imm}                            Path(S778,S892)
	S894= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F713)
	S895= IR_DMMU2.In={11,rS,rT,imm}                            Path(S763,S894)
	S896= IR_ID.Out=>IR_EX.In                                   Premise(F714)
	S897= IR_EX.In={11,rS,rT,imm}                               Path(S773,S896)
	S898= ICache.Out=>IR_ID.In                                  Premise(F715)
	S899= ICache.Out=>IR_IMMU.In                                Premise(F716)
	S900= IR_EX.Out=>IR_MEM.In                                  Premise(F717)
	S901= IR_MEM.In={11,rS,rT,imm}                              Path(S768,S900)
	S902= IR_DMMU2.Out=>IR_WB.In                                Premise(F718)
	S903= IR_MEM.Out=>IR_WB.In                                  Premise(F719)
	S904= IR_WB.In={11,rS,rT,imm}                               Path(S778,S903)
	S905= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F720)
	S906= LIMMEXT.In=imm                                        Path(S777,S905)
	S907= LIMMEXT.Out={16{0},imm}                               LIMMEXT(S906)
	S908= B_EX.In={16{0},imm}                                   Path(S907,S806)
	S909= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F721)
	S910= CU_DMMU1.IRFunc1=rT                                   Path(S766,S909)
	S911= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F722)
	S912= CU_DMMU1.IRFunc2=rS                                   Path(S765,S911)
	S913= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F723)
	S914= CU_DMMU1.Op=11                                        Path(S764,S913)
	S915= CU_DMMU1.Func=cmpu_cmps                               CU_DMMU1(S914)
	S916= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F724)
	S917= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F725)
	S918= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F726)
	S919= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F727)
	S920= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F728)
	S921= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F729)
	S922= CU_EX.IRFunc1=rT                                      Path(S771,S921)
	S923= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F730)
	S924= CU_EX.IRFunc2=rS                                      Path(S770,S923)
	S925= IR_EX.Out31_26=>CU_EX.Op                              Premise(F731)
	S926= CU_EX.Op=11                                           Path(S769,S925)
	S927= CU_EX.Func=cmpu_cmps                                  CU_EX(S926)
	S928= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F732)
	S929= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F733)
	S930= CU_ID.IRFunc1=rT                                      Path(S776,S929)
	S931= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F734)
	S932= CU_ID.IRFunc2=rS                                      Path(S775,S931)
	S933= IR_ID.Out31_26=>CU_ID.Op                              Premise(F735)
	S934= CU_ID.Op=11                                           Path(S774,S933)
	S935= CU_ID.Func=cmpu_cmps                                  CU_ID(S934)
	S936= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F736)
	S937= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F737)
	S938= CU_MEM.IRFunc1=rT                                     Path(S781,S937)
	S939= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F738)
	S940= CU_MEM.IRFunc2=rS                                     Path(S780,S939)
	S941= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F739)
	S942= CU_MEM.Op=11                                          Path(S779,S941)
	S943= CU_MEM.Func=cmpu_cmps                                 CU_MEM(S942)
	S944= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F740)
	S945= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F741)
	S946= CU_WB.IRFunc1=rT                                      Path(S786,S945)
	S947= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F742)
	S948= CU_WB.IRFunc2=rS                                      Path(S785,S947)
	S949= IR_WB.Out31_26=>CU_WB.Op                              Premise(F743)
	S950= CU_WB.Op=11                                           Path(S784,S949)
	S951= CU_WB.Func=cmpu_cmps                                  CU_WB(S950)
	S952= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F744)
	S953= CtrlA_EX=0                                            Premise(F745)
	S954= [A_EX]=FU(a)                                          A_EX-Hold(S703,S953)
	S955= CtrlB_EX=0                                            Premise(F746)
	S956= [B_EX]={16{0},imm}                                    B_EX-Hold(S705,S955)
	S957= CtrlALUOut_MEM=0                                      Premise(F747)
	S958= [ALUOut_MEM]={31{0},(FU(a)<u{16{0},imm})}             ALUOut_MEM-Hold(S707,S957)
	S959= CtrlALUOut_DMMU1=0                                    Premise(F748)
	S960= [ALUOut_DMMU1]={31{0},(FU(a)<u{16{0},imm})}           ALUOut_DMMU1-Hold(S709,S959)
	S961= CtrlALUOut_DMMU2=1                                    Premise(F749)
	S962= [ALUOut_DMMU2]={31{0},(FU(a)<u{16{0},imm})}           ALUOut_DMMU2-Write(S799,S961)
	S963= CtrlALUOut_WB=0                                       Premise(F750)
	S964= [ALUOut_WB]={31{0},(FU(a)<u{16{0},imm})}              ALUOut_WB-Hold(S712,S963)
	S965= CtrlA_MEM=0                                           Premise(F751)
	S966= CtrlA_WB=0                                            Premise(F752)
	S967= CtrlB_MEM=0                                           Premise(F753)
	S968= CtrlB_WB=0                                            Premise(F754)
	S969= CtrlICache=0                                          Premise(F755)
	S970= ICache[addr]={11,rS,rT,imm}                           ICache-Hold(S718,S969)
	S971= CtrlIMMU=0                                            Premise(F756)
	S972= CtrlIR_DMMU1=0                                        Premise(F757)
	S973= [IR_DMMU1]={11,rS,rT,imm}                             IR_DMMU1-Hold(S721,S972)
	S974= CtrlIR_DMMU2=1                                        Premise(F758)
	S975= [IR_DMMU2]={11,rS,rT,imm}                             IR_DMMU2-Write(S895,S974)
	S976= CtrlIR_EX=0                                           Premise(F759)
	S977= [IR_EX]={11,rS,rT,imm}                                IR_EX-Hold(S724,S976)
	S978= CtrlIR_ID=0                                           Premise(F760)
	S979= [IR_ID]={11,rS,rT,imm}                                IR_ID-Hold(S726,S978)
	S980= CtrlIR_IMMU=0                                         Premise(F761)
	S981= CtrlIR_MEM=0                                          Premise(F762)
	S982= [IR_MEM]={11,rS,rT,imm}                               IR_MEM-Hold(S729,S981)
	S983= CtrlIR_WB=0                                           Premise(F763)
	S984= [IR_WB]={11,rS,rT,imm}                                IR_WB-Hold(S731,S983)
	S985= CtrlGPR=0                                             Premise(F764)
	S986= GPR[rS]=a                                             GPR-Hold(S733,S985)
	S987= CtrlIAddrReg=0                                        Premise(F765)
	S988= CtrlPC=0                                              Premise(F766)
	S989= CtrlPCInc=0                                           Premise(F767)
	S990= PC[CIA]=addr                                          PC-Hold(S737,S989)
	S991= PC[Out]=addr+4                                        PC-Hold(S738,S988,S989)
	S992= CtrlIMem=0                                            Premise(F768)
	S993= IMem[{pid,addr}]={11,rS,rT,imm}                       IMem-Hold(S740,S992)
	S994= CtrlICacheReg=0                                       Premise(F769)
	S995= CtrlASIDIn=0                                          Premise(F770)
	S996= CtrlCP0=0                                             Premise(F771)
	S997= CP0[ASID]=pid                                         CP0-Hold(S744,S996)
	S998= CtrlEPCIn=0                                           Premise(F772)
	S999= CtrlExCodeIn=0                                        Premise(F773)
	S1000= CtrlIRMux=0                                          Premise(F774)

DMMU2	S1001= A_EX.Out=FU(a)                                       A_EX-Out(S954)
	S1002= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S954)
	S1003= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S954)
	S1004= B_EX.Out={16{0},imm}                                 B_EX-Out(S956)
	S1005= B_EX.Out1_0={{16{0},imm}}[1:0]                       B_EX-Out(S956)
	S1006= B_EX.Out4_0={{16{0},imm}}[4:0]                       B_EX-Out(S956)
	S1007= ALUOut_MEM.Out={31{0},(FU(a)<u{16{0},imm})}          ALUOut_MEM-Out(S958)
	S1008= ALUOut_MEM.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0]ALUOut_MEM-Out(S958)
	S1009= ALUOut_MEM.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0]ALUOut_MEM-Out(S958)
	S1010= ALUOut_DMMU1.Out={31{0},(FU(a)<u{16{0},imm})}        ALUOut_DMMU1-Out(S960)
	S1011= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0]ALUOut_DMMU1-Out(S960)
	S1012= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0]ALUOut_DMMU1-Out(S960)
	S1013= ALUOut_DMMU2.Out={31{0},(FU(a)<u{16{0},imm})}        ALUOut_DMMU2-Out(S962)
	S1014= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0]ALUOut_DMMU2-Out(S962)
	S1015= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0]ALUOut_DMMU2-Out(S962)
	S1016= ALUOut_WB.Out={31{0},(FU(a)<u{16{0},imm})}           ALUOut_WB-Out(S964)
	S1017= ALUOut_WB.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0] ALUOut_WB-Out(S964)
	S1018= ALUOut_WB.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0] ALUOut_WB-Out(S964)
	S1019= IR_DMMU1.Out={11,rS,rT,imm}                          IR_DMMU1-Out(S973)
	S1020= IR_DMMU1.Out31_26=11                                 IR_DMMU1-Out(S973)
	S1021= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S973)
	S1022= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S973)
	S1023= IR_DMMU1.Out15_0=imm                                 IR_DMMU1-Out(S973)
	S1024= IR_DMMU2.Out={11,rS,rT,imm}                          IR_DMMU2-Out(S975)
	S1025= IR_DMMU2.Out31_26=11                                 IR_DMMU2-Out(S975)
	S1026= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S975)
	S1027= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S975)
	S1028= IR_DMMU2.Out15_0=imm                                 IR_DMMU2-Out(S975)
	S1029= IR_EX.Out={11,rS,rT,imm}                             IR_EX-Out(S977)
	S1030= IR_EX.Out31_26=11                                    IR_EX-Out(S977)
	S1031= IR_EX.Out25_21=rS                                    IR_EX-Out(S977)
	S1032= IR_EX.Out20_16=rT                                    IR_EX-Out(S977)
	S1033= IR_EX.Out15_0=imm                                    IR_EX-Out(S977)
	S1034= IR_ID.Out={11,rS,rT,imm}                             IR-Out(S979)
	S1035= IR_ID.Out31_26=11                                    IR-Out(S979)
	S1036= IR_ID.Out25_21=rS                                    IR-Out(S979)
	S1037= IR_ID.Out20_16=rT                                    IR-Out(S979)
	S1038= IR_ID.Out15_0=imm                                    IR-Out(S979)
	S1039= IR_MEM.Out={11,rS,rT,imm}                            IR_MEM-Out(S982)
	S1040= IR_MEM.Out31_26=11                                   IR_MEM-Out(S982)
	S1041= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S982)
	S1042= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S982)
	S1043= IR_MEM.Out15_0=imm                                   IR_MEM-Out(S982)
	S1044= IR_WB.Out={11,rS,rT,imm}                             IR-Out(S984)
	S1045= IR_WB.Out31_26=11                                    IR-Out(S984)
	S1046= IR_WB.Out25_21=rS                                    IR-Out(S984)
	S1047= IR_WB.Out20_16=rT                                    IR-Out(S984)
	S1048= IR_WB.Out15_0=imm                                    IR-Out(S984)
	S1049= PC.CIA=addr                                          PC-Out(S990)
	S1050= PC.CIA31_28=addr[31:28]                              PC-Out(S990)
	S1051= PC.Out=addr+4                                        PC-Out(S991)
	S1052= CP0.ASID=pid                                         CP0-Read-ASID(S997)
	S1053= A_EX.Out=>ALU.A                                      Premise(F775)
	S1054= ALU.A=FU(a)                                          Path(S1001,S1053)
	S1055= B_EX.Out=>ALU.B                                      Premise(F776)
	S1056= ALU.B={16{0},imm}                                    Path(S1004,S1055)
	S1057= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F777)
	S1058= ALUOut_DMMU1.In={31{0},(FU(a)<u{16{0},imm})}         Path(S1007,S1057)
	S1059= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F778)
	S1060= ALUOut_DMMU2.In={31{0},(FU(a)<u{16{0},imm})}         Path(S1010,S1059)
	S1061= ALU.Out=>ALUOut_MEM.In                               Premise(F779)
	S1062= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F780)
	S1063= ALUOut_WB.In={31{0},(FU(a)<u{16{0},imm})}            Path(S1013,S1062)
	S1064= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F781)
	S1065= FU.OutID1=>A_EX.In                                   Premise(F782)
	S1066= A_MEM.Out=>A_WB.In                                   Premise(F783)
	S1067= LIMMEXT.Out=>B_EX.In                                 Premise(F784)
	S1068= B_MEM.Out=>B_WB.In                                   Premise(F785)
	S1069= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F786)
	S1070= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F787)
	S1071= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F788)
	S1072= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F789)
	S1073= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F790)
	S1074= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F791)
	S1075= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F792)
	S1076= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F793)
	S1077= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F794)
	S1078= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F795)
	S1079= FU.Bub_ID=>CU_ID.Bub                                 Premise(F796)
	S1080= FU.Halt_ID=>CU_ID.Halt                               Premise(F797)
	S1081= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F798)
	S1082= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F799)
	S1083= FU.Bub_IF=>CU_IF.Bub                                 Premise(F800)
	S1084= FU.Halt_IF=>CU_IF.Halt                               Premise(F801)
	S1085= ICache.Hit=>CU_IF.ICacheHit                          Premise(F802)
	S1086= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F803)
	S1087= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F804)
	S1088= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F805)
	S1089= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F806)
	S1090= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F807)
	S1091= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F808)
	S1092= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F809)
	S1093= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F810)
	S1094= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F811)
	S1095= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F812)
	S1096= ICache.Hit=>FU.ICacheHit                             Premise(F813)
	S1097= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F814)
	S1098= FU.IR_DMMU1={11,rS,rT,imm}                           Path(S1019,S1097)
	S1099= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F815)
	S1100= FU.IR_DMMU2={11,rS,rT,imm}                           Path(S1024,S1099)
	S1101= IR_EX.Out=>FU.IR_EX                                  Premise(F816)
	S1102= FU.IR_EX={11,rS,rT,imm}                              Path(S1029,S1101)
	S1103= IR_ID.Out=>FU.IR_ID                                  Premise(F817)
	S1104= FU.IR_ID={11,rS,rT,imm}                              Path(S1034,S1103)
	S1105= IR_MEM.Out=>FU.IR_MEM                                Premise(F818)
	S1106= FU.IR_MEM={11,rS,rT,imm}                             Path(S1039,S1105)
	S1107= IR_WB.Out=>FU.IR_WB                                  Premise(F819)
	S1108= FU.IR_WB={11,rS,rT,imm}                              Path(S1044,S1107)
	S1109= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F820)
	S1110= FU.InDMMU1={31{0},(FU(a)<u{16{0},imm})}              Path(S1010,S1109)
	S1111= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F821)
	S1112= FU.InDMMU1_WReg=rT                                   Path(S1022,S1111)
	S1113= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F822)
	S1114= FU.InDMMU2={31{0},(FU(a)<u{16{0},imm})}              Path(S1013,S1113)
	S1115= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F823)
	S1116= FU.InDMMU2_WReg=rT                                   Path(S1027,S1115)
	S1117= ALU.Out=>FU.InEX                                     Premise(F824)
	S1118= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F825)
	S1119= FU.InEX_WReg=rT                                      Path(S1032,S1118)
	S1120= GPR.Rdata1=>FU.InID1                                 Premise(F826)
	S1121= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F827)
	S1122= FU.InID1_RReg=rS                                     Path(S1036,S1121)
	S1123= ALUOut_MEM.Out=>FU.InMEM                             Premise(F828)
	S1124= FU.InMEM={31{0},(FU(a)<u{16{0},imm})}                Path(S1007,S1123)
	S1125= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F829)
	S1126= FU.InMEM_WReg=rT                                     Path(S1042,S1125)
	S1127= ALUOut_WB.Out=>FU.InWB                               Premise(F830)
	S1128= FU.InWB={31{0},(FU(a)<u{16{0},imm})}                 Path(S1016,S1127)
	S1129= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F831)
	S1130= FU.InWB_WReg=rT                                      Path(S1047,S1129)
	S1131= IR_ID.Out25_21=>GPR.RReg1                            Premise(F832)
	S1132= GPR.RReg1=rS                                         Path(S1036,S1131)
	S1133= GPR.Rdata1=a                                         GPR-Read(S1132,S986)
	S1134= FU.InID1=a                                           Path(S1133,S1120)
	S1135= FU.OutID1=FU(a)                                      FU-Forward(S1134)
	S1136= A_EX.In=FU(a)                                        Path(S1135,S1065)
	S1137= ALUOut_WB.Out=>GPR.WData                             Premise(F833)
	S1138= GPR.WData={31{0},(FU(a)<u{16{0},imm})}               Path(S1016,S1137)
	S1139= IR_WB.Out20_16=>GPR.WReg                             Premise(F834)
	S1140= GPR.WReg=rT                                          Path(S1047,S1139)
	S1141= IMMU.Addr=>IAddrReg.In                               Premise(F835)
	S1142= PC.Out=>ICache.IEA                                   Premise(F836)
	S1143= ICache.IEA=addr+4                                    Path(S1051,S1142)
	S1144= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1143)
	S1145= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1144,S1085)
	S1146= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1144,S1096)
	S1147= ICache.Out=>ICacheReg.In                             Premise(F837)
	S1148= PC.Out=>IMMU.IEA                                     Premise(F838)
	S1149= IMMU.IEA=addr+4                                      Path(S1051,S1148)
	S1150= CP0.ASID=>IMMU.PID                                   Premise(F839)
	S1151= IMMU.PID=pid                                         Path(S1052,S1150)
	S1152= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1151,S1149)
	S1153= IAddrReg.In={pid,addr+4}                             Path(S1152,S1141)
	S1154= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1151,S1149)
	S1155= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1154,S1086)
	S1156= IR_MEM.Out=>IR_DMMU1.In                              Premise(F840)
	S1157= IR_DMMU1.In={11,rS,rT,imm}                           Path(S1039,S1156)
	S1158= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F841)
	S1159= IR_DMMU2.In={11,rS,rT,imm}                           Path(S1019,S1158)
	S1160= IR_ID.Out=>IR_EX.In                                  Premise(F842)
	S1161= IR_EX.In={11,rS,rT,imm}                              Path(S1034,S1160)
	S1162= ICache.Out=>IR_ID.In                                 Premise(F843)
	S1163= ICache.Out=>IR_IMMU.In                               Premise(F844)
	S1164= IR_EX.Out=>IR_MEM.In                                 Premise(F845)
	S1165= IR_MEM.In={11,rS,rT,imm}                             Path(S1029,S1164)
	S1166= IR_DMMU2.Out=>IR_WB.In                               Premise(F846)
	S1167= IR_WB.In={11,rS,rT,imm}                              Path(S1024,S1166)
	S1168= IR_MEM.Out=>IR_WB.In                                 Premise(F847)
	S1169= IR_ID.Out15_0=>LIMMEXT.In                            Premise(F848)
	S1170= LIMMEXT.In=imm                                       Path(S1038,S1169)
	S1171= LIMMEXT.Out={16{0},imm}                              LIMMEXT(S1170)
	S1172= B_EX.In={16{0},imm}                                  Path(S1171,S1067)
	S1173= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F849)
	S1174= CU_DMMU1.IRFunc1=rT                                  Path(S1022,S1173)
	S1175= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F850)
	S1176= CU_DMMU1.IRFunc2=rS                                  Path(S1021,S1175)
	S1177= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F851)
	S1178= CU_DMMU1.Op=11                                       Path(S1020,S1177)
	S1179= CU_DMMU1.Func=cmpu_cmps                              CU_DMMU1(S1178)
	S1180= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F852)
	S1181= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F853)
	S1182= CU_DMMU2.IRFunc1=rT                                  Path(S1027,S1181)
	S1183= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F854)
	S1184= CU_DMMU2.IRFunc2=rS                                  Path(S1026,S1183)
	S1185= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F855)
	S1186= CU_DMMU2.Op=11                                       Path(S1025,S1185)
	S1187= CU_DMMU2.Func=cmpu_cmps                              CU_DMMU2(S1186)
	S1188= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F856)
	S1189= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F857)
	S1190= CU_EX.IRFunc1=rT                                     Path(S1032,S1189)
	S1191= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F858)
	S1192= CU_EX.IRFunc2=rS                                     Path(S1031,S1191)
	S1193= IR_EX.Out31_26=>CU_EX.Op                             Premise(F859)
	S1194= CU_EX.Op=11                                          Path(S1030,S1193)
	S1195= CU_EX.Func=cmpu_cmps                                 CU_EX(S1194)
	S1196= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F860)
	S1197= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F861)
	S1198= CU_ID.IRFunc1=rT                                     Path(S1037,S1197)
	S1199= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F862)
	S1200= CU_ID.IRFunc2=rS                                     Path(S1036,S1199)
	S1201= IR_ID.Out31_26=>CU_ID.Op                             Premise(F863)
	S1202= CU_ID.Op=11                                          Path(S1035,S1201)
	S1203= CU_ID.Func=cmpu_cmps                                 CU_ID(S1202)
	S1204= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F864)
	S1205= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F865)
	S1206= CU_MEM.IRFunc1=rT                                    Path(S1042,S1205)
	S1207= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F866)
	S1208= CU_MEM.IRFunc2=rS                                    Path(S1041,S1207)
	S1209= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F867)
	S1210= CU_MEM.Op=11                                         Path(S1040,S1209)
	S1211= CU_MEM.Func=cmpu_cmps                                CU_MEM(S1210)
	S1212= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F868)
	S1213= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F869)
	S1214= CU_WB.IRFunc1=rT                                     Path(S1047,S1213)
	S1215= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F870)
	S1216= CU_WB.IRFunc2=rS                                     Path(S1046,S1215)
	S1217= IR_WB.Out31_26=>CU_WB.Op                             Premise(F871)
	S1218= CU_WB.Op=11                                          Path(S1045,S1217)
	S1219= CU_WB.Func=cmpu_cmps                                 CU_WB(S1218)
	S1220= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F872)
	S1221= CtrlA_EX=0                                           Premise(F873)
	S1222= [A_EX]=FU(a)                                         A_EX-Hold(S954,S1221)
	S1223= CtrlB_EX=0                                           Premise(F874)
	S1224= [B_EX]={16{0},imm}                                   B_EX-Hold(S956,S1223)
	S1225= CtrlALUOut_MEM=0                                     Premise(F875)
	S1226= [ALUOut_MEM]={31{0},(FU(a)<u{16{0},imm})}            ALUOut_MEM-Hold(S958,S1225)
	S1227= CtrlALUOut_DMMU1=0                                   Premise(F876)
	S1228= [ALUOut_DMMU1]={31{0},(FU(a)<u{16{0},imm})}          ALUOut_DMMU1-Hold(S960,S1227)
	S1229= CtrlALUOut_DMMU2=0                                   Premise(F877)
	S1230= [ALUOut_DMMU2]={31{0},(FU(a)<u{16{0},imm})}          ALUOut_DMMU2-Hold(S962,S1229)
	S1231= CtrlALUOut_WB=1                                      Premise(F878)
	S1232= [ALUOut_WB]={31{0},(FU(a)<u{16{0},imm})}             ALUOut_WB-Write(S1063,S1231)
	S1233= CtrlA_MEM=0                                          Premise(F879)
	S1234= CtrlA_WB=0                                           Premise(F880)
	S1235= CtrlB_MEM=0                                          Premise(F881)
	S1236= CtrlB_WB=0                                           Premise(F882)
	S1237= CtrlICache=0                                         Premise(F883)
	S1238= ICache[addr]={11,rS,rT,imm}                          ICache-Hold(S970,S1237)
	S1239= CtrlIMMU=0                                           Premise(F884)
	S1240= CtrlIR_DMMU1=0                                       Premise(F885)
	S1241= [IR_DMMU1]={11,rS,rT,imm}                            IR_DMMU1-Hold(S973,S1240)
	S1242= CtrlIR_DMMU2=0                                       Premise(F886)
	S1243= [IR_DMMU2]={11,rS,rT,imm}                            IR_DMMU2-Hold(S975,S1242)
	S1244= CtrlIR_EX=0                                          Premise(F887)
	S1245= [IR_EX]={11,rS,rT,imm}                               IR_EX-Hold(S977,S1244)
	S1246= CtrlIR_ID=0                                          Premise(F888)
	S1247= [IR_ID]={11,rS,rT,imm}                               IR_ID-Hold(S979,S1246)
	S1248= CtrlIR_IMMU=0                                        Premise(F889)
	S1249= CtrlIR_MEM=0                                         Premise(F890)
	S1250= [IR_MEM]={11,rS,rT,imm}                              IR_MEM-Hold(S982,S1249)
	S1251= CtrlIR_WB=1                                          Premise(F891)
	S1252= [IR_WB]={11,rS,rT,imm}                               IR_WB-Write(S1167,S1251)
	S1253= CtrlGPR=0                                            Premise(F892)
	S1254= GPR[rS]=a                                            GPR-Hold(S986,S1253)
	S1255= CtrlIAddrReg=0                                       Premise(F893)
	S1256= CtrlPC=0                                             Premise(F894)
	S1257= CtrlPCInc=0                                          Premise(F895)
	S1258= PC[CIA]=addr                                         PC-Hold(S990,S1257)
	S1259= PC[Out]=addr+4                                       PC-Hold(S991,S1256,S1257)
	S1260= CtrlIMem=0                                           Premise(F896)
	S1261= IMem[{pid,addr}]={11,rS,rT,imm}                      IMem-Hold(S993,S1260)
	S1262= CtrlICacheReg=0                                      Premise(F897)
	S1263= CtrlASIDIn=0                                         Premise(F898)
	S1264= CtrlCP0=0                                            Premise(F899)
	S1265= CP0[ASID]=pid                                        CP0-Hold(S997,S1264)
	S1266= CtrlEPCIn=0                                          Premise(F900)
	S1267= CtrlExCodeIn=0                                       Premise(F901)
	S1268= CtrlIRMux=0                                          Premise(F902)

WB	S1269= A_EX.Out=FU(a)                                       A_EX-Out(S1222)
	S1270= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1222)
	S1271= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1222)
	S1272= B_EX.Out={16{0},imm}                                 B_EX-Out(S1224)
	S1273= B_EX.Out1_0={{16{0},imm}}[1:0]                       B_EX-Out(S1224)
	S1274= B_EX.Out4_0={{16{0},imm}}[4:0]                       B_EX-Out(S1224)
	S1275= ALUOut_MEM.Out={31{0},(FU(a)<u{16{0},imm})}          ALUOut_MEM-Out(S1226)
	S1276= ALUOut_MEM.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0]ALUOut_MEM-Out(S1226)
	S1277= ALUOut_MEM.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0]ALUOut_MEM-Out(S1226)
	S1278= ALUOut_DMMU1.Out={31{0},(FU(a)<u{16{0},imm})}        ALUOut_DMMU1-Out(S1228)
	S1279= ALUOut_DMMU1.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0]ALUOut_DMMU1-Out(S1228)
	S1280= ALUOut_DMMU1.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0]ALUOut_DMMU1-Out(S1228)
	S1281= ALUOut_DMMU2.Out={31{0},(FU(a)<u{16{0},imm})}        ALUOut_DMMU2-Out(S1230)
	S1282= ALUOut_DMMU2.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0]ALUOut_DMMU2-Out(S1230)
	S1283= ALUOut_DMMU2.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0]ALUOut_DMMU2-Out(S1230)
	S1284= ALUOut_WB.Out={31{0},(FU(a)<u{16{0},imm})}           ALUOut_WB-Out(S1232)
	S1285= ALUOut_WB.Out1_0={{31{0},(FU(a)<u{16{0},imm})}}[1:0] ALUOut_WB-Out(S1232)
	S1286= ALUOut_WB.Out4_0={{31{0},(FU(a)<u{16{0},imm})}}[4:0] ALUOut_WB-Out(S1232)
	S1287= IR_DMMU1.Out={11,rS,rT,imm}                          IR_DMMU1-Out(S1241)
	S1288= IR_DMMU1.Out31_26=11                                 IR_DMMU1-Out(S1241)
	S1289= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1241)
	S1290= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1241)
	S1291= IR_DMMU1.Out15_0=imm                                 IR_DMMU1-Out(S1241)
	S1292= IR_DMMU2.Out={11,rS,rT,imm}                          IR_DMMU2-Out(S1243)
	S1293= IR_DMMU2.Out31_26=11                                 IR_DMMU2-Out(S1243)
	S1294= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1243)
	S1295= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1243)
	S1296= IR_DMMU2.Out15_0=imm                                 IR_DMMU2-Out(S1243)
	S1297= IR_EX.Out={11,rS,rT,imm}                             IR_EX-Out(S1245)
	S1298= IR_EX.Out31_26=11                                    IR_EX-Out(S1245)
	S1299= IR_EX.Out25_21=rS                                    IR_EX-Out(S1245)
	S1300= IR_EX.Out20_16=rT                                    IR_EX-Out(S1245)
	S1301= IR_EX.Out15_0=imm                                    IR_EX-Out(S1245)
	S1302= IR_ID.Out={11,rS,rT,imm}                             IR-Out(S1247)
	S1303= IR_ID.Out31_26=11                                    IR-Out(S1247)
	S1304= IR_ID.Out25_21=rS                                    IR-Out(S1247)
	S1305= IR_ID.Out20_16=rT                                    IR-Out(S1247)
	S1306= IR_ID.Out15_0=imm                                    IR-Out(S1247)
	S1307= IR_MEM.Out={11,rS,rT,imm}                            IR_MEM-Out(S1250)
	S1308= IR_MEM.Out31_26=11                                   IR_MEM-Out(S1250)
	S1309= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1250)
	S1310= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1250)
	S1311= IR_MEM.Out15_0=imm                                   IR_MEM-Out(S1250)
	S1312= IR_WB.Out={11,rS,rT,imm}                             IR-Out(S1252)
	S1313= IR_WB.Out31_26=11                                    IR-Out(S1252)
	S1314= IR_WB.Out25_21=rS                                    IR-Out(S1252)
	S1315= IR_WB.Out20_16=rT                                    IR-Out(S1252)
	S1316= IR_WB.Out15_0=imm                                    IR-Out(S1252)
	S1317= PC.CIA=addr                                          PC-Out(S1258)
	S1318= PC.CIA31_28=addr[31:28]                              PC-Out(S1258)
	S1319= PC.Out=addr+4                                        PC-Out(S1259)
	S1320= CP0.ASID=pid                                         CP0-Read-ASID(S1265)
	S1321= A_EX.Out=>ALU.A                                      Premise(F903)
	S1322= ALU.A=FU(a)                                          Path(S1269,S1321)
	S1323= B_EX.Out=>ALU.B                                      Premise(F904)
	S1324= ALU.B={16{0},imm}                                    Path(S1272,S1323)
	S1325= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F905)
	S1326= ALUOut_DMMU1.In={31{0},(FU(a)<u{16{0},imm})}         Path(S1275,S1325)
	S1327= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F906)
	S1328= ALUOut_DMMU2.In={31{0},(FU(a)<u{16{0},imm})}         Path(S1278,S1327)
	S1329= ALU.Out=>ALUOut_MEM.In                               Premise(F907)
	S1330= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F908)
	S1331= ALUOut_WB.In={31{0},(FU(a)<u{16{0},imm})}            Path(S1281,S1330)
	S1332= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F909)
	S1333= FU.OutID1=>A_EX.In                                   Premise(F910)
	S1334= A_MEM.Out=>A_WB.In                                   Premise(F911)
	S1335= LIMMEXT.Out=>B_EX.In                                 Premise(F912)
	S1336= B_MEM.Out=>B_WB.In                                   Premise(F913)
	S1337= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F914)
	S1338= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F915)
	S1339= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F916)
	S1340= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F917)
	S1341= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F918)
	S1342= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F919)
	S1343= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F920)
	S1344= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F921)
	S1345= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F922)
	S1346= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F923)
	S1347= FU.Bub_ID=>CU_ID.Bub                                 Premise(F924)
	S1348= FU.Halt_ID=>CU_ID.Halt                               Premise(F925)
	S1349= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F926)
	S1350= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F927)
	S1351= FU.Bub_IF=>CU_IF.Bub                                 Premise(F928)
	S1352= FU.Halt_IF=>CU_IF.Halt                               Premise(F929)
	S1353= ICache.Hit=>CU_IF.ICacheHit                          Premise(F930)
	S1354= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F931)
	S1355= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F932)
	S1356= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F933)
	S1357= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F934)
	S1358= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F935)
	S1359= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F936)
	S1360= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F937)
	S1361= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F938)
	S1362= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F939)
	S1363= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F940)
	S1364= ICache.Hit=>FU.ICacheHit                             Premise(F941)
	S1365= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F942)
	S1366= FU.IR_DMMU1={11,rS,rT,imm}                           Path(S1287,S1365)
	S1367= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F943)
	S1368= FU.IR_DMMU2={11,rS,rT,imm}                           Path(S1292,S1367)
	S1369= IR_EX.Out=>FU.IR_EX                                  Premise(F944)
	S1370= FU.IR_EX={11,rS,rT,imm}                              Path(S1297,S1369)
	S1371= IR_ID.Out=>FU.IR_ID                                  Premise(F945)
	S1372= FU.IR_ID={11,rS,rT,imm}                              Path(S1302,S1371)
	S1373= IR_MEM.Out=>FU.IR_MEM                                Premise(F946)
	S1374= FU.IR_MEM={11,rS,rT,imm}                             Path(S1307,S1373)
	S1375= IR_WB.Out=>FU.IR_WB                                  Premise(F947)
	S1376= FU.IR_WB={11,rS,rT,imm}                              Path(S1312,S1375)
	S1377= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F948)
	S1378= FU.InDMMU1={31{0},(FU(a)<u{16{0},imm})}              Path(S1278,S1377)
	S1379= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F949)
	S1380= FU.InDMMU1_WReg=rT                                   Path(S1290,S1379)
	S1381= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F950)
	S1382= FU.InDMMU2={31{0},(FU(a)<u{16{0},imm})}              Path(S1281,S1381)
	S1383= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F951)
	S1384= FU.InDMMU2_WReg=rT                                   Path(S1295,S1383)
	S1385= ALU.Out=>FU.InEX                                     Premise(F952)
	S1386= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F953)
	S1387= FU.InEX_WReg=rT                                      Path(S1300,S1386)
	S1388= GPR.Rdata1=>FU.InID1                                 Premise(F954)
	S1389= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F955)
	S1390= FU.InID1_RReg=rS                                     Path(S1304,S1389)
	S1391= ALUOut_MEM.Out=>FU.InMEM                             Premise(F956)
	S1392= FU.InMEM={31{0},(FU(a)<u{16{0},imm})}                Path(S1275,S1391)
	S1393= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F957)
	S1394= FU.InMEM_WReg=rT                                     Path(S1310,S1393)
	S1395= ALUOut_WB.Out=>FU.InWB                               Premise(F958)
	S1396= FU.InWB={31{0},(FU(a)<u{16{0},imm})}                 Path(S1284,S1395)
	S1397= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F959)
	S1398= FU.InWB_WReg=rT                                      Path(S1315,S1397)
	S1399= IR_ID.Out25_21=>GPR.RReg1                            Premise(F960)
	S1400= GPR.RReg1=rS                                         Path(S1304,S1399)
	S1401= GPR.Rdata1=a                                         GPR-Read(S1400,S1254)
	S1402= FU.InID1=a                                           Path(S1401,S1388)
	S1403= FU.OutID1=FU(a)                                      FU-Forward(S1402)
	S1404= A_EX.In=FU(a)                                        Path(S1403,S1333)
	S1405= ALUOut_WB.Out=>GPR.WData                             Premise(F961)
	S1406= GPR.WData={31{0},(FU(a)<u{16{0},imm})}               Path(S1284,S1405)
	S1407= IR_WB.Out20_16=>GPR.WReg                             Premise(F962)
	S1408= GPR.WReg=rT                                          Path(S1315,S1407)
	S1409= IMMU.Addr=>IAddrReg.In                               Premise(F963)
	S1410= PC.Out=>ICache.IEA                                   Premise(F964)
	S1411= ICache.IEA=addr+4                                    Path(S1319,S1410)
	S1412= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1411)
	S1413= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1412,S1353)
	S1414= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1412,S1364)
	S1415= ICache.Out=>ICacheReg.In                             Premise(F965)
	S1416= PC.Out=>IMMU.IEA                                     Premise(F966)
	S1417= IMMU.IEA=addr+4                                      Path(S1319,S1416)
	S1418= CP0.ASID=>IMMU.PID                                   Premise(F967)
	S1419= IMMU.PID=pid                                         Path(S1320,S1418)
	S1420= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1419,S1417)
	S1421= IAddrReg.In={pid,addr+4}                             Path(S1420,S1409)
	S1422= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1419,S1417)
	S1423= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1422,S1354)
	S1424= IR_MEM.Out=>IR_DMMU1.In                              Premise(F968)
	S1425= IR_DMMU1.In={11,rS,rT,imm}                           Path(S1307,S1424)
	S1426= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F969)
	S1427= IR_DMMU2.In={11,rS,rT,imm}                           Path(S1287,S1426)
	S1428= IR_ID.Out=>IR_EX.In                                  Premise(F970)
	S1429= IR_EX.In={11,rS,rT,imm}                              Path(S1302,S1428)
	S1430= ICache.Out=>IR_ID.In                                 Premise(F971)
	S1431= ICache.Out=>IR_IMMU.In                               Premise(F972)
	S1432= IR_EX.Out=>IR_MEM.In                                 Premise(F973)
	S1433= IR_MEM.In={11,rS,rT,imm}                             Path(S1297,S1432)
	S1434= IR_DMMU2.Out=>IR_WB.In                               Premise(F974)
	S1435= IR_WB.In={11,rS,rT,imm}                              Path(S1292,S1434)
	S1436= IR_MEM.Out=>IR_WB.In                                 Premise(F975)
	S1437= IR_ID.Out15_0=>LIMMEXT.In                            Premise(F976)
	S1438= LIMMEXT.In=imm                                       Path(S1306,S1437)
	S1439= LIMMEXT.Out={16{0},imm}                              LIMMEXT(S1438)
	S1440= B_EX.In={16{0},imm}                                  Path(S1439,S1335)
	S1441= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F977)
	S1442= CU_DMMU1.IRFunc1=rT                                  Path(S1290,S1441)
	S1443= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F978)
	S1444= CU_DMMU1.IRFunc2=rS                                  Path(S1289,S1443)
	S1445= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F979)
	S1446= CU_DMMU1.Op=11                                       Path(S1288,S1445)
	S1447= CU_DMMU1.Func=cmpu_cmps                              CU_DMMU1(S1446)
	S1448= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F980)
	S1449= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F981)
	S1450= CU_DMMU2.IRFunc1=rT                                  Path(S1295,S1449)
	S1451= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F982)
	S1452= CU_DMMU2.IRFunc2=rS                                  Path(S1294,S1451)
	S1453= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F983)
	S1454= CU_DMMU2.Op=11                                       Path(S1293,S1453)
	S1455= CU_DMMU2.Func=cmpu_cmps                              CU_DMMU2(S1454)
	S1456= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F984)
	S1457= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F985)
	S1458= CU_EX.IRFunc1=rT                                     Path(S1300,S1457)
	S1459= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F986)
	S1460= CU_EX.IRFunc2=rS                                     Path(S1299,S1459)
	S1461= IR_EX.Out31_26=>CU_EX.Op                             Premise(F987)
	S1462= CU_EX.Op=11                                          Path(S1298,S1461)
	S1463= CU_EX.Func=cmpu_cmps                                 CU_EX(S1462)
	S1464= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F988)
	S1465= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F989)
	S1466= CU_ID.IRFunc1=rT                                     Path(S1305,S1465)
	S1467= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F990)
	S1468= CU_ID.IRFunc2=rS                                     Path(S1304,S1467)
	S1469= IR_ID.Out31_26=>CU_ID.Op                             Premise(F991)
	S1470= CU_ID.Op=11                                          Path(S1303,S1469)
	S1471= CU_ID.Func=cmpu_cmps                                 CU_ID(S1470)
	S1472= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F992)
	S1473= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F993)
	S1474= CU_MEM.IRFunc1=rT                                    Path(S1310,S1473)
	S1475= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F994)
	S1476= CU_MEM.IRFunc2=rS                                    Path(S1309,S1475)
	S1477= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F995)
	S1478= CU_MEM.Op=11                                         Path(S1308,S1477)
	S1479= CU_MEM.Func=cmpu_cmps                                CU_MEM(S1478)
	S1480= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F996)
	S1481= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F997)
	S1482= CU_WB.IRFunc1=rT                                     Path(S1315,S1481)
	S1483= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F998)
	S1484= CU_WB.IRFunc2=rS                                     Path(S1314,S1483)
	S1485= IR_WB.Out31_26=>CU_WB.Op                             Premise(F999)
	S1486= CU_WB.Op=11                                          Path(S1313,S1485)
	S1487= CU_WB.Func=cmpu_cmps                                 CU_WB(S1486)
	S1488= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1000)
	S1489= CtrlA_EX=0                                           Premise(F1001)
	S1490= [A_EX]=FU(a)                                         A_EX-Hold(S1222,S1489)
	S1491= CtrlB_EX=0                                           Premise(F1002)
	S1492= [B_EX]={16{0},imm}                                   B_EX-Hold(S1224,S1491)
	S1493= CtrlALUOut_MEM=0                                     Premise(F1003)
	S1494= [ALUOut_MEM]={31{0},(FU(a)<u{16{0},imm})}            ALUOut_MEM-Hold(S1226,S1493)
	S1495= CtrlALUOut_DMMU1=0                                   Premise(F1004)
	S1496= [ALUOut_DMMU1]={31{0},(FU(a)<u{16{0},imm})}          ALUOut_DMMU1-Hold(S1228,S1495)
	S1497= CtrlALUOut_DMMU2=0                                   Premise(F1005)
	S1498= [ALUOut_DMMU2]={31{0},(FU(a)<u{16{0},imm})}          ALUOut_DMMU2-Hold(S1230,S1497)
	S1499= CtrlALUOut_WB=0                                      Premise(F1006)
	S1500= [ALUOut_WB]={31{0},(FU(a)<u{16{0},imm})}             ALUOut_WB-Hold(S1232,S1499)
	S1501= CtrlA_MEM=0                                          Premise(F1007)
	S1502= CtrlA_WB=0                                           Premise(F1008)
	S1503= CtrlB_MEM=0                                          Premise(F1009)
	S1504= CtrlB_WB=0                                           Premise(F1010)
	S1505= CtrlICache=0                                         Premise(F1011)
	S1506= ICache[addr]={11,rS,rT,imm}                          ICache-Hold(S1238,S1505)
	S1507= CtrlIMMU=0                                           Premise(F1012)
	S1508= CtrlIR_DMMU1=0                                       Premise(F1013)
	S1509= [IR_DMMU1]={11,rS,rT,imm}                            IR_DMMU1-Hold(S1241,S1508)
	S1510= CtrlIR_DMMU2=0                                       Premise(F1014)
	S1511= [IR_DMMU2]={11,rS,rT,imm}                            IR_DMMU2-Hold(S1243,S1510)
	S1512= CtrlIR_EX=0                                          Premise(F1015)
	S1513= [IR_EX]={11,rS,rT,imm}                               IR_EX-Hold(S1245,S1512)
	S1514= CtrlIR_ID=0                                          Premise(F1016)
	S1515= [IR_ID]={11,rS,rT,imm}                               IR_ID-Hold(S1247,S1514)
	S1516= CtrlIR_IMMU=0                                        Premise(F1017)
	S1517= CtrlIR_MEM=0                                         Premise(F1018)
	S1518= [IR_MEM]={11,rS,rT,imm}                              IR_MEM-Hold(S1250,S1517)
	S1519= CtrlIR_WB=0                                          Premise(F1019)
	S1520= [IR_WB]={11,rS,rT,imm}                               IR_WB-Hold(S1252,S1519)
	S1521= CtrlGPR=1                                            Premise(F1020)
	S1522= GPR[rT]={31{0},(FU(a)<u{16{0},imm})}                 GPR-Write(S1408,S1406,S1521)
	S1523= CtrlIAddrReg=0                                       Premise(F1021)
	S1524= CtrlPC=0                                             Premise(F1022)
	S1525= CtrlPCInc=0                                          Premise(F1023)
	S1526= PC[CIA]=addr                                         PC-Hold(S1258,S1525)
	S1527= PC[Out]=addr+4                                       PC-Hold(S1259,S1524,S1525)
	S1528= CtrlIMem=0                                           Premise(F1024)
	S1529= IMem[{pid,addr}]={11,rS,rT,imm}                      IMem-Hold(S1261,S1528)
	S1530= CtrlICacheReg=0                                      Premise(F1025)
	S1531= CtrlASIDIn=0                                         Premise(F1026)
	S1532= CtrlCP0=0                                            Premise(F1027)
	S1533= CP0[ASID]=pid                                        CP0-Hold(S1265,S1532)
	S1534= CtrlEPCIn=0                                          Premise(F1028)
	S1535= CtrlExCodeIn=0                                       Premise(F1029)
	S1536= CtrlIRMux=0                                          Premise(F1030)

POST	S1490= [A_EX]=FU(a)                                         A_EX-Hold(S1222,S1489)
	S1492= [B_EX]={16{0},imm}                                   B_EX-Hold(S1224,S1491)
	S1494= [ALUOut_MEM]={31{0},(FU(a)<u{16{0},imm})}            ALUOut_MEM-Hold(S1226,S1493)
	S1496= [ALUOut_DMMU1]={31{0},(FU(a)<u{16{0},imm})}          ALUOut_DMMU1-Hold(S1228,S1495)
	S1498= [ALUOut_DMMU2]={31{0},(FU(a)<u{16{0},imm})}          ALUOut_DMMU2-Hold(S1230,S1497)
	S1500= [ALUOut_WB]={31{0},(FU(a)<u{16{0},imm})}             ALUOut_WB-Hold(S1232,S1499)
	S1506= ICache[addr]={11,rS,rT,imm}                          ICache-Hold(S1238,S1505)
	S1509= [IR_DMMU1]={11,rS,rT,imm}                            IR_DMMU1-Hold(S1241,S1508)
	S1511= [IR_DMMU2]={11,rS,rT,imm}                            IR_DMMU2-Hold(S1243,S1510)
	S1513= [IR_EX]={11,rS,rT,imm}                               IR_EX-Hold(S1245,S1512)
	S1515= [IR_ID]={11,rS,rT,imm}                               IR_ID-Hold(S1247,S1514)
	S1518= [IR_MEM]={11,rS,rT,imm}                              IR_MEM-Hold(S1250,S1517)
	S1520= [IR_WB]={11,rS,rT,imm}                               IR_WB-Hold(S1252,S1519)
	S1522= GPR[rT]={31{0},(FU(a)<u{16{0},imm})}                 GPR-Write(S1408,S1406,S1521)
	S1526= PC[CIA]=addr                                         PC-Hold(S1258,S1525)
	S1527= PC[Out]=addr+4                                       PC-Hold(S1259,S1524,S1525)
	S1529= IMem[{pid,addr}]={11,rS,rT,imm}                      IMem-Hold(S1261,S1528)
	S1533= CP0[ASID]=pid                                        CP0-Hold(S1265,S1532)

