Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 15 15:20:38 2018
| Host         : LAPTOP-FP1VM2Q7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     82.084        0.000                      0                    2        0.262        0.000                      0                    2        3.000        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
CLK12M/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12M   {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12M   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK12M/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_12M        82.084        0.000                      0                    2        0.262        0.000                      0                    2       41.167        0.000                       0                     4  
  clkfbout_clk_12M                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK12M/inst/clk_in1
  To Clock:  CLK12M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK12M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK12M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       82.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.084ns  (required time - arrival time)
  Source:                 AUDIO/Enables/en2_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO/Sonido/buf_reg_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.456ns (53.883%)  route 0.390ns (46.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 80.497 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E15                  IBUF                         0.000     0.000 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    CLK12M/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.054    -5.821 r  CLK12M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.111    CLK12M/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.015 r  CLK12M/inst/clkout1_buf/O
                         net (fo=2, routed)           1.710    -2.305    AUDIO/Enables/clk_out1
    SLICE_X1Y100         FDRE                                         r  AUDIO/Enables/en2_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456    -1.849 r  AUDIO/Enables/en2_s_reg/Q
                         net (fo=2, routed)           0.390    -1.459    AUDIO/Sonido/en2_s
    SLICE_X0Y100         FDCE                                         r  AUDIO/Sonido/buf_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E15                  IBUF                         0.000    83.333 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.162    84.495    CLK12M/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    77.186 r  CLK12M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    78.817    CLK12M/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.908 r  CLK12M/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    80.497    AUDIO/Sonido/clk_out1
    SLICE_X0Y100         FDCE                                         r  AUDIO/Sonido/buf_reg_reg/C
                         clock pessimism              0.509    81.006    
                         clock uncertainty           -0.176    80.830    
    SLICE_X0Y100         FDCE (Setup_fdce_C_CE)      -0.205    80.625    AUDIO/Sonido/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         80.625    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                 82.084    

Slack (MET) :             82.102ns  (required time - arrival time)
  Source:                 AUDIO/Enables/en2_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO/Enables/en2_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.580ns (53.505%)  route 0.504ns (46.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 80.497 - 83.333 ) 
    Source Clock Delay      (SCD):    -2.305ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E15                  IBUF                         0.000     0.000 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.233     1.233    CLK12M/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.054    -5.821 r  CLK12M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.111    CLK12M/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.015 r  CLK12M/inst/clkout1_buf/O
                         net (fo=2, routed)           1.710    -2.305    AUDIO/Enables/clk_out1
    SLICE_X1Y100         FDRE                                         r  AUDIO/Enables/en2_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.456    -1.849 f  AUDIO/Enables/en2_s_reg/Q
                         net (fo=2, routed)           0.504    -1.345    AUDIO/Enables/en2_s
    SLICE_X1Y100         LUT1 (Prop_lut1_I0_O)        0.124    -1.221 r  AUDIO/Enables/en2_s_i_1/O
                         net (fo=1, routed)           0.000    -1.221    AUDIO/Enables/en2_s_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  AUDIO/Enables/en2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E15                  IBUF                         0.000    83.333 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.162    84.495    CLK12M/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    77.186 r  CLK12M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    78.817    CLK12M/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    78.908 r  CLK12M/inst/clkout1_buf/O
                         net (fo=2, routed)           1.590    80.497    AUDIO/Enables/clk_out1
    SLICE_X1Y100         FDRE                                         r  AUDIO/Enables/en2_s_reg/C
                         clock pessimism              0.531    81.028    
                         clock uncertainty           -0.176    80.852    
    SLICE_X1Y100         FDRE (Setup_fdre_C_D)        0.029    80.881    AUDIO/Enables/en2_s_reg
  -------------------------------------------------------------------
                         required time                         80.881    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                 82.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 AUDIO/Enables/en2_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO/Enables/en2_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E15                  IBUF                         0.000     0.000 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    CLK12M/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.931 r  CLK12M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.436    CLK12M/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.410 r  CLK12M/inst/clkout1_buf/O
                         net (fo=2, routed)           0.599    -0.812    AUDIO/Enables/clk_out1
    SLICE_X1Y100         FDRE                                         r  AUDIO/Enables/en2_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.671 f  AUDIO/Enables/en2_s_reg/Q
                         net (fo=2, routed)           0.167    -0.504    AUDIO/Enables/en2_s
    SLICE_X1Y100         LUT1 (Prop_lut1_I0_O)        0.045    -0.459 r  AUDIO/Enables/en2_s_i_1/O
                         net (fo=1, routed)           0.000    -0.459    AUDIO/Enables/en2_s_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  AUDIO/Enables/en2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E15                  IBUF                         0.000     0.000 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    CLK12M/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.677 r  CLK12M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.137    CLK12M/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.108 r  CLK12M/inst/clkout1_buf/O
                         net (fo=2, routed)           0.872    -1.237    AUDIO/Enables/clk_out1
    SLICE_X1Y100         FDRE                                         r  AUDIO/Enables/en2_s_reg/C
                         clock pessimism              0.425    -0.812    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091    -0.721    AUDIO/Enables/en2_s_reg
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 AUDIO/Enables/en2_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUDIO/Sonido/buf_reg_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E15                  IBUF                         0.000     0.000 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    CLK12M/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.931 r  CLK12M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.436    CLK12M/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.410 r  CLK12M/inst/clkout1_buf/O
                         net (fo=2, routed)           0.599    -0.812    AUDIO/Enables/clk_out1
    SLICE_X1Y100         FDRE                                         r  AUDIO/Enables/en2_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  AUDIO/Enables/en2_s_reg/Q
                         net (fo=2, routed)           0.127    -0.544    AUDIO/Sonido/en2_s
    SLICE_X0Y100         FDCE                                         r  AUDIO/Sonido/buf_reg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E15                  IBUF                         0.000     0.000 r  clk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    CLK12M/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.677 r  CLK12M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.137    CLK12M/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.108 r  CLK12M/inst/clkout1_buf/O
                         net (fo=2, routed)           0.872    -1.237    AUDIO/Sonido/clk_out1
    SLICE_X0Y100         FDCE                                         r  AUDIO/Sonido/buf_reg_reg/C
                         clock pessimism              0.438    -0.799    
    SLICE_X0Y100         FDCE (Hold_fdce_C_CE)       -0.039    -0.838    AUDIO/Sonido/buf_reg_reg
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12M
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   CLK12M/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X1Y100     AUDIO/Enables/en2_s_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X0Y100     AUDIO/Sonido/buf_reg_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X1Y100     AUDIO/Enables/en2_s_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y100     AUDIO/Sonido/buf_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X1Y100     AUDIO/Enables/en2_s_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y100     AUDIO/Sonido/buf_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X1Y100     AUDIO/Enables/en2_s_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y100     AUDIO/Sonido/buf_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X1Y100     AUDIO/Enables/en2_s_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X0Y100     AUDIO/Sonido/buf_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12M
  To Clock:  clkfbout_clk_12M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12M
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK12M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK12M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y2  CLK12M/inst/mmcm_adv_inst/CLKFBOUT



