// Seed: 1300127283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_14 = 0;
  inout wire id_1;
  id_5 :
  assert property (@(posedge 1) id_5)
  else $unsigned(22);
  ;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output wor id_2,
    output tri1 id_3,
    output logic id_4,
    output uwire id_5,
    input tri id_6,
    output supply1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    output tri1 id_10,
    input tri id_11,
    input uwire id_12,
    output tri0 id_13,
    output tri id_14,
    input tri id_15,
    output supply0 id_16,
    input tri id_17,
    input wor id_18,
    output tri0 id_19,
    input tri id_20,
    output tri1 id_21,
    output tri1 id_22,
    output wire id_23,
    output wor id_24,
    input wor id_25,
    output supply0 id_26,
    output wand id_27,
    output wor id_28
);
  if (1)
    always @(posedge -1 != 1 or posedge id_12) begin : LABEL_0
      $signed(75);
      ;
    end
  assign id_27 = 1 ? -1'b0 : -1;
  wire [1 'b0 : -1] id_30;
  module_0 modCall_1 (
      id_30,
      id_30,
      id_30,
      id_30
  );
  always @(posedge -1 or posedge -1 < -1) begin : LABEL_1
    id_4 = -1'h0;
  end
endmodule
