/*
 * Generated by Bluespec Compiler, version 2024.01 (build ae2a2fc6)
 * 
 * On Thu Sep  5 19:31:07 CST 2024
 * 
 */
#include "bluesim_primitives.h"
#include "mkPitchAdjustTest.h"


/* Literal declarations */
static unsigned int const UWide_literal_384_h6654a9bf10009e6456000000ecd47321c000e00000000000ecd47cde40009e645a0000006654a640f000000000000_arr[] = { 0u,
																		     1678704640u,
																		     419146u,
																		     3863322624u,
																		     3454271497u,
																		     970055u,
																		     0u,
																		     840695822u,
																		     970055u,
																		     3863306240u,
																		     2616262665u,
																		     419146u };
static tUWide const UWide_literal_384_h6654a9bf10009e6456000000ecd47321c000e00000000000ecd47cde40009e645a0000006654a640f000000000000(384u,
																     UWide_literal_384_h6654a9bf10009e6456000000ecd47321c000e00000000000ecd47cde40009e645a0000006654a640f000000000000_arr);
static unsigned int const UWide_literal_384_h100000000000100008000000100000000000100008000000100000000000100008000000100000000000100008000_arr[] = { 32768u,
																		     1u,
																		     65536u,
																		     32768u,
																		     1u,
																		     65536u,
																		     32768u,
																		     1u,
																		     65536u,
																		     32768u,
																		     1u,
																		     65536u };
static tUWide const UWide_literal_384_h100000000000100008000000100000000000100008000000100000000000100008000000100000000000100008000(384u,
																     UWide_literal_384_h100000000000100008000000100000000000100008000000100000000000100008000000100000000000100008000_arr);
static unsigned int const UWide_literal_384_h10000400000010000000000010000c00000010000800000010000400000010000000000010000c000000100008000_arr[] = { 32768u,
																		     3221225473u,
																		     65536u,
																		     0u,
																		     1073741825u,
																		     65536u,
																		     32768u,
																		     3221225473u,
																		     65536u,
																		     0u,
																		     1073741825u,
																		     65536u };
static tUWide const UWide_literal_384_h10000400000010000000000010000c00000010000800000010000400000010000000000010000c000000100008000(384u,
																     UWide_literal_384_h10000400000010000000000010000c00000010000800000010000400000010000000000010000c000000100008000_arr);
static unsigned int const UWide_literal_384_h0_arr[] = { 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u,
							 0u };
static tUWide const UWide_literal_384_h0(384u, UWide_literal_384_h0_arr);


/* String declarations */
static std::string const __str_literal_9("", 0u);
static std::string const __str_literal_11("\n", 1u);
static std::string const __str_literal_8(" ", 1u);
static std::string const __str_literal_10(" >", 2u);
static std::string const __str_literal_6("%d", 2u);
static std::string const __str_literal_5(", ", 2u);
static std::string const __str_literal_3("<", 1u);
static std::string const __str_literal_4("<FP %b.%b>", 10u);
static std::string const __str_literal_2("<V ", 3u);
static std::string const __str_literal_7(">", 1u);
static std::string const __str_literal_14("FAILED", 6u);
static std::string const __str_literal_13("PASSED", 6u);
static std::string const __str_literal_12("got: ", 5u);
static std::string const __str_literal_1("wnt: ", 5u);


/* Constructor */
MOD_mkPitchAdjustTest::MOD_mkPitchAdjustTest(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_adjust_bin(simHdl, "adjust_bin", this, 32u, 0u, (tUInt8)0u),
    INST_adjust_i(simHdl, "adjust_i", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_adjust_init_flag(simHdl, "adjust_init_flag", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_adjust_inphases_0(simHdl, "adjust_inphases_0", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_1(simHdl, "adjust_inphases_1", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_2(simHdl, "adjust_inphases_2", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_3(simHdl, "adjust_inphases_3", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_4(simHdl, "adjust_inphases_4", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_5(simHdl, "adjust_inphases_5", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_6(simHdl, "adjust_inphases_6", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inphases_7(simHdl, "adjust_inphases_7", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_inputData(simHdl, "adjust_inputData", this, 384u, UWide_literal_384_h0, (tUInt8)0u),
    INST_adjust_inputFIFO(simHdl, "adjust_inputFIFO", this, 384u, 2u, (tUInt8)1u, 0u),
    INST_adjust_outphases_0(simHdl, "adjust_outphases_0", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_1(simHdl, "adjust_outphases_1", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_2(simHdl, "adjust_outphases_2", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_3(simHdl, "adjust_outphases_3", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_4(simHdl, "adjust_outphases_4", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_5(simHdl, "adjust_outphases_5", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_6(simHdl, "adjust_outphases_6", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outphases_7(simHdl, "adjust_outphases_7", this, 16u, 0u, (tUInt8)0u),
    INST_adjust_outputData(simHdl, "adjust_outputData", this, 384u, UWide_literal_384_h0, (tUInt8)0u),
    INST_adjust_outputFIFO(simHdl, "adjust_outputFIFO", this, 384u, 2u, (tUInt8)1u, 0u),
    INST_check(simHdl, "check", this, 32u, 0u, (tUInt8)0u),
    INST_feed(simHdl, "feed", this, 32u, 0u, (tUInt8)0u),
    INST_passed(simHdl, "passed", this, 1u, (tUInt8)1u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_adjust_outputData__h8209(384u),
    DEF_adjust_inputData__h6276(384u),
    DEF_adjust_outputFIFO_first____d146(384u),
    DEF_adjust_inputFIFO_first____d7(384u),
    DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129(384u),
    DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124(288u),
    DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119(192u),
    DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114(96u)
{
  symbol_count = 59u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkPitchAdjustTest::init_symbols_0()
{
  init_symbol(&symbols[0u], "adjust_bin", SYM_MODULE, &INST_adjust_bin);
  init_symbol(&symbols[1u], "adjust_i", SYM_MODULE, &INST_adjust_i);
  init_symbol(&symbols[2u], "adjust_init_flag", SYM_MODULE, &INST_adjust_init_flag);
  init_symbol(&symbols[3u], "adjust_inphases_0", SYM_MODULE, &INST_adjust_inphases_0);
  init_symbol(&symbols[4u], "adjust_inphases_1", SYM_MODULE, &INST_adjust_inphases_1);
  init_symbol(&symbols[5u], "adjust_inphases_2", SYM_MODULE, &INST_adjust_inphases_2);
  init_symbol(&symbols[6u], "adjust_inphases_3", SYM_MODULE, &INST_adjust_inphases_3);
  init_symbol(&symbols[7u], "adjust_inphases_4", SYM_MODULE, &INST_adjust_inphases_4);
  init_symbol(&symbols[8u], "adjust_inphases_5", SYM_MODULE, &INST_adjust_inphases_5);
  init_symbol(&symbols[9u], "adjust_inphases_6", SYM_MODULE, &INST_adjust_inphases_6);
  init_symbol(&symbols[10u], "adjust_inphases_7", SYM_MODULE, &INST_adjust_inphases_7);
  init_symbol(&symbols[11u], "adjust_inputData", SYM_MODULE, &INST_adjust_inputData);
  init_symbol(&symbols[12u], "adjust_inputFIFO", SYM_MODULE, &INST_adjust_inputFIFO);
  init_symbol(&symbols[13u], "adjust_outphases_0", SYM_MODULE, &INST_adjust_outphases_0);
  init_symbol(&symbols[14u], "adjust_outphases_1", SYM_MODULE, &INST_adjust_outphases_1);
  init_symbol(&symbols[15u], "adjust_outphases_2", SYM_MODULE, &INST_adjust_outphases_2);
  init_symbol(&symbols[16u], "adjust_outphases_3", SYM_MODULE, &INST_adjust_outphases_3);
  init_symbol(&symbols[17u], "adjust_outphases_4", SYM_MODULE, &INST_adjust_outphases_4);
  init_symbol(&symbols[18u], "adjust_outphases_5", SYM_MODULE, &INST_adjust_outphases_5);
  init_symbol(&symbols[19u], "adjust_outphases_6", SYM_MODULE, &INST_adjust_outphases_6);
  init_symbol(&symbols[20u], "adjust_outphases_7", SYM_MODULE, &INST_adjust_outphases_7);
  init_symbol(&symbols[21u], "adjust_outputData", SYM_MODULE, &INST_adjust_outputData);
  init_symbol(&symbols[22u], "adjust_outputFIFO", SYM_MODULE, &INST_adjust_outputFIFO);
  init_symbol(&symbols[23u],
	      "CAN_FIRE_RL_adjust_inputRule",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_adjust_inputRule,
	      1u);
  init_symbol(&symbols[24u],
	      "CAN_FIRE_RL_adjust_outputRule",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_adjust_outputRule,
	      1u);
  init_symbol(&symbols[25u],
	      "CAN_FIRE_RL_adjust_processDataRule",
	      SYM_DEF,
	      &DEF_CAN_FIRE_RL_adjust_processDataRule,
	      1u);
  init_symbol(&symbols[26u], "CAN_FIRE_RL_c0", SYM_DEF, &DEF_CAN_FIRE_RL_c0, 1u);
  init_symbol(&symbols[27u], "CAN_FIRE_RL_c1", SYM_DEF, &DEF_CAN_FIRE_RL_c1, 1u);
  init_symbol(&symbols[28u], "CAN_FIRE_RL_c2", SYM_DEF, &DEF_CAN_FIRE_RL_c2, 1u);
  init_symbol(&symbols[29u], "CAN_FIRE_RL_f0", SYM_DEF, &DEF_CAN_FIRE_RL_f0, 1u);
  init_symbol(&symbols[30u], "CAN_FIRE_RL_f1", SYM_DEF, &DEF_CAN_FIRE_RL_f1, 1u);
  init_symbol(&symbols[31u], "CAN_FIRE_RL_f2", SYM_DEF, &DEF_CAN_FIRE_RL_f2, 1u);
  init_symbol(&symbols[32u], "CAN_FIRE_RL_finish", SYM_DEF, &DEF_CAN_FIRE_RL_finish, 1u);
  init_symbol(&symbols[33u], "check", SYM_MODULE, &INST_check);
  init_symbol(&symbols[34u], "feed", SYM_MODULE, &INST_feed);
  init_symbol(&symbols[35u], "passed", SYM_MODULE, &INST_passed);
  init_symbol(&symbols[36u], "RL_adjust_inputRule", SYM_RULE);
  init_symbol(&symbols[37u], "RL_adjust_outputRule", SYM_RULE);
  init_symbol(&symbols[38u], "RL_adjust_processDataRule", SYM_RULE);
  init_symbol(&symbols[39u], "RL_c0", SYM_RULE);
  init_symbol(&symbols[40u], "RL_c1", SYM_RULE);
  init_symbol(&symbols[41u], "RL_c2", SYM_RULE);
  init_symbol(&symbols[42u], "RL_f0", SYM_RULE);
  init_symbol(&symbols[43u], "RL_f1", SYM_RULE);
  init_symbol(&symbols[44u], "RL_f2", SYM_RULE);
  init_symbol(&symbols[45u], "RL_finish", SYM_RULE);
  init_symbol(&symbols[46u],
	      "WILL_FIRE_RL_adjust_inputRule",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_adjust_inputRule,
	      1u);
  init_symbol(&symbols[47u],
	      "WILL_FIRE_RL_adjust_outputRule",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_adjust_outputRule,
	      1u);
  init_symbol(&symbols[48u],
	      "WILL_FIRE_RL_adjust_processDataRule",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_adjust_processDataRule,
	      1u);
  init_symbol(&symbols[49u], "WILL_FIRE_RL_c0", SYM_DEF, &DEF_WILL_FIRE_RL_c0, 1u);
  init_symbol(&symbols[50u], "WILL_FIRE_RL_c1", SYM_DEF, &DEF_WILL_FIRE_RL_c1, 1u);
  init_symbol(&symbols[51u], "WILL_FIRE_RL_c2", SYM_DEF, &DEF_WILL_FIRE_RL_c2, 1u);
  init_symbol(&symbols[52u], "WILL_FIRE_RL_f0", SYM_DEF, &DEF_WILL_FIRE_RL_f0, 1u);
  init_symbol(&symbols[53u], "WILL_FIRE_RL_f1", SYM_DEF, &DEF_WILL_FIRE_RL_f1, 1u);
  init_symbol(&symbols[54u], "WILL_FIRE_RL_f2", SYM_DEF, &DEF_WILL_FIRE_RL_f2, 1u);
  init_symbol(&symbols[55u], "WILL_FIRE_RL_finish", SYM_DEF, &DEF_WILL_FIRE_RL_finish, 1u);
  init_symbol(&symbols[56u], "x__h20856", SYM_DEF, &DEF_x__h20856, 32u);
  init_symbol(&symbols[57u], "x__h20861", SYM_DEF, &DEF_x__h20861, 32u);
  init_symbol(&symbols[58u], "x__h8223", SYM_DEF, &DEF_x__h8223, 4u);
}


/* Rule actions */

void MOD_mkPitchAdjustTest::RL_adjust_inputRule()
{
  DEF_adjust_inputFIFO_first____d7 = INST_adjust_inputFIFO.METH_first();
  INST_adjust_inputFIFO.METH_deq();
  INST_adjust_i.METH_write((tUInt8)0u);
  INST_adjust_bin.METH_write(0u);
  INST_adjust_inputData.METH_write(DEF_adjust_inputFIFO_first____d7);
  INST_adjust_init_flag.METH_write((tUInt8)0u);
  INST_adjust_outputData.METH_write(UWide_literal_384_h0);
}

void MOD_mkPitchAdjustTest::RL_adjust_processDataRule()
{
  tUInt8 DEF_x__h5407;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_0_4_AND_NOT_ad_ETC___d43;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_1_4_AND_NOT_ad_ETC___d75;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_2_6_AND_NOT_ad_ETC___d77;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_3_8_AND_NOT_ad_ETC___d79;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_4_0_AND_NOT_ad_ETC___d81;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_5_2_AND_NOT_ad_ETC___d83;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_6_4_AND_NOT_ad_ETC___d85;
  tUInt8 DEF_NOT_adjust_bin_1_PLUS_131072_2_BITS_31_TO_16_5_ETC___d42;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_AND_NOT_ad_ETC___d87;
  tUInt32 DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d73;
  tUInt8 DEF_adjust_i_EQ_0___d12;
  tUInt8 DEF_adjust_i_EQ_1___d24;
  tUInt8 DEF_adjust_i_EQ_2___d25;
  tUInt8 DEF_adjust_i_EQ_3___d26;
  tUInt8 DEF_adjust_i_EQ_4___d27;
  tUInt8 DEF_adjust_i_EQ_5___d28;
  tUInt8 DEF_adjust_i_EQ_6___d29;
  tUInt8 DEF_adjust_i_EQ_7___d30;
  tUInt32 DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d66;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_0___d34;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_1___d74;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_2___d76;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_3___d78;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_4___d80;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_5___d82;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_6___d84;
  tUInt64 DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108;
  tUInt8 DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_7___d86;
  tUInt64 DEF__0_CONCAT_IF_SEL_ARR_adjust_inputData_3_BITS_15_ETC___d69;
  tUInt32 DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d53;
  tUInt32 DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23;
  tUInt32 DEF_SEL_ARR_adjust_inphases_0_4_adjust_inphases_1__ETC___d63;
  tUInt32 DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d97;
  tUInt32 DEF_SEL_ARR_adjust_inputData_3_BITS_31_TO_16_8_adj_ETC___d107;
  tUInt32 DEF_dphase_fp_i__h6880;
  tUInt8 DEF_dphase_fp_i_BIT_15___h6924;
  tUInt8 DEF_x_BIT_31___h6373;
  tUInt32 DEF_x__h6326;
  tUInt64 DEF_x__h6862;
  tUInt32 DEF_n_magnitude_f__h7541;
  tUInt32 DEF_n_magnitude_i__h7540;
  tUInt32 DEF_n_magnitude_f__h7545;
  tUInt32 DEF_n_magnitude_i__h7544;
  tUInt32 DEF_n_magnitude_f__h7549;
  tUInt32 DEF_n_magnitude_i__h7548;
  tUInt32 DEF_n_magnitude_f__h7553;
  tUInt32 DEF_n_magnitude_i__h7552;
  tUInt32 DEF_n_magnitude_f__h7557;
  tUInt32 DEF_n_magnitude_i__h7556;
  tUInt32 DEF_n_magnitude_f__h7561;
  tUInt32 DEF_n_magnitude_i__h7560;
  tUInt32 DEF_n_magnitude_f__h7565;
  tUInt32 DEF_n_magnitude_i__h7564;
  tUInt32 DEF_n_magnitude_f__h7569;
  tUInt32 DEF_n_magnitude_i__h7568;
  tUInt64 DEF_adjust_outputData_BITS_47_TO_0___h8894;
  tUInt64 DEF_adjust_outputData_BITS_95_TO_48___h8851;
  tUInt64 DEF_adjust_outputData_BITS_143_TO_96___h8808;
  tUInt64 DEF_adjust_outputData_BITS_191_TO_144___h8765;
  tUInt64 DEF_adjust_outputData_BITS_239_TO_192___h8722;
  tUInt64 DEF_adjust_outputData_BITS_287_TO_240___h8679;
  tUInt64 DEF_adjust_outputData_BITS_335_TO_288___h8636;
  tUInt64 DEF_adjust_outputData_BITS_383_TO_336___h8593;
  tUInt32 DEF_b__h6904;
  tUInt32 DEF_b__h6905;
  tUInt32 DEF_b__h6906;
  tUInt32 DEF_b__h6907;
  tUInt32 DEF_b__h6908;
  tUInt32 DEF_b__h6909;
  tUInt32 DEF_b__h6910;
  tUInt32 DEF_b__h6911;
  tUInt32 DEF_b__h6838;
  tUInt32 DEF_b__h6839;
  tUInt32 DEF_b__h6840;
  tUInt32 DEF_b__h6841;
  tUInt32 DEF_b__h6842;
  tUInt32 DEF_b__h6843;
  tUInt32 DEF_b__h6844;
  tUInt32 DEF_b__h6845;
  tUInt32 DEF_x__h6334;
  tUInt32 DEF_adjust_bin_1_BITS_31_TO_16___d33;
  DEF_x__h8223 = INST_adjust_i.METH_read();
  DEF_adjust_outputData__h8209 = INST_adjust_outputData.METH_read();
  DEF_adjust_inputData__h6276 = INST_adjust_inputData.METH_read();
  DEF_x__h6334 = INST_adjust_bin.METH_read();
  DEF_adjust_bin_1_BITS_31_TO_16___d33 = (tUInt32)(DEF_x__h6334 >> 16u);
  DEF_b__h6844 = INST_adjust_outphases_6.METH_read();
  DEF_b__h6845 = INST_adjust_outphases_7.METH_read();
  DEF_b__h6843 = INST_adjust_outphases_5.METH_read();
  DEF_b__h6842 = INST_adjust_outphases_4.METH_read();
  DEF_b__h6841 = INST_adjust_outphases_3.METH_read();
  DEF_b__h6840 = INST_adjust_outphases_2.METH_read();
  DEF_b__h6839 = INST_adjust_outphases_1.METH_read();
  DEF_b__h6911 = INST_adjust_inphases_7.METH_read();
  DEF_b__h6838 = INST_adjust_outphases_0.METH_read();
  DEF_b__h6910 = INST_adjust_inphases_6.METH_read();
  DEF_b__h6909 = INST_adjust_inphases_5.METH_read();
  DEF_b__h6908 = INST_adjust_inphases_4.METH_read();
  DEF_b__h6907 = INST_adjust_inphases_3.METH_read();
  DEF_b__h6906 = INST_adjust_inphases_2.METH_read();
  DEF_b__h6904 = INST_adjust_inphases_0.METH_read();
  DEF_b__h6905 = INST_adjust_inphases_1.METH_read();
  DEF_adjust_outputData_BITS_383_TO_336___h8593 = primExtract64(48u,
								384u,
								DEF_adjust_outputData__h8209,
								32u,
								383u,
								32u,
								336u);
  DEF_adjust_outputData_BITS_335_TO_288___h8636 = primExtract64(48u,
								384u,
								DEF_adjust_outputData__h8209,
								32u,
								335u,
								32u,
								288u);
  DEF_adjust_outputData_BITS_287_TO_240___h8679 = primExtract64(48u,
								384u,
								DEF_adjust_outputData__h8209,
								32u,
								287u,
								32u,
								240u);
  DEF_adjust_outputData_BITS_239_TO_192___h8722 = primExtract64(48u,
								384u,
								DEF_adjust_outputData__h8209,
								32u,
								239u,
								32u,
								192u);
  DEF_adjust_outputData_BITS_143_TO_96___h8808 = primExtract64(48u,
							       384u,
							       DEF_adjust_outputData__h8209,
							       32u,
							       143u,
							       32u,
							       96u);
  DEF_adjust_outputData_BITS_191_TO_144___h8765 = primExtract64(48u,
								384u,
								DEF_adjust_outputData__h8209,
								32u,
								191u,
								32u,
								144u);
  DEF_adjust_outputData_BITS_95_TO_48___h8851 = primExtract64(48u,
							      384u,
							      DEF_adjust_outputData__h8209,
							      32u,
							      95u,
							      32u,
							      48u);
  DEF_adjust_outputData_BITS_47_TO_0___h8894 = primExtract64(48u,
							     384u,
							     DEF_adjust_outputData__h8209,
							     32u,
							     47u,
							     32u,
							     0u);
  DEF_n_magnitude_i__h7568 = DEF_adjust_inputData__h6276.get_bits_in_word32(11u, 16u, 16u);
  DEF_n_magnitude_f__h7569 = DEF_adjust_inputData__h6276.get_bits_in_word32(11u, 0u, 16u);
  DEF_n_magnitude_i__h7564 = DEF_adjust_inputData__h6276.get_bits_in_word32(10u, 0u, 16u);
  DEF_n_magnitude_i__h7560 = DEF_adjust_inputData__h6276.get_bits_in_word32(8u, 16u, 16u);
  DEF_n_magnitude_f__h7565 = DEF_adjust_inputData__h6276.get_bits_in_word32(9u, 16u, 16u);
  DEF_n_magnitude_f__h7561 = DEF_adjust_inputData__h6276.get_bits_in_word32(8u, 0u, 16u);
  DEF_n_magnitude_i__h7556 = DEF_adjust_inputData__h6276.get_bits_in_word32(7u, 0u, 16u);
  DEF_n_magnitude_f__h7557 = DEF_adjust_inputData__h6276.get_bits_in_word32(6u, 16u, 16u);
  DEF_n_magnitude_i__h7552 = DEF_adjust_inputData__h6276.get_bits_in_word32(5u, 16u, 16u);
  DEF_n_magnitude_f__h7553 = DEF_adjust_inputData__h6276.get_bits_in_word32(5u, 0u, 16u);
  DEF_n_magnitude_f__h7549 = DEF_adjust_inputData__h6276.get_bits_in_word32(3u, 16u, 16u);
  DEF_n_magnitude_i__h7548 = DEF_adjust_inputData__h6276.get_bits_in_word32(4u, 0u, 16u);
  DEF_n_magnitude_i__h7544 = DEF_adjust_inputData__h6276.get_bits_in_word32(2u, 16u, 16u);
  DEF_n_magnitude_f__h7545 = DEF_adjust_inputData__h6276.get_bits_in_word32(2u, 0u, 16u);
  DEF_n_magnitude_i__h7540 = DEF_adjust_inputData__h6276.get_bits_in_word32(1u, 0u, 16u);
  DEF_n_magnitude_f__h7541 = DEF_adjust_inputData__h6276.get_bits_in_word32(0u, 16u, 16u);
  DEF_x__h6326 = DEF_x__h6334 + 131072u;
  DEF_x_BIT_31___h6373 = (tUInt8)(DEF_x__h6334 >> 31u);
  switch (DEF_x__h8223) {
  case (tUInt8)0u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_31_TO_16_8_adj_ETC___d107 = DEF_n_magnitude_f__h7541;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_31_TO_16_8_adj_ETC___d107 = DEF_n_magnitude_f__h7545;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_31_TO_16_8_adj_ETC___d107 = DEF_n_magnitude_f__h7549;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_31_TO_16_8_adj_ETC___d107 = DEF_n_magnitude_f__h7553;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_31_TO_16_8_adj_ETC___d107 = DEF_n_magnitude_f__h7557;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_31_TO_16_8_adj_ETC___d107 = DEF_n_magnitude_f__h7561;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_31_TO_16_8_adj_ETC___d107 = DEF_n_magnitude_f__h7565;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_31_TO_16_8_adj_ETC___d107 = DEF_n_magnitude_f__h7569;
    break;
  default:
    DEF_SEL_ARR_adjust_inputData_3_BITS_31_TO_16_8_adj_ETC___d107 = 43690u;
  }
  switch (DEF_x__h8223) {
  case (tUInt8)0u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d97 = DEF_n_magnitude_i__h7540;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d97 = DEF_n_magnitude_i__h7544;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d97 = DEF_n_magnitude_i__h7548;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d97 = DEF_n_magnitude_i__h7552;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d97 = DEF_n_magnitude_i__h7556;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d97 = DEF_n_magnitude_i__h7560;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d97 = DEF_n_magnitude_i__h7564;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d97 = DEF_n_magnitude_i__h7568;
    break;
  default:
    DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d97 = 43690u;
  }
  switch (DEF_x__h8223) {
  case (tUInt8)0u:
    DEF_SEL_ARR_adjust_inphases_0_4_adjust_inphases_1__ETC___d63 = DEF_b__h6904;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_adjust_inphases_0_4_adjust_inphases_1__ETC___d63 = DEF_b__h6905;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_adjust_inphases_0_4_adjust_inphases_1__ETC___d63 = DEF_b__h6906;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_adjust_inphases_0_4_adjust_inphases_1__ETC___d63 = DEF_b__h6907;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_adjust_inphases_0_4_adjust_inphases_1__ETC___d63 = DEF_b__h6908;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_adjust_inphases_0_4_adjust_inphases_1__ETC___d63 = DEF_b__h6909;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_adjust_inphases_0_4_adjust_inphases_1__ETC___d63 = DEF_b__h6910;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_adjust_inphases_0_4_adjust_inphases_1__ETC___d63 = DEF_b__h6911;
    break;
  default:
    DEF_SEL_ARR_adjust_inphases_0_4_adjust_inphases_1__ETC___d63 = 43690u;
  }
  switch (DEF_x__h8223) {
  case (tUInt8)0u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23 = DEF_adjust_inputData__h6276.get_bits_in_word32(0u,
														  0u,
														  16u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23 = DEF_adjust_inputData__h6276.get_bits_in_word32(1u,
														  16u,
														  16u);
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23 = DEF_adjust_inputData__h6276.get_bits_in_word32(3u,
														  0u,
														  16u);
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23 = DEF_adjust_inputData__h6276.get_bits_in_word32(4u,
														  16u,
														  16u);
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23 = DEF_adjust_inputData__h6276.get_bits_in_word32(6u,
														  0u,
														  16u);
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23 = DEF_adjust_inputData__h6276.get_bits_in_word32(7u,
														  16u,
														  16u);
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23 = DEF_adjust_inputData__h6276.get_bits_in_word32(9u,
														  0u,
														  16u);
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23 = DEF_adjust_inputData__h6276.get_bits_in_word32(10u,
														  16u,
														  16u);
    break;
  default:
    DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23 = 43690u;
  }
  DEF_dphase_fp_i__h6880 = 65535u & (DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23 - DEF_SEL_ARR_adjust_inphases_0_4_adjust_inphases_1__ETC___d63);
  DEF_dphase_fp_i_BIT_15___h6924 = (tUInt8)(DEF_dphase_fp_i__h6880 >> 15u);
  switch (DEF_adjust_bin_1_BITS_31_TO_16___d33) {
  case 0u:
    DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d53 = DEF_b__h6838;
    break;
  case 1u:
    DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d53 = DEF_b__h6839;
    break;
  case 2u:
    DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d53 = DEF_b__h6840;
    break;
  case 3u:
    DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d53 = DEF_b__h6841;
    break;
  case 4u:
    DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d53 = DEF_b__h6842;
    break;
  case 5u:
    DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d53 = DEF_b__h6843;
    break;
  case 6u:
    DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d53 = DEF_b__h6844;
    break;
  case 7u:
    DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d53 = DEF_b__h6845;
    break;
  default:
    DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d53 = 43690u;
  }
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_7___d86 = DEF_adjust_bin_1_BITS_31_TO_16___d33 == 7u;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_6___d84 = DEF_adjust_bin_1_BITS_31_TO_16___d33 == 6u;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_5___d82 = DEF_adjust_bin_1_BITS_31_TO_16___d33 == 5u;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_4___d80 = DEF_adjust_bin_1_BITS_31_TO_16___d33 == 4u;
  DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d66 = DEF_dphase_fp_i__h6880 << 16u;
  DEF__0_CONCAT_IF_SEL_ARR_adjust_inputData_3_BITS_15_ETC___d69 = ((((tUInt64)(0u)) << 49u) | (((tUInt64)(DEF_dphase_fp_i_BIT_15___h6924 ? -DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d66 : DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d66)) << 17u)) | (tUInt64)(0u);
  DEF_x__h6862 = DEF_dphase_fp_i_BIT_15___h6924 ? -DEF__0_CONCAT_IF_SEL_ARR_adjust_inputData_3_BITS_15_ETC___d69 : DEF__0_CONCAT_IF_SEL_ARR_adjust_inputData_3_BITS_15_ETC___d69;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_3___d78 = DEF_adjust_bin_1_BITS_31_TO_16___d33 == 3u;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_2___d76 = DEF_adjust_bin_1_BITS_31_TO_16___d33 == 2u;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_1___d74 = DEF_adjust_bin_1_BITS_31_TO_16___d33 == 1u;
  DEF_adjust_i_EQ_7___d30 = DEF_x__h8223 == (tUInt8)7u;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_0___d34 = DEF_adjust_bin_1_BITS_31_TO_16___d33 == 0u;
  DEF_adjust_i_EQ_6___d29 = DEF_x__h8223 == (tUInt8)6u;
  DEF_adjust_i_EQ_5___d28 = DEF_x__h8223 == (tUInt8)5u;
  DEF_adjust_i_EQ_3___d26 = DEF_x__h8223 == (tUInt8)3u;
  DEF_adjust_i_EQ_4___d27 = DEF_x__h8223 == (tUInt8)4u;
  DEF_adjust_i_EQ_2___d25 = DEF_x__h8223 == (tUInt8)2u;
  DEF_adjust_i_EQ_1___d24 = DEF_x__h8223 == (tUInt8)1u;
  DEF_adjust_i_EQ_0___d12 = DEF_x__h8223 == (tUInt8)0u;
  DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d73 = 65535u & (DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d53 + ((tUInt32)(65535u & (DEF_x__h6862 >> 32u))));
  DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 = 281474976710655llu & (((((tUInt64)(DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d97)) << 32u) | (((tUInt64)(DEF_SEL_ARR_adjust_inputData_3_BITS_31_TO_16_8_adj_ETC___d107)) << 16u)) | (tUInt64)(DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d73));
  DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114.set_whole_word((tUInt32)((DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_7___d86 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_383_TO_336___h8593) >> 16u),
									       2u).set_whole_word((((tUInt32)(65535u & (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_7___d86 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_383_TO_336___h8593))) << 16u) | (tUInt32)((DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_6___d84 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_335_TO_288___h8636) >> 32u),
												  1u).set_whole_word((tUInt32)(DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_6___d84 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_335_TO_288___h8636),
														     0u);
  DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119.set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114.get_whole_word(2u),
									       5u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114.get_whole_word(1u),
												  4u).build_concat((((tUInt64)(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114.get_whole_word(0u))) << 32u) | (tUInt64)((tUInt32)((DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_5___d82 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_287_TO_240___h8679) >> 16u)),
														   64u,
														   64u).set_whole_word((((tUInt32)(65535u & (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_5___d82 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_287_TO_240___h8679))) << 16u) | (tUInt32)((DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_4___d80 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_239_TO_192___h8722) >> 32u),
																       1u).set_whole_word((tUInt32)(DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_4___d80 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_239_TO_192___h8722),
																			  0u);
  DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124.set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119.get_whole_word(5u),
									       8u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119.get_whole_word(4u),
												  7u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119.get_whole_word(3u),
														     6u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119.get_whole_word(2u),
																	5u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119.get_whole_word(1u),
																			   4u).build_concat((((tUInt64)(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119.get_whole_word(0u))) << 32u) | (tUInt64)((tUInt32)((DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_3___d78 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_191_TO_144___h8765) >> 16u)),
																					    64u,
																					    64u).set_whole_word((((tUInt32)(65535u & (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_3___d78 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_191_TO_144___h8765))) << 16u) | (tUInt32)((DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_2___d76 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_143_TO_96___h8808) >> 32u),
																								1u).set_whole_word((tUInt32)(DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_2___d76 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_143_TO_96___h8808),
																										   0u);
  DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129.set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124.get_whole_word(8u),
									       11u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124.get_whole_word(7u),
												   10u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124.get_whole_word(6u),
														       9u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124.get_whole_word(5u),
																	  8u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124.get_whole_word(4u),
																			     7u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124.get_whole_word(3u),
																						6u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124.get_whole_word(2u),
																								   5u).set_whole_word(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124.get_whole_word(1u),
																										      4u).build_concat((((tUInt64)(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124.get_whole_word(0u))) << 32u) | (tUInt64)((tUInt32)((DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_1___d74 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_95_TO_48___h8851) >> 16u)),
																												       64u,
																												       64u).set_whole_word((((tUInt32)(65535u & (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_1___d74 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_95_TO_48___h8851))) << 16u) | (tUInt32)((DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_0___d34 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_47_TO_0___h8894) >> 32u),
																															   1u).set_whole_word((tUInt32)(DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_0___d34 ? DEF_SEL_ARR_adjust_inputData_3_BITS_47_TO_32_8_adj_ETC___d108 : DEF_adjust_outputData_BITS_47_TO_0___h8894),
																																	      0u);
  DEF_NOT_adjust_bin_1_PLUS_131072_2_BITS_31_TO_16_5_ETC___d42 = (!(((tUInt32)(DEF_x__h6326 >> 16u)) == DEF_adjust_bin_1_BITS_31_TO_16___d33) && !DEF_x_BIT_31___h6373) && primSLT8(1u,
																						    16u,
																						    (tUInt32)(DEF_adjust_bin_1_BITS_31_TO_16___d33),
																						    16u,
																						    8u);
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_AND_NOT_ad_ETC___d87 = DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_7___d86 && DEF_NOT_adjust_bin_1_PLUS_131072_2_BITS_31_TO_16_5_ETC___d42;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_6_4_AND_NOT_ad_ETC___d85 = DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_6___d84 && DEF_NOT_adjust_bin_1_PLUS_131072_2_BITS_31_TO_16_5_ETC___d42;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_5_2_AND_NOT_ad_ETC___d83 = DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_5___d82 && DEF_NOT_adjust_bin_1_PLUS_131072_2_BITS_31_TO_16_5_ETC___d42;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_4_0_AND_NOT_ad_ETC___d81 = DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_4___d80 && DEF_NOT_adjust_bin_1_PLUS_131072_2_BITS_31_TO_16_5_ETC___d42;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_3_8_AND_NOT_ad_ETC___d79 = DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_3___d78 && DEF_NOT_adjust_bin_1_PLUS_131072_2_BITS_31_TO_16_5_ETC___d42;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_2_6_AND_NOT_ad_ETC___d77 = DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_2___d76 && DEF_NOT_adjust_bin_1_PLUS_131072_2_BITS_31_TO_16_5_ETC___d42;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_0_4_AND_NOT_ad_ETC___d43 = DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_0___d34 && DEF_NOT_adjust_bin_1_PLUS_131072_2_BITS_31_TO_16_5_ETC___d42;
  DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_1_4_AND_NOT_ad_ETC___d75 = DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_1___d74 && DEF_NOT_adjust_bin_1_PLUS_131072_2_BITS_31_TO_16_5_ETC___d42;
  DEF_x__h5407 = (tUInt8)15u & (DEF_x__h8223 + (tUInt8)1u);
  INST_adjust_i.METH_write(DEF_x__h5407);
  if (DEF_adjust_i_EQ_0___d12)
    INST_adjust_inphases_0.METH_write(DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23);
  if (DEF_adjust_i_EQ_1___d24)
    INST_adjust_inphases_1.METH_write(DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23);
  if (DEF_adjust_i_EQ_2___d25)
    INST_adjust_inphases_2.METH_write(DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23);
  if (DEF_adjust_i_EQ_4___d27)
    INST_adjust_inphases_4.METH_write(DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23);
  if (DEF_adjust_i_EQ_3___d26)
    INST_adjust_inphases_3.METH_write(DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23);
  if (DEF_adjust_i_EQ_5___d28)
    INST_adjust_inphases_5.METH_write(DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23);
  if (DEF_adjust_i_EQ_6___d29)
    INST_adjust_inphases_6.METH_write(DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23);
  if (DEF_adjust_i_EQ_7___d30)
    INST_adjust_inphases_7.METH_write(DEF_SEL_ARR_adjust_inputData_3_BITS_15_TO_0_4_adju_ETC___d23);
  INST_adjust_bin.METH_write(DEF_x__h6326);
  if (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_0_4_AND_NOT_ad_ETC___d43)
    INST_adjust_outphases_0.METH_write(DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d73);
  if (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_2_6_AND_NOT_ad_ETC___d77)
    INST_adjust_outphases_2.METH_write(DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d73);
  if (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_1_4_AND_NOT_ad_ETC___d75)
    INST_adjust_outphases_1.METH_write(DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d73);
  if (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_3_8_AND_NOT_ad_ETC___d79)
    INST_adjust_outphases_3.METH_write(DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d73);
  if (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_4_0_AND_NOT_ad_ETC___d81)
    INST_adjust_outphases_4.METH_write(DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d73);
  if (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_5_2_AND_NOT_ad_ETC___d83)
    INST_adjust_outphases_5.METH_write(DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d73);
  if (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_6_4_AND_NOT_ad_ETC___d85)
    INST_adjust_outphases_6.METH_write(DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d73);
  if (DEF_NOT_adjust_bin_1_PLUS_131072_2_BITS_31_TO_16_5_ETC___d42)
    INST_adjust_outputData.METH_write(DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129);
  if (DEF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_AND_NOT_ad_ETC___d87)
    INST_adjust_outphases_7.METH_write(DEF_SEL_ARR_adjust_outphases_0_4_adjust_outphases__ETC___d73);
}

void MOD_mkPitchAdjustTest::RL_adjust_outputRule()
{
  DEF_adjust_outputData__h8209 = INST_adjust_outputData.METH_read();
  INST_adjust_outputFIFO.METH_enq(DEF_adjust_outputData__h8209);
}

void MOD_mkPitchAdjustTest::RL_f0()
{
  DEF_x__h20856 = INST_feed.METH_read();
  DEF_x__h10312 = DEF_x__h20856 + 1u;
  INST_adjust_inputFIFO.METH_enq(UWide_literal_384_h10000400000010000000000010000c00000010000800000010000400000010000000000010000c000000100008000);
  INST_feed.METH_write(DEF_x__h10312);
}

void MOD_mkPitchAdjustTest::RL_f1()
{
  DEF_x__h20856 = INST_feed.METH_read();
  DEF_x__h10312 = DEF_x__h20856 + 1u;
  INST_adjust_inputFIFO.METH_enq(UWide_literal_384_h100000000000100008000000100000000000100008000000100000000000100008000000100000000000100008000);
  INST_feed.METH_write(DEF_x__h10312);
}

void MOD_mkPitchAdjustTest::RL_f2()
{
  DEF_x__h20856 = INST_feed.METH_read();
  DEF_x__h10312 = DEF_x__h20856 + 1u;
  INST_adjust_inputFIFO.METH_enq(UWide_literal_384_h6654a9bf10009e6456000000ecd47321c000e00000000000ecd47cde40009e645a0000006654a640f000000000000);
  INST_feed.METH_write(DEF_x__h10312);
}

void MOD_mkPitchAdjustTest::RL_c0()
{
  tUInt8 DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241;
  tUInt32 DEF_signed_32768___d245;
  DEF_unsigned_0___d243 = 0u;
  DEF_signed_32768___d245 = 32768u;
  DEF_signed_1___d242 = 1u;
  DEF_signed_0___d244 = 0u;
  DEF_adjust_outputFIFO_first____d146 = INST_adjust_outputFIFO.METH_first();
  DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(11u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268 = DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227;
  DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(9u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265 = DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216;
  DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(8u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262 = DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205;
  DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(6u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259 = DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194;
  DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(5u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256 = DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183;
  DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(3u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253 = DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172;
  DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(2u,
														0u,
														16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250 = DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161;
  DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(0u,
														16u,
														16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247 = DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150;
  DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(10u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269 = DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231;
  DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(11u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267 = DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224;
  DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(9u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266 = DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220;
  DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(7u,
														  16u,
														  16u);
  DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(10u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264 = DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213;
  DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263 = DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209;
  DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(8u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261 = DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202;
  DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(6u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260 = DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198;
  DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(7u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258 = DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191;
  DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(5u,
														  16u,
														  16u);
  DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(4u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257 = DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187;
  DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255 = DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180;
  DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(3u,
														 0u,
														 16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254 = DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176;
  DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(4u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252 = DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169;
  DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(1u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251 = DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165;
  DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(0u,
													       0u,
													       16u);
  DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(2u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249 = DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158;
  DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248 = DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154;
  DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(1u,
														0u,
														16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246 = DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147;
  DEF_x__h20861 = INST_check.METH_read();
  DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234 = (!(DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156 = !(DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152 = !(DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157 = (!(DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147 == 1u) || DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152) || DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156;
  DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168 = (!(DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190 = (!(DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201 = (!(DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191 == 1u) || !(DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212 = (!(DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219 = !(DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213 == 1u) || !(DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175 = !(DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169 == 1u) || !(DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241 = DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157 || (DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168 || ((DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175 || !(DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176 == 32768u)) || (DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190 || (DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201 || (DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212 || ((DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219 || !(DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220 == 32768u)) || DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234))))));
  DEF_x__h15862 = DEF_x__h20861 + 1u;
  INST_adjust_outputFIFO.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d242,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d242,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_32768___d245, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d242,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d242,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_32768___d245, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
  }
  if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d241)
    INST_passed.METH_write((tUInt8)0u);
  INST_check.METH_write(DEF_x__h15862);
}

void MOD_mkPitchAdjustTest::RL_c1()
{
  tUInt8 DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285;
  DEF_unsigned_0___d243 = 0u;
  DEF_signed_1___d242 = 1u;
  DEF_signed_0___d244 = 0u;
  DEF_adjust_outputFIFO_first____d146 = INST_adjust_outputFIFO.METH_first();
  DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(11u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268 = DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227;
  DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(9u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265 = DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216;
  DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(8u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262 = DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205;
  DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(6u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259 = DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194;
  DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(5u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256 = DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183;
  DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(2u,
														0u,
														16u);
  DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(3u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253 = DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172;
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250 = DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161;
  DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(0u,
														16u,
														16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247 = DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150;
  DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(10u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269 = DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231;
  DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(9u,
														  0u,
														  16u);
  DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(11u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267 = DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224;
  DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266 = DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220;
  DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(10u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264 = DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213;
  DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(7u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263 = DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209;
  DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(8u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261 = DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202;
  DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(6u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260 = DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198;
  DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(7u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258 = DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191;
  DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(4u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257 = DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187;
  DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(5u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255 = DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180;
  DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(3u,
														 0u,
														 16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254 = DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176;
  DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(4u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252 = DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169;
  DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(1u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251 = DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165;
  DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(2u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249 = DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158;
  DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(0u,
													       0u,
													       16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248 = DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154;
  DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(1u,
														0u,
														16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246 = DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147;
  DEF_x__h20861 = INST_check.METH_read();
  DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234 = (!(DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156 = !(DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152 = !(DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157 = (!(DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147 == 1u) || DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152) || DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156;
  DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168 = (!(DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190 = (!(DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201 = (!(DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191 == 1u) || !(DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212 = (!(DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219 = !(DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213 == 1u) || !(DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175 = !(DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169 == 1u) || !(DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285 = DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157 || (DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168 || ((DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175 || !(DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176 == 0u)) || (DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190 || (DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201 || (DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212 || ((DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219 || !(DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220 == 0u)) || DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234))))));
  DEF_x__h15862 = DEF_x__h20861 + 1u;
  INST_adjust_outputFIFO.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d242,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d242,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d242,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_1___d242,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
  }
  if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d285)
    INST_passed.METH_write((tUInt8)0u);
  INST_check.METH_write(DEF_x__h15862);
}

void MOD_mkPitchAdjustTest::RL_c2()
{
  tUInt8 DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322;
  tUInt32 DEF_signed_6___d323;
  tUInt32 DEF_signed_9___d326;
  tUInt32 DEF_signed_14___d329;
  tUInt32 DEF_signed_16384___d328;
  tUInt32 DEF_signed_39880___d331;
  tUInt32 DEF_signed_51230___d325;
  tUInt32 DEF_unsigned_25930___d324;
  tUInt32 DEF_unsigned_52551___d330;
  tUInt32 DEF_unsigned_58949___d327;
  DEF_unsigned_58949___d327 = 58949u;
  DEF_unsigned_52551___d330 = 52551u;
  DEF_unsigned_25930___d324 = 25930u;
  DEF_unsigned_0___d243 = 0u;
  DEF_signed_51230___d325 = 51230u;
  DEF_signed_39880___d331 = 39880u;
  DEF_signed_16384___d328 = 16384u;
  DEF_signed_14___d329 = 14u;
  DEF_signed_9___d326 = 9u;
  DEF_signed_6___d323 = 6u;
  DEF_signed_0___d244 = 0u;
  DEF_adjust_outputFIFO_first____d146 = INST_adjust_outputFIFO.METH_first();
  DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(11u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268 = DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227;
  DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(9u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265 = DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216;
  DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(8u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262 = DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205;
  DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(6u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259 = DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194;
  DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(5u,
														  0u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256 = DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183;
  DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(3u,
														  16u,
														  16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253 = DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172;
  DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(2u,
														0u,
														16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250 = DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161;
  DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(0u,
														16u,
														16u);
  DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247 = DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150;
  DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(10u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269 = DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231;
  DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(11u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267 = DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224;
  DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(9u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266 = DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220;
  DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(10u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264 = DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213;
  DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(7u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263 = DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209;
  DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(8u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261 = DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202;
  DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(6u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260 = DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198;
  DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(7u,
														  0u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258 = DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191;
  DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(4u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257 = DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187;
  DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(5u,
														  16u,
														  16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255 = DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180;
  DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(4u,
														  0u,
														  16u);
  DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(3u,
														 0u,
														 16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254 = DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176;
  DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252 = DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169;
  DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(1u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251 = DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165;
  DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(2u,
														16u,
														16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249 = DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158;
  DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(0u,
													       0u,
													       16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248 = DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154;
  DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147 = DEF_adjust_outputFIFO_first____d146.get_bits_in_word32(1u,
														0u,
														16u);
  DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246 = DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147;
  DEF_x__h20861 = INST_check.METH_read();
  DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234 = (!(DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156 = !(DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152 = !(DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168 = (!(DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190 = (!(DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212 = (!(DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202 == 0u) || !(DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205 == 0u)) || !(DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209 == 0u);
  DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322 = ((!(DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147 == 0u) || DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152) || DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156) || (DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168 || (((!(DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169 == 6u) || !(DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172 == 25930u)) || !(DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176 == 51230u)) || (DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190 || (((!(DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191 == 9u) || !(DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194 == 58949u)) || !(DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198 == 16384u)) || (DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212 || (((!(DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213 == 14u) || !(DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216 == 52551u)) || !(DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220 == 39880u)) || DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234))))));
  DEF_x__h15862 = DEF_x__h20861 + 1u;
  INST_adjust_outputFIFO.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_6___d323,
		   DEF_unsigned_25930___d324);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_51230___d325, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_9___d326,
		   DEF_unsigned_58949___d327);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_16384___d328, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_14___d329,
		   DEF_unsigned_52551___d330);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_39880___d331, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_0___d244,
		   DEF_unsigned_0___d243);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s,-16,s", &__str_literal_6, DEF_signed_0___d244, &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,16",
		   &__str_literal_4,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267,
		   DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl,
		   this,
		   "s,-16,s",
		   &__str_literal_6,
		   DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269,
		   &__str_literal_7);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
  }
  if (DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d322)
    INST_passed.METH_write((tUInt8)0u);
  INST_check.METH_write(DEF_x__h15862);
}

void MOD_mkPitchAdjustTest::RL_finish()
{
  tUInt8 DEF_NOT_passed_35___d336;
  tUInt8 DEF_passed__h20878;
  DEF_passed__h20878 = INST_passed.METH_read();
  DEF_NOT_passed_35___d336 = !DEF_passed__h20878;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_passed__h20878)
      dollar_display(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_passed_35___d336)
      dollar_display(sim_hdl, this, "s", &__str_literal_14);
    dollar_finish(sim_hdl, "32", 1u);
  }
}


/* Methods */


/* Reset routines */

void MOD_mkPitchAdjustTest::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_passed.reset_RST(ARG_rst_in);
  INST_feed.reset_RST(ARG_rst_in);
  INST_check.reset_RST(ARG_rst_in);
  INST_adjust_outputFIFO.reset_RST(ARG_rst_in);
  INST_adjust_outputData.reset_RST(ARG_rst_in);
  INST_adjust_outphases_7.reset_RST(ARG_rst_in);
  INST_adjust_outphases_6.reset_RST(ARG_rst_in);
  INST_adjust_outphases_5.reset_RST(ARG_rst_in);
  INST_adjust_outphases_4.reset_RST(ARG_rst_in);
  INST_adjust_outphases_3.reset_RST(ARG_rst_in);
  INST_adjust_outphases_2.reset_RST(ARG_rst_in);
  INST_adjust_outphases_1.reset_RST(ARG_rst_in);
  INST_adjust_outphases_0.reset_RST(ARG_rst_in);
  INST_adjust_inputFIFO.reset_RST(ARG_rst_in);
  INST_adjust_inputData.reset_RST(ARG_rst_in);
  INST_adjust_inphases_7.reset_RST(ARG_rst_in);
  INST_adjust_inphases_6.reset_RST(ARG_rst_in);
  INST_adjust_inphases_5.reset_RST(ARG_rst_in);
  INST_adjust_inphases_4.reset_RST(ARG_rst_in);
  INST_adjust_inphases_3.reset_RST(ARG_rst_in);
  INST_adjust_inphases_2.reset_RST(ARG_rst_in);
  INST_adjust_inphases_1.reset_RST(ARG_rst_in);
  INST_adjust_inphases_0.reset_RST(ARG_rst_in);
  INST_adjust_init_flag.reset_RST(ARG_rst_in);
  INST_adjust_i.reset_RST(ARG_rst_in);
  INST_adjust_bin.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkPitchAdjustTest::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkPitchAdjustTest::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_adjust_bin.dump_state(indent + 2u);
  INST_adjust_i.dump_state(indent + 2u);
  INST_adjust_init_flag.dump_state(indent + 2u);
  INST_adjust_inphases_0.dump_state(indent + 2u);
  INST_adjust_inphases_1.dump_state(indent + 2u);
  INST_adjust_inphases_2.dump_state(indent + 2u);
  INST_adjust_inphases_3.dump_state(indent + 2u);
  INST_adjust_inphases_4.dump_state(indent + 2u);
  INST_adjust_inphases_5.dump_state(indent + 2u);
  INST_adjust_inphases_6.dump_state(indent + 2u);
  INST_adjust_inphases_7.dump_state(indent + 2u);
  INST_adjust_inputData.dump_state(indent + 2u);
  INST_adjust_inputFIFO.dump_state(indent + 2u);
  INST_adjust_outphases_0.dump_state(indent + 2u);
  INST_adjust_outphases_1.dump_state(indent + 2u);
  INST_adjust_outphases_2.dump_state(indent + 2u);
  INST_adjust_outphases_3.dump_state(indent + 2u);
  INST_adjust_outphases_4.dump_state(indent + 2u);
  INST_adjust_outphases_5.dump_state(indent + 2u);
  INST_adjust_outphases_6.dump_state(indent + 2u);
  INST_adjust_outphases_7.dump_state(indent + 2u);
  INST_adjust_outputData.dump_state(indent + 2u);
  INST_adjust_outputFIFO.dump_state(indent + 2u);
  INST_check.dump_state(indent + 2u);
  INST_feed.dump_state(indent + 2u);
  INST_passed.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkPitchAdjustTest::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 121u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_adjust_inputRule", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_adjust_outputRule", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_adjust_processDataRule", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_c0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_c1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_c2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_f0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_f1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_f2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_finish", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114", 96u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119", 192u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124", 288u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129", 384u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_adjust_inputRule", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_adjust_outputRule", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_adjust_processDataRule", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_c0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_c1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_c2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_f0", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_f1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_f2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_finish", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_inputData__h6276", 384u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_inputFIFO_first____d7", 384u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputData__h8209", 384u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_111_TO_96___d176", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_127_TO_112___d172", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_143_TO_128___d169", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_159_TO_144___d187", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_15_TO_0___d154", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_175_TO_160___d183", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_191_TO_176___d180", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_207_TO_192___d198", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_223_TO_208___d194", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_239_TO_224___d191", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_255_TO_240___d209", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_271_TO_256___d205", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_287_TO_272___d202", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_303_TO_288___d220", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_319_TO_304___d216", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_31_TO_16___d150", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_335_TO_320___d213", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_351_TO_336___d231", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_367_TO_352___d227", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_383_TO_368___d224", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_47_TO_32___d147", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_63_TO_48___d165", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_79_TO_64___d161", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first__46_BITS_95_TO_80___d158", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "adjust_outputFIFO_first____d146", 384u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_0___d244", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_1___d242", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_0___d243", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10312", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h15862", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h20856", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h20861", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h8223", 4u);
  num = INST_adjust_bin.dump_VCD_defs(num);
  num = INST_adjust_i.dump_VCD_defs(num);
  num = INST_adjust_init_flag.dump_VCD_defs(num);
  num = INST_adjust_inphases_0.dump_VCD_defs(num);
  num = INST_adjust_inphases_1.dump_VCD_defs(num);
  num = INST_adjust_inphases_2.dump_VCD_defs(num);
  num = INST_adjust_inphases_3.dump_VCD_defs(num);
  num = INST_adjust_inphases_4.dump_VCD_defs(num);
  num = INST_adjust_inphases_5.dump_VCD_defs(num);
  num = INST_adjust_inphases_6.dump_VCD_defs(num);
  num = INST_adjust_inphases_7.dump_VCD_defs(num);
  num = INST_adjust_inputData.dump_VCD_defs(num);
  num = INST_adjust_inputFIFO.dump_VCD_defs(num);
  num = INST_adjust_outphases_0.dump_VCD_defs(num);
  num = INST_adjust_outphases_1.dump_VCD_defs(num);
  num = INST_adjust_outphases_2.dump_VCD_defs(num);
  num = INST_adjust_outphases_3.dump_VCD_defs(num);
  num = INST_adjust_outphases_4.dump_VCD_defs(num);
  num = INST_adjust_outphases_5.dump_VCD_defs(num);
  num = INST_adjust_outphases_6.dump_VCD_defs(num);
  num = INST_adjust_outphases_7.dump_VCD_defs(num);
  num = INST_adjust_outputData.dump_VCD_defs(num);
  num = INST_adjust_outputFIFO.dump_VCD_defs(num);
  num = INST_check.dump_VCD_defs(num);
  num = INST_feed.dump_VCD_defs(num);
  num = INST_passed.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkPitchAdjustTest::dump_VCD(tVCDDumpType dt,
				     unsigned int levels,
				     MOD_mkPitchAdjustTest &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkPitchAdjustTest::vcd_defs(tVCDDumpType dt, MOD_mkPitchAdjustTest &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 288u);
    vcd_write_x(sim_hdl, num++, 384u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 384u);
    vcd_write_x(sim_hdl, num++, 384u);
    vcd_write_x(sim_hdl, num++, 384u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 384u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 4u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_adjust_inputRule) != DEF_CAN_FIRE_RL_adjust_inputRule)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_adjust_inputRule, 1u);
	backing.DEF_CAN_FIRE_RL_adjust_inputRule = DEF_CAN_FIRE_RL_adjust_inputRule;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_adjust_outputRule) != DEF_CAN_FIRE_RL_adjust_outputRule)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_adjust_outputRule, 1u);
	backing.DEF_CAN_FIRE_RL_adjust_outputRule = DEF_CAN_FIRE_RL_adjust_outputRule;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_adjust_processDataRule) != DEF_CAN_FIRE_RL_adjust_processDataRule)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_adjust_processDataRule, 1u);
	backing.DEF_CAN_FIRE_RL_adjust_processDataRule = DEF_CAN_FIRE_RL_adjust_processDataRule;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_c0) != DEF_CAN_FIRE_RL_c0)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_c0, 1u);
	backing.DEF_CAN_FIRE_RL_c0 = DEF_CAN_FIRE_RL_c0;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_c1) != DEF_CAN_FIRE_RL_c1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_c1, 1u);
	backing.DEF_CAN_FIRE_RL_c1 = DEF_CAN_FIRE_RL_c1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_c2) != DEF_CAN_FIRE_RL_c2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_c2, 1u);
	backing.DEF_CAN_FIRE_RL_c2 = DEF_CAN_FIRE_RL_c2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_f0) != DEF_CAN_FIRE_RL_f0)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_f0, 1u);
	backing.DEF_CAN_FIRE_RL_f0 = DEF_CAN_FIRE_RL_f0;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_f1) != DEF_CAN_FIRE_RL_f1)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_f1, 1u);
	backing.DEF_CAN_FIRE_RL_f1 = DEF_CAN_FIRE_RL_f1;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_f2) != DEF_CAN_FIRE_RL_f2)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_f2, 1u);
	backing.DEF_CAN_FIRE_RL_f2 = DEF_CAN_FIRE_RL_f2;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_finish) != DEF_CAN_FIRE_RL_finish)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_finish, 1u);
	backing.DEF_CAN_FIRE_RL_finish = DEF_CAN_FIRE_RL_finish;
      }
      ++num;
      if ((backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114) != DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114, 96u);
	backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114 = DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114;
      }
      ++num;
      if ((backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119) != DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119, 192u);
	backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119 = DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119;
      }
      ++num;
      if ((backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124) != DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124, 288u);
	backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124 = DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124;
      }
      ++num;
      if ((backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129) != DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129, 384u);
	backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129 = DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175) != DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175 = DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156) != DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156 = DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190) != DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190 = DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201) != DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201 = DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212) != DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212 = DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152) != DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152 = DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219) != DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219 = DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234) != DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234 = DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157) != DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157 = DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157;
      }
      ++num;
      if ((backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168) != DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168, 1u);
	backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168 = DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_adjust_inputRule) != DEF_WILL_FIRE_RL_adjust_inputRule)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_adjust_inputRule, 1u);
	backing.DEF_WILL_FIRE_RL_adjust_inputRule = DEF_WILL_FIRE_RL_adjust_inputRule;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_adjust_outputRule) != DEF_WILL_FIRE_RL_adjust_outputRule)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_adjust_outputRule, 1u);
	backing.DEF_WILL_FIRE_RL_adjust_outputRule = DEF_WILL_FIRE_RL_adjust_outputRule;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_adjust_processDataRule) != DEF_WILL_FIRE_RL_adjust_processDataRule)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_adjust_processDataRule, 1u);
	backing.DEF_WILL_FIRE_RL_adjust_processDataRule = DEF_WILL_FIRE_RL_adjust_processDataRule;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_c0) != DEF_WILL_FIRE_RL_c0)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_c0, 1u);
	backing.DEF_WILL_FIRE_RL_c0 = DEF_WILL_FIRE_RL_c0;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_c1) != DEF_WILL_FIRE_RL_c1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_c1, 1u);
	backing.DEF_WILL_FIRE_RL_c1 = DEF_WILL_FIRE_RL_c1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_c2) != DEF_WILL_FIRE_RL_c2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_c2, 1u);
	backing.DEF_WILL_FIRE_RL_c2 = DEF_WILL_FIRE_RL_c2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_f0) != DEF_WILL_FIRE_RL_f0)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_f0, 1u);
	backing.DEF_WILL_FIRE_RL_f0 = DEF_WILL_FIRE_RL_f0;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_f1) != DEF_WILL_FIRE_RL_f1)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_f1, 1u);
	backing.DEF_WILL_FIRE_RL_f1 = DEF_WILL_FIRE_RL_f1;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_f2) != DEF_WILL_FIRE_RL_f2)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_f2, 1u);
	backing.DEF_WILL_FIRE_RL_f2 = DEF_WILL_FIRE_RL_f2;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_finish) != DEF_WILL_FIRE_RL_finish)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_finish, 1u);
	backing.DEF_WILL_FIRE_RL_finish = DEF_WILL_FIRE_RL_finish;
      }
      ++num;
      if ((backing.DEF_adjust_inputData__h6276) != DEF_adjust_inputData__h6276)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_inputData__h6276, 384u);
	backing.DEF_adjust_inputData__h6276 = DEF_adjust_inputData__h6276;
      }
      ++num;
      if ((backing.DEF_adjust_inputFIFO_first____d7) != DEF_adjust_inputFIFO_first____d7)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_inputFIFO_first____d7, 384u);
	backing.DEF_adjust_inputFIFO_first____d7 = DEF_adjust_inputFIFO_first____d7;
      }
      ++num;
      if ((backing.DEF_adjust_outputData__h8209) != DEF_adjust_outputData__h8209)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputData__h8209, 384u);
	backing.DEF_adjust_outputData__h8209 = DEF_adjust_outputData__h8209;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176) != DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176 = DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172) != DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172 = DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169) != DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169 = DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187) != DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187 = DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154) != DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154 = DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183) != DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183 = DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180) != DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180 = DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198) != DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198 = DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194) != DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194 = DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191) != DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191 = DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209) != DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209 = DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205) != DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205 = DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202) != DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202 = DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220) != DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220 = DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216) != DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216 = DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150) != DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150 = DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213) != DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213 = DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231) != DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231 = DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227) != DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227 = DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224) != DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224 = DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147) != DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147 = DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165) != DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165 = DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161) != DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161 = DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158) != DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158, 16u);
	backing.DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158 = DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158;
      }
      ++num;
      if ((backing.DEF_adjust_outputFIFO_first____d146) != DEF_adjust_outputFIFO_first____d146)
      {
	vcd_write_val(sim_hdl, num, DEF_adjust_outputFIFO_first____d146, 384u);
	backing.DEF_adjust_outputFIFO_first____d146 = DEF_adjust_outputFIFO_first____d146;
      }
      ++num;
      if ((backing.DEF_signed_0___d244) != DEF_signed_0___d244)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_0___d244, 16u);
	backing.DEF_signed_0___d244 = DEF_signed_0___d244;
      }
      ++num;
      if ((backing.DEF_signed_1___d242) != DEF_signed_1___d242)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_1___d242, 16u);
	backing.DEF_signed_1___d242 = DEF_signed_1___d242;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254) != DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254 = DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252) != DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252 = DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257) != DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257 = DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248) != DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248 = DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255) != DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255 = DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260) != DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260 = DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258) != DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258 = DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263) != DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263 = DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261) != DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261 = DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266) != DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266 = DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264) != DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264 = DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269) != DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269 = DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267) != DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267 = DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246) != DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246 = DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251) != DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251 = DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251;
      }
      ++num;
      if ((backing.DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249) != DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249)
      {
	vcd_write_val(sim_hdl, num, DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249, 16u);
	backing.DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249 = DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249;
      }
      ++num;
      if ((backing.DEF_unsigned_0___d243) != DEF_unsigned_0___d243)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_0___d243, 16u);
	backing.DEF_unsigned_0___d243 = DEF_unsigned_0___d243;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253) != DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256) != DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259) != DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262) != DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265) != DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247) != DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268) != DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268;
      }
      ++num;
      if ((backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250) != DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250)
      {
	vcd_write_val(sim_hdl, num, DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250, 16u);
	backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250;
      }
      ++num;
      if ((backing.DEF_x__h10312) != DEF_x__h10312)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10312, 32u);
	backing.DEF_x__h10312 = DEF_x__h10312;
      }
      ++num;
      if ((backing.DEF_x__h15862) != DEF_x__h15862)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h15862, 32u);
	backing.DEF_x__h15862 = DEF_x__h15862;
      }
      ++num;
      if ((backing.DEF_x__h20856) != DEF_x__h20856)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h20856, 32u);
	backing.DEF_x__h20856 = DEF_x__h20856;
      }
      ++num;
      if ((backing.DEF_x__h20861) != DEF_x__h20861)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h20861, 32u);
	backing.DEF_x__h20861 = DEF_x__h20861;
      }
      ++num;
      if ((backing.DEF_x__h8223) != DEF_x__h8223)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h8223, 4u);
	backing.DEF_x__h8223 = DEF_x__h8223;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_adjust_inputRule, 1u);
      backing.DEF_CAN_FIRE_RL_adjust_inputRule = DEF_CAN_FIRE_RL_adjust_inputRule;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_adjust_outputRule, 1u);
      backing.DEF_CAN_FIRE_RL_adjust_outputRule = DEF_CAN_FIRE_RL_adjust_outputRule;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_adjust_processDataRule, 1u);
      backing.DEF_CAN_FIRE_RL_adjust_processDataRule = DEF_CAN_FIRE_RL_adjust_processDataRule;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_c0, 1u);
      backing.DEF_CAN_FIRE_RL_c0 = DEF_CAN_FIRE_RL_c0;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_c1, 1u);
      backing.DEF_CAN_FIRE_RL_c1 = DEF_CAN_FIRE_RL_c1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_c2, 1u);
      backing.DEF_CAN_FIRE_RL_c2 = DEF_CAN_FIRE_RL_c2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_f0, 1u);
      backing.DEF_CAN_FIRE_RL_f0 = DEF_CAN_FIRE_RL_f0;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_f1, 1u);
      backing.DEF_CAN_FIRE_RL_f1 = DEF_CAN_FIRE_RL_f1;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_f2, 1u);
      backing.DEF_CAN_FIRE_RL_f2 = DEF_CAN_FIRE_RL_f2;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_finish, 1u);
      backing.DEF_CAN_FIRE_RL_finish = DEF_CAN_FIRE_RL_finish;
      vcd_write_val(sim_hdl, num++, DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114, 96u);
      backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114 = DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d114;
      vcd_write_val(sim_hdl, num++, DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119, 192u);
      backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119 = DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d119;
      vcd_write_val(sim_hdl, num++, DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124, 288u);
      backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124 = DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d124;
      vcd_write_val(sim_hdl, num++, DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129, 384u);
      backing.DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129 = DEF_IF_adjust_bin_1_BITS_31_TO_16_3_EQ_7_6_THEN_SE_ETC___d129;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175 = DEF_NOT_adjust_outputFIFO_first__46_BITS_143_TO_12_ETC___d175;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156 = DEF_NOT_adjust_outputFIFO_first__46_BITS_15_TO_0_5_ETC___d156;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190 = DEF_NOT_adjust_outputFIFO_first__46_BITS_191_TO_17_ETC___d190;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201 = DEF_NOT_adjust_outputFIFO_first__46_BITS_239_TO_22_ETC___d201;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212 = DEF_NOT_adjust_outputFIFO_first__46_BITS_287_TO_27_ETC___d212;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152 = DEF_NOT_adjust_outputFIFO_first__46_BITS_31_TO_16__ETC___d152;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219 = DEF_NOT_adjust_outputFIFO_first__46_BITS_335_TO_32_ETC___d219;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234 = DEF_NOT_adjust_outputFIFO_first__46_BITS_383_TO_36_ETC___d234;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157 = DEF_NOT_adjust_outputFIFO_first__46_BITS_47_TO_32__ETC___d157;
      vcd_write_val(sim_hdl, num++, DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168, 1u);
      backing.DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168 = DEF_NOT_adjust_outputFIFO_first__46_BITS_95_TO_80__ETC___d168;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_adjust_inputRule, 1u);
      backing.DEF_WILL_FIRE_RL_adjust_inputRule = DEF_WILL_FIRE_RL_adjust_inputRule;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_adjust_outputRule, 1u);
      backing.DEF_WILL_FIRE_RL_adjust_outputRule = DEF_WILL_FIRE_RL_adjust_outputRule;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_adjust_processDataRule, 1u);
      backing.DEF_WILL_FIRE_RL_adjust_processDataRule = DEF_WILL_FIRE_RL_adjust_processDataRule;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_c0, 1u);
      backing.DEF_WILL_FIRE_RL_c0 = DEF_WILL_FIRE_RL_c0;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_c1, 1u);
      backing.DEF_WILL_FIRE_RL_c1 = DEF_WILL_FIRE_RL_c1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_c2, 1u);
      backing.DEF_WILL_FIRE_RL_c2 = DEF_WILL_FIRE_RL_c2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_f0, 1u);
      backing.DEF_WILL_FIRE_RL_f0 = DEF_WILL_FIRE_RL_f0;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_f1, 1u);
      backing.DEF_WILL_FIRE_RL_f1 = DEF_WILL_FIRE_RL_f1;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_f2, 1u);
      backing.DEF_WILL_FIRE_RL_f2 = DEF_WILL_FIRE_RL_f2;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_finish, 1u);
      backing.DEF_WILL_FIRE_RL_finish = DEF_WILL_FIRE_RL_finish;
      vcd_write_val(sim_hdl, num++, DEF_adjust_inputData__h6276, 384u);
      backing.DEF_adjust_inputData__h6276 = DEF_adjust_inputData__h6276;
      vcd_write_val(sim_hdl, num++, DEF_adjust_inputFIFO_first____d7, 384u);
      backing.DEF_adjust_inputFIFO_first____d7 = DEF_adjust_inputFIFO_first____d7;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputData__h8209, 384u);
      backing.DEF_adjust_outputData__h8209 = DEF_adjust_outputData__h8209;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176 = DEF_adjust_outputFIFO_first__46_BITS_111_TO_96___d176;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172 = DEF_adjust_outputFIFO_first__46_BITS_127_TO_112___d172;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169 = DEF_adjust_outputFIFO_first__46_BITS_143_TO_128___d169;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187 = DEF_adjust_outputFIFO_first__46_BITS_159_TO_144___d187;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154 = DEF_adjust_outputFIFO_first__46_BITS_15_TO_0___d154;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183 = DEF_adjust_outputFIFO_first__46_BITS_175_TO_160___d183;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180 = DEF_adjust_outputFIFO_first__46_BITS_191_TO_176___d180;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198 = DEF_adjust_outputFIFO_first__46_BITS_207_TO_192___d198;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194 = DEF_adjust_outputFIFO_first__46_BITS_223_TO_208___d194;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191 = DEF_adjust_outputFIFO_first__46_BITS_239_TO_224___d191;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209 = DEF_adjust_outputFIFO_first__46_BITS_255_TO_240___d209;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205 = DEF_adjust_outputFIFO_first__46_BITS_271_TO_256___d205;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202 = DEF_adjust_outputFIFO_first__46_BITS_287_TO_272___d202;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220 = DEF_adjust_outputFIFO_first__46_BITS_303_TO_288___d220;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216 = DEF_adjust_outputFIFO_first__46_BITS_319_TO_304___d216;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150 = DEF_adjust_outputFIFO_first__46_BITS_31_TO_16___d150;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213 = DEF_adjust_outputFIFO_first__46_BITS_335_TO_320___d213;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231 = DEF_adjust_outputFIFO_first__46_BITS_351_TO_336___d231;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227 = DEF_adjust_outputFIFO_first__46_BITS_367_TO_352___d227;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224 = DEF_adjust_outputFIFO_first__46_BITS_383_TO_368___d224;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147 = DEF_adjust_outputFIFO_first__46_BITS_47_TO_32___d147;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165 = DEF_adjust_outputFIFO_first__46_BITS_63_TO_48___d165;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161 = DEF_adjust_outputFIFO_first__46_BITS_79_TO_64___d161;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158, 16u);
      backing.DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158 = DEF_adjust_outputFIFO_first__46_BITS_95_TO_80___d158;
      vcd_write_val(sim_hdl, num++, DEF_adjust_outputFIFO_first____d146, 384u);
      backing.DEF_adjust_outputFIFO_first____d146 = DEF_adjust_outputFIFO_first____d146;
      vcd_write_val(sim_hdl, num++, DEF_signed_0___d244, 16u);
      backing.DEF_signed_0___d244 = DEF_signed_0___d244;
      vcd_write_val(sim_hdl, num++, DEF_signed_1___d242, 16u);
      backing.DEF_signed_1___d242 = DEF_signed_1___d242;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254 = DEF_signed_adjust_outputFIFO_first__46_BITS_111_T_ETC___d254;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252 = DEF_signed_adjust_outputFIFO_first__46_BITS_143_T_ETC___d252;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257 = DEF_signed_adjust_outputFIFO_first__46_BITS_159_T_ETC___d257;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248 = DEF_signed_adjust_outputFIFO_first__46_BITS_15_TO_ETC___d248;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255 = DEF_signed_adjust_outputFIFO_first__46_BITS_191_T_ETC___d255;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260 = DEF_signed_adjust_outputFIFO_first__46_BITS_207_T_ETC___d260;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258 = DEF_signed_adjust_outputFIFO_first__46_BITS_239_T_ETC___d258;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263 = DEF_signed_adjust_outputFIFO_first__46_BITS_255_T_ETC___d263;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261 = DEF_signed_adjust_outputFIFO_first__46_BITS_287_T_ETC___d261;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266 = DEF_signed_adjust_outputFIFO_first__46_BITS_303_T_ETC___d266;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264 = DEF_signed_adjust_outputFIFO_first__46_BITS_335_T_ETC___d264;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269 = DEF_signed_adjust_outputFIFO_first__46_BITS_351_T_ETC___d269;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267 = DEF_signed_adjust_outputFIFO_first__46_BITS_383_T_ETC___d267;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246 = DEF_signed_adjust_outputFIFO_first__46_BITS_47_TO_ETC___d246;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251 = DEF_signed_adjust_outputFIFO_first__46_BITS_63_TO_ETC___d251;
      vcd_write_val(sim_hdl, num++, DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249, 16u);
      backing.DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249 = DEF_signed_adjust_outputFIFO_first__46_BITS_95_TO_ETC___d249;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_0___d243, 16u);
      backing.DEF_unsigned_0___d243 = DEF_unsigned_0___d243;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_127_ETC___d253;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_175_ETC___d256;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_223_ETC___d259;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_271_ETC___d262;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_319_ETC___d265;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_31__ETC___d247;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_367_ETC___d268;
      vcd_write_val(sim_hdl, num++, DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250, 16u);
      backing.DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250 = DEF_unsigned_adjust_outputFIFO_first__46_BITS_79__ETC___d250;
      vcd_write_val(sim_hdl, num++, DEF_x__h10312, 32u);
      backing.DEF_x__h10312 = DEF_x__h10312;
      vcd_write_val(sim_hdl, num++, DEF_x__h15862, 32u);
      backing.DEF_x__h15862 = DEF_x__h15862;
      vcd_write_val(sim_hdl, num++, DEF_x__h20856, 32u);
      backing.DEF_x__h20856 = DEF_x__h20856;
      vcd_write_val(sim_hdl, num++, DEF_x__h20861, 32u);
      backing.DEF_x__h20861 = DEF_x__h20861;
      vcd_write_val(sim_hdl, num++, DEF_x__h8223, 4u);
      backing.DEF_x__h8223 = DEF_x__h8223;
    }
}

void MOD_mkPitchAdjustTest::vcd_prims(tVCDDumpType dt, MOD_mkPitchAdjustTest &backing)
{
  INST_adjust_bin.dump_VCD(dt, backing.INST_adjust_bin);
  INST_adjust_i.dump_VCD(dt, backing.INST_adjust_i);
  INST_adjust_init_flag.dump_VCD(dt, backing.INST_adjust_init_flag);
  INST_adjust_inphases_0.dump_VCD(dt, backing.INST_adjust_inphases_0);
  INST_adjust_inphases_1.dump_VCD(dt, backing.INST_adjust_inphases_1);
  INST_adjust_inphases_2.dump_VCD(dt, backing.INST_adjust_inphases_2);
  INST_adjust_inphases_3.dump_VCD(dt, backing.INST_adjust_inphases_3);
  INST_adjust_inphases_4.dump_VCD(dt, backing.INST_adjust_inphases_4);
  INST_adjust_inphases_5.dump_VCD(dt, backing.INST_adjust_inphases_5);
  INST_adjust_inphases_6.dump_VCD(dt, backing.INST_adjust_inphases_6);
  INST_adjust_inphases_7.dump_VCD(dt, backing.INST_adjust_inphases_7);
  INST_adjust_inputData.dump_VCD(dt, backing.INST_adjust_inputData);
  INST_adjust_inputFIFO.dump_VCD(dt, backing.INST_adjust_inputFIFO);
  INST_adjust_outphases_0.dump_VCD(dt, backing.INST_adjust_outphases_0);
  INST_adjust_outphases_1.dump_VCD(dt, backing.INST_adjust_outphases_1);
  INST_adjust_outphases_2.dump_VCD(dt, backing.INST_adjust_outphases_2);
  INST_adjust_outphases_3.dump_VCD(dt, backing.INST_adjust_outphases_3);
  INST_adjust_outphases_4.dump_VCD(dt, backing.INST_adjust_outphases_4);
  INST_adjust_outphases_5.dump_VCD(dt, backing.INST_adjust_outphases_5);
  INST_adjust_outphases_6.dump_VCD(dt, backing.INST_adjust_outphases_6);
  INST_adjust_outphases_7.dump_VCD(dt, backing.INST_adjust_outphases_7);
  INST_adjust_outputData.dump_VCD(dt, backing.INST_adjust_outputData);
  INST_adjust_outputFIFO.dump_VCD(dt, backing.INST_adjust_outputFIFO);
  INST_check.dump_VCD(dt, backing.INST_check);
  INST_feed.dump_VCD(dt, backing.INST_feed);
  INST_passed.dump_VCD(dt, backing.INST_passed);
}
