// Seed: 3624305928
module module_0 #(
    parameter id_2 = 32'd25
) ();
  bit id_1;
  always @(id_1 or posedge -1) id_1 = id_1;
  supply1 _id_2 = 1'b0, id_3;
  always_comb @(negedge -1);
  real [id_2 : -1 'b0] id_4;
  assign id_3 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_3 = 32'd71
) (
    input tri0 id_0,
    input tri1 _id_1,
    output wire id_2,
    input supply0 _id_3,
    output tri1 id_4,
    input wand id_5,
    input supply1 id_6
);
  wire [id_1 : id_3] id_8;
  module_0 modCall_1 ();
endmodule
