# ttnn.full

| Name | Input Shapes | Input Layouts | Attributes | Output Shapes | Output Layouts | Runs on TTNN | PCC | ATOL |
|------|--------------|---------------|------------|---------------|----------------|--------------|-----|------|
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[10,10,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[10,10,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[120,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (4, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[120,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (4, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[128,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[128,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[128,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (4, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[128,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (4, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[15,15,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[15,15,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[160,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 5, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[160,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 5, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.300000e+01 : f32 | tensor<[196,196,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (7, 7, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.300000e+01 : f32 | tensor<[196,196,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (7, 7, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[19,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[19,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,19,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,19,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[1,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[1,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999997E-7 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,6,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,6,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999996E-13 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[240,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (8, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[240,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (8, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[27,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[27,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[27,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[27,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[30,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[30,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[320,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 10, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[320,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 10, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[320,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (10, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[320,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (10, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[40,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[40,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[480,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (15, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[480,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (15, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[60,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (2, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[60,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (2, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[640,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 20, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[640,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 20, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[6,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[6,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[7,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[7,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-03 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[80,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[80,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 9.99999974E-6 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.270000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.270000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.500000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.500000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.100000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.100000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.300000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.300000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.270000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.270000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.500000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.500000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.100000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.100000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.300000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.300000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 7.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 7.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.190000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.190000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.600000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.600000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.600000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.600000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.400000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.400000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.590000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.590000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.190000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.190000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.190000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.190000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.13516665 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.13516665 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.200000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.200000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.390000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.390000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.190000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.190000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0x7F800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77258873 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77258873 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.280000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.280000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77258873 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77258873 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.07944155 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.07944155 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.65685415 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.025600e+04 : f32 | tensor<[1,7,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.025600e+04 : f32 | tensor<[1,7,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.500000e+01 : f32 | tensor<[15,15,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (15, 15, 'i32', 'system_memory') | yes | 1.0 | 0.0 |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.500000e+01 : f32 | tensor<[15,15,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (15, 15, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,193,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 193, 'i32', 'system_memory') | yes | 1.0 | 0.0 |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,193,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 193, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.100000e+01 : f32 | tensor<[1,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | 0.0 |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.100000e+01 : f32 | tensor<[1,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.500000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.500000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1024,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,1024,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,1024,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 512, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 512, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 512, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 512, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1024,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,1024,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,1024,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 16, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 512, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 512, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 512, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1024,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 512, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1024,640,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,1024,640,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,1024,640,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 640, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 640, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 640, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 640, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1024,640,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,1024,640,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,1024,640,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (32, 20, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 640, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 640, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 640, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1024,640,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1024 + d1, d2), memory_config: (1024, 640, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,10,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,10,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,10,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,10,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,10,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,10,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,10,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,10,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (1, 24, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 10 + d1, d2), memory_config: (10, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1200,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,1200,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,1200,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (1200, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (1200, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (1200, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (1200, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1200,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,1200,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,1200,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (38, 40, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (1200, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (1200, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (1200, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1200,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1200 + d1, d2), memory_config: (1200, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1445,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,1445,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,1445,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (1445, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (1445, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (1445, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (1445, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1445,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,1445,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,1445,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (46, 24, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (1445, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (1445, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (1445, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1445,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 1445 + d1, d2), memory_config: (1445, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1536,bf16]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,1536,bf16]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,1536,bf16]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1536, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1536, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1536, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1536, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1536,bf16]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,1536,bf16]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,1536,bf16]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 48, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1536, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1536, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1536, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1536,f32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1536, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,16384,128,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,16384,128,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,16384,128,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (16384, 128, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (16384, 128, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (16384, 128, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (16384, 128, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,16384,128,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,16384,128,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,16384,128,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (16384, 128, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (16384, 128, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (16384, 128, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,16384,128,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16384 + d1, d2), memory_config: (16384, 128, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,16,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,16,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,16,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (16, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (16, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (16, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (16, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,16,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,16,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,16,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (16, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (16, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (16, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,16,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 16 + d1, d2), memory_config: (16, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,19200,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,19200,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,19200,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (19200, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (19200, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (19200, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (19200, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,19200,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,19200,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,19200,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (600, 8, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (19200, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (19200, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (19200, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,19200,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19200 + d1, d2), memory_config: (19200, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,197,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,197,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,197,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,197,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,197,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,197,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,197,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,197,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,197,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,197,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,197,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,197,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,197,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (7, 128, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,197,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 197 + d1, d2), memory_config: (197, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,19,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,19,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,19,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (19, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (19, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (19, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (19, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,19,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,19,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,19,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (1, 128, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (19, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (19, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (19, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,19,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 19 + d1, d2), memory_config: (19, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,201,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,201,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,201,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (201, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (201, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (201, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (201, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,201,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,201,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,201,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (7, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (201, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (201, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (201, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,201,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 201 + d1, d2), memory_config: (201, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,2048,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,2048,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,2048,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (2048, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (2048, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (2048, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (2048, 768, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,2048,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,2048,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,2048,768,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (64, 24, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (2048, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (2048, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (2048, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,2048,768,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 2048 + d1, d2), memory_config: (2048, 768, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,1024,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,256,1024,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,256,1024,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1024, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1024, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1024, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1024, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,1024,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,256,1024,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,256,1024,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 32, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1024, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1024, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1024, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,1024,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1024, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,256,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,256,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,256,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,256,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 40, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,256,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,256,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,256,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,256,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 8, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,256,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,256,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 4096, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,256,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,256,4096,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 128, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,4096,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 4096, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,256,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,256,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 5120, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 5120, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 5120, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 5120, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,256,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,256,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (8, 160, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 5120, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 5120, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 5120, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,256,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 256 + d1, d2), memory_config: (256, 5120, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,25,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,25,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,25,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (25, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (25, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (25, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (25, 3072, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,25,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,25,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,25,3072,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (1, 96, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (25, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (25, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (25, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,25,3072,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 25 + d1, d2), memory_config: (25, 3072, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,300,2048,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,300,2048,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,300,2048,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (300, 2048, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (300, 2048, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (300, 2048, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (300, 2048, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,300,2048,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,300,2048,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,300,2048,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (10, 64, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (300, 2048, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (300, 2048, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (300, 2048, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,300,2048,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 300 + d1, d2), memory_config: (300, 2048, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,3072,8,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,3072,8,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,3072,8,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (3072, 8, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (3072, 8, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (3072, 8, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (3072, 8, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,3072,8,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,3072,8,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,3072,8,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (96, 1, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (3072, 8, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (3072, 8, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (3072, 8, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,3072,8,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 3072 + d1, d2), memory_config: (3072, 8, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4096,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,4096,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,4096,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 1280, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4096,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,4096,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,4096,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 40, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4096,1280,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 1280, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4096,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,4096,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,4096,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 256, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4096,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,4096,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,4096,256,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (128, 8, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4096,256,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4096 + d1, d2), memory_config: (4096, 256, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4800,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,4800,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,4800,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (4800, 512, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (4800, 512, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (4800, 512, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (4800, 512, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4800,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,4800,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,4800,512,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (150, 16, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (4800, 512, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (4800, 512, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (4800, 512, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,4800,512,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 4800 + d1, d2), memory_config: (4800, 512, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,64,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,64,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,64,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (64, 5120, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (64, 5120, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (64, 5120, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (64, 5120, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,64,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,64,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,64,5120,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (2, 160, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (64, 5120, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (64, 5120, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (64, 5120, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,64,5120,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 64 + d1, d2), memory_config: (64, 5120, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,7,18176,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,7,18176,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,7,18176,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, bf16>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (7, 18176, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (7, 18176, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (7, 18176, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (7, 18176, 'f32', 'system_memory') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,7,18176,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0142647391 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00737332925 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.00168282702 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.13374049E-4 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.45660715E-5 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -0.0160960332 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.954600e-03 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -7.34990637E-4 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -5.69250624E-5 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.10102394E-6 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.77068146E-8 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -2.72614237E-10 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,7,18176,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,7,18176,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (1, 568, 'tile<32x32, bf16>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -4.000000e+00 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (7, 18176, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+00 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (7, 18176, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -1.000000e+00 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (7, 18176, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,7,18176,f32]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 7 + d1, d2), memory_config: (7, 18176, 'f32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[15,15,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[15,15,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.800000e+01 : f32 | tensor<[19,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.800000e+01 : f32 | tensor<[19,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[1,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[1,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.024000e+03 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.024000e+03 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.120000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.120000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 7.680000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 7.680000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+03 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+03 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.120000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.120000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.960000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.960000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.960000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.960000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.024000e+03 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.024000e+03 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.120000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.120000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 7.680000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 7.680000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.096000e+03 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.096000e+03 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.560000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.560000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.900000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.000000e+02 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+03 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+03 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.297301769 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.297301769 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.297301769 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.297301769 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.297301769 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.297301769 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.297301769 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.297301769 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.334370166 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.334370166 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.281170666 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.281170666 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.281170666 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.281170666 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.281170666 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.281170666 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.281170666 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.281170666 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.39763537 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.39763537 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.39763537 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.39763537 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.39763537 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.39763537 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.281170666 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.281170666 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.334370166 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.334370166 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.334370166 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.334370166 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.353553385 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[10,10,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[10,10,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.250000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.250000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.500000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.500000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.200000e+01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.200000e+01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[15,15,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[15,15,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 8.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -9.21034049 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -9.21034049 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.200000e+01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.200000e+01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.700000e+01 : f32 | tensor<[196,196,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (7, 7, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 2.700000e+01 : f32 | tensor<[196,196,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (7, 7, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.250000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.250000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.200000e+01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.200000e+01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.600000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.125000e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.125000e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: -3.38953139E+38 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+01 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.0441941731 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.0441941731 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.0360843912 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.0360843912 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.28318548 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 6.28318548 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.702000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.702000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.250000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.250000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 4.471500e-02 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.797884583 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 31.304348 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 31.304348 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.702000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.702000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.200000e+01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 3.200000e+01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.176776692 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.176776692 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.176776692 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0.176776692 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,10,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'i32', 'system_memory') | yes | 1.0 | 0.0 |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,1,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,45,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 45, 'i32', 'system_memory') | yes | 1.0 | 0.0 |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,45,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 45, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,720,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 720 + d1, d2), memory_config: (720, 1280, 'bf16', 'system_memory') | yes | 1.0 | 0.0 |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,720,1280,bf16]> | mapping_from: (d0, d1, d2), mapping_to: (d0 * 720 + d1, d2), memory_config: (720, 1280, 'bf16', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[197,bf16]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 197, 'bf16', 'system_memory') | yes | 1.0 | 0.0 |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[197,bf16]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 197, 'bf16', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[19,bf16]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 19, 'bf16', 'system_memory') | yes | 1.0 | 0.0 |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[19,bf16]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 19, 'bf16', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[45,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 45, 'i32', 'system_memory') | yes | 1.0 | 0.0 |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[45,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 45, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[5,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 5, 'i32', 'system_memory') | yes | 1.0 | 0.0 |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[5,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 5, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[6,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 6, 'i32', 'system_memory') | yes | 1.0 | 0.0 |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[6,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 6, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[112,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[112,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[116,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[116,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[120,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[120,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[128,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[128,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1280,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 40, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1280,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 40, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[134,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 5, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[134,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 5, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[14,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[14,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[144,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 5, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[144,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 5, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[16,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[16,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[160,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 5, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[160,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 5, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[168,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 6, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[168,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 6, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[184,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 6, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[184,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 6, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[192,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 6, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[192,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 6, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[196,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[196,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[20,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[20,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[200,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[200,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[2048,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 64, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[2048,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 64, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[24,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[24,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[240,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[240,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[256,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[256,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 8, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[272,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 9, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[272,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 9, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[28,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[28,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[32,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[32,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[320,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 10, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[320,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 10, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[334,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 11, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[334,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 11, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[34,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[34,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[384,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 12, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[384,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 12, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[40,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[40,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[46,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[46,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[462,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 15, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[462,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 15, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[480,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 15, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[480,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 15, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[512,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 16, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[512,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 16, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[576,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 18, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[576,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 18, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[58,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[58,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[64,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[64,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[640,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 20, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[640,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 20, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[672,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 21, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[672,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 21, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[68,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[68,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[72,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[72,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[78,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[78,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[80,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[80,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[96,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[96,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 3, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[960,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 30, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[960,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 30, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[98,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[98,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 4, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 0xFF800000 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | yes | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'i32', 'system_memory') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[197,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[197,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 7, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,32,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,32,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,45,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 2, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,45,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 2, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,5,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,5,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,6,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[1,6,i32]> | mapping_from: (d0, d1), mapping_to: (d0, d1), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[45,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[45,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 2, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[5,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[5,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[6,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 1.000000e+00 : f32 | tensor<[6,i32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, u32>', 'dram') | N/A | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | no | nan | nan |
| ttnn.full | !tt.device<#device> |  | fillValue: 5.000000e-01 : f32 | tensor<[1,f32]> | mapping_from: (d0), mapping_to: (0, d0), memory_config: (1, 1, 'tile<32x32, f32>', 'dram') | N/A | nan | nan |
