// Seed: 1744102269
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input wire id_2,
    output tri1 id_3,
    output tri id_4,
    input wand module_0,
    input supply0 id_6,
    output wand id_7,
    output wire id_8
);
  assign id_7 = -1;
  assign module_1.id_13 = 0;
endmodule
module module_0 (
    output wire id_0,
    input wire id_1,
    output logic id_2,
    input supply1 id_3,
    input wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    output wire id_8,
    output uwire id_9,
    output tri0 id_10,
    output uwire id_11,
    output wor id_12,
    input supply0 id_13,
    input uwire id_14
);
  assign id_11 = id_1 ? -1 : 1'b0 & id_7 == id_13 + id_13 ? 1 : 1'd0 + 1;
  assign id_2 = 1 >= 1;
  assign id_12 = id_5;
  assign id_8 = 1;
  assign module_1 = id_13 < 1;
  always @(1) begin : LABEL_0
    id_2 = 1;
  end
  module_0 modCall_1 (
      id_6,
      id_11,
      id_4,
      id_11,
      id_9,
      id_4,
      id_7,
      id_8,
      id_11
  );
endmodule
