{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686673591676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686673591677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 18:26:31 2023 " "Processing started: Tue Jun 13 18:26:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686673591677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686673591677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta quartus_compile -c quartus_compile " "Command: quartus_sta quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686673591677 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_2/average/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Timing Analyzer" 0 -1 1686673591677 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686673591813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1686673592690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1686673592690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673592748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673592749 ""}
{ "Info" "ISTA_SDC_FOUND" "quartus_compile.sdc " "Reading SDC File: 'quartus_compile.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1686673593346 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT " "From: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686673593376 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686673593376 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1686673593379 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673593380 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686673593381 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686673593402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686673593513 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686673593513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.680 " "Worst-case setup slack is -3.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.680           -1379.906 clock  " "   -3.680           -1379.906 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673593516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.271 " "Worst-case hold slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clock  " "    0.271               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673593533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.231 " "Worst-case recovery slack is -1.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231            -449.600 clock  " "   -1.231            -449.600 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673593553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.712 " "Worst-case removal slack is 0.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 clock  " "    0.712               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673593563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.857 " "Worst-case minimum pulse width slack is -1.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.857            -881.309 clock  " "   -1.857            -881.309 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673593575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673593575 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686673593600 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673593600 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686673593617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686673593664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686673598852 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT " "From: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686673599079 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686673599079 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673599081 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686673599104 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686673599104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.620 " "Worst-case setup slack is -3.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.620           -1375.936 clock  " "   -3.620           -1375.936 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673599107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.255 " "Worst-case hold slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 clock  " "    0.255               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673599124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.094 " "Worst-case recovery slack is -1.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094            -404.725 clock  " "   -1.094            -404.725 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673599136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.655 " "Worst-case removal slack is 0.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655               0.000 clock  " "    0.655               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673599147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.857 " "Worst-case minimum pulse width slack is -1.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.857            -955.762 clock  " "   -1.857            -955.762 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673599157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673599157 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686673599173 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673599173 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686673599189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686673599793 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686673602837 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT " "From: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686673603072 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686673603072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673603072 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686673603076 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686673603076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.582 " "Worst-case setup slack is -1.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.582            -311.852 clock  " "   -1.582            -311.852 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673603081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 clock  " "    0.142               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673603097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.241 " "Worst-case recovery slack is -0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241             -33.247 clock  " "   -0.241             -33.247 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673603112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.311 " "Worst-case removal slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clock  " "    0.311               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673603134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380             -19.390 clock  " "   -1.380             -19.390 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673603145 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686673603175 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673603175 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686673603182 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT " "From: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_2:if_loop_2_inst\|if_loop_2_internal:if_loop_2_internal_inst\|if_loop_2_function_wrapper:if_loop_2_internal\|if_loop_2_function:theif_loop_2_function\|if_loop_2_bb_B2:thebb_if_loop_2_B2\|if_loop_2_bb_B2_stall_region:thebb_if_loop_2_B2_stall_region\|if_loop_2_i_sfc_s_c0_in_for_body_s_c0_enter122_if_loop_21:thei_sfc_s_c0_in_for_body_if_loop_2s_c0_enter122_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit14_if_loop_20:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_aunroll_x\|if_loop_2_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_21_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_21_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_2s_c0_exit14_if_loop_20\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686673603641 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686673603641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673603642 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686673603648 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686673603648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.323 " "Worst-case setup slack is -1.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323            -231.447 clock  " "   -1.323            -231.447 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673603659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 clock  " "    0.129               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673603695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.094 " "Worst-case recovery slack is -0.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -1.803 clock  " "   -0.094              -1.803 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673603726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.278 " "Worst-case removal slack is 0.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 clock  " "    0.278               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673603744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380             -19.374 clock  " "   -1.380             -19.374 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673603750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673603750 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686673603790 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673603790 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686673604552 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686673604558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5591 " "Peak virtual memory: 5591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686673604681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 18:26:44 2023 " "Processing ended: Tue Jun 13 18:26:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686673604681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686673604681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686673604681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686673604681 ""}
