V3 13
FL $XILINX/Full_Adder_Structural/Full_Adder_Structural_Wave.vhw 2019/10/06.00:26:56 I.24
EN work/Full_Adder_Structural_Wave 1570301830 \
      FL $XILINX/Full_Adder_Structural/Full_Adder_Structural_Wave.vhw \
      PB ieee/std_logic_1164 1132105529 PB ieee/std_logic_arith 1132105531 \
      PB ieee/STD_LOGIC_UNSIGNED 1132105537 PB ieee/STD_LOGIC_TEXTIO 1132105539 \
      PB std/textio 1132105521
AR work/Full_Adder_Structural_Wave/testbench_arch 1570301831 \
      FL $XILINX/Full_Adder_Structural/Full_Adder_Structural_Wave.vhw \
      EN work/Full_Adder_Structural_Wave 1570301830 CP Full_Adder_Structural_vhdl \
      PB ieee/STD_LOGIC_TEXTIO 1132105539
FL $XILINX/Full_Adder_Structural/Full_Adder_Structural_vhdl.vhd 2019/10/06.00:25:39 I.24
EN work/HALF_ADDER 1570301824 \
      FL $XILINX/Full_Adder_Structural/Full_Adder_Structural_vhdl.vhd \
      PB ieee/std_logic_1164 1132105529 PB ieee/std_logic_arith 1132105531 \
      PB ieee/STD_LOGIC_UNSIGNED 1132105537
AR work/HALF_ADDER/DATAFLOW 1570301825 \
      FL $XILINX/Full_Adder_Structural/Full_Adder_Structural_vhdl.vhd \
      EN work/HALF_ADDER 1570301824
EN work/OR_GATE 1570301826         FL $XILINX/Full_Adder_Structural/Full_Adder_Structural_vhdl.vhd \
      PB ieee/std_logic_1164 1132105529 PB ieee/std_logic_arith 1132105531 \
      PB ieee/STD_LOGIC_UNSIGNED 1132105537
AR work/OR_GATE/DATAFLOW 1570301827 \
      FL $XILINX/Full_Adder_Structural/Full_Adder_Structural_vhdl.vhd \
      EN work/OR_GATE 1570301826
EN work/Full_Adder_Structural_vhdl 1570301828 \
      FL $XILINX/Full_Adder_Structural/Full_Adder_Structural_vhdl.vhd \
      PB ieee/std_logic_1164 1132105529 PB ieee/std_logic_arith 1132105531 \
      PB ieee/STD_LOGIC_UNSIGNED 1132105537
AR work/Full_Adder_Structural_vhdl/Behavioral 1570301829 \
      FL $XILINX/Full_Adder_Structural/Full_Adder_Structural_vhdl.vhd \
      EN work/Full_Adder_Structural_vhdl 1570301828 CP HALF_ADDER CP OR_GATE
