

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling69bcaee43688c03c4c71d1be1bbfa602  /home/pars/Documents/sim_3/spmv_warp
Extracting PTX file and ptxas options    1: spmv_warp.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_3/spmv_warp
self exe links to: /home/pars/Documents/sim_3/spmv_warp
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_3/spmv_warp
Running md5sum using "md5sum /home/pars/Documents/sim_3/spmv_warp "
self exe links to: /home/pars/Documents/sim_3/spmv_warp
Extracting specific PTX file named spmv_warp.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z9spmv_warpiPKmPKiPKfS4_Pf : hostFun 0x0x55bad1aa5f96, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_warp.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ9spmv_warpiPKmPKiPKfS4_PfE5sdata" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9spmv_warpiPKmPKiPKfS4_PfE4ptrs" from 0x440 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9spmv_warpiPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_warp.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_warp.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z9spmv_warpiPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=1152, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/higgs-twitter.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 14855819
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (120 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd2dd1d0fc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd2dd1d0f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd2dd1d0e8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd2dd1d0e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd2dd1d0d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd2dd1d0d0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55bad1aa5f96 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9spmv_warpiPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z9spmv_warpiPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (spmv_warp.1.sm_75.ptx:59) @%p1 bra $L__BB0_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (spmv_warp.1.sm_75.ptx:227) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x148 (spmv_warp.1.sm_75.ptx:79) @%p2 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_warp.1.sm_75.ptx:88) ld.shared.u32 %r10, [%r6];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (spmv_warp.1.sm_75.ptx:93) @%p3 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (spmv_warp.1.sm_75.ptx:190) st.shared.f32 [%r2], %f45;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e8 (spmv_warp.1.sm_75.ptx:103) @%p4 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (spmv_warp.1.sm_75.ptx:143) setp.lt.u32 %p7, %r13, 96;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x248 (spmv_warp.1.sm_75.ptx:118) @%p5 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (spmv_warp.1.sm_75.ptx:143) setp.lt.u32 %p7, %r13, 96;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x290 (spmv_warp.1.sm_75.ptx:130) @%p6 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (spmv_warp.1.sm_75.ptx:143) setp.lt.u32 %p7, %r13, 96;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (spmv_warp.1.sm_75.ptx:144) @%p7 bra $L__BB0_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (spmv_warp.1.sm_75.ptx:190) st.shared.f32 [%r2], %f45;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3d8 (spmv_warp.1.sm_75.ptx:187) @%p8 bra $L__BB0_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e0 (spmv_warp.1.sm_75.ptx:190) st.shared.f32 [%r2], %f45;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x490 (spmv_warp.1.sm_75.ptx:212) @%p9 bra $L__BB0_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (spmv_warp.1.sm_75.ptx:222) add.s32 %r48, %r48, %r8;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4d8 (spmv_warp.1.sm_75.ptx:224) @%p10 bra $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (spmv_warp.1.sm_75.ptx:227) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z9spmv_warpiPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9spmv_warpiPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z9spmv_warpiPKmPKiPKfS4_Pf' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z9spmv_warpiPKmPKiPKfS4_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z9spmv_warpiPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 3598306
gpu_sim_insn = 655154963
gpu_ipc =     182.0732
gpu_tot_sim_cycle = 3598306
gpu_tot_sim_insn = 655154963
gpu_tot_ipc =     182.0732
gpu_tot_issued_cta = 120
gpu_occupancy = 84.6372% 
gpu_tot_occupancy = 84.6372% 
max_total_param_size = 0
gpu_stall_dramfull = 18386
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5604
partiton_level_parallism_total  =       4.5604
partiton_level_parallism_util =       6.1336
partiton_level_parallism_util_total  =       6.1336
L2_BW  =     199.1964 GB/Sec
L2_BW_total  =     199.1964 GB/Sec
gpu_total_sim_rate=30008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 750068, Miss = 618787, Miss_rate = 0.825, Pending_hits = 62408, Reservation_fails = 247243
	L1D_cache_core[1]: Access = 668696, Miss = 544887, Miss_rate = 0.815, Pending_hits = 61171, Reservation_fails = 334952
	L1D_cache_core[2]: Access = 714071, Miss = 588553, Miss_rate = 0.824, Pending_hits = 61513, Reservation_fails = 215075
	L1D_cache_core[3]: Access = 663781, Miss = 541071, Miss_rate = 0.815, Pending_hits = 62205, Reservation_fails = 220800
	L1D_cache_core[4]: Access = 702494, Miss = 576259, Miss_rate = 0.820, Pending_hits = 62742, Reservation_fails = 279319
	L1D_cache_core[5]: Access = 653917, Miss = 529433, Miss_rate = 0.810, Pending_hits = 62629, Reservation_fails = 219309
	L1D_cache_core[6]: Access = 615858, Miss = 497099, Miss_rate = 0.807, Pending_hits = 62230, Reservation_fails = 208513
	L1D_cache_core[7]: Access = 683922, Miss = 553747, Miss_rate = 0.810, Pending_hits = 61324, Reservation_fails = 271725
	L1D_cache_core[8]: Access = 623647, Miss = 505188, Miss_rate = 0.810, Pending_hits = 61749, Reservation_fails = 197907
	L1D_cache_core[9]: Access = 681998, Miss = 553796, Miss_rate = 0.812, Pending_hits = 61553, Reservation_fails = 264361
	L1D_cache_core[10]: Access = 719908, Miss = 594236, Miss_rate = 0.825, Pending_hits = 61810, Reservation_fails = 569703
	L1D_cache_core[11]: Access = 689167, Miss = 569858, Miss_rate = 0.827, Pending_hits = 60880, Reservation_fails = 224172
	L1D_cache_core[12]: Access = 614181, Miss = 497299, Miss_rate = 0.810, Pending_hits = 59389, Reservation_fails = 651109
	L1D_cache_core[13]: Access = 629554, Miss = 509274, Miss_rate = 0.809, Pending_hits = 62068, Reservation_fails = 240171
	L1D_cache_core[14]: Access = 613466, Miss = 494898, Miss_rate = 0.807, Pending_hits = 62453, Reservation_fails = 206482
	L1D_cache_core[15]: Access = 622643, Miss = 503505, Miss_rate = 0.809, Pending_hits = 61690, Reservation_fails = 203799
	L1D_cache_core[16]: Access = 633514, Miss = 513788, Miss_rate = 0.811, Pending_hits = 61756, Reservation_fails = 205215
	L1D_cache_core[17]: Access = 648620, Miss = 524313, Miss_rate = 0.808, Pending_hits = 61078, Reservation_fails = 181875
	L1D_cache_core[18]: Access = 588906, Miss = 473386, Miss_rate = 0.804, Pending_hits = 60578, Reservation_fails = 197693
	L1D_cache_core[19]: Access = 631679, Miss = 511970, Miss_rate = 0.810, Pending_hits = 62058, Reservation_fails = 203866
	L1D_cache_core[20]: Access = 593939, Miss = 476878, Miss_rate = 0.803, Pending_hits = 62281, Reservation_fails = 203884
	L1D_cache_core[21]: Access = 555397, Miss = 440992, Miss_rate = 0.794, Pending_hits = 60991, Reservation_fails = 169691
	L1D_cache_core[22]: Access = 573086, Miss = 455397, Miss_rate = 0.795, Pending_hits = 62604, Reservation_fails = 193985
	L1D_cache_core[23]: Access = 652227, Miss = 530258, Miss_rate = 0.813, Pending_hits = 61848, Reservation_fails = 355339
	L1D_cache_core[24]: Access = 684861, Miss = 557652, Miss_rate = 0.814, Pending_hits = 61731, Reservation_fails = 212293
	L1D_cache_core[25]: Access = 727741, Miss = 599771, Miss_rate = 0.824, Pending_hits = 62157, Reservation_fails = 254964
	L1D_cache_core[26]: Access = 674209, Miss = 549882, Miss_rate = 0.816, Pending_hits = 62047, Reservation_fails = 230946
	L1D_cache_core[27]: Access = 713980, Miss = 583364, Miss_rate = 0.817, Pending_hits = 61122, Reservation_fails = 923414
	L1D_cache_core[28]: Access = 654373, Miss = 531387, Miss_rate = 0.812, Pending_hits = 61887, Reservation_fails = 269172
	L1D_cache_core[29]: Access = 649253, Miss = 526403, Miss_rate = 0.811, Pending_hits = 62703, Reservation_fails = 215041
	L1D_total_cache_accesses = 19629156
	L1D_total_cache_misses = 15953331
	L1D_total_cache_miss_rate = 0.8127
	L1D_total_cache_pending_hits = 1852655
	L1D_total_cache_reservation_fails = 8372018
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.189
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1366932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1852654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11051222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8364988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4901722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1852665
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 456238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19172530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 456626

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2304479
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5972176
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 88333
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 7016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36583, 33591, 32367, 33983, 36618, 37614, 32956, 38740, 35336, 32636, 32427, 33668, 33621, 33836, 31997, 36835, 34088, 32252, 32182, 34251, 33658, 32295, 32023, 32109, 33749, 31771, 33721, 33251, 31955, 32510, 32401, 31552, 
gpgpu_n_tot_thrd_icount = 1013430112
gpgpu_n_tot_w_icount = 31669691
gpgpu_n_stall_shd_mem = 6266977
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15952933
gpgpu_n_mem_write_global = 456626
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 45937335
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 191357014
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 184320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 5100021
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1166956
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1270220	W0_Idle:18397990	W0_Scoreboard:286606627	W1:4215334	W2:3330955	W3:767105	W4:585919	W5:468394	W6:385154	W7:326402	W8:280058	W9:240967	W10:210520	W11:189635	W12:173647	W13:160145	W14:147190	W15:133805	W16:125537	W17:118910	W18:113585	W19:105825	W20:99817	W21:96650	W22:90580	W23:87509	W24:82941	W25:81696	W26:75081	W27:75427	W28:70966	W29:69408	W30:68071	W31:63466	W32:18628992
single_issue_nums: WS0:7924988	WS1:7908092	WS2:7911095	WS3:7925516	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 127623464 {8:15952933,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18265040 {40:456626,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 638117320 {40:15952933,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3653008 {8:456626,}
maxmflatency = 1960 
max_icnt2mem_latency = 1589 
maxmrqlatency = 843 
max_icnt2sh_latency = 221 
averagemflatency = 297 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 12 
mrq_lat_table:2152861 	39898 	87096 	299025 	1649882 	304982 	51014 	18421 	7344 	345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6789700 	9523857 	87277 	8725 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	14519315 	1668930 	183744 	28502 	8754 	314 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5958458 	3166832 	2928787 	2528447 	1465115 	350751 	11169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	3582 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        15        12        10         9        17         9        13        11        23        27        10        19        16        15        15        11 
dram[1]:        12        12         8         9        10        10        11        10        18        29        22        29        22        25        10        10 
dram[2]:        12        12         9        12         8        10         8        11        17        15        33        13         9        19        14         9 
dram[3]:        12        12         9         8         9         9        11        12        19        17         8        17        16        10         9         8 
dram[4]:        12        12         9         8         9         9        12        10        15        17        13        11        10         8         9        10 
dram[5]:        13        12        10        10         8        13         8        10        12        19        19        13        11        16         9         8 
dram[6]:        16        12        15        10        15         8        12        12        11        26        14        15        18        10        10         9 
dram[7]:         9        14         9         9         9        11        11        11        18        42        14        13        19        11        10        10 
dram[8]:        11        10         8         9         8        12         8        11        36        30        16        18         9        17        13        14 
dram[9]:        13         8         9         9         9        10        11         9        13        15        20        31        18        11        11        10 
dram[10]:        14        10        12        12         8        10         9         9        19        13        10        30        15        15        12        10 
dram[11]:         9         8         8        10         8         9         9        11        21        29        10        12        12        10        10         8 
maximum service time to same row:
dram[0]:     93073     72862     60963     51125     69620     75485     69683     61273     53282     69500     58846     97119     89936     74659     46013     51027 
dram[1]:     76015     93576     63662     98280     43978    107571     42426    122314     63546    114855     71709     63684     84243    138780     53124    115889 
dram[2]:     92667     47538    102273     59199    113040    112875     81181    111436     76913     39631     72902     81214     90233     70047     52035     35651 
dram[3]:     52484     70966    109929     51019    106834     59777     57348     89120    144073     50073    115449     42188     54256     44716     60859     54777 
dram[4]:     71701     84287     31000     68191     80951     59992     63836     80411     66972    101376     81168    101211     66767     95195     66560     94886 
dram[5]:     97030     59844     79373     88723     91275    221047     51606     88329     57595    151031     59912     62096     76177     59486     79549     68970 
dram[6]:     50680     54615     82718     46203     85674     62135     69379     46638     65879     73236     76633     63808    124185     51694    118897     60907 
dram[7]:     52852    103958     60101     83722     55946     86569     48749     54630     74931     44983     70590     72194     92872     65507     57065     96825 
dram[8]:     65529     73489    121144    115684     61323    126905     88675    102287    101122     48356     90528     78540     56908     51841     70306     81897 
dram[9]:    103479     52401     54715     60028     89333     73119    111956     75570    137708     55691     50537     48963    101383     59428     80929     40502 
dram[10]:     55935     89951     55255    102242     42763     69298     92887     73661     76394     97501     98503    101064     94897     89811     79945     98833 
dram[11]:     70410    126019     50643    102477     90584    108789     46207    156834     87742    162672     85061     74589     77394     82286     87303    124339 
average row accesses per activate:
dram[0]:  1.988388  1.979739  1.984603  2.001482  2.052980  2.063599  2.040454  2.048333  2.003663  2.005253  1.978594  1.992528  2.016732  2.027756  2.027691  2.025768 
dram[1]:  2.003547  1.979570  1.997690  1.996628  2.062090  2.046431  2.053576  2.044263  2.016471  1.995535  1.979707  1.992141  2.025019  2.018799  2.048296  2.017973 
dram[2]:  1.976045  1.979605  1.971179  1.990080  2.067130  2.068477  2.033121  2.047025  2.011694  2.003742  1.990674  1.993270  2.035836  2.034190  2.010555  2.024491 
dram[3]:  1.966809  1.984721  1.999506  1.991941  2.065219  2.051100  2.027670  2.029635  1.993989  2.004736  1.984922  1.983014  2.013742  2.021859  2.018656  2.023203 
dram[4]:  1.987951  1.967500  1.994910  1.999017  2.045331  2.050123  2.044116  2.035921  2.013447  2.007604  1.982512  1.984369  2.040125  2.011518  2.014535  2.007385 
dram[5]:  1.977202  1.968127  1.997392  2.002295  2.045814  2.050444  2.041572  2.033745  2.006756  2.014980  2.002238  2.005067  2.028171  2.011273  2.017113  2.019773 
dram[6]:  1.983828  1.964797  1.995015  2.007424  2.042689  2.063824  2.031516  2.033543  2.011011  2.013617  1.983120  1.999506  2.028824  2.039307  2.014915  2.012519 
dram[7]:  1.984474  1.979141  2.008886  1.995891  2.058444  2.054605  2.051264  2.017079  2.029967  1.988787  1.999013  1.983950  2.028723  2.022079  2.033814  2.010626 
dram[8]:  1.986260  1.971406  1.993155  2.002148  2.048753  2.058114  2.036805  2.038840  2.013503  2.007547  1.987557  1.976834  2.027571  2.004411  2.027155  2.015498 
dram[9]:  1.970393  1.983222  1.981620  1.998037  2.038431  2.033189  2.047253  2.032508  2.006320  2.017082  1.973294  1.981669  2.002177  2.012433  2.007592  1.993120 
dram[10]:  1.981271  1.981881  1.971659  1.995970  2.043425  2.035404  2.042590  2.042380  2.021487  2.001168  1.997598  1.991420  2.015523  2.013745  2.016931  2.024068 
dram[11]:  1.976806  1.980661  2.005638  1.993627  2.050777  2.041161  2.042395  2.049856  2.005281  2.015877  1.970267  1.985212  2.021496  2.025443  2.019941  2.004541 
average row locality = 4610868/2291773 = 2.011922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     24420     24483     24350     24043     23272     23066     23263     23060     23769     23752     24118     24245     23598     23474     23774     23897 
dram[1]:     24096     24282     23993     24014     23042     23250     23105     23030     23759     23842     24257     24044     23581     23467     23731     23685 
dram[2]:     24370     24537     24389     24236     22960     22974     23317     23211     23660     23842     24084     24036     23628     23505     23983     23924 
dram[3]:     24588     24444     24036     24201     23018     23108     23238     23198     23914     23836     24194     24114     23616     23597     23786     23744 
dram[4]:     24223     24400     24082     24141     23039     23108     23026     23232     23717     23736     24143     24082     23324     23656     23785     23963 
dram[5]:     24417     24548     24270     24196     23053     23082     23169     23137     23797     23823     23906     23899     23523     23856     23837     23799 
dram[6]:     24417     24599     24142     24063     23107     22887     23302     23293     23807     23807     24146     23976     23596     23392     23804     23877 
dram[7]:     24475     24339     23966     24019     23041     23009     23138     23338     23544     24009     24072     23937     23517     23642     23630     23801 
dram[8]:     24513     24538     24222     24002     23145     23113     23157     23369     23903     23951     24026     24239     23524     23857     23764     23852 
dram[9]:     24450     24467     24100     24156     23202     23104     23150     23280     23831     23676     24091     23926     23651     23527     23825     24100 
dram[10]:     24349     24481     24264     24007     23102     23112     23079     23091     23656     23702     23886     23848     23545     23471     23758     23820 
dram[11]:     24506     24367     23949     24171     23082     23304     23341     23269     23670     23752     24265     24186     23462     23656     23900     24072 
total dram reads = 4562545
bank skew: 24599/22887 = 1.07
chip skew: 381175/379171 = 1.01
number of total write accesses:
dram[0]:       249       244       286       279       310       304       311       304       311       305       306       302       284       278       253       244 
dram[1]:       245       256       279       292       301       320       300       320       301       320       292       320       273       296       246       256 
dram[2]:       230       256       260       292       280       320       284       317       283       317       277       320       260       293       227       256 
dram[3]:       252       242       284       277       311       303       309       302       311       303       307       299       283       279       248       242 
dram[4]:       247       256       274       292       304       320       301       320       298       320       296       320       275       296       246       256 
dram[5]:       229       256       263       291       284       314       286       309       292       317       285       312       264       286       235       255 
dram[6]:       251       245       286       280       311       305       312       303       314       306       310       303       279       274       251       244 
dram[7]:       246       256       280       292       301       320       292       320       300       320       309       320       273       292       244       256 
dram[8]:       226       256       262       292       287       320       281       317       283       319       284       319       254       287       225       256 
dram[9]:       253       244       286       279       312       304       307       301       309       303       309       301       283       275       247       243 
dram[10]:       241       256       281       292       302       320       291       320       303       320       298       320       269       292       243       256 
dram[11]:       231       256       270       293       292       314       291       315       289       312       284       315       262       285       230       256 
total dram writes = 54628
bank skew: 320/225 = 1.42
chip skew: 4621/4468 = 1.03
average mf latency per bank:
dram[0]:        990      1020       946       985       921       972       946       974      1200      1177      1183      1185      1145      1115      1090      1068
dram[1]:       1070      1047       956       992      1002       944       946       948      1173      1117      1167      1272      1075      1093      1117      1061
dram[2]:       1035      1024       916       956      1000       983       915       913      1093      1116      1229      1190      1097      1138      1052      1051
dram[3]:       1023      1010       978       960       962       972       955       955      1112      1121      1208      1219      1130      1126      1089      1085
dram[4]:       1038       992       964       955       968       962       934       904      1172      1155      1190      1282      1152      1142      1058      1046
dram[5]:       1003       970       945       929       979      1018       921       919      1069      1136      1327      1205      1137      1123      1091      1101
dram[6]:       1003       978       962       945       968       993       885       943      1128      1139      1175      1247      1163      1177      1116      1097
dram[7]:       1036      1090       925       963       982       965       957       935      1163      1101      1198      1249      1123      1112      1088      1054
dram[8]:       1029      1001       999       970       958       957      1005       917      1166      1094      1224      1173      1106      1078      1066      1053
dram[9]:        988      1019       976       979       928       944       960       927      1156      1162      1204      1263      1149      1179      1048      1040
dram[10]:       1050      1055       954       995       949       920       918       954      1186      1139      1218      1259      1127      1147      1100      1123
dram[11]:       1008      1013       988       942       942       920       922       910      1234      1176      1170      1176      1119      1156      1077      1067
maximum mf latency per bank:
dram[0]:       1385      1781      1391      1481      1392      1627      1568      1589      1722      1707      1505      1614      1620      1540      1781      1693
dram[1]:       1630      1685      1527      1745      1582      1460      1562      1723      1694      1639      1604      1490      1654      1729      1570      1694
dram[2]:       1403      1329      1256      1271      1404      1313      1295      1230      1746      1617      1327      1208      1473      1457      1453      1363
dram[3]:       1245      1284      1312      1244      1273      1237      1554      1390      1571      1343      1282      1366      1472      1780      1459      1502
dram[4]:       1489      1473      1437      1428      1500      1434      1437      1480      1510      1686      1405      1692      1517      1585      1520      1489
dram[5]:       1704      1544      1475      1559      1468      1597      1654      1744      1726      1562      1787      1527      1679      1660      1559      1661
dram[6]:       1693      1680      1691      1652      1718      1648      1886      1884      1904      1782      1889      1880      1809      1781      1869      1802
dram[7]:       1294      1456      1524      1180      1651      1256      1403      1652      1589      1452      1495      1549      1542      1451      1463      1352
dram[8]:       1412      1780      1251      1333      1274      1338      1557      1322      1451      1270      1527      1525      1401      1484      1491      1679
dram[9]:       1630      1647      1405      1264      1362      1336      1377      1211      1175      1689      1469      1329      1397      1456      1784      1434
dram[10]:       1602      1630      1229      1400      1356      1475      1512      1490      1404      1478      1508      1603      1467      1414      1704      1696
dram[11]:       1915      1513      1762      1692      1733      1657      1759      1664      1794      1753      1677      1669      1960      1868      1868      1914

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8477660 n_act=191135 n_pre=191119 n_ref_event=0 n_req=384951 n_rd=380584 n_rd_L2_A=0 n_write=0 n_wr_bk=4570 bw_util=0.167
n_activity=6089827 dram_eff=0.253
bk0: 24420a 8412286i bk1: 24483a 8415728i bk2: 24350a 8409627i bk3: 24043a 8438328i bk4: 23272a 8467735i bk5: 23066a 8489871i bk6: 23263a 8465779i bk7: 23060a 8487384i bk8: 23769a 8439857i bk9: 23752a 8450860i bk10: 24118a 8416443i bk11: 24245a 8427712i bk12: 23598a 8446112i bk13: 23474a 8465432i bk14: 23774a 8444181i bk15: 23897a 8454040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503487
Row_Buffer_Locality_read = 0.508834
Row_Buffer_Locality_write = 0.037554
Bank_Level_Parallism = 2.502723
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.071382
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.166955 
total_CMD = 9227742 
util_bw = 1540616 
Wasted_Col = 2555325 
Wasted_Row = 1097804 
Idle = 4033997 

BW Util Bottlenecks: 
RCDc_limit = 3120083 
RCDWRc_limit = 41403 
WTRc_limit = 65261 
RTWc_limit = 118499 
CCDLc_limit = 430513 
rwq = 0 
CCDLc_limit_alone = 421612 
WTRc_limit_alone = 64061 
RTWc_limit_alone = 110798 

Commands details: 
total_CMD = 9227742 
n_nop = 8477660 
Read = 380584 
Write = 0 
L2_Alloc = 0 
L2_WB = 4570 
n_act = 191135 
n_pre = 191119 
n_ref = 0 
n_req = 384951 
total_req = 385154 

Dual Bus Interface Util: 
issued_total_row = 382254 
issued_total_col = 385154 
Row_Bus_Util =  0.041424 
CoL_Bus_Util = 0.041739 
Either_Row_CoL_Bus_Util = 0.081286 
Issued_on_Two_Bus_Simul_Util = 0.001878 
issued_two_Eff = 0.023099 
queue_avg = 1.404124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40412
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8481445 n_act=189970 n_pre=189954 n_ref_event=0 n_req=383093 n_rd=379178 n_rd_L2_A=0 n_write=0 n_wr_bk=4617 bw_util=0.1664
n_activity=5995939 dram_eff=0.256
bk0: 24096a 8427588i bk1: 24282a 8422877i bk2: 23993a 8429158i bk3: 24014a 8436679i bk4: 23042a 8477313i bk5: 23250a 8476627i bk6: 23105a 8478314i bk7: 23030a 8480777i bk8: 23759a 8443184i bk9: 23842a 8441003i bk10: 24257a 8414250i bk11: 24044a 8430017i bk12: 23581a 8448095i bk13: 23467a 8460443i bk14: 23731a 8451028i bk15: 23685a 8449653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.504120
Row_Buffer_Locality_read = 0.508998
Row_Buffer_Locality_write = 0.031673
Bank_Level_Parallism = 2.524558
Bank_Level_Parallism_Col = 1.597879
Bank_Level_Parallism_Ready = 1.072473
write_to_read_ratio_blp_rw_average = 0.031611
GrpLevelPara = 1.466134 

BW Util details:
bwutil = 0.166366 
total_CMD = 9227742 
util_bw = 1535180 
Wasted_Col = 2524453 
Wasted_Row = 1071935 
Idle = 4096174 

BW Util Bottlenecks: 
RCDc_limit = 3093289 
RCDWRc_limit = 36512 
WTRc_limit = 65778 
RTWc_limit = 111989 
CCDLc_limit = 431032 
rwq = 0 
CCDLc_limit_alone = 422270 
WTRc_limit_alone = 64476 
RTWc_limit_alone = 104529 

Commands details: 
total_CMD = 9227742 
n_nop = 8481445 
Read = 379178 
Write = 0 
L2_Alloc = 0 
L2_WB = 4617 
n_act = 189970 
n_pre = 189954 
n_ref = 0 
n_req = 383093 
total_req = 383795 

Dual Bus Interface Util: 
issued_total_row = 379924 
issued_total_col = 383795 
Row_Bus_Util =  0.041172 
CoL_Bus_Util = 0.041591 
Either_Row_CoL_Bus_Util = 0.080875 
Issued_on_Two_Bus_Simul_Util = 0.001888 
issued_two_Eff = 0.023345 
queue_avg = 1.428652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.42865
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8478529 n_act=190919 n_pre=190903 n_ref_event=0 n_req=384471 n_rd=380656 n_rd_L2_A=0 n_write=0 n_wr_bk=4472 bw_util=0.1669
n_activity=6063981 dram_eff=0.254
bk0: 24370a 8409290i bk1: 24537a 8417331i bk2: 24389a 8406268i bk3: 24236a 8423185i bk4: 22960a 8476229i bk5: 22974a 8492075i bk6: 23317a 8460207i bk7: 23211a 8479780i bk8: 23660a 8445571i bk9: 23842a 8446549i bk10: 24084a 8422721i bk11: 24036a 8437326i bk12: 23628a 8452833i bk13: 23505a 8467464i bk14: 23983a 8430628i bk15: 23924a 8452423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503429
Row_Buffer_Locality_read = 0.508089
Row_Buffer_Locality_write = 0.038532
Bank_Level_Parallism = 2.514690
Bank_Level_Parallism_Col = 1.594392
Bank_Level_Parallism_Ready = 1.071626
write_to_read_ratio_blp_rw_average = 0.031014
GrpLevelPara = 1.464879 

BW Util details:
bwutil = 0.166944 
total_CMD = 9227742 
util_bw = 1540512 
Wasted_Col = 2544263 
Wasted_Row = 1087863 
Idle = 4055104 

BW Util Bottlenecks: 
RCDc_limit = 3117581 
RCDWRc_limit = 35109 
WTRc_limit = 63346 
RTWc_limit = 111816 
CCDLc_limit = 431329 
rwq = 0 
CCDLc_limit_alone = 422854 
WTRc_limit_alone = 62046 
RTWc_limit_alone = 104641 

Commands details: 
total_CMD = 9227742 
n_nop = 8478529 
Read = 380656 
Write = 0 
L2_Alloc = 0 
L2_WB = 4472 
n_act = 190919 
n_pre = 190903 
n_ref = 0 
n_req = 384471 
total_req = 385128 

Dual Bus Interface Util: 
issued_total_row = 381822 
issued_total_col = 385128 
Row_Bus_Util =  0.041378 
CoL_Bus_Util = 0.041736 
Either_Row_CoL_Bus_Util = 0.081191 
Issued_on_Two_Bus_Simul_Util = 0.001922 
issued_two_Eff = 0.023674 
queue_avg = 1.418419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41842
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8477118 n_act=191604 n_pre=191588 n_ref_event=0 n_req=384980 n_rd=380632 n_rd_L2_A=0 n_write=0 n_wr_bk=4552 bw_util=0.167
n_activity=6078459 dram_eff=0.2535
bk0: 24588a 8400592i bk1: 24444a 8417091i bk2: 24036a 8425963i bk3: 24201a 8426886i bk4: 23018a 8477316i bk5: 23108a 8484349i bk6: 23238a 8462911i bk7: 23198a 8475260i bk8: 23914a 8431385i bk9: 23836a 8444381i bk10: 24194a 8417966i bk11: 24114a 8428139i bk12: 23616a 8443092i bk13: 23597a 8456504i bk14: 23786a 8439548i bk15: 23744a 8452718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502307
Row_Buffer_Locality_read = 0.507590
Row_Buffer_Locality_write = 0.039788
Bank_Level_Parallism = 2.516599
Bank_Level_Parallism_Col = 1.593822
Bank_Level_Parallism_Ready = 1.070544
write_to_read_ratio_blp_rw_average = 0.033113
GrpLevelPara = 1.462945 

BW Util details:
bwutil = 0.166968 
total_CMD = 9227742 
util_bw = 1540736 
Wasted_Col = 2551719 
Wasted_Row = 1090761 
Idle = 4044526 

BW Util Bottlenecks: 
RCDc_limit = 3117386 
RCDWRc_limit = 41292 
WTRc_limit = 65260 
RTWc_limit = 117656 
CCDLc_limit = 433227 
rwq = 0 
CCDLc_limit_alone = 424297 
WTRc_limit_alone = 64014 
RTWc_limit_alone = 109972 

Commands details: 
total_CMD = 9227742 
n_nop = 8477118 
Read = 380632 
Write = 0 
L2_Alloc = 0 
L2_WB = 4552 
n_act = 191604 
n_pre = 191588 
n_ref = 0 
n_req = 384980 
total_req = 385184 

Dual Bus Interface Util: 
issued_total_row = 383192 
issued_total_col = 385184 
Row_Bus_Util =  0.041526 
CoL_Bus_Util = 0.041742 
Either_Row_CoL_Bus_Util = 0.081344 
Issued_on_Two_Bus_Simul_Util = 0.001924 
issued_two_Eff = 0.023650 
queue_avg = 1.383678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8479913 n_act=190757 n_pre=190741 n_ref_event=0 n_req=383592 n_rd=379657 n_rd_L2_A=0 n_write=0 n_wr_bk=4621 bw_util=0.1666
n_activity=6047153 dram_eff=0.2542
bk0: 24223a 8420570i bk1: 24400a 8409111i bk2: 24082a 8422088i bk3: 24141a 8431617i bk4: 23039a 8476174i bk5: 23108a 8483450i bk6: 23026a 8479820i bk7: 23232a 8473015i bk8: 23717a 8448056i bk9: 23736a 8450499i bk10: 24143a 8422849i bk11: 24082a 8427463i bk12: 23324a 8463228i bk13: 23656a 8452362i bk14: 23785a 8443604i bk15: 23963a 8437919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502714
Row_Buffer_Locality_read = 0.507600
Row_Buffer_Locality_write = 0.031258
Bank_Level_Parallism = 2.515227
Bank_Level_Parallism_Col = 1.593143
Bank_Level_Parallism_Ready = 1.071625
write_to_read_ratio_blp_rw_average = 0.031363
GrpLevelPara = 1.461928 

BW Util details:
bwutil = 0.166575 
total_CMD = 9227742 
util_bw = 1537112 
Wasted_Col = 2540862 
Wasted_Row = 1084559 
Idle = 4065209 

BW Util Bottlenecks: 
RCDc_limit = 3113103 
RCDWRc_limit = 36859 
WTRc_limit = 65570 
RTWc_limit = 111277 
CCDLc_limit = 433140 
rwq = 0 
CCDLc_limit_alone = 424525 
WTRc_limit_alone = 64213 
RTWc_limit_alone = 104019 

Commands details: 
total_CMD = 9227742 
n_nop = 8479913 
Read = 379657 
Write = 0 
L2_Alloc = 0 
L2_WB = 4621 
n_act = 190757 
n_pre = 190741 
n_ref = 0 
n_req = 383592 
total_req = 384278 

Dual Bus Interface Util: 
issued_total_row = 381498 
issued_total_col = 384278 
Row_Bus_Util =  0.041343 
CoL_Bus_Util = 0.041644 
Either_Row_CoL_Bus_Util = 0.081041 
Issued_on_Two_Bus_Simul_Util = 0.001945 
issued_two_Eff = 0.023999 
queue_avg = 1.398093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39809
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8478726 n_act=190794 n_pre=190778 n_ref_event=0 n_req=384108 n_rd=380312 n_rd_L2_A=0 n_write=0 n_wr_bk=4478 bw_util=0.1668
n_activity=6009123 dram_eff=0.2561
bk0: 24417a 8407118i bk1: 24548a 8414153i bk2: 24270a 8417238i bk3: 24196a 8434461i bk4: 23053a 8474846i bk5: 23082a 8488388i bk6: 23169a 8470345i bk7: 23137a 8479632i bk8: 23797a 8442384i bk9: 23823a 8451841i bk10: 23906a 8435447i bk11: 23899a 8444107i bk12: 23523a 8450067i bk13: 23856a 8448445i bk14: 23837a 8443197i bk15: 23799a 8449726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503286
Row_Buffer_Locality_read = 0.507907
Row_Buffer_Locality_write = 0.040306
Bank_Level_Parallism = 2.522228
Bank_Level_Parallism_Col = 1.598050
Bank_Level_Parallism_Ready = 1.072347
write_to_read_ratio_blp_rw_average = 0.030679
GrpLevelPara = 1.466444 

BW Util details:
bwutil = 0.166797 
total_CMD = 9227742 
util_bw = 1539160 
Wasted_Col = 2529437 
Wasted_Row = 1073644 
Idle = 4085501 

BW Util Bottlenecks: 
RCDc_limit = 3109474 
RCDWRc_limit = 35516 
WTRc_limit = 63062 
RTWc_limit = 108873 
CCDLc_limit = 433086 
rwq = 0 
CCDLc_limit_alone = 424343 
WTRc_limit_alone = 61652 
RTWc_limit_alone = 101540 

Commands details: 
total_CMD = 9227742 
n_nop = 8478726 
Read = 380312 
Write = 0 
L2_Alloc = 0 
L2_WB = 4478 
n_act = 190794 
n_pre = 190778 
n_ref = 0 
n_req = 384108 
total_req = 384790 

Dual Bus Interface Util: 
issued_total_row = 381572 
issued_total_col = 384790 
Row_Bus_Util =  0.041351 
CoL_Bus_Util = 0.041699 
Either_Row_CoL_Bus_Util = 0.081170 
Issued_on_Two_Bus_Simul_Util = 0.001880 
issued_two_Eff = 0.023158 
queue_avg = 1.406169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40617
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8478157 n_act=191026 n_pre=191010 n_ref_event=0 n_req=384596 n_rd=380215 n_rd_L2_A=0 n_write=0 n_wr_bk=4574 bw_util=0.1668
n_activity=6085005 dram_eff=0.2529
bk0: 24417a 8412015i bk1: 24599a 8408398i bk2: 24142a 8418762i bk3: 24063a 8440160i bk4: 23107a 8468518i bk5: 22887a 8493321i bk6: 23302a 8458347i bk7: 23293a 8472079i bk8: 23807a 8438589i bk9: 23807a 8447900i bk10: 24146a 8416914i bk11: 23976a 8436855i bk12: 23596a 8447312i bk13: 23392a 8470838i bk14: 23804a 8438292i bk15: 23877a 8447891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503313
Row_Buffer_Locality_read = 0.508689
Row_Buffer_Locality_write = 0.036750
Bank_Level_Parallism = 2.506887
Bank_Level_Parallism_Col = 1.591343
Bank_Level_Parallism_Ready = 1.071255
write_to_read_ratio_blp_rw_average = 0.033837
GrpLevelPara = 1.461620 

BW Util details:
bwutil = 0.166797 
total_CMD = 9227742 
util_bw = 1539156 
Wasted_Col = 2554110 
Wasted_Row = 1097197 
Idle = 4037279 

BW Util Bottlenecks: 
RCDc_limit = 3114208 
RCDWRc_limit = 41893 
WTRc_limit = 64592 
RTWc_limit = 120077 
CCDLc_limit = 431840 
rwq = 0 
CCDLc_limit_alone = 422987 
WTRc_limit_alone = 63335 
RTWc_limit_alone = 112481 

Commands details: 
total_CMD = 9227742 
n_nop = 8478157 
Read = 380215 
Write = 0 
L2_Alloc = 0 
L2_WB = 4574 
n_act = 191026 
n_pre = 191010 
n_ref = 0 
n_req = 384596 
total_req = 384789 

Dual Bus Interface Util: 
issued_total_row = 382036 
issued_total_col = 384789 
Row_Bus_Util =  0.041401 
CoL_Bus_Util = 0.041699 
Either_Row_CoL_Bus_Util = 0.081232 
Issued_on_Two_Bus_Simul_Util = 0.001868 
issued_two_Eff = 0.022999 
queue_avg = 1.438519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.43852
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8480400 n_act=190297 n_pre=190281 n_ref_event=0 n_req=383385 n_rd=379477 n_rd_L2_A=0 n_write=0 n_wr_bk=4621 bw_util=0.1665
n_activity=6014917 dram_eff=0.2554
bk0: 24475a 8409897i bk1: 24339a 8417465i bk2: 23966a 8435151i bk3: 24019a 8432280i bk4: 23041a 8475826i bk5: 23009a 8485176i bk6: 23138a 8471880i bk7: 23338a 8463814i bk8: 23544a 8452893i bk9: 24009a 8431979i bk10: 24072a 8424832i bk11: 23937a 8427961i bk12: 23517a 8451738i bk13: 23642a 8453567i bk14: 23630a 8450780i bk15: 23801a 8447767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.503645
Row_Buffer_Locality_read = 0.508463
Row_Buffer_Locality_write = 0.035824
Bank_Level_Parallism = 2.523957
Bank_Level_Parallism_Col = 1.596902
Bank_Level_Parallism_Ready = 1.072897
write_to_read_ratio_blp_rw_average = 0.031289
GrpLevelPara = 1.465115 

BW Util details:
bwutil = 0.166497 
total_CMD = 9227742 
util_bw = 1536392 
Wasted_Col = 2531628 
Wasted_Row = 1078694 
Idle = 4081028 

BW Util Bottlenecks: 
RCDc_limit = 3103845 
RCDWRc_limit = 36001 
WTRc_limit = 66859 
RTWc_limit = 111813 
CCDLc_limit = 432204 
rwq = 0 
CCDLc_limit_alone = 423632 
WTRc_limit_alone = 65474 
RTWc_limit_alone = 104626 

Commands details: 
total_CMD = 9227742 
n_nop = 8480400 
Read = 379477 
Write = 0 
L2_Alloc = 0 
L2_WB = 4621 
n_act = 190297 
n_pre = 190281 
n_ref = 0 
n_req = 383385 
total_req = 384098 

Dual Bus Interface Util: 
issued_total_row = 380578 
issued_total_col = 384098 
Row_Bus_Util =  0.041243 
CoL_Bus_Util = 0.041624 
Either_Row_CoL_Bus_Util = 0.080989 
Issued_on_Two_Bus_Simul_Util = 0.001878 
issued_two_Eff = 0.023194 
queue_avg = 1.460272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46027
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8477132 n_act=191388 n_pre=191372 n_ref_event=0 n_req=384970 n_rd=381175 n_rd_L2_A=0 n_write=0 n_wr_bk=4468 bw_util=0.1672
n_activity=6060308 dram_eff=0.2545
bk0: 24513a 8404804i bk1: 24538a 8409785i bk2: 24222a 8416870i bk3: 24002a 8441222i bk4: 23145a 8470795i bk5: 23113a 8481997i bk6: 23157a 8463351i bk7: 23369a 8469528i bk8: 23903a 8437177i bk9: 23951a 8444712i bk10: 24026a 8420931i bk11: 24239a 8419706i bk12: 23524a 8448117i bk13: 23857a 8442559i bk14: 23764a 8439581i bk15: 23852a 8447211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502855
Row_Buffer_Locality_read = 0.507457
Row_Buffer_Locality_write = 0.040580
Bank_Level_Parallism = 2.527077
Bank_Level_Parallism_Col = 1.596861
Bank_Level_Parallism_Ready = 1.073090
write_to_read_ratio_blp_rw_average = 0.030345
GrpLevelPara = 1.466163 

BW Util details:
bwutil = 0.167167 
total_CMD = 9227742 
util_bw = 1542572 
Wasted_Col = 2541463 
Wasted_Row = 1087612 
Idle = 4056095 

BW Util Bottlenecks: 
RCDc_limit = 3120128 
RCDWRc_limit = 34952 
WTRc_limit = 61887 
RTWc_limit = 107958 
CCDLc_limit = 432642 
rwq = 0 
CCDLc_limit_alone = 424432 
WTRc_limit_alone = 60673 
RTWc_limit_alone = 100962 

Commands details: 
total_CMD = 9227742 
n_nop = 8477132 
Read = 381175 
Write = 0 
L2_Alloc = 0 
L2_WB = 4468 
n_act = 191388 
n_pre = 191372 
n_ref = 0 
n_req = 384970 
total_req = 385643 

Dual Bus Interface Util: 
issued_total_row = 382760 
issued_total_col = 385643 
Row_Bus_Util =  0.041479 
CoL_Bus_Util = 0.041792 
Either_Row_CoL_Bus_Util = 0.081343 
Issued_on_Two_Bus_Simul_Util = 0.001928 
issued_two_Eff = 0.023705 
queue_avg = 1.446967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.44697
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8476278 n_act=192045 n_pre=192029 n_ref_event=0 n_req=384904 n_rd=380536 n_rd_L2_A=0 n_write=0 n_wr_bk=4556 bw_util=0.1669
n_activity=6100222 dram_eff=0.2525
bk0: 24450a 8406693i bk1: 24467a 8419137i bk2: 24100a 8421683i bk3: 24156a 8435245i bk4: 23202a 8467356i bk5: 23104a 8476251i bk6: 23150a 8472430i bk7: 23280a 8475203i bk8: 23831a 8437537i bk9: 23676a 8456329i bk10: 24091a 8415465i bk11: 23926a 8431573i bk12: 23651a 8440954i bk13: 23527a 8460280i bk14: 23825a 8440150i bk15: 24100a 8434338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.501063
Row_Buffer_Locality_read = 0.506430
Row_Buffer_Locality_write = 0.033425
Bank_Level_Parallism = 2.506144
Bank_Level_Parallism_Col = 1.591491
Bank_Level_Parallism_Ready = 1.070437
write_to_read_ratio_blp_rw_average = 0.033249
GrpLevelPara = 1.460923 

BW Util details:
bwutil = 0.166928 
total_CMD = 9227742 
util_bw = 1540368 
Wasted_Col = 2563643 
Wasted_Row = 1097796 
Idle = 4025935 

BW Util Bottlenecks: 
RCDc_limit = 3130261 
RCDWRc_limit = 41988 
WTRc_limit = 66175 
RTWc_limit = 119293 
CCDLc_limit = 434065 
rwq = 0 
CCDLc_limit_alone = 425241 
WTRc_limit_alone = 64919 
RTWc_limit_alone = 111725 

Commands details: 
total_CMD = 9227742 
n_nop = 8476278 
Read = 380536 
Write = 0 
L2_Alloc = 0 
L2_WB = 4556 
n_act = 192045 
n_pre = 192029 
n_ref = 0 
n_req = 384904 
total_req = 385092 

Dual Bus Interface Util: 
issued_total_row = 384074 
issued_total_col = 385092 
Row_Bus_Util =  0.041622 
CoL_Bus_Util = 0.041732 
Either_Row_CoL_Bus_Util = 0.081435 
Issued_on_Two_Bus_Simul_Util = 0.001918 
issued_two_Eff = 0.023557 
queue_avg = 1.374873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.37487
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8480361 n_act=190546 n_pre=190530 n_ref_event=0 n_req=383070 n_rd=379171 n_rd_L2_A=0 n_write=0 n_wr_bk=4604 bw_util=0.1664
n_activity=6053285 dram_eff=0.2536
bk0: 24349a 8415783i bk1: 24481a 8418027i bk2: 24264a 8414061i bk3: 24007a 8438641i bk4: 23102a 8472801i bk5: 23112a 8481268i bk6: 23079a 8476851i bk7: 23091a 8482294i bk8: 23656a 8451707i bk9: 23702a 8450480i bk10: 23886a 8436008i bk11: 23848a 8439433i bk12: 23545a 8453053i bk13: 23471a 8461493i bk14: 23758a 8447137i bk15: 23820a 8452944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502587
Row_Buffer_Locality_read = 0.507491
Row_Buffer_Locality_write = 0.025648
Bank_Level_Parallism = 2.503615
Bank_Level_Parallism_Col = 1.591677
Bank_Level_Parallism_Ready = 1.070770
write_to_read_ratio_blp_rw_average = 0.031181
GrpLevelPara = 1.462198 

BW Util details:
bwutil = 0.166357 
total_CMD = 9227742 
util_bw = 1535100 
Wasted_Col = 2540491 
Wasted_Row = 1090163 
Idle = 4061988 

BW Util Bottlenecks: 
RCDc_limit = 3113532 
RCDWRc_limit = 36841 
WTRc_limit = 63726 
RTWc_limit = 109994 
CCDLc_limit = 432639 
rwq = 0 
CCDLc_limit_alone = 424154 
WTRc_limit_alone = 62267 
RTWc_limit_alone = 102968 

Commands details: 
total_CMD = 9227742 
n_nop = 8480361 
Read = 379171 
Write = 0 
L2_Alloc = 0 
L2_WB = 4604 
n_act = 190546 
n_pre = 190530 
n_ref = 0 
n_req = 383070 
total_req = 383775 

Dual Bus Interface Util: 
issued_total_row = 381076 
issued_total_col = 383775 
Row_Bus_Util =  0.041297 
CoL_Bus_Util = 0.041589 
Either_Row_CoL_Bus_Util = 0.080993 
Issued_on_Two_Bus_Simul_Util = 0.001893 
issued_two_Eff = 0.023375 
queue_avg = 1.354919 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35492
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9227742 n_nop=8476996 n_act=191316 n_pre=191300 n_ref_event=0 n_req=384748 n_rd=380952 n_rd_L2_A=0 n_write=0 n_wr_bk=4495 bw_util=0.1671
n_activity=6025678 dram_eff=0.2559
bk0: 24506a 8405233i bk1: 24367a 8423040i bk2: 23949a 8427914i bk3: 24171a 8436216i bk4: 23082a 8472093i bk5: 23304a 8476009i bk6: 23341a 8466294i bk7: 23269a 8479039i bk8: 23670a 8443654i bk9: 23752a 8454664i bk10: 24265a 8407624i bk11: 24186a 8427152i bk12: 23462a 8450473i bk13: 23656a 8460589i bk14: 23900a 8436962i bk15: 24072a 8438588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.502755
Row_Buffer_Locality_read = 0.507358
Row_Buffer_Locality_write = 0.040832
Bank_Level_Parallism = 2.524742
Bank_Level_Parallism_Col = 1.595389
Bank_Level_Parallism_Ready = 1.071059
write_to_read_ratio_blp_rw_average = 0.030258
GrpLevelPara = 1.464274 

BW Util details:
bwutil = 0.167082 
total_CMD = 9227742 
util_bw = 1541788 
Wasted_Col = 2539327 
Wasted_Row = 1075399 
Idle = 4071228 

BW Util Bottlenecks: 
RCDc_limit = 3118049 
RCDWRc_limit = 35209 
WTRc_limit = 64538 
RTWc_limit = 107036 
CCDLc_limit = 433476 
rwq = 0 
CCDLc_limit_alone = 424970 
WTRc_limit_alone = 63093 
RTWc_limit_alone = 99975 

Commands details: 
total_CMD = 9227742 
n_nop = 8476996 
Read = 380952 
Write = 0 
L2_Alloc = 0 
L2_WB = 4495 
n_act = 191316 
n_pre = 191300 
n_ref = 0 
n_req = 384748 
total_req = 385447 

Dual Bus Interface Util: 
issued_total_row = 382616 
issued_total_col = 385447 
Row_Bus_Util =  0.041464 
CoL_Bus_Util = 0.041770 
Either_Row_CoL_Bus_Util = 0.081358 
Issued_on_Two_Bus_Simul_Util = 0.001877 
issued_two_Eff = 0.023066 
queue_avg = 1.415935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41593

========= L2 cache stats =========
L2_cache_bank[0]: Access = 682438, Miss = 190564, Miss_rate = 0.279, Pending_hits = 203, Reservation_fails = 793
L2_cache_bank[1]: Access = 688622, Miss = 190020, Miss_rate = 0.276, Pending_hits = 225, Reservation_fails = 681
L2_cache_bank[2]: Access = 685410, Miss = 189564, Miss_rate = 0.277, Pending_hits = 295, Reservation_fails = 677
L2_cache_bank[3]: Access = 685347, Miss = 189614, Miss_rate = 0.277, Pending_hits = 254, Reservation_fails = 780
L2_cache_bank[4]: Access = 675854, Miss = 190391, Miss_rate = 0.282, Pending_hits = 210, Reservation_fails = 652
L2_cache_bank[5]: Access = 679501, Miss = 190265, Miss_rate = 0.280, Pending_hits = 210, Reservation_fails = 564
L2_cache_bank[6]: Access = 685402, Miss = 190390, Miss_rate = 0.278, Pending_hits = 220, Reservation_fails = 801
L2_cache_bank[7]: Access = 686275, Miss = 190242, Miss_rate = 0.277, Pending_hits = 236, Reservation_fails = 623
L2_cache_bank[8]: Access = 685134, Miss = 189339, Miss_rate = 0.276, Pending_hits = 222, Reservation_fails = 860
L2_cache_bank[9]: Access = 683772, Miss = 190318, Miss_rate = 0.278, Pending_hits = 246, Reservation_fails = 931
L2_cache_bank[10]: Access = 683903, Miss = 189972, Miss_rate = 0.278, Pending_hits = 264, Reservation_fails = 788
L2_cache_bank[11]: Access = 680514, Miss = 190340, Miss_rate = 0.280, Pending_hits = 250, Reservation_fails = 928
L2_cache_bank[12]: Access = 678551, Miss = 190321, Miss_rate = 0.280, Pending_hits = 260, Reservation_fails = 1163
L2_cache_bank[13]: Access = 686827, Miss = 189894, Miss_rate = 0.276, Pending_hits = 311, Reservation_fails = 1538
L2_cache_bank[14]: Access = 682069, Miss = 189383, Miss_rate = 0.278, Pending_hits = 260, Reservation_fails = 996
L2_cache_bank[15]: Access = 683896, Miss = 190094, Miss_rate = 0.278, Pending_hits = 240, Reservation_fails = 739
L2_cache_bank[16]: Access = 690752, Miss = 190254, Miss_rate = 0.275, Pending_hits = 245, Reservation_fails = 811
L2_cache_bank[17]: Access = 670474, Miss = 190921, Miss_rate = 0.285, Pending_hits = 224, Reservation_fails = 810
L2_cache_bank[18]: Access = 682276, Miss = 190300, Miss_rate = 0.279, Pending_hits = 224, Reservation_fails = 757
L2_cache_bank[19]: Access = 689462, Miss = 190236, Miss_rate = 0.276, Pending_hits = 215, Reservation_fails = 569
L2_cache_bank[20]: Access = 687520, Miss = 189639, Miss_rate = 0.276, Pending_hits = 229, Reservation_fails = 632
L2_cache_bank[21]: Access = 694428, Miss = 189532, Miss_rate = 0.273, Pending_hits = 261, Reservation_fails = 707
L2_cache_bank[22]: Access = 682295, Miss = 190175, Miss_rate = 0.279, Pending_hits = 266, Reservation_fails = 843
L2_cache_bank[23]: Access = 678837, Miss = 190777, Miss_rate = 0.281, Pending_hits = 255, Reservation_fails = 957
L2_total_cache_accesses = 16409559
L2_total_cache_misses = 4562545
L2_total_cache_miss_rate = 0.2780
L2_total_cache_pending_hits = 5825
L2_total_cache_reservation_fails = 19600
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11384563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5825
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1331113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19600
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3231432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5825
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 456626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15952933
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 456626
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 480
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 19120
L2_cache_data_port_util = 0.137
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=16409559
icnt_total_pkts_simt_to_mem=16409559
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16409559
Req_Network_cycles = 3598306
Req_Network_injected_packets_per_cycle =       4.5604 
Req_Network_conflicts_per_cycle =       1.0376
Req_Network_conflicts_per_cycle_util =       1.3955
Req_Bank_Level_Parallism =       6.1335
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3838
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2239

Reply_Network_injected_packets_num = 16409559
Reply_Network_cycles = 3598306
Reply_Network_injected_packets_per_cycle =        4.5604
Reply_Network_conflicts_per_cycle =        5.4257
Reply_Network_conflicts_per_cycle_util =       7.2942
Reply_Bank_Level_Parallism =       6.1309
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.0718
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1520
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 6 hrs, 3 min, 52 sec (21832 sec)
gpgpu_simulation_rate = 30008 (inst/sec)
gpgpu_simulation_rate = 164 (cycle/sec)
gpgpu_silicon_slowdown = 8323170x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_warp] = 21791394.8940 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.000000]
Verifying...
	runtime [serial] = 243.926000 ms.
	[max error  0.000323]
Correct
GPGPU-Sim: *** exit detected ***
