set ::env(PROJECT_NAME) can
set ::env(DESIGN_TOP) can_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/can/trunk/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/can/trunk/rtl/verilog/can_top.v
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) controller

