

================================================================
== Synthesis Summary Report of 'ad2dma'
================================================================
+ General Information: 
    * Date:           Wed Dec 29 00:35:31 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        urllc-demo-vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |           |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ ad2dma            |     -|  3.21|      203|  2.030e+03|         -|      204|     -|        no|     -|   -|  61 (~0%)|  113 (~0%)|    -|
    | o VITIS_LOOP_11_1  |     -|  7.30|      201|  2.010e+03|         3|        1|   200|       yes|     -|   -|         -|          -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* AXIS
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| inputs    | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| outs      | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* AP_MEMORY
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| ad_address0 | 8        |
| ad_q0       | 32       |
| da_address0 | 8        |
| da_d0       | 32       |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------+
| Argument | Direction | Datatype                                    |
+----------+-----------+---------------------------------------------+
| ad       | in        | ap_uint<32>*                                |
| da       | out       | ap_uint<32>*                                |
| inputs   | in        | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>& |
| outs     | out       | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>& |
+----------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+----------+-------------+-----------+----------+
| Argument | HW Name     | HW Type   | HW Usage |
+----------+-------------+-----------+----------+
| ad       | ad_address0 | port      | offset   |
| ad       | ad_ce0      | port      |          |
| ad       | ad_q0       | port      |          |
| da       | da_address0 | port      | offset   |
| da       | da_ce0      | port      |          |
| da       | da_we0      | port      |          |
| da       | da_d0       | port      |          |
| inputs   | inputs      | interface |          |
| outs     | outs        | interface |          |
+----------+-------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================

