// Seed: 2077869332
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    input tri0 id_3,
    output wire id_4
);
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wand id_2,
    input wand id_3,
    input wand id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wire id_7,
    output supply1 id_8,
    input wand id_9,
    input tri id_10,
    input tri0 id_11,
    input wire id_12,
    input wor id_13
);
  logic id_15;
  ;
  and primCall (id_5, id_12, id_13, id_11, id_7, id_0, id_6, id_15, id_3);
  module_0 modCall_1 (
      id_0,
      id_11,
      id_5,
      id_4,
      id_5
  );
endmodule
