<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="dummy_core_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_Cache_sv " />
            <top_module name="dummy_core_sim" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="27244000fs"></ZoomStartTime>
      <ZoomEndTime time="28300001fs"></ZoomEndTime>
      <Cursor1Time time="27800000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="241"></NameColumnWidth>
      <ValueColumnWidth column_width="102"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="18" />
   <wvobject fp_name="/dummy_core_sim/aresetn" type="logic">
      <obj_property name="ElementShortName">aresetn</obj_property>
      <obj_property name="ObjectShortName">aresetn</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/step" type="logic">
      <obj_property name="ElementShortName">step</obj_property>
      <obj_property name="ObjectShortName">step</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/debug_mode" type="logic">
      <obj_property name="ElementShortName">debug_mode</obj_property>
      <obj_property name="ObjectShortName">debug_mode</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/debug_reg_addr" type="array">
      <obj_property name="ElementShortName">debug_reg_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">debug_reg_addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/PC_Out" type="array">
      <obj_property name="ElementShortName">PC_Out[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_Out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/Debug_Reg_Data" type="array">
      <obj_property name="ElementShortName">Debug_Reg_Data[31:0]</obj_property>
      <obj_property name="ObjectShortName">Debug_Reg_Data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/Addr_Out" type="array">
      <obj_property name="ElementShortName">Addr_Out[31:0]</obj_property>
      <obj_property name="ObjectShortName">Addr_Out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/Inst" type="array">
      <obj_property name="ElementShortName">Inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">Inst[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/uut/ram_ctrl/mem_ready" type="logic">
      <obj_property name="ElementShortName">mem_ready</obj_property>
      <obj_property name="ObjectShortName">mem_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/uut/ram_ctrl/write_back" type="logic">
      <obj_property name="ElementShortName">write_back</obj_property>
      <obj_property name="ObjectShortName">write_back</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/uut/ram_ctrl/read_allocate" type="logic">
      <obj_property name="ElementShortName">read_allocate</obj_property>
      <obj_property name="ObjectShortName">read_allocate</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/uut/ram_ctrl/mem_state" type="logic">
      <obj_property name="ElementShortName">mem_state</obj_property>
      <obj_property name="ObjectShortName">mem_state</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/uut/mem_clk" type="logic">
      <obj_property name="ElementShortName">mem_clk</obj_property>
      <obj_property name="ObjectShortName">mem_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/uut/cpu_clk" type="logic">
      <obj_property name="ElementShortName">cpu_clk</obj_property>
      <obj_property name="ObjectShortName">cpu_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/uut/ram_read" type="logic">
      <obj_property name="ElementShortName">ram_read</obj_property>
      <obj_property name="ObjectShortName">ram_read</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/uut/ram_write" type="logic">
      <obj_property name="ElementShortName">ram_write</obj_property>
      <obj_property name="ObjectShortName">ram_write</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/uut/d_cache/state" type="array">
      <obj_property name="ElementShortName">state[3:0]</obj_property>
      <obj_property name="ObjectShortName">state[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/dummy_core_sim/uut/i_cache_stall" type="logic">
      <obj_property name="ElementShortName">i_cache_stall</obj_property>
      <obj_property name="ObjectShortName">i_cache_stall</obj_property>
   </wvobject>
</wave_config>
