Memory Access: 8
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=False, Tag=-1, MRU Counter=0
Cache Block 2: Valid=False, Tag=-1, MRU Counter=0
Cache Block 3: Valid=False, Tag=-1, MRU Counter=0
Cache Block 4: Valid=False, Tag=-1, MRU Counter=0
Cache Block 5: Valid=False, Tag=-1, MRU Counter=0
==================================================
Memory Access: 0
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=False, Tag=-1, MRU Counter=0
Cache Block 3: Valid=False, Tag=-1, MRU Counter=0
Cache Block 4: Valid=False, Tag=-1, MRU Counter=0
Cache Block 5: Valid=False, Tag=-1, MRU Counter=0
==================================================
Memory Access: 17
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=False, Tag=-1, MRU Counter=0
Cache Block 4: Valid=False, Tag=-1, MRU Counter=0
Cache Block 5: Valid=False, Tag=-1, MRU Counter=0
==================================================
Memory Access: 23
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=False, Tag=-1, MRU Counter=0
Cache Block 5: Valid=False, Tag=-1, MRU Counter=0
==================================================
Memory Access: 3
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=False, Tag=-1, MRU Counter=0
==================================================
Memory Access: 19
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=19, MRU Counter=5
==================================================
Memory Access: 4
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=4, MRU Counter=6
==================================================
Memory Access: 14
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=14, MRU Counter=7
==================================================
Memory Access: 9
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=9, MRU Counter=8
==================================================
Memory Access: 2
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=2, MRU Counter=9
==================================================
Memory Access: 11
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=11, MRU Counter=10
==================================================
Memory Access: 6
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=6, MRU Counter=11
==================================================
Memory Access: 13
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=13, MRU Counter=12
==================================================
Memory Access: 5
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=5, MRU Counter=13
==================================================
Memory Access: 15
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=15, MRU Counter=14
==================================================
Memory Access: 10
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=10, MRU Counter=15
==================================================
Memory Access: 21
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=21, MRU Counter=16
==================================================
Memory Access: 1
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=1, MRU Counter=17
==================================================
Memory Access: 18
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=18, MRU Counter=18
==================================================
Memory Access: 22
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=22, MRU Counter=19
==================================================
Memory Access: 20
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=20, MRU Counter=20
==================================================
Memory Access: 7
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=7, MRU Counter=21
==================================================
Memory Access: 12
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=12, MRU Counter=22
==================================================
Memory Access: 16
Cache Result: miss
Cache Block 0: Valid=True, Tag=8, MRU Counter=0
Cache Block 1: Valid=True, Tag=0, MRU Counter=1
Cache Block 2: Valid=True, Tag=17, MRU Counter=2
Cache Block 3: Valid=True, Tag=23, MRU Counter=3
Cache Block 4: Valid=True, Tag=3, MRU Counter=4
Cache Block 5: Valid=True, Tag=16, MRU Counter=23
==================================================
