$date
	Fri Feb 16 20:24:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parallel_subtractor_tb $end
$var wire 4 ! d [3:0] $end
$var wire 1 " co $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % ci $end
$scope module ps1 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % ci $end
$var wire 3 ( w [2:0] $end
$var wire 4 ) d [3:0] $end
$var wire 1 " co $end
$scope module fa1 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 % ci $end
$var wire 1 , co $end
$var wire 1 - d $end
$upscope $end
$scope module fa2 $end
$var wire 1 . a $end
$var wire 1 / b $end
$var wire 1 0 ci $end
$var wire 1 1 co $end
$var wire 1 2 d $end
$upscope $end
$scope module fa3 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 ci $end
$var wire 1 6 co $end
$var wire 1 7 d $end
$upscope $end
$scope module fa4 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 : ci $end
$var wire 1 " co $end
$var wire 1 ; d $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1;
1:
09
08
17
16
15
14
13
12
11
10
1/
1.
1-
1,
0+
0*
b1111 )
b111 (
b1001 '
b110 &
1%
b1001 $
b110 #
1"
b1111 !
$end
#10
0"
0;
05
0:
01
b1 (
06
02
b101 !
b101 )
17
1+
0/
04
1*
b1110 $
b1110 '
b111 #
b111 &
#20
1"
1;
1:
16
15
b111 (
11
0-
b1100 !
b1100 )
17
1/
19
0*
0.
03
18
b100 $
b100 '
b1000 #
b1000 &
#30
0"
07
0;
b10 !
b10 )
12
14
09
1.
b1000 $
b1000 '
b1010 #
b1010 &
#40
