abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 4169491237
maxLevel = 1
[92418] is replaced by [12655] with inverter with estimated error 0
error = 0
area = 2737
delay = 69.4
#gates = 1120
output circuit appNtk/c7552_1_0_2737_69.4.blif
time = 31612051 us
--------------- round 2 ---------------
seed = 2288104863
maxLevel = 1
[133800] is replaced by [122484] with estimated error 1e-05
error = 1e-05
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_2_1e-05_2730_69.4.blif
time = 60008514 us
--------------- round 3 ---------------
seed = 2280897087
maxLevel = 1
[38381] is replaced by [124899] with inverter with estimated error 1e-05
error = 1e-05
area = 2729
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_3_1e-05_2729_69.4.blif
time = 86135252 us
--------------- round 4 ---------------
seed = 1811625519
maxLevel = 1
[122760] is replaced by [122544] with estimated error 5e-05
error = 5e-05
area = 2709
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_4_5e-05_2709_69.4.blif
time = 115648364 us
--------------- round 5 ---------------
seed = 408944671
maxLevel = 1
[32818] is replaced by [122701] with estimated error 5e-05
error = 5e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_5_5e-05_2703_69.4.blif
time = 140808368 us
--------------- round 6 ---------------
seed = 116809871
maxLevel = 1
[125603] is replaced by [122697] with estimated error 6e-05
error = 6e-05
area = 2702
delay = 69.4
#gates = 1104
output circuit appNtk/c7552_6_6e-05_2702_69.4.blif
time = 168228171 us
--------------- round 7 ---------------
seed = 445765943
maxLevel = 1
[125604] is replaced by [125218] with estimated error 7e-05
error = 7e-05
area = 2700
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_7_7e-05_2700_69.4.blif
time = 191385405 us
--------------- round 8 ---------------
seed = 101870722
maxLevel = 1
[122763] is replaced by one with estimated error 0.00016
error = 0.00016
area = 2695
delay = 69.4
#gates = 1101
output circuit appNtk/c7552_8_0.00016_2695_69.4.blif
time = 215349254 us
--------------- round 9 ---------------
seed = 1136847236
maxLevel = 1
[125601] is replaced by [24814] with estimated error 0.00017
error = 0.00017
area = 2693
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_9_0.00017_2693_69.4.blif
time = 250333977 us
--------------- round 10 ---------------
seed = 1383482083
maxLevel = 1
[124903] is replaced by zero with estimated error 0.0002
error = 0.0002
area = 2686
delay = 69.4
#gates = 1097
output circuit appNtk/c7552_10_0.0002_2686_69.4.blif
time = 285241200 us
--------------- round 11 ---------------
seed = 2511464352
maxLevel = 1
[126564] is replaced by [125905] with estimated error 0.00012
error = 0.00012
area = 2682
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_11_0.00012_2682_69.4.blif
time = 320009705 us
--------------- round 12 ---------------
seed = 1299748474
maxLevel = 1
10729 is replaced by one with estimated error 0.00024
error = 0.00024
area = 2673
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_12_0.00024_2673_69.4.blif
time = 354718128 us
--------------- round 13 ---------------
seed = 1278899324
maxLevel = 1
[126882] is replaced by [122919] with estimated error 0.00023
error = 0.00023
area = 2667
delay = 69.4
#gates = 1091
output circuit appNtk/c7552_13_0.00023_2667_69.4.blif
time = 386489522 us
--------------- round 14 ---------------
seed = 64114404
maxLevel = 1
[116062] is replaced by [122562] with estimated error 0.0003
error = 0.0003
area = 2662
delay = 69.4
#gates = 1089
output circuit appNtk/c7552_14_0.0003_2662_69.4.blif
time = 421195687 us
--------------- round 15 ---------------
seed = 1679476546
maxLevel = 1
[122794] is replaced by [122579] with estimated error 0.00034
error = 0.00034
area = 2658
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_15_0.00034_2658_69.4.blif
time = 455467744 us
--------------- round 16 ---------------
seed = 670568075
maxLevel = 1
[121766] is replaced by [111393] with estimated error 0.00047
error = 0.00047
area = 2655
delay = 69.4
#gates = 1087
output circuit appNtk/c7552_16_0.00047_2655_69.4.blif
time = 489639429 us
--------------- round 17 ---------------
seed = 2667289645
maxLevel = 1
[122795] is replaced by [125972] with estimated error 0.00055
error = 0.00055
area = 2652
delay = 69.4
#gates = 1086
output circuit appNtk/c7552_17_0.00055_2652_69.4.blif
time = 519950725 us
--------------- round 18 ---------------
seed = 72921288
maxLevel = 1
[127134] is replaced by [122641] with estimated error 0.00051
error = 0.00051
area = 2649
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_18_0.00051_2649_69.4.blif
time = 548480388 us
--------------- round 19 ---------------
seed = 3015116782
maxLevel = 1
[122804] is replaced by one with estimated error 0.00051
error = 0.00051
area = 2642
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_19_0.00051_2642_69.4.blif
time = 576803289 us
--------------- round 20 ---------------
seed = 3411944063
maxLevel = 1
[111393] is replaced by zero with estimated error 0.00059
error = 0.00059
area = 2640
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_20_0.00059_2640_69.4.blif
time = 605263948 us
--------------- round 21 ---------------
seed = 3131242791
maxLevel = 1
[125290] is replaced by [124611] with estimated error 0.00044
error = 0.00044
area = 2637
delay = 69.4
#gates = 1078
output circuit appNtk/c7552_21_0.00044_2637_69.4.blif
time = 633626850 us
--------------- round 22 ---------------
seed = 1506577314
maxLevel = 1
[24321] is replaced by [125087] with estimated error 0.00057
error = 0.00057
area = 2635
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_22_0.00057_2635_69.4.blif
time = 661786645 us
--------------- round 23 ---------------
seed = 2476642651
maxLevel = 1
[122987] is replaced by [125075] with estimated error 0.00064
error = 0.00064
area = 2633
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_23_0.00064_2633_69.4.blif
time = 690069103 us
--------------- round 24 ---------------
seed = 3479766292
maxLevel = 1
[125449] is replaced by [122532] with estimated error 0.00062
error = 0.00062
area = 2631
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_24_0.00062_2631_69.4.blif
time = 718114898 us
--------------- round 25 ---------------
seed = 3776213471
maxLevel = 1
[119498] is replaced by zero with estimated error 0.00047
error = 0.00047
area = 2629
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_25_0.00047_2629_69.4.blif
time = 747004500 us
--------------- round 26 ---------------
seed = 2173195858
maxLevel = 1
[119502] is replaced by zero with estimated error 0.00048
error = 0.00048
area = 2627
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_26_0.00048_2627_69.4.blif
time = 775128336 us
--------------- round 27 ---------------
seed = 1085415964
maxLevel = 1
[124064] is replaced by [122567] with estimated error 0.00043
error = 0.00043
area = 2626
delay = 65.9
#gates = 1072
output circuit appNtk/c7552_27_0.00043_2626_65.9.blif
time = 805140918 us
--------------- round 28 ---------------
seed = 3727767583
maxLevel = 1
[124460] is replaced by [125087] with estimated error 0.00063
error = 0.00063
area = 2625
delay = 65.9
#gates = 1071
output circuit appNtk/c7552_28_0.00063_2625_65.9.blif
time = 833770512 us
--------------- round 29 ---------------
seed = 1798743737
maxLevel = 1
[126069] is replaced by [267980] with estimated error 0.00053
error = 0.00053
area = 2624
delay = 65.9
#gates = 1070
output circuit appNtk/c7552_29_0.00053_2624_65.9.blif
time = 863946234 us
--------------- round 30 ---------------
seed = 790698578
maxLevel = 1
[126896] is replaced by [125951] with estimated error 0.00044
error = 0.00044
area = 2614
delay = 65.9
#gates = 1066
output circuit appNtk/c7552_30_0.00044_2614_65.9.blif
time = 897383857 us
--------------- round 31 ---------------
seed = 2438374403
maxLevel = 1
[126845] is replaced by [125430] with estimated error 0.00056
error = 0.00056
area = 2611
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_31_0.00056_2611_65.9.blif
time = 929730877 us
--------------- round 32 ---------------
seed = 3777009726
maxLevel = 1
[132070] is replaced by [125974] with inverter with estimated error 0.00062
error = 0.00062
area = 2609
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_32_0.00062_2609_65.9.blif
time = 959603577 us
--------------- round 33 ---------------
seed = 1014937509
maxLevel = 1
n1445 is replaced by zero with estimated error 0.00069
error = 0.00069
area = 2608
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_33_0.00069_2608_65.9.blif
time = 990261585 us
--------------- round 34 ---------------
seed = 2011827245
maxLevel = 1
[118996] is replaced by [126263] with estimated error 0.00076
error = 0.00076
area = 2604
delay = 65.9
#gates = 1063
output circuit appNtk/c7552_34_0.00076_2604_65.9.blif
time = 1021425905 us
--------------- round 35 ---------------
seed = 3852782508
maxLevel = 1
[149992] is replaced by [122694] with estimated error 0.00082
error = 0.00082
area = 2594
delay = 65.9
#gates = 1059
output circuit appNtk/c7552_35_0.00082_2594_65.9.blif
time = 1049861675 us
--------------- round 36 ---------------
seed = 887115860
maxLevel = 1
[113138] is replaced by [122770] with estimated error 0.0017
error = 0.0017
area = 2562
delay = 65.9
#gates = 1048
output circuit appNtk/c7552_36_0.0017_2562_65.9.blif
time = 1080182007 us
--------------- round 37 ---------------
seed = 3509499634
maxLevel = 1
[122742] is replaced by one with estimated error 0.00202
error = 0.00202
area = 2552
delay = 65.9
#gates = 1044
output circuit appNtk/c7552_37_0.00202_2552_65.9.blif
time = 1109153745 us
--------------- round 38 ---------------
seed = 3132329036
maxLevel = 1
[126906] is replaced by [125951] with estimated error 0.00349
error = 0.00349
area = 2535
delay = 65.9
#gates = 1038
output circuit appNtk/c7552_38_0.00349_2535_65.9.blif
time = 1137514258 us
--------------- round 39 ---------------
seed = 2310549409
maxLevel = 1
[122823] is replaced by [122710] with estimated error 0.00373
error = 0.00373
area = 2531
delay = 65.9
#gates = 1036
output circuit appNtk/c7552_39_0.00373_2531_65.9.blif
time = 1164606009 us
--------------- round 40 ---------------
seed = 3641857315
maxLevel = 1
[126556] is replaced by [122709] with estimated error 0.00421
error = 0.00421
area = 2527
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_40_0.00421_2527_65.9.blif
time = 1192056548 us
--------------- round 41 ---------------
seed = 793094946
maxLevel = 1
[32844] is replaced by [122718] with estimated error 0.0062
error = 0.0062
area = 2520
delay = 65.9
#gates = 1032
output circuit appNtk/c7552_41_0.0062_2520_65.9.blif
time = 1218544860 us
--------------- round 42 ---------------
seed = 2111894635
maxLevel = 1
[126807] is replaced by [126239] with estimated error 0.00799
error = 0.00799
area = 2512
delay = 65.9
#gates = 1029
output circuit appNtk/c7552_42_0.00799_2512_65.9.blif
time = 1244811044 us
--------------- round 43 ---------------
seed = 553321446
maxLevel = 1
[126006] is replaced by [126287] with estimated error 0.01234
error = 0.01234
area = 2505
delay = 65.9
#gates = 1026
output circuit appNtk/c7552_43_0.01234_2505_65.9.blif
time = 1270945166 us
--------------- round 44 ---------------
seed = 3991101824
maxLevel = 1
[122833] is replaced by [126234] with estimated error 0.01712
error = 0.01712
area = 2498
delay = 65.9
#gates = 1023
output circuit appNtk/c7552_44_0.01712_2498_65.9.blif
time = 1298325205 us
--------------- round 45 ---------------
seed = 4071282247
maxLevel = 1
[124911] is replaced by [122717] with estimated error 0.02456
error = 0.02456
area = 2491
delay = 65.9
#gates = 1020
output circuit appNtk/c7552_45_0.02456_2491_65.9.blif
time = 1328605225 us
--------------- round 46 ---------------
seed = 3090920643
maxLevel = 1
[24288] is replaced by zero with estimated error 0.02792
error = 0.02792
area = 2489
delay = 65.9
#gates = 1019
output circuit appNtk/c7552_46_0.02792_2489_65.9.blif
time = 1356703241 us
--------------- round 47 ---------------
seed = 1724621760
maxLevel = 1
exceed error bound
