#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Thu Oct  5 00:55:41 2023
# Process ID: 6398
# Current directory: /home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/8x8 module/HW
# Command line: vivado
# Log file: /home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/8x8 module/HW/vivado.log
# Journal file: /home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/8x8 module/HW/vivado.jou
#-----------------------------------------------------------
start_gui
create_project {8X8 co design} {/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/8x8 module/HW/8X8 co design} -part xc7vx485tffg1157-1
add_files -norecurse -scan_for_includes {{/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/8x8 module/HW/switch_module.sv} {/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/8x8 module/HW/stage_module.sv} {/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/8x8 module/HW/network_module.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{/home/hs/Desktop/git/benes_network_algorithm/hw_sw_codesign/8x8 module/HW/tb_co_design.sv}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_codesign.tcl
relaunch_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
