I/O Assignment Analysis report for Top_HD_LogoInsert
Fri Jun 28 17:54:30 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. I/O Assignment Analysis Summary
  3. Parallel Compilation
  4. Fitter Messages
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Pin-Out File
  8. Input Pins
  9. Output Pins
 10. Bidir Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. PLL Summary
 14. PLL Usage
 15. altmemphy Summary
 16. Output Pin Default Load For Reported TCO
 17. I/O Rules Summary
 18. I/O Rules Details
 19. I/O Rules Matrix
 20. I/O Assignment Analysis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------+
; I/O Assignment Analysis Summary                                           ;
+--------------------------------+------------------------------------------+
; I/O Assignment Analysis Status ; Successful - Fri Jun 28 17:54:30 2013    ;
; Quartus II Version             ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                  ; Top_HD_LogoInsert                        ;
; Top-level Entity Name          ; Top_HD_LogoInsert                        ;
; Family                         ; Cyclone III                              ;
; Device                         ; EP3C40F484C7                             ;
; Timing Models                  ; Final                                    ;
; Total pins                     ; 253 / 332 ( 76 % )                       ;
; Total virtual pins             ; 0                                        ;
; Total PLLs                     ; 1 / 4 ( 25 % )                           ;
+--------------------------------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Jun 28 17:54:20 2013
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off Top_HD_LogoInsert -c Top_HD_LogoInsert --check_ios
Warning: Tcl Script File ../TestGennum/FIFO_23x4.qip not found
    Info: set_global_assignment -name QIP_FILE ../TestGennum/FIFO_23x4.qip
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP3C40F484C7 for design "Top_HD_LogoInsert"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[0] port
    Info: Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[1] port
    Info: Implementing clock multiplication of 4, clock division of 3, and phase shift of -90 degrees (-1500 ps) for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[2] port
    Info: Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[3] port
    Info: Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[4] port
Warning: Timing-Driven Compilation is disabled - timing performance will not be optimized
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C16F484C7 is compatible
    Info: Device EP3C16F484I7 is compatible
    Info: Device EP3C16F484A7 is compatible
    Info: Device EP3C40F484I7 is compatible
    Info: Device EP3C40F484A7 is compatible
    Info: Device EP3C55F484C7 is compatible
    Info: Device EP3C55F484I7 is compatible
    Info: Device EP3C80F484C7 is compatible
    Info: Device EP3C80F484I7 is compatible
    Info: Device EP3C120F484C7 is compatible
    Info: Device EP3C120F484I7 is compatible
Info: Fitter converted 2 user pins into dedicated programming pins
    Info: Pin ~ALTERA_DCLK~ is reserved at location K2
    Info: Pin ~ALTERA_DATA0~ is reserved at location K1
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning: No exact pin location assignment(s) for 25 pins of 253 total pins
    Info: Pin GS_2971_CONTROL[1] not assigned to an exact location on the device
    Info: Pin GS_2971_CONTROL[4] not assigned to an exact location on the device
    Info: Pin ADR[0] not assigned to an exact location on the device
    Info: Pin NWR2 not assigned to an exact location on the device
    Info: Pin test_signal not assigned to an exact location on the device
    Info: Pin mem_addr[13] not assigned to an exact location on the device
    Info: Pin mem_addr[14] not assigned to an exact location on the device
    Info: Pin mem_addr[15] not assigned to an exact location on the device
    Info: Pin my_test[0] not assigned to an exact location on the device
    Info: Pin my_test[1] not assigned to an exact location on the device
    Info: Pin HVF_delay[0] not assigned to an exact location on the device
    Info: Pin HVF_delay[1] not assigned to an exact location on the device
    Info: Pin HVF_delay[2] not assigned to an exact location on the device
    Info: Pin real_active[0] not assigned to an exact location on the device
    Info: Pin real_active[1] not assigned to an exact location on the device
    Info: Pin real_active[2] not assigned to an exact location on the device
    Info: Pin real_active[3] not assigned to an exact location on the device
    Info: Pin real_active[4] not assigned to an exact location on the device
    Info: Pin real_active[5] not assigned to an exact location on the device
    Info: Pin real_active[6] not assigned to an exact location on the device
    Info: Pin real_active[7] not assigned to an exact location on the device
    Info: Pin real_active[8] not assigned to an exact location on the device
    Info: Pin real_active[9] not assigned to an exact location on the device
    Info: Pin real_active[10] not assigned to an exact location on the device
    Info: Pin real_active[11] not assigned to an exact location on the device
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[0] (placed in counter C1 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[1] (placed in counter C0 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[2] (placed in counter C4 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[3] (placed in counter C3 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[4] (placed in counter C2 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10
Info: Automatically promoted node NWR0~input (placed in PIN J22 (DIFFIO_R23n, DQS0R/CQ1R,DPCLK7))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info: Automatically promoted node Pclk_GS4911~input (placed in PIN G22 (CLK5, DIFFCLK_2n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node clk_logo_insert
Info: Automatically promoted node Pclk_KeyVideo~input (placed in PIN G2 (CLK0, DIFFCLK_0p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node Pclk_KeyAnpha~input (placed in PIN T1 (CLK3, DIFFCLK_1n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node clk_logo_insert 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Pclk_Tx~output
Info: Automatically promoted node Convert20b210b:Convert10b_Inst_Anpha|selection 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|selection~0
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[0]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[1]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[2]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[3]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[4]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[5]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[6]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[7]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[8]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node Convert20b210b:Convert10b_Inst|selection 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[10]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[11]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[12]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[13]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[14]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[15]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[16]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[17]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[18]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[19]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node hvf_to_logo_insert[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node logo_key:comb_297|Rx_HVF_DELAY[0]
        Info: Destination node logo_key:comb_297|cur_x[11]
        Info: Destination node logo_key:comb_297|cur_x[10]
        Info: Destination node logo_key:comb_297|cur_x[9]
        Info: Destination node logo_key:comb_297|cur_x[0]
        Info: Destination node logo_key:comb_297|cur_x[1]
        Info: Destination node logo_key:comb_297|cur_x[2]
        Info: Destination node logo_key:comb_297|cur_x[3]
        Info: Destination node logo_key:comb_297|cur_x[4]
        Info: Destination node logo_key:comb_297|cur_x[5]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|scan_clk~0
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node logo_key:comb_297|startx_reg[15]~0
        Info: Destination node logo_key:comb_297|reset_address~1
        Info: Destination node logo_key:comb_297|msg_rd_req
        Info: Destination node logo_key:comb_297|buffer[16][80]~8
        Info: Destination node logo_key:comb_297|time_out[7]~24
        Info: Destination node logo_key:comb_297|addr_write[4]~15
        Info: Destination node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|in_this_bank_r[1]
        Info: Destination node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|in_this_bank_r[0]
        Info: Destination node logo_key:comb_297|EMI_rd~head_lut
        Info: Destination node logo_key:comb_297|EMI_row_addr[11]~2
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[3] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|rdv_pipe_ip_beat2_r
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|global_pre_clear 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|comb~0
Info: Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated|input_cell_h[0]" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing
    Info: Node "mem_clk[0]~input" is constrained to location IOIBUF_X65_Y0_N29 to improve DDIO timing
    Info: Node "mem_clk[0]" is constrained to location PIN R14 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X59_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X59_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X59_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_ibuf" is constrained to location IOIBUF_X59_Y0_N1 to improve DDIO timing
    Info: Node "mem_dq[0]" is constrained to location PIN W17 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_ibuf" is constrained to location IOIBUF_X52_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[1]" is constrained to location PIN W15 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_ibuf" is constrained to location IOIBUF_X45_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[2]" is constrained to location PIN AA16 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_ibuf" is constrained to location IOIBUF_X50_Y0_N1 to improve DDIO timing
    Info: Node "mem_dq[3]" is constrained to location PIN V15 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_ibuf" is constrained to location IOIBUF_X50_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[4]" is constrained to location PIN V14 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_ibuf" is constrained to location IOIBUF_X52_Y0_N1 to improve DDIO timing
    Info: Node "mem_dq[5]" is constrained to location PIN AB18 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_ibuf" is constrained to location IOIBUF_X52_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[6]" is constrained to location PIN T15 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X61_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X61_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X61_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_ibuf" is constrained to location IOIBUF_X61_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[7]" is constrained to location PIN AB20 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[8]" is constrained to location PIN AA14 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_ibuf" is constrained to location IOIBUF_X43_Y0_N29 to improve DDIO timing
    Info: Node "mem_dq[9]" is constrained to location PIN W13 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[10]" is constrained to location PIN AB14 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[11]" is constrained to location PIN AB13 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[12]" is constrained to location PIN AA10 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_ibuf" is constrained to location IOIBUF_X43_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[13]" is constrained to location PIN AB15 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_ibuf" is constrained to location IOIBUF_X43_Y0_N1 to improve DDIO timing
    Info: Node "mem_dq[14]" is constrained to location PIN U12 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_ibuf" is constrained to location IOIBUF_X43_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[15]" is constrained to location PIN AA15 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[0].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[16]" is constrained to location PIN Y10 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[1].dq_ibuf" is constrained to location IOIBUF_X22_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[17]" is constrained to location PIN AA8 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[2].dq_ibuf" is constrained to location IOIBUF_X22_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[18]" is constrained to location PIN U10 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[3].dq_ibuf" is constrained to location IOIBUF_X27_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[19]" is constrained to location PIN AA9 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[4].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N1 to improve DDIO timing
    Info: Node "mem_dq[20]" is constrained to location PIN AA7 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[5].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[21]" is constrained to location PIN W10 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[6].dq_ibuf" is constrained to location IOIBUF_X18_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[22]" is constrained to location PIN Y8 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[7].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N29 to improve DDIO timing
    Info: Node "mem_dq[23]" is constrained to location PIN V11 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[0].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[24]" is constrained to location PIN V8 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[1].dq_ibuf" is constrained to location IOIBUF_X1_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[25]" is constrained to location PIN V5 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[2].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[26]" is constrained to location PIN Y7 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[3].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[27]" is constrained to location PIN W7 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[4].dq_ibuf" is constrained to location IOIBUF_X9_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[28]" is constrained to location PIN AA5 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[5].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[29]" is constrained to location PIN U9 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[6].dq_ibuf" is constrained to location IOIBUF_X9_Y0_N29 to improve DDIO timing
    Info: Node "mem_dq[30]" is constrained to location PIN AA4 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[7].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[31]" is constrained to location PIN W8 to improve DDIO timing
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 4 (0.9V VREF, 1.8V VCCIO, 1 input, 3 output, 0 bidirectional)
        Info: I/O standards used: 1.8 V, SSTL-18 Class I.
    Info: Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 1 input, 20 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 26 total pin(s) used --  10 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 11 total pin(s) used --  35 pins available
        Info: I/O bank number 3 uses 0.9V VREF pins and has 1.8V VCCIO pins. 33 total pin(s) used --  9 pins available
        Info: I/O bank number 4 uses 0.9V VREF pins and has 1.8V VCCIO pins. 30 total pin(s) used --  13 pins available
        Info: I/O bank number 5 does not use VREF pins and has 1.8V VCCIO pins. 32 total pin(s) used --  10 pins available
        Info: I/O bank number 6 does not use VREF pins and has 1.8V VCCIO pins. 32 total pin(s) used --  5 pins available
        Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 35 total pin(s) used --  8 pins available
        Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  12 pins available
Info: altmemphy pin placement was successful
Info: Fitter preparation operations ending: elapsed time is 00:00:03
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: Following 2 pins must use external clamping diodes.
    Info: Pin Rx_KeyVideo[5] uses I/O standard 2.5 V at E2
    Info: Pin Rx_KeyVideo[8] uses I/O standard 2.5 V at D1
Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin mem_clk[0] has a permanently enabled output enable
    Info: Pin mem_clk_n[0] has a permanently enabled output enable
Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin mem_addr[13] has GND driving its datain port
    Info: Pin mem_addr[14] has GND driving its datain port
    Info: Pin mem_addr[15] has GND driving its datain port
Warning: One or more LogicLock region membership assignments are unused
    Warning: "logo_key:comb_320|peak_detect:peak_detect_inst1" in region "peak_detect:peak_detect_inst1"
    Warning: "logo_key:comb_320|peak_detect:peak_detect_inst" in region "peak_detect:peak_detect_inst"
    Warning: "logo_key:comb_320|Audio:Audio_Inst1" in region "Audio:Audio_Inst1"
    Warning: "logo_key:comb_320|Audio:Audio_Inst2" in region "Audio:Audio_Inst2"
    Warning: "logo_key:comb_320|peak_detect:peak_detect_inst2" in region "peak_detect:peak_detect_inst2"
Info: Quartus II I/O Assignment Analysis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 282 megabytes
    Info: Processing ended: Fri Jun 28 17:54:31 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+--------------------+--------------------------------------+
; Pin Name           ; Reason                               ;
+--------------------+--------------------------------------+
; GS_2971_CONTROL[0] ; Missing drive strength and slew rate ;
; GS_2971_CONTROL[1] ; Missing drive strength and slew rate ;
; GS_2971_CONTROL[2] ; Missing drive strength and slew rate ;
; GS_2971_CONTROL[3] ; Missing drive strength and slew rate ;
; GS_2971_CONTROL[4] ; Missing drive strength and slew rate ;
; Tx_Data[0]         ; Missing drive strength and slew rate ;
; Tx_Data[1]         ; Missing drive strength and slew rate ;
; Tx_Data[2]         ; Missing drive strength and slew rate ;
; Tx_Data[3]         ; Missing drive strength and slew rate ;
; Tx_Data[4]         ; Missing drive strength and slew rate ;
; Tx_Data[5]         ; Missing drive strength and slew rate ;
; Tx_Data[6]         ; Missing drive strength and slew rate ;
; Tx_Data[7]         ; Missing drive strength and slew rate ;
; Tx_Data[8]         ; Missing drive strength and slew rate ;
; Tx_Data[9]         ; Missing drive strength and slew rate ;
; Tx_Data[10]        ; Missing drive strength and slew rate ;
; Tx_Data[11]        ; Missing drive strength and slew rate ;
; Tx_Data[12]        ; Missing drive strength and slew rate ;
; Tx_Data[13]        ; Missing drive strength and slew rate ;
; Tx_Data[14]        ; Missing drive strength and slew rate ;
; Tx_Data[15]        ; Missing drive strength and slew rate ;
; Tx_Data[16]        ; Missing drive strength and slew rate ;
; Tx_Data[17]        ; Missing drive strength and slew rate ;
; Tx_Data[18]        ; Missing drive strength and slew rate ;
; Tx_Data[19]        ; Missing drive strength and slew rate ;
; Pclk_Tx            ; Missing drive strength and slew rate ;
; Tx_HVF[0]          ; Missing drive strength and slew rate ;
; Tx_HVF[1]          ; Missing drive strength and slew rate ;
; Tx_HVF[2]          ; Missing drive strength and slew rate ;
; Tx_Audio[0]        ; Missing drive strength and slew rate ;
; Tx_Audio[1]        ; Missing drive strength and slew rate ;
; Tx_Audio[2]        ; Missing drive strength and slew rate ;
; Tx_Audio[3]        ; Missing drive strength and slew rate ;
; Tx_Audio[4]        ; Missing drive strength and slew rate ;
; Tx_Audio[5]        ; Missing drive strength and slew rate ;
; Tx_Audio[6]        ; Missing drive strength and slew rate ;
; Tx_Audio[7]        ; Missing drive strength and slew rate ;
; Tx_Audio[8]        ; Missing drive strength and slew rate ;
; Tx_Audio[9]        ; Missing drive strength and slew rate ;
; GS_2972_CONTROL[0] ; Missing drive strength and slew rate ;
; GS_2972_CONTROL[1] ; Missing drive strength and slew rate ;
; GS_2972_CONTROL[2] ; Missing drive strength and slew rate ;
; GS_2972_CONTROL[3] ; Missing drive strength and slew rate ;
; GS_2972_CONTROL[4] ; Missing drive strength and slew rate ;
; GS_2972_CONTROL[5] ; Missing drive strength and slew rate ;
; GS_2972_CONTROL[6] ; Missing drive strength and slew rate ;
; GS_2972_CONTROL[7] ; Missing drive strength and slew rate ;
; GS_2972_CONTROL[8] ; Missing drive strength and slew rate ;
; test_signal        ; Missing drive strength and slew rate ;
; mem_addr[0]        ; Missing slew rate                    ;
; mem_addr[1]        ; Missing slew rate                    ;
; mem_addr[2]        ; Missing slew rate                    ;
; mem_addr[3]        ; Missing slew rate                    ;
; mem_addr[4]        ; Missing slew rate                    ;
; mem_addr[5]        ; Missing slew rate                    ;
; mem_addr[6]        ; Missing slew rate                    ;
; mem_addr[7]        ; Missing slew rate                    ;
; mem_addr[8]        ; Missing slew rate                    ;
; mem_addr[9]        ; Missing slew rate                    ;
; mem_addr[10]       ; Missing slew rate                    ;
; mem_addr[11]       ; Missing slew rate                    ;
; mem_addr[12]       ; Missing slew rate                    ;
; mem_addr[13]       ; Missing drive strength and slew rate ;
; mem_addr[14]       ; Missing drive strength and slew rate ;
; mem_addr[15]       ; Missing drive strength and slew rate ;
; mem_ba[0]          ; Missing slew rate                    ;
; mem_ba[1]          ; Missing slew rate                    ;
; mem_cas_n          ; Missing slew rate                    ;
; mem_cke[0]         ; Missing slew rate                    ;
; mem_cs_n[0]        ; Missing slew rate                    ;
; mem_dm[0]          ; Missing slew rate                    ;
; mem_dm[1]          ; Missing slew rate                    ;
; mem_dm[2]          ; Missing slew rate                    ;
; mem_dm[3]          ; Missing slew rate                    ;
; mem_odt[0]         ; Missing slew rate                    ;
; mem_ras_n          ; Missing slew rate                    ;
; mem_we_n           ; Missing slew rate                    ;
; my_test[0]         ; Missing drive strength and slew rate ;
; my_test[1]         ; Missing drive strength and slew rate ;
; HVF_delay[0]       ; Missing drive strength and slew rate ;
; HVF_delay[1]       ; Missing drive strength and slew rate ;
; HVF_delay[2]       ; Missing drive strength and slew rate ;
; real_active[0]     ; Missing drive strength and slew rate ;
; real_active[1]     ; Missing drive strength and slew rate ;
; real_active[2]     ; Missing drive strength and slew rate ;
; real_active[3]     ; Missing drive strength and slew rate ;
; real_active[4]     ; Missing drive strength and slew rate ;
; real_active[5]     ; Missing drive strength and slew rate ;
; real_active[6]     ; Missing drive strength and slew rate ;
; real_active[7]     ; Missing drive strength and slew rate ;
; real_active[8]     ; Missing drive strength and slew rate ;
; real_active[9]     ; Missing drive strength and slew rate ;
; real_active[10]    ; Missing drive strength and slew rate ;
; real_active[11]    ; Missing drive strength and slew rate ;
; DATA[0]            ; Missing drive strength and slew rate ;
; DATA[1]            ; Missing drive strength and slew rate ;
; DATA[2]            ; Missing drive strength and slew rate ;
; DATA[3]            ; Missing drive strength and slew rate ;
; DATA[4]            ; Missing drive strength and slew rate ;
; DATA[5]            ; Missing drive strength and slew rate ;
; DATA[6]            ; Missing drive strength and slew rate ;
; DATA[7]            ; Missing drive strength and slew rate ;
; DATA[8]            ; Missing drive strength and slew rate ;
; DATA[9]            ; Missing drive strength and slew rate ;
; DATA[10]           ; Missing drive strength and slew rate ;
; DATA[11]           ; Missing drive strength and slew rate ;
; DATA[12]           ; Missing drive strength and slew rate ;
; DATA[13]           ; Missing drive strength and slew rate ;
; DATA[14]           ; Missing drive strength and slew rate ;
; DATA[15]           ; Missing drive strength and slew rate ;
; mem_clk[0]         ; Missing slew rate                    ;
; mem_clk_n[0]       ; Missing slew rate                    ;
; mem_dq[0]          ; Missing slew rate                    ;
; mem_dq[1]          ; Missing slew rate                    ;
; mem_dq[2]          ; Missing slew rate                    ;
; mem_dq[3]          ; Missing slew rate                    ;
; mem_dq[4]          ; Missing slew rate                    ;
; mem_dq[5]          ; Missing slew rate                    ;
; mem_dq[6]          ; Missing slew rate                    ;
; mem_dq[7]          ; Missing slew rate                    ;
; mem_dq[8]          ; Missing slew rate                    ;
; mem_dq[9]          ; Missing slew rate                    ;
; mem_dq[10]         ; Missing slew rate                    ;
; mem_dq[11]         ; Missing slew rate                    ;
; mem_dq[12]         ; Missing slew rate                    ;
; mem_dq[13]         ; Missing slew rate                    ;
; mem_dq[14]         ; Missing slew rate                    ;
; mem_dq[15]         ; Missing slew rate                    ;
; mem_dq[16]         ; Missing slew rate                    ;
; mem_dq[17]         ; Missing slew rate                    ;
; mem_dq[18]         ; Missing slew rate                    ;
; mem_dq[19]         ; Missing slew rate                    ;
; mem_dq[20]         ; Missing slew rate                    ;
; mem_dq[21]         ; Missing slew rate                    ;
; mem_dq[22]         ; Missing slew rate                    ;
; mem_dq[23]         ; Missing slew rate                    ;
; mem_dq[24]         ; Missing slew rate                    ;
; mem_dq[25]         ; Missing slew rate                    ;
; mem_dq[26]         ; Missing slew rate                    ;
; mem_dq[27]         ; Missing slew rate                    ;
; mem_dq[28]         ; Missing slew rate                    ;
; mem_dq[29]         ; Missing slew rate                    ;
; mem_dq[30]         ; Missing slew rate                    ;
; mem_dq[31]         ; Missing slew rate                    ;
; mem_dqs[0]         ; Missing slew rate                    ;
; mem_dqs[1]         ; Missing slew rate                    ;
; mem_dqs[2]         ; Missing slew rate                    ;
; mem_dqs[3]         ; Missing slew rate                    ;
+--------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                 ;
+-----------------------------+-------------------------------------+--------------+----------------------------+------------------------+----------------------------+
; Name                        ; Ignored Entity                      ; Ignored From ; Ignored To                 ; Ignored Value          ; Ignored Source             ;
+-----------------------------+-------------------------------------+--------------+----------------------------+------------------------+----------------------------+
; Global Signal               ; DDR2_IF_phy_alt_mem_phy_clk_reset   ;              ; ac_clk_2x                  ; global_clock           ; Compiler or HDL Assignment ;
; Global Signal               ; DDR2_IF_phy_alt_mem_phy_clk_reset   ;              ; cs_n_clk_2x                ; global_clock           ; Compiler or HDL Assignment ;
; Global Signal               ; DDR2_IF_phy_alt_mem_phy_clk_reset   ;              ; measure_clk_2x             ; regional_clock         ; Compiler or HDL Assignment ;
; Global Signal               ; DDR2_IF_phy_alt_mem_phy_clk_reset   ;              ; mem_clk_2x                 ; global_clock           ; Compiler or HDL Assignment ;
; Global Signal               ; DDR2_IF_phy_alt_mem_phy_clk_reset   ;              ; phy_clk_1x                 ; global_clock           ; Compiler or HDL Assignment ;
; Global Signal               ; DDR2_IF_phy_alt_mem_phy_clk_reset   ;              ; resync_clk_2x              ; regional_clock         ; Compiler or HDL Assignment ;
; Global Signal               ; DDR2_IF_phy_alt_mem_phy_clk_reset   ;              ; write_clk_2x               ; global_clock           ; Compiler or HDL Assignment ;
; Global Signal               ; DDR2_IF_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[0]               ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; DDR2_IF_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[1]               ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; DDR2_IF_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[2]               ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; DDR2_IF_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[3]               ; off                    ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER         ; altddio_bidir                       ;              ; input_cell_H               ; HIGH                   ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER         ; altddio_bidir                       ;              ; input_cell_L               ; LOW                    ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER         ; altddio_in                          ;              ; input_cell_H               ; HIGH                   ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER         ; altddio_in                          ;              ; input_cell_L               ; LOW                    ; Compiler or HDL Assignment ;
; Synchronizer Identification ; dcfifo_vre1                         ;              ; rs_dgwp_reg                ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Synchronizer Identification ; dcfifo_vre1                         ;              ; wrfull_eq_comp_lsb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Synchronizer Identification ; dcfifo_vre1                         ;              ; wrfull_eq_comp_msb_mux_reg ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Synchronizer Identification ; dcfifo_vre1                         ;              ; ws_dgrp_reg                ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER         ; ddio_bidir_e4h                      ;              ; input_cell_l               ; LOW                    ; Compiler or HDL Assignment ;
+-----------------------------+-------------------------------------+--------------+----------------------------+------------------------+----------------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/HD VIETNAM/HDLogoInsert/Altera/Source/Top_HD_LogoInsert/Top_HD_LogoInsert.pin.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; AClk4911           ; G21   ; 6        ; 67           ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[0]             ; P15   ; 5        ; 67           ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; Fitter               ;
; ADR[10]            ; M19   ; 5        ; 67           ; 19           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[11]            ; N22   ; 5        ; 67           ; 18           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[12]            ; W20   ; 5        ; 67           ; 3            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[13]            ; N19   ; 5        ; 67           ; 15           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[14]            ; R20   ; 5        ; 67           ; 11           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[15]            ; P21   ; 5        ; 67           ; 14           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[16]            ; K18   ; 6        ; 67           ; 30           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[17]            ; K17   ; 6        ; 67           ; 29           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[18]            ; U19   ; 5        ; 67           ; 7            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[19]            ; U20   ; 5        ; 67           ; 7            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[1]             ; T18   ; 5        ; 67           ; 3            ; 14           ; 42                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[20]            ; H19   ; 6        ; 67           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[21]            ; P22   ; 5        ; 67           ; 14           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[22]            ; R21   ; 5        ; 67           ; 13           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[23]            ; H20   ; 6        ; 67           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[24]            ; T17   ; 5        ; 67           ; 3            ; 21           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[2]             ; H21   ; 6        ; 67           ; 28           ; 0            ; 69                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[3]             ; M21   ; 5        ; 67           ; 18           ; 0            ; 79                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[4]             ; M20   ; 5        ; 67           ; 19           ; 21           ; 10                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[5]             ; M22   ; 5        ; 67           ; 18           ; 7            ; 63                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[6]             ; H22   ; 6        ; 67           ; 28           ; 7            ; 23                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[7]             ; N20   ; 5        ; 67           ; 15           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[8]             ; J21   ; 6        ; 67           ; 28           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; ADR[9]             ; N21   ; 5        ; 67           ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; Anpha_Key_Audio[0] ; H6    ; 1        ; 0            ; 37           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Anpha_Key_Audio[1] ; T2    ; 2        ; 0            ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Anpha_Key_Audio[2] ; J5    ; 1        ; 0            ; 32           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Anpha_Key_Audio[3] ; J6    ; 1        ; 0            ; 36           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; GS_4911_F          ; F17   ; 6        ; 67           ; 41           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; GS_4911_H          ; H17   ; 6        ; 67           ; 38           ; 21           ; 38                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; GS_4911_V          ; G17   ; 6        ; 67           ; 41           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; NCS0               ; K21   ; 6        ; 67           ; 27           ; 14           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; NRD                ; L21   ; 6        ; 67           ; 25           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; NWAIT              ; H16   ; 6        ; 67           ; 36           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; NWR0               ; J22   ; 6        ; 67           ; 28           ; 21           ; 496                   ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; NWR1               ; L22   ; 6        ; 67           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; NWR2               ; F16   ; 7        ; 65           ; 43           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; NWR3               ; K22   ; 6        ; 67           ; 27           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; Pclk_GS4911        ; G22   ; 6        ; 67           ; 22           ; 7            ; 463                   ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; --                        ; User                 ;
; Pclk_KeyAnpha      ; T1    ; 2        ; 0            ; 21           ; 21           ; 12                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Pclk_KeyVideo      ; G2    ; 1        ; 0            ; 21           ; 0            ; 32                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Pclk_Rx            ; A12   ; 7        ; 34           ; 43           ; 0            ; 29                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Audio[0]        ; C8    ; 8        ; 20           ; 43           ; 0            ; 882                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Audio[1]        ; B11   ; 8        ; 34           ; 43           ; 21           ; 154                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Audio[2]        ; A8    ; 8        ; 25           ; 43           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Audio[3]        ; D7    ; 8        ; 9            ; 43           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Audio[4]        ; G10   ; 8        ; 11           ; 43           ; 28           ; 25                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Audio[5]        ; F9    ; 8        ; 1            ; 43           ; 7            ; 34                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Audio[6]        ; B12   ; 7        ; 34           ; 43           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[0]         ; C3    ; 8        ; 5            ; 43           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[10]        ; C7    ; 8        ; 20           ; 43           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[11]        ; A7    ; 8        ; 25           ; 43           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[12]        ; B7    ; 8        ; 25           ; 43           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[13]        ; B8    ; 8        ; 25           ; 43           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[14]        ; G11   ; 8        ; 27           ; 43           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[15]        ; F13   ; 7        ; 45           ; 43           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[16]        ; D13   ; 7        ; 45           ; 43           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[17]        ; F14   ; 7        ; 63           ; 43           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[18]        ; G15   ; 7        ; 63           ; 43           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[19]        ; F15   ; 7        ; 63           ; 43           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[1]         ; B3    ; 8        ; 5            ; 43           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[2]         ; A3    ; 8        ; 5            ; 43           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[3]         ; B4    ; 8        ; 7            ; 43           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[4]         ; A4    ; 8        ; 9            ; 43           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[5]         ; C6    ; 8        ; 9            ; 43           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[6]         ; A5    ; 8        ; 14           ; 43           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[7]         ; B6    ; 8        ; 22           ; 43           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[8]         ; A6    ; 8        ; 25           ; 43           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_Data[9]         ; H11   ; 8        ; 20           ; 43           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_HVF[0]          ; B10   ; 8        ; 32           ; 43           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_HVF[1]          ; B9    ; 8        ; 29           ; 43           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_HVF[2]          ; A10   ; 8        ; 32           ; 43           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_HVF_KeyAnpha[0] ; G4    ; 1        ; 0            ; 41           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_HVF_KeyAnpha[1] ; J4    ; 1        ; 0            ; 29           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_HVF_KeyAnpha[2] ; G3    ; 1        ; 0            ; 41           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_HVF_KeyVideo[0] ; B2    ; 1        ; 0            ; 41           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_HVF_KeyVideo[1] ; C1    ; 1        ; 0            ; 38           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_HVF_KeyVideo[2] ; B1    ; 1        ; 0            ; 40           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyAnpha[0]     ; U1    ; 2        ; 0            ; 15           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyAnpha[1]     ; R2    ; 2        ; 0            ; 16           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyAnpha[2]     ; R1    ; 2        ; 0            ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyAnpha[3]     ; P2    ; 2        ; 0            ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyAnpha[4]     ; P1    ; 2        ; 0            ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyAnpha[5]     ; N2    ; 2        ; 0            ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyAnpha[6]     ; N1    ; 2        ; 0            ; 19           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyAnpha[7]     ; M2    ; 2        ; 0            ; 20           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyAnpha[8]     ; M1    ; 2        ; 0            ; 20           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyAnpha[9]     ; J2    ; 1        ; 0            ; 28           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyVideo[0]     ; J1    ; 1        ; 0            ; 28           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyVideo[1]     ; H2    ; 1        ; 0            ; 29           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyVideo[2]     ; H1    ; 1        ; 0            ; 28           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyVideo[3]     ; F2    ; 1        ; 0            ; 35           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyVideo[4]     ; F1    ; 1        ; 0            ; 35           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyVideo[5]     ; E2    ; 1        ; 0            ; 36           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyVideo[6]     ; E1    ; 1        ; 0            ; 36           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyVideo[7]     ; D2    ; 1        ; 0            ; 37           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyVideo[8]     ; D1    ; 1        ; 0            ; 37           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 2.5 V        ; --                        ; User                 ;
; Rx_KeyVideo[9]     ; C2    ; 1        ; 0            ; 38           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Video_Key_Audio[0] ; G1    ; 1        ; 0            ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Video_Key_Audio[1] ; C4    ; 8        ; 3            ; 43           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Video_Key_Audio[2] ; E3    ; 1        ; 0            ; 39           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; Video_Key_Audio[3] ; E4    ; 1        ; 0            ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clock_source       ; A11   ; 8        ; 34           ; 43           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; GS_2971_CONTROL[0] ; G9    ; 8        ; 1            ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GS_2971_CONTROL[1] ; L6    ; 2        ; 0            ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; GS_2971_CONTROL[2] ; F10   ; 8        ; 9            ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GS_2971_CONTROL[3] ; D10   ; 8        ; 32           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GS_2971_CONTROL[4] ; N5    ; 2        ; 0            ; 16           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; GS_2972_CONTROL[0] ; C13   ; 7        ; 45           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GS_2972_CONTROL[1] ; H14   ; 7        ; 61           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GS_2972_CONTROL[2] ; A13   ; 7        ; 38           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GS_2972_CONTROL[3] ; B13   ; 7        ; 38           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GS_2972_CONTROL[4] ; H15   ; 7        ; 61           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GS_2972_CONTROL[5] ; E15   ; 7        ; 54           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GS_2972_CONTROL[6] ; E12   ; 7        ; 36           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GS_2972_CONTROL[7] ; E14   ; 7        ; 48           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; GS_2972_CONTROL[8] ; E16   ; 7        ; 65           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; HVF_delay[0]       ; P4    ; 2        ; 0            ; 16           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; HVF_delay[1]       ; W2    ; 2        ; 0            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; HVF_delay[2]       ; V3    ; 2        ; 0            ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; Pclk_Tx            ; F11   ; 7        ; 36           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Audio[0]        ; A14   ; 7        ; 41           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Audio[1]        ; F20   ; 6        ; 67           ; 37           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Audio[2]        ; F19   ; 6        ; 67           ; 37           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Audio[3]        ; C20   ; 6        ; 67           ; 39           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Audio[4]        ; D19   ; 7        ; 59           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Audio[5]        ; B14   ; 7        ; 38           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Audio[6]        ; C19   ; 7        ; 61           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Audio[7]        ; A15   ; 7        ; 45           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Audio[8]        ; B15   ; 7        ; 45           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Audio[9]        ; C17   ; 7        ; 56           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[0]         ; F22   ; 6        ; 67           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[10]        ; B20   ; 7        ; 59           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[11]        ; A20   ; 7        ; 59           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[12]        ; B19   ; 7        ; 56           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[13]        ; A19   ; 7        ; 56           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[14]        ; B18   ; 7        ; 54           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[15]        ; A18   ; 7        ; 54           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[16]        ; B17   ; 7        ; 50           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[17]        ; A17   ; 7        ; 52           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[18]        ; B16   ; 7        ; 50           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[19]        ; A16   ; 7        ; 50           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[1]         ; F21   ; 6        ; 67           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[2]         ; E22   ; 6        ; 67           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[3]         ; E21   ; 6        ; 67           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[4]         ; D22   ; 6        ; 67           ; 36           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[5]         ; D21   ; 6        ; 67           ; 36           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[6]         ; C22   ; 6        ; 67           ; 38           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[7]         ; C21   ; 6        ; 67           ; 38           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[8]         ; B22   ; 6        ; 67           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_Data[9]         ; B21   ; 6        ; 67           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_HVF[0]          ; E10   ; 8        ; 32           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_HVF[1]          ; E11   ; 7        ; 36           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; Tx_HVF[2]          ; H10   ; 8        ; 18           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[0]        ; AA20  ; 4        ; 61           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[10]       ; V6    ; 3        ; 1            ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[11]       ; T16   ; 4        ; 63           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[12]       ; T10   ; 3        ; 18           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[13]       ; Y3    ; 3        ; 3            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr[14]       ; T9    ; 3        ; 14           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr[15]       ; AB10  ; 3        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; mem_addr[1]        ; AB7   ; 3        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[2]        ; U14   ; 4        ; 50           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[3]        ; T8    ; 3        ; 14           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[4]        ; T14   ; 4        ; 52           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[5]        ; Y6    ; 3        ; 5            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[6]        ; T13   ; 4        ; 45           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[7]        ; U8    ; 3        ; 3            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[8]        ; T11   ; 3        ; 18           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_addr[9]        ; V7    ; 3        ; 7            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_ba[0]          ; AB3   ; 3        ; 7            ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_ba[1]          ; U7    ; 3        ; 3            ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_cas_n          ; U15   ; 4        ; 50           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_cke[0]         ; AA3   ; 3        ; 7            ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_cs_n[0]        ; U17   ; 4        ; 63           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_dm[0]          ; AB16  ; 4        ; 45           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; Group 2050164964    ;
; mem_dm[1]          ; AA13  ; 4        ; 38           ; 0            ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; Group 2050164964    ;
; mem_dm[2]          ; AB8   ; 3        ; 22           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; Group 2050164964    ;
; mem_dm[3]          ; W6    ; 3        ; 7            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; Group 2050164964    ;
; mem_odt[0]         ; AA19  ; 4        ; 56           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_ras_n          ; U16   ; 4        ; 61           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; mem_we_n           ; AB5   ; 3        ; 9            ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
; my_test[0]         ; V4    ; 2        ; 0            ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; my_test[1]         ; M6    ; 2        ; 0            ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[0]     ; M4    ; 2        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[10]    ; Y1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[11]    ; T4    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[1]     ; P3    ; 2        ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[2]     ; W1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[3]     ; P6    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[4]     ; M3    ; 2        ; 0            ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[5]     ; U2    ; 2        ; 0            ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[6]     ; Y2    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[7]     ; T5    ; 2        ; 0            ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[8]     ; L7    ; 2        ; 0            ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; real_active[9]     ; V2    ; 2        ; 0            ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
; test_signal        ; N8    ; 2        ; 0            ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; 0 pF ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                   ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------+---------------------+
; DATA[0]      ; AA22  ; 5        ; 67           ; 2            ; 21           ; 38                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[10]     ; Y22   ; 5        ; 67           ; 6            ; 14           ; 26                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[11]     ; V22   ; 5        ; 67           ; 10           ; 7            ; 26                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[12]     ; V21   ; 5        ; 67           ; 10           ; 0            ; 26                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[13]     ; W21   ; 5        ; 67           ; 8            ; 21           ; 26                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[14]     ; J17   ; 6        ; 67           ; 36           ; 21           ; 26                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[15]     ; Y21   ; 5        ; 67           ; 7            ; 21           ; 26                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[1]      ; R18   ; 5        ; 67           ; 12           ; 21           ; 35                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[2]      ; U21   ; 5        ; 67           ; 11           ; 0            ; 33                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[3]      ; N17   ; 5        ; 67           ; 17           ; 21           ; 33                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[4]      ; AA21  ; 5        ; 67           ; 2            ; 14           ; 28                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[5]      ; P17   ; 5        ; 67           ; 10           ; 14           ; 28                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[6]      ; R19   ; 5        ; 67           ; 12           ; 14           ; 27                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[7]      ; R22   ; 5        ; 67           ; 13           ; 7            ; 27                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[8]      ; U22   ; 5        ; 67           ; 11           ; 7            ; 26                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; DATA[9]      ; W22   ; 5        ; 67           ; 7            ; 0            ; 26                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; logo_key:comb_297|always0~0 (inverted) ; -                   ;
; mem_clk[0]   ; R14   ; 4        ; 65           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; -                   ;
; mem_clk_n[0] ; R15   ; 4        ; 65           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; -                   ;
; mem_dq[0]    ; W17   ; 4        ; 59           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[10]   ; AB14  ; 4        ; 38           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[11]   ; AB13  ; 4        ; 38           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[12]   ; AA10  ; 3        ; 34           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[13]   ; AB15  ; 4        ; 43           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[14]   ; U12   ; 4        ; 43           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[15]   ; AA15  ; 4        ; 43           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[16]   ; Y10   ; 3        ; 34           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[17]   ; AA8   ; 3        ; 22           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[18]   ; U10   ; 3        ; 22           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[19]   ; AA9   ; 3        ; 27           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[1]    ; W15   ; 4        ; 52           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[20]   ; AA7   ; 3        ; 16           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[21]   ; W10   ; 3        ; 34           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[22]   ; Y8    ; 3        ; 18           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[23]   ; V11   ; 3        ; 34           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[24]   ; V8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[25]   ; V5    ; 3        ; 1            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[26]   ; Y7    ; 3        ; 14           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[27]   ; W7    ; 3        ; 14           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[28]   ; AA5   ; 3        ; 9            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[29]   ; U9    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[2]    ; AA16  ; 4        ; 45           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[30]   ; AA4   ; 3        ; 9            ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[31]   ; W8    ; 3        ; 16           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[3]    ; V15   ; 4        ; 50           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[4]    ; V14   ; 4        ; 50           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[5]    ; AB18  ; 4        ; 52           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[6]    ; T15   ; 4        ; 52           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[7]    ; AB20  ; 4        ; 61           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[8]    ; AA14  ; 4        ; 38           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dq[9]    ; W13   ; 4        ; 43           ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dqs[0]   ; V13   ; 4        ; 48           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dqs[1]   ; Y13   ; 4        ; 43           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dqs[2]   ; AB9   ; 3        ; 27           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
; mem_dqs[3]   ; V10   ; 3        ; 20           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 2         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; User                 ; 0 pF ; -                                      ; Group 2050164964    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------+------+----------------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 26 / 36 ( 72 % ) ; 2.5V          ; --           ;
; 2        ; 31 / 46 ( 67 % ) ; 2.5V          ; --           ;
; 3        ; 36 / 42 ( 86 % ) ; 1.8V          ; 0.9V         ;
; 4        ; 30 / 43 ( 70 % ) ; 1.8V          ; 0.9V         ;
; 5        ; 33 / 42 ( 79 % ) ; 1.8V          ; --           ;
; 6        ; 32 / 37 ( 86 % ) ; 1.8V          ; --           ;
; 7        ; 36 / 43 ( 84 % ) ; 2.5V          ; --           ;
; 8        ; 31 / 43 ( 72 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------+--------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard    ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 534        ; 8        ; Rx_Data[2]                                       ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 529        ; 8        ; Rx_Data[4]                                       ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 518        ; 8        ; Rx_Data[6]                                       ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 501        ; 8        ; Rx_Data[8]                                       ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 499        ; 8        ; Rx_Data[11]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 497        ; 8        ; Rx_Audio[2]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 485        ; 8        ; Rx_HVF[2]                                        ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 481        ; 8        ; clock_source                                     ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 479        ; 7        ; Pclk_Rx                                          ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 473        ; 7        ; GS_2972_CONTROL[2]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 469        ; 7        ; Tx_Audio[0]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 458        ; 7        ; Tx_Audio[7]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 448        ; 7        ; Tx_Data[19]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 446        ; 7        ; Tx_Data[17]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 437        ; 7        ; Tx_Data[15]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 435        ; 7        ; Tx_Data[13]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 430        ; 7        ; Tx_Data[11]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; AA3      ; 154        ; 3        ; mem_cke[0]                                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA4      ; 158        ; 3        ; mem_dq[30]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA5      ; 160        ; 3        ; mem_dq[28]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; AA7      ; 173        ; 3        ; mem_dq[20]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 183        ; 3        ; mem_dq[17]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 189        ; 3        ; mem_dq[19]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 202        ; 3        ; mem_dq[12]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 204        ; 3        ; GND+                                             ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 206        ; 4        ; GND+                                             ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 208        ; 4        ; mem_dm[1]                                        ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 210        ; 4        ; mem_dq[8]                                        ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 220        ; 4        ; mem_dq[15]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 224        ; 4        ; mem_dq[2]                                        ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ; 245        ; 4        ; VREFB4N1                                         ;        ;                 ; 0.9V    ; Column I/O ;                 ; no       ; On           ;
; AA19     ; 252        ; 4        ; mem_odt[0]                                       ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 259        ; 4        ; mem_addr[0]                                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 274        ; 5        ; DATA[4]                                          ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA22     ; 273        ; 5        ; DATA[0]                                          ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; AB3      ; 155        ; 3        ; mem_ba[0]                                        ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 159        ; 3        ; VREFB3N2                                         ;        ;                 ; 0.9V    ; Column I/O ;                 ; no       ; On           ;
; AB5      ; 161        ; 3        ; mem_we_n                                         ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 174        ; 3        ; mem_addr[1]                                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 184        ; 3        ; mem_dm[2]                                        ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 190        ; 3        ; mem_dqs[2]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 203        ; 3        ; mem_addr[15]                                     ; output ; SSTL-18 Class I ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ; 205        ; 3        ; GND+                                             ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 207        ; 4        ; GND+                                             ;        ;                 ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 209        ; 4        ; mem_dq[11]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 211        ; 4        ; mem_dq[10]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 221        ; 4        ; mem_dq[13]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 225        ; 4        ; mem_dm[0]                                        ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 242        ; 4        ; mem_dq[5]                                        ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 260        ; 4        ; mem_dq[7]                                        ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ;            ; 4        ; VCCIO4                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; B1       ; 4          ; 1        ; Rx_HVF_KeyVideo[2]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ; 3          ; 1        ; Rx_HVF_KeyVideo[0]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B3       ; 535        ; 8        ; Rx_Data[1]                                       ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 530        ; 8        ; Rx_Data[3]                                       ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 502        ; 8        ; Rx_Data[7]                                       ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 500        ; 8        ; Rx_Data[12]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 498        ; 8        ; Rx_Data[13]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 488        ; 8        ; Rx_HVF[1]                                        ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 486        ; 8        ; Rx_HVF[0]                                        ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 482        ; 8        ; Rx_Audio[1]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 480        ; 7        ; Rx_Audio[6]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 474        ; 7        ; GS_2972_CONTROL[3]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 470        ; 7        ; Tx_Audio[5]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 459        ; 7        ; Tx_Audio[8]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 449        ; 7        ; Tx_Data[18]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 447        ; 7        ; Tx_Data[16]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ; 438        ; 7        ; Tx_Data[14]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 434        ; 7        ; Tx_Data[12]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 431        ; 7        ; Tx_Data[10]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; B21      ; 404        ; 6        ; Tx_Data[9]                                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B22      ; 403        ; 6        ; Tx_Data[8]                                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 15         ; 1        ; Rx_HVF_KeyVideo[1]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 14         ; 1        ; Rx_KeyVideo[9]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 538        ; 8        ; Rx_Data[0]                                       ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 539        ; 8        ; Video_Key_Audio[1]                               ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C6       ; 526        ; 8        ; Rx_Data[5]                                       ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ; 508        ; 8        ; Rx_Data[10]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 507        ; 8        ; Rx_Audio[0]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C13      ; 460        ; 7        ; GS_2972_CONTROL[0]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C15      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C17      ; 433        ; 7        ; Tx_Audio[9]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; C19      ; 428        ; 7        ; Tx_Audio[6]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 405        ; 6        ; Tx_Audio[3]                                      ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C21      ; 401        ; 6        ; Tx_Data[7]                                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C22      ; 400        ; 6        ; Tx_Data[6]                                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 17         ; 1        ; Rx_KeyVideo[8]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; On           ;
; D2       ; 16         ; 1        ; Rx_KeyVideo[7]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 527        ; 8        ; Rx_Audio[3]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D8       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 483        ; 8        ; GS_2971_CONTROL[3]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 461        ; 7        ; Rx_Data[16]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ;            ; 7        ; VCCIO7                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ;            ; 7        ; VCCIO7                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 429        ; 7        ; Tx_Audio[4]                                      ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 407        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; D21      ; 395        ; 6        ; Tx_Data[5]                                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D22      ; 394        ; 6        ; Tx_Data[4]                                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 22         ; 1        ; Rx_KeyVideo[6]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 21         ; 1        ; Rx_KeyVideo[5]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; On           ;
; E3       ; 9          ; 1        ; Video_Key_Audio[2]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 8          ; 1        ; Video_Key_Audio[3]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 546        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ; 545        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 484        ; 8        ; Tx_HVF[0]                                        ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 477        ; 7        ; Tx_HVF[1]                                        ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 476        ; 7        ; GS_2972_CONTROL[6]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ; 453        ; 7        ; GS_2972_CONTROL[7]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 440        ; 7        ; GS_2972_CONTROL[5]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 418        ; 7        ; GS_2972_CONTROL[8]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ;            ;          ; VCCD_PLL2                                        ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                            ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; E21      ; 388        ; 6        ; Tx_Data[3]                                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E22      ; 387        ; 6        ; Tx_Data[2]                                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 26         ; 1        ; Rx_KeyVideo[4]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 25         ; 1        ; Rx_KeyVideo[3]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                            ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                        ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 544        ; 8        ; Rx_Audio[5]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 525        ; 8        ; GS_2971_CONTROL[2]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 478        ; 7        ; Pclk_Tx                                          ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; F13      ; 457        ; 7        ; Rx_Data[15]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ; 423        ; 7        ; Rx_Data[17]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 419        ; 7        ; Rx_Data[19]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 417        ; 7        ; NWR2                                             ; input  ; 2.5 V           ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ; 410        ; 6        ; GS_4911_F                                        ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F18      ;            ; --       ; VCCA2                                            ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 397        ; 6        ; Tx_Audio[2]                                      ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F20      ; 396        ; 6        ; Tx_Audio[1]                                      ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F21      ; 376        ; 6        ; Tx_Data[1]                                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F22      ; 375        ; 6        ; Tx_Data[0]                                       ; output ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 67         ; 1        ; Video_Key_Audio[0]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 66         ; 1        ; Pclk_KeyVideo                                    ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ; 1          ; 1        ; Rx_HVF_KeyAnpha[2]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 0          ; 1        ; Rx_HVF_KeyAnpha[0]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ; --       ; VCCA3                                            ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 547        ; 8        ; GS_2971_CONTROL[0]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; G10      ; 524        ; 8        ; Rx_Audio[4]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 492        ; 8        ; Rx_Data[14]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 422        ; 7        ; Rx_Data[18]                                      ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 411        ; 6        ; GS_4911_V                                        ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G18      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; G21      ; 345        ; 6        ; AClk4911                                         ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G22      ; 344        ; 6        ; Pclk_GS4911                                      ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 52         ; 1        ; Rx_KeyVideo[2]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 51         ; 1        ; Rx_KeyVideo[1]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 19         ; 1        ; Anpha_Key_Audio[0]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; H8       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; H9       ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ; 512        ; 8        ; Tx_HVF[2]                                        ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; H11      ; 511        ; 8        ; Rx_Data[9]                                       ; input  ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; H12      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; H14      ; 425        ; 7        ; GS_2972_CONTROL[1]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; H15      ; 424        ; 7        ; GS_2972_CONTROL[4]                               ; output ; 2.5 V           ;         ; Column I/O ; Y               ; no       ; Off          ;
; H16      ; 393        ; 6        ; NWAIT                                            ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H17      ; 399        ; 6        ; GS_4911_H                                        ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H18      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 386        ; 6        ; ADR[20]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ; 385        ; 6        ; ADR[23]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H21      ; 365        ; 6        ; ADR[2]                                           ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 364        ; 6        ; ADR[6]                                           ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 55         ; 1        ; Rx_KeyVideo[0]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 54         ; 1        ; Rx_KeyAnpha[9]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 50         ; 1        ; Rx_HVF_KeyAnpha[1]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ; 38         ; 1        ; Anpha_Key_Audio[2]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J6       ; 20         ; 1        ; Anpha_Key_Audio[3]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; J17      ; 392        ; 6        ; DATA[14]                                         ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; J21      ; 363        ; 6        ; ADR[8]                                           ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 362        ; 6        ; NWR0                                             ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 59         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 58         ; 1        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 60         ; 1        ; ^nCONFIG                                         ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; K6       ; 41         ; 1        ; ^nSTATUS                                         ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; K7       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; K17      ; 369        ; 6        ; ADR[17]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K18      ; 370        ; 6        ; ADR[16]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K19      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 350        ; 6        ; ^MSEL3                                           ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; K21      ; 361        ; 6        ; NCS0                                             ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K22      ; 360        ; 6        ; NWR3                                             ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 63         ; 1        ; #TMS                                             ; input  ;                 ;         ; --         ;                 ; --       ; --           ;
; L2       ; 62         ; 1        ; #TCK                                             ; input  ;                 ;         ; --         ;                 ; --       ; --           ;
; L3       ; 65         ; 1        ; ^nCE                                             ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; L4       ; 64         ; 1        ; #TDO                                             ; output ;                 ;         ; --         ;                 ; --       ; --           ;
; L5       ; 61         ; 1        ; #TDI                                             ; input  ;                 ;         ; --         ;                 ; --       ; --           ;
; L6       ; 70         ; 2        ; GS_2971_CONTROL[1]                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 79         ; 2        ; real_active[8]                                   ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; L8       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ; 349        ; 6        ; ^MSEL2                                           ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; L18      ; 348        ; 6        ; ^MSEL1                                           ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; L21      ; 354        ; 6        ; NRD                                              ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 353        ; 6        ; NWR1                                             ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 73         ; 2        ; Rx_KeyAnpha[8]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 72         ; 2        ; Rx_KeyAnpha[7]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 75         ; 2        ; real_active[4]                                   ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ; 74         ; 2        ; real_active[0]                                   ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; M6       ; 71         ; 2        ; my_test[1]                                       ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; M7       ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ; 337        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; M17      ; 347        ; 6        ; ^MSEL0                                           ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; M18      ; 346        ; 6        ; ^CONF_DONE                                       ;        ;                 ;         ; --         ;                 ; --       ; --           ;
; M19      ; 336        ; 5        ; ADR[10]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M20      ; 335        ; 5        ; ADR[4]                                           ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 334        ; 5        ; ADR[3]                                           ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 333        ; 5        ; ADR[5]                                           ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 77         ; 2        ; Rx_KeyAnpha[6]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 76         ; 2        ; Rx_KeyAnpha[5]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 87         ; 2        ; GS_2971_CONTROL[4]                               ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N6       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 107        ; 2        ; test_signal                                      ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; N9       ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; N16      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 329        ; 5        ; DATA[3]                                          ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N18      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 324        ; 5        ; ADR[13]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N20      ; 323        ; 5        ; ADR[7]                                           ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 332        ; 5        ; ADR[9]                                           ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 331        ; 5        ; ADR[11]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 84         ; 2        ; Rx_KeyAnpha[4]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 83         ; 2        ; Rx_KeyAnpha[3]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 89         ; 2        ; real_active[1]                                   ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 88         ; 2        ; HVF_delay[0]                                     ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P5       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; P6       ; 131        ; 2        ; real_active[3]                                   ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P7       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ; 298        ; 5        ; ADR[0]                                           ; input  ; 1.8 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 302        ; 5        ; DATA[5]                                          ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P18      ;            ; 5        ; VCCIO5                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; P20      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; P21      ; 320        ; 5        ; ADR[15]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 319        ; 5        ; ADR[21]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 86         ; 2        ; Rx_KeyAnpha[2]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 85         ; 2        ; Rx_KeyAnpha[1]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 135        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 136        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 137        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                           ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; R14      ; 268        ; 4        ; mem_clk[0]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ; 269        ; 4        ; mem_clk_n[0]                                     ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; R16      ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; R17      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; R18      ; 309        ; 5        ; DATA[1]                                          ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ; 310        ; 5        ; DATA[6]                                          ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R20      ; 305        ; 5        ; ADR[14]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ; 316        ; 5        ; ADR[22]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R22      ; 315        ; 5        ; DATA[7]                                          ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 69         ; 2        ; Pclk_KeyAnpha                                    ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 68         ; 2        ; Anpha_Key_Audio[1]                               ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 134        ; 2        ; real_active[11]                                  ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; T5       ; 133        ; 2        ; real_active[7]                                   ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; T6       ;            ; --       ; VCCA1                                            ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 138        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 166        ; 3        ; mem_addr[3]                                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 167        ; 3        ; mem_addr[14]                                     ; output ; SSTL-18 Class I ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 176        ; 3        ; mem_addr[12]                                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 177        ; 3        ; mem_addr[8]                                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 227        ; 4        ; mem_addr[6]                                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 240        ; 4        ; mem_addr[4]                                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 241        ; 4        ; mem_dq[6]                                        ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ; 266        ; 4        ; mem_addr[11]                                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; T17      ; 277        ; 5        ; ADR[24]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T18      ; 278        ; 5        ; ADR[1]                                           ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ;            ; 5        ; VCCIO5                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; T21      ; 343        ; 5        ; GND+                                             ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 342        ; 5        ; GND+                                             ;        ;                 ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 92         ; 2        ; Rx_KeyAnpha[0]                                   ; input  ; 2.5 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 91         ; 2        ; real_active[5]                                   ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; U3       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                            ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                        ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 145        ; 3        ; mem_ba[1]                                        ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ; 146        ; 3        ; mem_addr[7]                                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 170        ; 3        ; mem_dq[29]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 182        ; 3        ; mem_dq[18]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 191        ; 3        ; VREFB3N0                                         ;        ;                 ; 0.9V    ; Column I/O ;                 ; no       ; On           ;
; U12      ; 222        ; 4        ; mem_dq[14]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; U14      ; 235        ; 4        ; mem_addr[2]                                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U15      ; 236        ; 4        ; mem_cas_n                                        ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ; 262        ; 4        ; mem_ras_n                                        ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U17      ; 263        ; 4        ; mem_cs_n[0]                                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; U18      ;            ; --       ; VCCA4                                            ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 291        ; 5        ; ADR[18]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 290        ; 5        ; ADR[19]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 308        ; 5        ; DATA[2]                                          ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 307        ; 5        ; DATA[8]                                          ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 97         ; 2        ; real_active[9]                                   ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; V3       ; 130        ; 2        ; HVF_delay[2]                                     ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; V4       ; 129        ; 2        ; my_test[0]                                       ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; V5       ; 142        ; 3        ; mem_dq[25]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 141        ; 3        ; mem_addr[10]                                     ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 157        ; 3        ; mem_addr[9]                                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 171        ; 3        ; mem_dq[24]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 178        ; 3        ; VREFB3N1                                         ;        ;                 ; 0.9V    ; Column I/O ;                 ; no       ; On           ;
; V10      ; 179        ; 3        ; mem_dqs[3]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 199        ; 3        ; mem_dq[23]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 213        ; 4        ; VREFB4N3                                         ;        ;                 ; 0.9V    ; Column I/O ;                 ; no       ; On           ;
; V13      ; 228        ; 4        ; mem_dqs[0]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V14      ; 234        ; 4        ; mem_dq[4]                                        ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ; 237        ; 4        ; mem_dq[3]                                        ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 261        ; 4        ; VREFB4N0                                         ;        ;                 ; 0.9V    ; Column I/O ;                 ; no       ; On           ;
; V17      ;            ;          ; VCCD_PLL4                                        ; power  ;                 ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                            ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; V21      ; 304        ; 5        ; DATA[12]                                         ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 303        ; 5        ; DATA[11]                                         ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 111        ; 2        ; real_active[2]                                   ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; W2       ; 110        ; 2        ; HVF_delay[1]                                     ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; W3       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                           ; power  ;                 ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W6       ; 156        ; 3        ; mem_dm[3]                                        ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 168        ; 3        ; mem_dq[27]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 172        ; 3        ; mem_dq[31]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W10      ; 200        ; 3        ; mem_dq[21]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W13      ; 218        ; 4        ; mem_dq[9]                                        ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 229        ; 4        ; VREFB4N2                                         ;        ;                 ; 0.9V    ; Column I/O ;                 ; no       ; On           ;
; W15      ; 239        ; 4        ; mem_dq[1]                                        ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W17      ; 257        ; 4        ; mem_dq[0]                                        ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; W18      ;            ; 4        ; VCCIO4                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; W19      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 280        ; 5        ; ADR[12]                                          ; input  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W21      ; 293        ; 5        ; DATA[13]                                         ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 292        ; 5        ; DATA[9]                                          ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 113        ; 2        ; real_active[10]                                  ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y2       ; 112        ; 2        ; real_active[6]                                   ; output ; 2.5 V           ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y3       ; 148        ; 3        ; mem_addr[13]                                     ; output ; SSTL-18 Class I ;         ; Column I/O ; N               ; no       ; Off          ;
; Y4       ; 147        ; 3        ; VREFB3N3                                         ;        ;                 ; 0.9V    ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 152        ; 3        ; mem_addr[5]                                      ; output ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 169        ; 3        ; mem_dq[26]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 175        ; 3        ; mem_dq[22]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 201        ; 3        ; mem_dq[16]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 219        ; 4        ; mem_dqs[1]                                       ; bidir  ; SSTL-18 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;                 ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                           ; power  ;                 ; 1.8V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                              ; gnd    ;                 ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 289        ; 5        ; DATA[15]                                         ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 288        ; 5        ; DATA[10]                                         ; bidir  ; 1.8 V           ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+--------------------------------------------------+--------+-----------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; DDR2_IF_inst|DDR2_IF_controller_phy_inst|DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1                                                                                                                                                     ;
; PLL mode                      ; Normal                                                                                                                                                                                                                                                                                  ;
; Compensate clock              ; clock1                                                                                                                                                                                                                                                                                  ;
; Compensated input/output pins ; --                                                                                                                                                                                                                                                                                      ;
; Switchover type               ; --                                                                                                                                                                                                                                                                                      ;
; Input frequency 0             ; 125.0 MHz                                                                                                                                                                                                                                                                               ;
; Input frequency 1             ; --                                                                                                                                                                                                                                                                                      ;
; Nominal PFD frequency         ; 41.7 MHz                                                                                                                                                                                                                                                                                ;
; Nominal VCO frequency         ; 1166.9 MHz                                                                                                                                                                                                                                                                              ;
; VCO post scale                ; --                                                                                                                                                                                                                                                                                      ;
; VCO frequency control         ; Manual Phase                                                                                                                                                                                                                                                                            ;
; VCO phase shift step          ; 107 ps                                                                                                                                                                                                                                                                                  ;
; VCO multiply                  ; --                                                                                                                                                                                                                                                                                      ;
; VCO divide                    ; --                                                                                                                                                                                                                                                                                      ;
; Freq min lock                 ; 64.31 MHz                                                                                                                                                                                                                                                                               ;
; Freq max lock                 ; 139.33 MHz                                                                                                                                                                                                                                                                              ;
; M VCO Tap                     ; 6                                                                                                                                                                                                                                                                                       ;
; M Initial                     ; 2                                                                                                                                                                                                                                                                                       ;
; M value                       ; 28                                                                                                                                                                                                                                                                                      ;
; N value                       ; 3                                                                                                                                                                                                                                                                                       ;
; Charge pump current           ; setting 1                                                                                                                                                                                                                                                                               ;
; Loop filter resistance        ; setting 27                                                                                                                                                                                                                                                                              ;
; Loop filter capacitance       ; setting 0                                                                                                                                                                                                                                                                               ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                                                                                                                                                                                                      ;
; Real time reconfigurable      ; On                                                                                                                                                                                                                                                                                      ;
; Scan chain MIF file           ; --                                                                                                                                                                                                                                                                                      ;
; Preserve PLL counter order    ; Off                                                                                                                                                                                                                                                                                     ;
; PLL location                  ; PLL_3                                                                                                                                                                                                                                                                                   ;
; Inclk0 signal                 ; clock_source                                                                                                                                                                                                                                                                            ;
; Inclk1 signal                 ; --                                                                                                                                                                                                                                                                                      ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                                                                                                                                                                           ;
; Inclk1 signal type            ; --                                                                                                                                                                                                                                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[0] ; clock0       ; 2    ; 3   ; 83.33 MHz        ; 0 (0 ps)       ; 3.21 (107 ps)    ; 50/50      ; C1      ; 14            ; 7/7 Even   ; --            ; 2       ; 6       ; DDR2_IF_inst|DDR2_IF_controller_phy_inst|DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[0] ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[1] ; clock1       ; 4    ; 3   ; 166.67 MHz       ; 0 (0 ps)       ; 6.43 (107 ps)    ; 50/50      ; C0      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; DDR2_IF_inst|DDR2_IF_controller_phy_inst|DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1] ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[2] ; clock2       ; 4    ; 3   ; 166.67 MHz       ; -90 (-1500 ps) ; 6.43 (107 ps)    ; 50/50      ; C4      ; 7             ; 4/3 Odd    ; --            ; 1       ; 0       ; DDR2_IF_inst|DDR2_IF_controller_phy_inst|DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2] ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[3] ; clock3       ; 4    ; 3   ; 166.67 MHz       ; 0 (0 ps)       ; 6.43 (107 ps)    ; 50/50      ; C3      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; DDR2_IF_inst|DDR2_IF_controller_phy_inst|DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3] ;
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[4] ; clock4       ; 4    ; 3   ; 166.67 MHz       ; 0 (0 ps)       ; 6.43 (107 ps)    ; 50/50      ; C2      ; 7             ; 4/3 Odd    ; --            ; 2       ; 6       ; DDR2_IF_inst|DDR2_IF_controller_phy_inst|DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4] ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altmemphy Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+-----------------+------------------+--------------------+------------------------------------+---------------------+
; Name                                                                                                                                                                                                                                                                                              ; Type  ; Direction ; Pin Location ; X Location ; Y Location ; Z Location ; DQS Bus Width ; I/O Edge ; I/O Bank ; Input DQS Frequency ; Max DQS Frequency ; I/O Standard    ; Current Strength ; Output Termination ; DQS Delay (Slow Model, Fast Model) ; Delay Chain Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+-----------------+------------------+--------------------+------------------------------------+---------------------+
; DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[3]~clkctrl ; Clock ;           ;              ; 34         ; 43         ; 36         ;               ;          ;          ; 166.67 MHz          ;                   ;                 ;                  ;                    ;                                    ;                     ;
;      mem_dqs[0]                                                                                                                                                                                                                                                                                   ; DQS   ; Bidir     ; V13          ; 48         ; 0          ; 28         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[0]                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; W17          ; 59         ; 0          ; 0          ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[1]                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; W15          ; 52         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[2]                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; AA16         ; 45         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[3]                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; V15          ; 50         ; 0          ; 0          ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[4]                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; V14          ; 50         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[5]                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; AB18         ; 52         ; 0          ; 0          ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[6]                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; T15          ; 52         ; 0          ; 7          ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[7]                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; AB20         ; 61         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dm[0]                                                                                                                                                                                                                                                                               ; DQ    ; Output    ; AB16         ; 45         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;      mem_dqs[1]                                                                                                                                                                                                                                                                                   ; DQS   ; Bidir     ; Y13          ; 43         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[8]                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; AA14         ; 38         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[9]                                                                                                                                                                                                                                                                               ; DQ    ; Bidir     ; W13          ; 43         ; 0          ; 28         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[10]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; AB14         ; 38         ; 0          ; 7          ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[11]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; AB13         ; 38         ; 0          ; 21         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[12]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; AA10         ; 34         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[13]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; AB15         ; 43         ; 0          ; 7          ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[14]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; U12          ; 43         ; 0          ; 0          ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[15]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; AA15         ; 43         ; 0          ; 14         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dm[1]                                                                                                                                                                                                                                                                               ; DQ    ; Output    ; AA13         ; 38         ; 0          ; 28         ; x9            ; Bottom   ; 4        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;      mem_dqs[2]                                                                                                                                                                                                                                                                                   ; DQS   ; Bidir     ; AB9          ; 27         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[16]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; Y10          ; 34         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[17]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; AA8          ; 22         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[18]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; U10          ; 22         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[19]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; AA9          ; 27         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[20]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; AA7          ; 16         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[21]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; W10          ; 34         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[22]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; Y8           ; 18         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[23]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; V11          ; 34         ; 0          ; 28         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dm[2]                                                                                                                                                                                                                                                                               ; DQ    ; Output    ; AB8          ; 22         ; 0          ; 0          ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;      mem_dqs[3]                                                                                                                                                                                                                                                                                   ; DQS   ; Bidir     ; V10          ; 20         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[24]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; V8           ; 16         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[25]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; V5           ; 1          ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[26]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; Y7           ; 14         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[27]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; W7           ; 14         ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[28]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; AA5          ; 9          ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[29]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; U9           ; 16         ; 0          ; 21         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[30]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; AA4          ; 9          ; 0          ; 28         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dq[31]                                                                                                                                                                                                                                                                              ; DQ    ; Bidir     ; W8           ; 16         ; 0          ; 7          ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
;           mem_dm[3]                                                                                                                                                                                                                                                                               ; DQ    ; Output    ; W6           ; 7          ; 0          ; 14         ; x9            ; Bottom   ; 3        ; 166.67 MHz          ; 167.0 MHz         ; SSTL-18 Class I ; 12mA             ; Off                ;                                    ; 0                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+-----------+--------------+------------+------------+------------+---------------+----------+----------+---------------------+-------------------+-----------------+------------------+--------------------+------------------------------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 20    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 10    ;
+----------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+---------------------------------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+---------------------------------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                                             ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                                             ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                                             ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                                             ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; I/O                 ;                                             ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                                             ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                                             ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                                             ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                                             ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                                             ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                                             ;
; Pass         ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; 0 such failures found.                          ; I/O                 ; 40 I/Os was assigned an output enable group ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                                         ; None     ; ----                                            ; Memory Interfaces   ;                                             ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                                             ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 228          ; 63           ; 228          ; 0            ; 38           ; 253       ; 228          ; 0            ; 253       ; 253       ; 63           ; 85           ; 0            ; 2            ; 67           ; 63           ; 85           ; 67           ; 2            ; 0            ; 0            ; 85           ; 148          ; 0            ; 0            ; 0            ; 0            ; 253       ; 0            ; 148          ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 25           ; 190          ; 25           ; 253          ; 215          ; 0         ; 25           ; 253          ; 0         ; 0         ; 190          ; 168          ; 253          ; 251          ; 186          ; 190          ; 168          ; 186          ; 251          ; 253          ; 253          ; 168          ; 105          ; 253          ; 253          ; 253          ; 253          ; 0         ; 253          ; 105          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Rx_Audio[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GS_2971_CONTROL[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2971_CONTROL[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2971_CONTROL[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2971_CONTROL[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2971_CONTROL[4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[16]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[17]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[18]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Data[19]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Pclk_Tx            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_HVF[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_HVF[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_HVF[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Audio[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Audio[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Audio[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Audio[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Audio[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Audio[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Audio[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Audio[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Audio[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Tx_Audio[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2972_CONTROL[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2972_CONTROL[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2972_CONTROL[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2972_CONTROL[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2972_CONTROL[4] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2972_CONTROL[5] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2972_CONTROL[6] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2972_CONTROL[7] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; GS_2972_CONTROL[8] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; AClk4911           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_HVF_KeyVideo[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_HVF_KeyVideo[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Video_Key_Audio[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Video_Key_Audio[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Video_Key_Audio[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Video_Key_Audio[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_HVF_KeyAnpha[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_HVF_KeyAnpha[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Anpha_Key_Audio[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Anpha_Key_Audio[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Anpha_Key_Audio[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Anpha_Key_Audio[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[23]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NWAIT              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NRD                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NWR1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NWR2               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NWR3               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; test_signal        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_addr[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ba[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ba[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cas_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cke[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_cs_n[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dm[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_odt[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_ras_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_we_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; my_test[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; my_test[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; HVF_delay[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; HVF_delay[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; HVF_delay[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; real_active[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; DATA[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_clk[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_clk_n[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[3]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[4]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[5]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[6]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[7]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[8]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[9]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[10]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[11]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[12]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[13]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[14]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[15]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[16]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[17]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[18]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[19]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[20]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[21]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[22]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[23]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[24]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[25]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[26]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[27]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[28]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[29]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[30]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dq[31]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[0]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[1]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[2]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; mem_dqs[3]         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Pass         ;
; Rx_Audio[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Audio[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Audio[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Audio[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Audio[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Pclk_GS4911        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Pclk_Rx            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NWR0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[24]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; NCS0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock_source       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_HVF[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_HVF[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[16]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[17]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[18]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Data[19]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_HVF[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GS_4911_V          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GS_4911_H          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; GS_4911_F          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_Audio[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[12]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[14]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[13]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[16]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[15]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[18]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[17]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[20]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[19]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[22]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[21]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_HVF_KeyAnpha[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Pclk_KeyAnpha      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADR[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyAnpha[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyAnpha[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyAnpha[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyAnpha[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyAnpha[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyAnpha[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyAnpha[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyAnpha[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyAnpha[8]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyAnpha[9]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_HVF_KeyVideo[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Pclk_KeyVideo      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyVideo[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyVideo[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyVideo[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyVideo[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyVideo[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyVideo[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyVideo[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyVideo[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyVideo[8]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rx_KeyVideo[9]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------+
; I/O Assignment Analysis Messages ;
+----------------------------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Jun 28 17:54:20 2013
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off Top_HD_LogoInsert -c Top_HD_LogoInsert --check_ios
Warning: Tcl Script File ../TestGennum/FIFO_23x4.qip not found
    Info: set_global_assignment -name QIP_FILE ../TestGennum/FIFO_23x4.qip
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP3C40F484C7 for design "Top_HD_LogoInsert"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[0] port
    Info: Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[1] port
    Info: Implementing clock multiplication of 4, clock division of 3, and phase shift of -90 degrees (-1500 ps) for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[2] port
    Info: Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[3] port
    Info: Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[4] port
Warning: Timing-Driven Compilation is disabled - timing performance will not be optimized
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C16F484C7 is compatible
    Info: Device EP3C16F484I7 is compatible
    Info: Device EP3C16F484A7 is compatible
    Info: Device EP3C40F484I7 is compatible
    Info: Device EP3C40F484A7 is compatible
    Info: Device EP3C55F484C7 is compatible
    Info: Device EP3C55F484I7 is compatible
    Info: Device EP3C80F484C7 is compatible
    Info: Device EP3C80F484I7 is compatible
    Info: Device EP3C120F484C7 is compatible
    Info: Device EP3C120F484I7 is compatible
Info: Fitter converted 2 user pins into dedicated programming pins
    Info: Pin ~ALTERA_DCLK~ is reserved at location K2
    Info: Pin ~ALTERA_DATA0~ is reserved at location K1
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning: No exact pin location assignment(s) for 25 pins of 253 total pins
    Info: Pin GS_2971_CONTROL[1] not assigned to an exact location on the device
    Info: Pin GS_2971_CONTROL[4] not assigned to an exact location on the device
    Info: Pin ADR[0] not assigned to an exact location on the device
    Info: Pin NWR2 not assigned to an exact location on the device
    Info: Pin test_signal not assigned to an exact location on the device
    Info: Pin mem_addr[13] not assigned to an exact location on the device
    Info: Pin mem_addr[14] not assigned to an exact location on the device
    Info: Pin mem_addr[15] not assigned to an exact location on the device
    Info: Pin my_test[0] not assigned to an exact location on the device
    Info: Pin my_test[1] not assigned to an exact location on the device
    Info: Pin HVF_delay[0] not assigned to an exact location on the device
    Info: Pin HVF_delay[1] not assigned to an exact location on the device
    Info: Pin HVF_delay[2] not assigned to an exact location on the device
    Info: Pin real_active[0] not assigned to an exact location on the device
    Info: Pin real_active[1] not assigned to an exact location on the device
    Info: Pin real_active[2] not assigned to an exact location on the device
    Info: Pin real_active[3] not assigned to an exact location on the device
    Info: Pin real_active[4] not assigned to an exact location on the device
    Info: Pin real_active[5] not assigned to an exact location on the device
    Info: Pin real_active[6] not assigned to an exact location on the device
    Info: Pin real_active[7] not assigned to an exact location on the device
    Info: Pin real_active[8] not assigned to an exact location on the device
    Info: Pin real_active[9] not assigned to an exact location on the device
    Info: Pin real_active[10] not assigned to an exact location on the device
    Info: Pin real_active[11] not assigned to an exact location on the device
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[0] (placed in counter C1 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[1] (placed in counter C0 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[2] (placed in counter C4 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[3] (placed in counter C3 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5mi3:auto_generated|clk[4] (placed in counter C2 of PLL_3)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10
Info: Automatically promoted node NWR0~input (placed in PIN J22 (DIFFIO_R23n, DQS0R/CQ1R,DPCLK7))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info: Automatically promoted node Pclk_GS4911~input (placed in PIN G22 (CLK5, DIFFCLK_2n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node clk_logo_insert
Info: Automatically promoted node Pclk_KeyVideo~input (placed in PIN G2 (CLK0, DIFFCLK_0p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node Pclk_KeyAnpha~input (placed in PIN T1 (CLK3, DIFFCLK_1n))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node clk_logo_insert 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Pclk_Tx~output
Info: Automatically promoted node Convert20b210b:Convert10b_Inst_Anpha|selection 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|selection~0
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[0]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[1]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[2]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[3]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[4]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[5]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[6]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[7]
        Info: Destination node Convert20b210b:Convert10b_Inst_Anpha|buff_second[8]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node Convert20b210b:Convert10b_Inst|selection 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[10]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[11]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[12]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[13]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[14]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[15]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[16]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[17]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[18]
        Info: Destination node Convert20b210b:Convert10b_Inst|buff_second[19]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node hvf_to_logo_insert[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node logo_key:comb_297|Rx_HVF_DELAY[0]
        Info: Destination node logo_key:comb_297|cur_x[11]
        Info: Destination node logo_key:comb_297|cur_x[10]
        Info: Destination node logo_key:comb_297|cur_x[9]
        Info: Destination node logo_key:comb_297|cur_x[0]
        Info: Destination node logo_key:comb_297|cur_x[1]
        Info: Destination node logo_key:comb_297|cur_x[2]
        Info: Destination node logo_key:comb_297|cur_x[3]
        Info: Destination node logo_key:comb_297|cur_x[4]
        Info: Destination node logo_key:comb_297|cur_x[5]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|scan_clk~0
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node logo_key:comb_297|startx_reg[15]~0
        Info: Destination node logo_key:comb_297|reset_address~1
        Info: Destination node logo_key:comb_297|msg_rd_req
        Info: Destination node logo_key:comb_297|buffer[16][80]~8
        Info: Destination node logo_key:comb_297|time_out[7]~24
        Info: Destination node logo_key:comb_297|addr_write[4]~15
        Info: Destination node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|in_this_bank_r[1]
        Info: Destination node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_auk_ddr_hp_controller_wrapper:DDR2_IF_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man|in_this_bank_r[0]
        Info: Destination node logo_key:comb_297|EMI_rd~head_lut
        Info: Destination node logo_key:comb_297|EMI_row_addr[11]~2
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:resync_clk_pipe|ams_pipe[1] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:mem_clk_pipe|ams_pipe[3] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|DDR2_IF_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe|ams_pipe[1] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_rdata_valid:rdv_pipe|rdv_pipe_ip_beat2_r
Info: Automatically promoted node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|global_pre_clear 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|comb~0
Info: Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated|input_cell_h[0]" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing
    Info: Node "mem_clk[0]~input" is constrained to location IOIBUF_X65_Y0_N29 to improve DDIO timing
    Info: Node "mem_clk[0]" is constrained to location PIN R14 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X59_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X59_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X59_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[0].dq_ibuf" is constrained to location IOIBUF_X59_Y0_N1 to improve DDIO timing
    Info: Node "mem_dq[0]" is constrained to location PIN W17 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[1].dq_ibuf" is constrained to location IOIBUF_X52_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[1]" is constrained to location PIN W15 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X45_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[2].dq_ibuf" is constrained to location IOIBUF_X45_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[2]" is constrained to location PIN AA16 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[3].dq_ibuf" is constrained to location IOIBUF_X50_Y0_N1 to improve DDIO timing
    Info: Node "mem_dq[3]" is constrained to location PIN V15 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X50_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[4].dq_ibuf" is constrained to location IOIBUF_X50_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[4]" is constrained to location PIN V14 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[5].dq_ibuf" is constrained to location IOIBUF_X52_Y0_N1 to improve DDIO timing
    Info: Node "mem_dq[5]" is constrained to location PIN AB18 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X52_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[6].dq_ibuf" is constrained to location IOIBUF_X52_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[6]" is constrained to location PIN T15 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X61_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X61_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X61_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[0].dq[7].dq_ibuf" is constrained to location IOIBUF_X61_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[7]" is constrained to location PIN AB20 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[0].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[8]" is constrained to location PIN AA14 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[1].dq_ibuf" is constrained to location IOIBUF_X43_Y0_N29 to improve DDIO timing
    Info: Node "mem_dq[9]" is constrained to location PIN W13 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[2].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[10]" is constrained to location PIN AB14 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X38_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[3].dq_ibuf" is constrained to location IOIBUF_X38_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[11]" is constrained to location PIN AB13 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[4].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[12]" is constrained to location PIN AA10 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[5].dq_ibuf" is constrained to location IOIBUF_X43_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[13]" is constrained to location PIN AB15 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[6].dq_ibuf" is constrained to location IOIBUF_X43_Y0_N1 to improve DDIO timing
    Info: Node "mem_dq[14]" is constrained to location PIN U12 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X43_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].dq[7].dq_ibuf" is constrained to location IOIBUF_X43_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[15]" is constrained to location PIN AA15 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[0].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[16]" is constrained to location PIN Y10 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[1].dq_ibuf" is constrained to location IOIBUF_X22_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[17]" is constrained to location PIN AA8 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X22_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[2].dq_ibuf" is constrained to location IOIBUF_X22_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[18]" is constrained to location PIN U10 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X27_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[3].dq_ibuf" is constrained to location IOIBUF_X27_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[19]" is constrained to location PIN AA9 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[4].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N1 to improve DDIO timing
    Info: Node "mem_dq[20]" is constrained to location PIN AA7 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[5].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[21]" is constrained to location PIN W10 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X18_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[6].dq_ibuf" is constrained to location IOIBUF_X18_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[22]" is constrained to location PIN Y8 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[2].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X34_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].dq[7].dq_ibuf" is constrained to location IOIBUF_X34_Y0_N29 to improve DDIO timing
    Info: Node "mem_dq[23]" is constrained to location PIN V11 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[0].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[24]" is constrained to location PIN V8 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X1_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[1].dq_ibuf" is constrained to location IOIBUF_X1_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[25]" is constrained to location PIN V5 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[2].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[26]" is constrained to location PIN Y7 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[3].dq_ibuf" is constrained to location IOIBUF_X14_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[27]" is constrained to location PIN W7 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[4].dq_ibuf" is constrained to location IOIBUF_X9_Y0_N15 to improve DDIO timing
    Info: Node "mem_dq[28]" is constrained to location PIN AA5 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[5].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N22 to improve DDIO timing
    Info: Node "mem_dq[29]" is constrained to location PIN U9 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X9_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[6].dq_ibuf" is constrained to location IOIBUF_X9_Y0_N29 to improve DDIO timing
    Info: Node "mem_dq[30]" is constrained to location PIN AA4 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[3].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0]" is constrained to location LAB_X16_Y1_N0 to improve DDIO timing
    Info: Node "DDR2_IF:DDR2_IF_inst|DDR2_IF_controller_phy:DDR2_IF_controller_phy_inst|DDR2_IF_phy:DDR2_IF_phy_inst|DDR2_IF_phy_alt_mem_phy:DDR2_IF_phy_alt_mem_phy_inst|DDR2_IF_phy_alt_mem_phy_dp_io:dpio|dqs_group[3].dq[7].dq_ibuf" is constrained to location IOIBUF_X16_Y0_N8 to improve DDIO timing
    Info: Node "mem_dq[31]" is constrained to location PIN W8 to improve DDIO timing
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 4 (0.9V VREF, 1.8V VCCIO, 1 input, 3 output, 0 bidirectional)
        Info: I/O standards used: 1.8 V, SSTL-18 Class I.
    Info: Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 1 input, 20 output, 0 bidirectional)
        Info: I/O standards used: 2.5 V.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 26 total pin(s) used --  10 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 11 total pin(s) used --  35 pins available
        Info: I/O bank number 3 uses 0.9V VREF pins and has 1.8V VCCIO pins. 33 total pin(s) used --  9 pins available
        Info: I/O bank number 4 uses 0.9V VREF pins and has 1.8V VCCIO pins. 30 total pin(s) used --  13 pins available
        Info: I/O bank number 5 does not use VREF pins and has 1.8V VCCIO pins. 32 total pin(s) used --  10 pins available
        Info: I/O bank number 6 does not use VREF pins and has 1.8V VCCIO pins. 32 total pin(s) used --  5 pins available
        Info: I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 35 total pin(s) used --  8 pins available
        Info: I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  12 pins available
Info: altmemphy pin placement was successful
Info: Fitter preparation operations ending: elapsed time is 00:00:03
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: Following 2 pins must use external clamping diodes.
    Info: Pin Rx_KeyVideo[5] uses I/O standard 2.5 V at E2
    Info: Pin Rx_KeyVideo[8] uses I/O standard 2.5 V at D1
Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin mem_clk[0] has a permanently enabled output enable
    Info: Pin mem_clk_n[0] has a permanently enabled output enable
Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin mem_addr[13] has GND driving its datain port
    Info: Pin mem_addr[14] has GND driving its datain port
    Info: Pin mem_addr[15] has GND driving its datain port
Warning: One or more LogicLock region membership assignments are unused
    Warning: "logo_key:comb_320|peak_detect:peak_detect_inst1" in region "peak_detect:peak_detect_inst1"
    Warning: "logo_key:comb_320|peak_detect:peak_detect_inst" in region "peak_detect:peak_detect_inst"
    Warning: "logo_key:comb_320|Audio:Audio_Inst1" in region "Audio:Audio_Inst1"
    Warning: "logo_key:comb_320|Audio:Audio_Inst2" in region "Audio:Audio_Inst2"
    Warning: "logo_key:comb_320|peak_detect:peak_detect_inst2" in region "peak_detect:peak_detect_inst2"
Info: Quartus II I/O Assignment Analysis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 282 megabytes
    Info: Processing ended: Fri Jun 28 17:54:31 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


