# Design: Design Decodificador_BCD_a7segmentos already active.
# 
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -work Decodificador_BCD_a7segmentos -2002  $dsn/src/Decodificador_BCD_a7segmentos.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\DOCUMENTOS_d\HDL-DISEÑOS\Decodificador_BCD_a7segmentos\Decodificador_BCD_a7segmentos\src\Decodificador_BCD_a7segmentos.vhd
# Compile Entity "Decodificador_BCD_a7segmentos"
# Compile Architecture "Decodificador" of Entity "Decodificador_BCD_a7segmentos"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => Decodificador_BCD_a7segmentos
# File: d:\DOCUMENTOS_d\HDL-DISEÑOS\Decodificador_BCD_a7segmentos\Decodificador_BCD_a7segmentos\src\Decodificador_BCD_a7segmentos.vhd
# Compile Architecture "Decodificador" of Entity "Decodificador_BCD_a7segmentos"
# Error: COMP96_0367: Decodificador_BCD_a7segmentos.vhd : (43, 24): Improper array length (7). Expected length is 8.
# Error: COMP96_0367: Decodificador_BCD_a7segmentos.vhd : (44, 24): Improper array length (7). Expected length is 8.
# Error: COMP96_0367: Decodificador_BCD_a7segmentos.vhd : (45, 24): Improper array length (7). Expected length is 8.
# Error: COMP96_0367: Decodificador_BCD_a7segmentos.vhd : (46, 24): Improper array length (7). Expected length is 8.
# Error: COMP96_0367: Decodificador_BCD_a7segmentos.vhd : (47, 24): Improper array length (7). Expected length is 8.
# Error: COMP96_0367: Decodificador_BCD_a7segmentos.vhd : (48, 24): Improper array length (7). Expected length is 8.
# Error: COMP96_0367: Decodificador_BCD_a7segmentos.vhd : (49, 24): Improper array length (7). Expected length is 8.
# Error: COMP96_0367: Decodificador_BCD_a7segmentos.vhd : (50, 24): Improper array length (7). Expected length is 8.
# Error: COMP96_0367: Decodificador_BCD_a7segmentos.vhd : (51, 24): Improper array length (7). Expected length is 8.
# Error: COMP96_0367: Decodificador_BCD_a7segmentos.vhd : (52, 24): Improper array length (7). Expected length is 8.
# Error: COMP96_0367: Decodificador_BCD_a7segmentos.vhd : (53, 24): Improper array length (7). Expected length is 8.
# Compile failure 11 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -work Decodificador_BCD_a7segmentos -2002  $dsn/src/Decodificador_BCD_a7segmentos.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\DOCUMENTOS_d\HDL-DISEÑOS\Decodificador_BCD_a7segmentos\Decodificador_BCD_a7segmentos\src\Decodificador_BCD_a7segmentos.vhd
# Compile Entity "Decodificador_BCD_a7segmentos"
# Compile Architecture "Decodificador" of Entity "Decodificador_BCD_a7segmentos"
# Compile success 0 Errors 0 Warnings  Analysis time :  3.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Decodificador_BCD_a7segmentos Decodificador_BCD_a7segmentos Decodificador
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5749 kB (elbread=1023 elab2=4634 kernel=90 sdf=0)
# KERNEL: ASDB file was created in location d:\DOCUMENTOS_d\HDL-DISEÑOS\Decodificador_BCD_a7segmentos\Decodificador_BCD_a7segmentos\src\wave.asdb
#  06:14 p. m., lunes, 4 de mayo de 2020
#  Simulation has been initialized
#  Selected Top-Level: Decodificador_BCD_a7segmentos (Decodificador)
# 2 signal(s) traced.
RUN 100 NS
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
RUN 100 NS
# KERNEL: stopped at time: 200 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
RUN 100 NS
# KERNEL: stopped at time: 300 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
RUN 100 NS
# KERNEL: stopped at time: 400 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
RUN 100 NS
# KERNEL: stopped at time: 500 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
RUN 100 NS
# KERNEL: stopped at time: 600 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
RUN 100 NS
# KERNEL: stopped at time: 700 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
RUN 100 NS
# KERNEL: stopped at time: 800 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
RUN 100 NS
# KERNEL: stopped at time: 900 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
RUN 100 NS
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# KERNEL: Error: Value A does not belong to type STD_LOGIC
# KERNEL: Error: Array size is 4, but formula has length 3
# Error: Cannot force signal /Decodificador_BCD_a7segmentos/B with formula A.
RUN 100 NS
# KERNEL: stopped at time: 1100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
#  Simulation has been stopped
# Adding file d:\DOCUMENTOS_d\HDL-DISEÑOS\Decodificador_BCD_a7segmentos\Decodificador_BCD_a7segmentos\src\untitled.asdb ... Done
# Adding file d:\DOCUMENTOS_d\HDL-DISEÑOS\Decodificador_BCD_a7segmentos\Decodificador_BCD_a7segmentos\src\untitled.awc ... Done
