verilog xil_defaultlib --include "../../../../RISC_V_CPU_DSP.gen/sources_1/bd/clk_mmcm/ipshared/3242" \
"../../../bd/clk_mmcm/sim/clk_mmcm.v" \
"../../../bd/clk_mmcm/ip/clk_mmcm_clk_wiz_0_0_3/clk_mmcm_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/clk_mmcm/ip/clk_mmcm_clk_wiz_0_0_3/clk_mmcm_clk_wiz_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
