Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_interface_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/system_acl_iface_acl_kernel_clk_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at acl_pop.v(50): object "POP_GARBAGE" differs only in case from object "pop_garbage" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/acl_pop.v Line: 50
Warning (10273): Verilog HDL warning at lsu_top.v(774): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/lsu_top.v Line: 774
Warning (10273): Verilog HDL warning at lsu_top.v(841): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/lsu_top.v Line: 841
Info (10281): Verilog HDL Declaration information at lsu_basic_coalescer.v(542): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/lsu_basic_coalescer.v Line: 542
Warning (10268): Verilog HDL information at lsu_streaming.v(155): always construct contains both blocking and non-blocking assignments File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/lsu_streaming.v Line: 155
Warning (10268): Verilog HDL information at lsu_streaming.v(703): always construct contains both blocking and non-blocking assignments File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/lsu_streaming.v Line: 703
Warning (10268): Verilog HDL information at lsu_bursting_load_stores.v(546): always construct contains both blocking and non-blocking assignments File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 546
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(937): object "TIME_OUT" differs only in case from object "time_out" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 937
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(938): object "MAX_THREAD" differs only in case from object "max_thread" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 938
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1643): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1643
Info (10281): Verilog HDL Declaration information at acl_shift_register.v(19): object "STAGES" differs only in case from object "stages" in the same scope File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/acl_shift_register.v Line: 19
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(705): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 705
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(707): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 707
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(853): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 853
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(855): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 855
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(1470): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 1470
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(1472): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 1472
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(2985): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 2985
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(2993): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 2993
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(3177): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 3177
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(3672): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 3672
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(4219): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 4219
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(4220): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 4220
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(4221): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 4221
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(5230): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 5230
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(5353): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 5353
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(5401): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 5401
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(5709): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 5709
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(5710): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 5710
Warning (10273): Verilog HDL warning at ErrorDiffusion.v(5711): extended using "x" or "z" File: /scratch/altera/16.0/hld/board/terasic/de1soc/mariano/opencl_printer_error_diffusion/error_diffusion/bin/ErrorDiffusion/system/synthesis/submodules/ErrorDiffusion.v Line: 5711
