// Seed: 1961551280
macromodule module_0;
  assign id_1 = "" - -1'b0;
  tri0  id_2;
  uwire id_3;
  localparam id_4 = id_3;
  uwire id_5 = id_1#(
      .id_2(-1),
      .id_1(-1),
      .id_3(id_2)
  );
  wire id_6, id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2
);
  wire id_4;
  logic [7:0] id_5;
  if (id_0) assign id_2 = 1 ? id_4 : 1;
  supply1 id_6;
  supply1 id_7;
  supply1 id_8 = id_0, id_9, id_10 = 1;
  wire id_11;
  module_0 modCall_1 ();
  if (id_7) wire id_12;
  else assign id_7 = -1;
  wire id_13;
  logic [7:0] id_14;
  assign id_7 = 1;
  assign id_5[1'd0] = id_0 << id_14[1];
  wire id_15;
  assign id_6 = -1'd0;
  wire id_16;
endmodule
