{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602955853919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602955853925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 17 13:30:53 2020 " "Processing started: Sat Oct 17 13:30:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602955853925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602955853925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_sub -c mejia_sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_sub -c mejia_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602955853925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602955854509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602955854509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_reg_32-arch " "Found design unit 1: mejia_reg_32-arch" {  } { { "register32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/register32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602955863127 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_reg_32 " "Found entity 1: mejia_reg_32" {  } { { "register32.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/register32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602955863127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602955863127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_2scomplement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_2scomplement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_2scomplement-arch " "Found design unit 1: mejia_2scomplement-arch" {  } { { "mejia_2scomplement.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_2scomplement.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602955863128 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_2scomplement " "Found entity 1: mejia_2scomplement" {  } { { "mejia_2scomplement.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_2scomplement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602955863128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602955863128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_adder-arch " "Found design unit 1: mejia_adder-arch" {  } { { "mejia_adder.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602955863129 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_adder " "Found entity 1: mejia_adder" {  } { { "mejia_adder.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602955863129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602955863129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_sub-arch " "Found design unit 1: mejia_sub-arch" {  } { { "mejia_sub.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_sub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602955863130 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_sub " "Found entity 1: mejia_sub" {  } { { "mejia_sub.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602955863130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602955863130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_sub_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_sub_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_sub_tb-arch_tb " "Found design unit 1: mejia_sub_tb-arch_tb" {  } { { "mejia_sub_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_sub_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602955863131 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_sub_tb " "Found entity 1: mejia_sub_tb" {  } { { "mejia_sub_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_sub_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602955863131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602955863131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_sub " "Elaborating entity \"mejia_sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602955863157 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin mejia_sub.vhd(42) " "VHDL Signal Declaration warning at mejia_sub.vhd(42): used explicit default value for signal \"cin\" because signal was never assigned a value" {  } { { "mejia_sub.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_sub.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1602955863321 "|mejia_sub"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout mejia_sub.vhd(43) " "Verilog HDL or VHDL warning at mejia_sub.vhd(43): object \"cout\" assigned a value but never read" {  } { { "mejia_sub.vhd" "" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_sub.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1602955863322 "|mejia_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_reg_32 mejia_reg_32:REG_RS " "Elaborating entity \"mejia_reg_32\" for hierarchy \"mejia_reg_32:REG_RS\"" {  } { { "mejia_sub.vhd" "REG_RS" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_sub.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602955863324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_2scomplement mejia_2scomplement:TWOS_COMP " "Elaborating entity \"mejia_2scomplement\" for hierarchy \"mejia_2scomplement:TWOS_COMP\"" {  } { { "mejia_sub.vhd" "TWOS_COMP" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_sub.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602955863398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_adder mejia_adder:ADDER " "Elaborating entity \"mejia_adder\" for hierarchy \"mejia_adder:ADDER\"" {  } { { "mejia_sub.vhd" "ADDER" { Text "D:/Documents/Quartus Projects/Assignm3_Sub/mejia_sub.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602955863415 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602955863987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602955864312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602955864312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602955864372 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602955864372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602955864372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602955864372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602955864406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 17 13:31:04 2020 " "Processing ended: Sat Oct 17 13:31:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602955864406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602955864406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602955864406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602955864406 ""}
