<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
   <name preferredWidth="226" />
   <export preferredWidth="241" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="175" />
   <clocksource preferredWidth="174" />
   <frequency preferredWidth="155" />
  </columns>
 </clocktable>
 <window width="1700" height="1042" x="-9" y="-8" />
 <library expandedCategories="Project,Project/Templates,Library" />
 <generation synthesis="VHDL" />
 <hdlexample language="VERILOG" />
</preferences>
