Timing Analyzer report for step8
Tue Oct 19 00:30:14 2021
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.624 ns                                       ; cnt[2] ; q[2]   ; clk        ;          ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt[0] ; cnt[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt[0] ; cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.972 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt[1] ; cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.858 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt[1] ; cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.858 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt[0] ; cnt[2] ; clk        ; clk      ; None                        ; None                      ; 1.784 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt[2] ; cnt[3] ; clk        ; clk      ; None                        ; None                      ; 1.622 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt[0] ; cnt[1] ; clk        ; clk      ; None                        ; None                      ; 1.118 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt[2] ; cnt[2] ; clk        ; clk      ; None                        ; None                      ; 0.726 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt[0] ; cnt[0] ; clk        ; clk      ; None                        ; None                      ; 0.617 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt[1] ; cnt[1] ; clk        ; clk      ; None                        ; None                      ; 0.614 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; cnt[3] ; cnt[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+--------+------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To   ; From Clock ;
+-------+--------------+------------+--------+------+------------+
; N/A   ; None         ; 6.624 ns   ; cnt[2] ; q[2] ; clk        ;
; N/A   ; None         ; 6.468 ns   ; cnt[0] ; q[0] ; clk        ;
; N/A   ; None         ; 6.454 ns   ; cnt[1] ; q[1] ; clk        ;
; N/A   ; None         ; 6.277 ns   ; cnt[3] ; q[3] ; clk        ;
+-------+--------------+------------+--------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Tue Oct 19 00:30:14 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off step8 -c step8 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 422.12 MHz between source register "cnt[0]" and destination register "cnt[3]"
    Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.972 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y2_N4; Fanout = 5; REG Node = 'cnt[0]'
            Info: 2: + IC(0.575 ns) + CELL(0.366 ns) = 0.941 ns; Loc. = LC_X1_Y2_N6; Fanout = 1; COMB Node = 'add~78'
            Info: 3: + IC(0.326 ns) + CELL(0.705 ns) = 1.972 ns; Loc. = LC_X1_Y2_N4; Fanout = 2; REG Node = 'cnt[3]'
            Info: Total cell delay = 1.071 ns ( 54.31 % )
            Info: Total interconnect delay = 0.901 ns ( 45.69 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.942 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(1.675 ns) + CELL(0.542 ns) = 2.942 ns; Loc. = LC_X1_Y2_N4; Fanout = 2; REG Node = 'cnt[3]'
                Info: Total cell delay = 1.267 ns ( 43.07 % )
                Info: Total interconnect delay = 1.675 ns ( 56.93 % )
            Info: - Longest clock path from clock "clk" to source register is 2.942 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(1.675 ns) + CELL(0.542 ns) = 2.942 ns; Loc. = LC_X2_Y2_N4; Fanout = 5; REG Node = 'cnt[0]'
                Info: Total cell delay = 1.267 ns ( 43.07 % )
                Info: Total interconnect delay = 1.675 ns ( 56.93 % )
        Info: + Micro clock to output delay of source is 0.156 ns
        Info: + Micro setup delay of destination is 0.010 ns
Info: tco from clock "clk" to destination pin "q[2]" through register "cnt[2]" is 6.624 ns
    Info: + Longest clock path from clock "clk" to source register is 2.942 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.675 ns) + CELL(0.542 ns) = 2.942 ns; Loc. = LC_X1_Y2_N5; Fanout = 3; REG Node = 'cnt[2]'
        Info: Total cell delay = 1.267 ns ( 43.07 % )
        Info: Total interconnect delay = 1.675 ns ( 56.93 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 3.526 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y2_N5; Fanout = 3; REG Node = 'cnt[2]'
        Info: 2: + IC(1.150 ns) + CELL(2.376 ns) = 3.526 ns; Loc. = PIN_U19; Fanout = 0; PIN Node = 'q[2]'
        Info: Total cell delay = 2.376 ns ( 67.39 % )
        Info: Total interconnect delay = 1.150 ns ( 32.61 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Tue Oct 19 00:30:14 2021
    Info: Elapsed time: 00:00:00


