<course advertised_start="Anytime" cert_html_view_enabled="true" course_image="VLSI.jpg" display_name="Digital VLSI Design Virtual Lab" instructor_info="{&quot;instructors&quot;: []}" language="en" learning_info="[]" start="&quot;2016-09-29T00:00:00+00:00&quot;">
  <chapter url_name="39b781125ea44ca2ab9117f38a06fa21"/>
  <chapter url_name="b73bcbb989944cdc9d5d10e863ce8e04"/>
  <chapter url_name="a59472dd34604046bb5cd2142028f7eb"/>
  <chapter url_name="d97b89dc39ce417e8e80c1162fcd0ce3"/>
  <chapter url_name="cce5f652f26e4e0e9a975d154b63abe3"/>
  <chapter url_name="598384a704b04814bbdd1c44afc7697a"/>
  <chapter url_name="260eef9802714d1b89a190d97205595b"/>
  <chapter url_name="2ee39e37d6534287904f20241ab7d33e"/>
  <chapter url_name="a9578d94a9bb4bf38183ae807260b973"/>
  <wiki slug="iitg.vem.anytime"/>
</course>
