(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-04-14T17:31:35Z")
 (DESIGN "PioneerKit_P5LP_USB_Audio")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "cydsfit")
 (VERSION "No Version Information Found")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "PioneerKit_P5LP_USB_Audio")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT PM.ctw_int isr_Tick.interrupt (3.435:3.435:3.435))
    (INTERCONNECT ClockBlock.clk_bus_glb PSOC_PDM_DataIn\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PSOC_PDM_DataIn\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:resolution_ctrl\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb I2S_Tx_DMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TX_Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb CICOut_L.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb CICOut_R.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RxDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb TxDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb USBInDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb USBOutDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:ControlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_Master\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2S\:Sync\:CtlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2S\:Tx\:dpTx\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_CombD0Update_L\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_CombD0Update_R\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_IntOut_L\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_IntOut_R\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep4\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep6\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_4\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_6\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ord_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_CICOverflow.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_InDMADone.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_RxDMADone.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Tick.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_TxDMADone.clock (0.000:0.000:0.000))
    (INTERCONNECT GenClock.q ClockBlock.dsi_clkin_div (6.252:6.252:6.252))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_2161.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_2586.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:Sync\:CtlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:Tx\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:Tx\:dpTx\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:reset\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:tx_underflow_sticky\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:txenable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2161.q PSOC_I2S_SDTO\(0\).pin_input (6.651:6.651:6.651))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 PSOC_I2S_SCLK\(0\).pin_input (13.081:13.081:13.081))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 \\I2S\:tx_state_0\\.main_0 (6.707:6.707:6.707))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 \\I2S\:tx_state_1\\.main_0 (9.349:9.349:9.349))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 \\I2S\:txenable\\.main_0 (7.639:7.639:7.639))
    (INTERCONNECT Net_2586.q PSOC_I2S_LRCLK\(0\).pin_input (8.971:8.971:8.971))
    (INTERCONNECT USBInDMA.termout isr_InDMADone.interrupt (2.588:2.588:2.588))
    (INTERCONNECT TxDMA.termout isr_TxDMADone.interrupt (2.591:2.591:2.591))
    (INTERCONNECT Net_2731.q \\TX_Sync\:genblk1\[0\]\:INST\\.in (2.329:2.329:2.329))
    (INTERCONNECT \\TX_Sync\:genblk1\[0\]\:INST\\.out TxDMA.dmareq (5.456:5.456:5.456))
    (INTERCONNECT ClockBlock.dclk_glb_3 GenClock.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:delta\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync_ready\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:transfer\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_0 (7.347:7.347:7.347))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_0 (8.352:8.352:8.352))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_0 (6.745:6.745:6.745))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.main_0 (6.760:6.760:6.760))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\USBFS\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_3458.q Net_3458.main_0 (3.737:3.737:3.737))
    (INTERCONNECT Net_3458.q PSOC_PDM_ClkOut\(0\).pin_input (6.523:6.523:6.523))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_bus_stat_comb I2S_Tx_DMA.dmareq (7.396:7.396:7.396))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_bus_stat_comb \\I2S\:Tx\:TxStsReg\\.status_1 (6.418:6.418:6.418))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_3458.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:cs_addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:cs_addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:cs_addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:d0_reg_updated\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:f0_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:f1_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:first_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:first_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:out_fifo_full\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:right_shift_msb\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:cs_addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:cs_addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:cs_addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:d0_reg_updated\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:f0_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:f1_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:first_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:first_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:out_fifo_full\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:right_shift_msb\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:Counter7\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cs_addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cs_addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cs_addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:f0_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:f1_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:first_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:first_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:out_fifo_full_l\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:out_fifo_full_r\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2548\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2654\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2664\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2665\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_3007\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_3010\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:wire_comb_ov_l\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:wire_comb_ov_r\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f0_bus_stat_comb CICOut_R.dmareq (9.177:9.177:9.177))
    (INTERCONNECT PSOC_PDM_DataIn\(0\).fb PSOC_PDM_DataIn\(0\)_SYNC.in (7.026:7.026:7.026))
    (INTERCONNECT PSOC_PDM_DataIn\(0\)_SYNC.out \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_4 (2.318:2.318:2.318))
    (INTERCONNECT PSOC_PDM_DataIn\(0\)_SYNC.out \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_4 (2.318:2.318:2.318))
    (INTERCONNECT \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.interrupt isr_CICOverflow.interrupt (9.385:9.385:9.385))
    (INTERCONNECT RxDMA.termout isr_RxDMADone.interrupt (2.060:2.060:2.060))
    (INTERCONNECT \\Droop_Filter\:DFB\\.dmareq_1 RxDMA.dmareq (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_1 PSOC_I2S_MCLK\(0\).pin_input (7.829:7.829:7.829))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f0_bus_stat_comb CICOut_L.dmareq (6.984:6.984:6.984))
    (INTERCONNECT PSOC_I2S_LRCLK\(0\).pad_out PSOC_I2S_LRCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_MCLK\(0\).pad_out PSOC_I2S_MCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SCLK\(0\).pad_out PSOC_I2S_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SDTO\(0\).pad_out PSOC_I2S_SDTO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_ClkOut\(0\).pad_out PSOC_PDM_ClkOut\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:delta\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_4 (4.160:4.160:4.160))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:delta\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_1 (3.612:3.612:3.612))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce0_comb \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_4 (5.175:5.175:5.175))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_4 (2.615:2.615:2.615))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.q \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_3 (2.615:2.615:2.615))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.q \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_3 (2.616:2.616:2.616))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q GenClock.main_1 (2.926:2.926:2.926))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.cs_addr_0 (5.815:5.815:5.815))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_3 (2.926:2.926:2.926))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_2 (2.926:2.926:2.926))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_2 (2.924:2.924:2.924))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q GenClock.main_0 (2.916:2.916:2.916))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.cs_addr_1 (5.802:5.802:5.802))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_2 (2.916:2.916:2.916))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_1 (2.916:2.916:2.916))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_1 (2.915:2.915:2.915))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ce0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl0_comb \\AudioClkGen\:UDB_ACG\:delta\\.main_3 (2.819:2.819:2.819))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl0_comb \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_4 (2.819:2.819:2.819))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_2 (3.128:3.128:3.128))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cs_addr_0 (4.704:4.704:4.704))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cs_addr_0 (4.168:4.168:4.168))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_2 (3.128:3.128:3.128))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.main_2 (3.123:3.123:3.123))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_8 (5.231:5.231:5.231))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_3 (4.172:4.172:4.172))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_1 (2.788:2.788:2.788))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cs_addr_1 (4.166:4.166:4.166))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cs_addr_1 (4.166:4.166:4.166))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_1 (2.788:2.788:2.788))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.main_1 (2.790:2.790:2.790))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_7 (4.189:4.189:4.189))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_2 (4.180:4.180:4.180))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_0 (4.347:4.347:4.347))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cs_addr_2 (3.445:3.445:3.445))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cs_addr_2 (3.448:3.448:3.448))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_0 (4.347:4.347:4.347))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.main_0 (4.028:4.028:4.028))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_6 (3.436:3.436:3.436))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_1 (3.442:3.442:3.442))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ce0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_2 (6.188:6.188:6.188))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cs_addr_0 (4.051:4.051:4.051))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cs_addr_0 (4.050:4.050:4.050))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_3 (3.101:3.101:3.101))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_3 (6.178:6.178:6.178))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_3 (4.027:4.027:4.027))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_2 (3.093:3.093:3.093))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_2 (5.116:5.116:5.116))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_2 (5.127:5.127:5.127))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_2 (6.178:6.178:6.178))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_2 (4.006:4.006:4.006))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_1 (2.959:2.959:2.959))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cs_addr_1 (5.291:5.291:5.291))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cs_addr_1 (5.294:5.294:5.294))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_2 (6.356:6.356:6.356))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_2 (2.995:2.995:2.995))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_2 (5.261:5.261:5.261))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_1 (6.367:6.367:6.367))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_1 (3.767:3.767:3.767))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_1 (3.859:3.859:3.859))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_1 (2.995:2.995:2.995))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_1 (5.283:5.283:5.283))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_0 (7.120:7.120:7.120))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cs_addr_2 (2.815:2.815:2.815))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cs_addr_2 (2.789:2.789:2.789))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_1 (3.684:3.684:3.684))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_1 (5.628:5.628:5.628))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_1 (2.805:2.805:2.805))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_0 (3.680:3.680:3.680))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_0 (3.861:3.861:3.861))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_0 (3.871:3.871:3.871))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_0 (5.628:5.628:5.628))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_0 (2.765:2.765:2.765))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.cs_addr_0 (3.647:3.647:3.647))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.cs_addr_1 (2.305:2.305:2.305))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.cs_addr_2 (2.312:2.312:2.312))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z0_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_6 (3.796:3.796:3.796))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z0_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_7 (2.877:2.877:2.877))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z0_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_7 (2.887:2.887:2.887))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z1_comb \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_4 (3.057:3.057:3.057))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z1_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_6 (3.045:3.045:3.045))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z1_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_6 (2.886:2.886:2.886))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_4 (3.390:3.390:3.390))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_4 (4.238:4.238:4.238))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_4 (2.614:2.614:2.614))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_3 (2.811:2.811:2.811))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_5 (6.435:6.435:6.435))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_5 (2.814:2.814:2.814))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_5 (4.950:4.950:4.950))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_3 (5.881:5.881:5.881))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_3 (3.891:3.891:3.891))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_3 (3.872:3.872:3.872))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_3 (2.814:2.814:2.814))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_3 (4.969:4.969:4.969))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync_ready\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_5 (4.982:4.982:4.982))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync_ready\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_4 (2.631:2.631:2.631))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync_ready\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_0 (5.518:5.518:5.518))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:transfer\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_8 (2.251:2.251:2.251))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:transfer\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_8 (3.894:3.894:3.894))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:transfer\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_4 (2.251:2.251:2.251))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_0 (6.826:6.826:6.826))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_0 (6.826:6.826:6.826))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_0 (6.263:6.263:6.263))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_3 (5.864:5.864:5.864))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.so_comb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.route_si (4.486:4.486:4.486))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.so_comb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.route_si (5.007:5.007:5.007))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_0\\.main_5 (3.938:3.938:3.938))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_1\\.main_6 (5.013:5.013:5.013))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_2\\.main_5 (4.017:4.017:4.017))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_3\\.main_5 (4.018:4.018:4.018))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_4\\.main_5 (3.915:3.915:3.915))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:d0_load\\.main_4 (3.915:3.915:3.915))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.cs_addr_0 (3.929:3.929:3.929))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:f1_load\\.main_4 (5.002:5.002:5.002))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_0\\.main_4 (3.826:3.826:3.826))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_1\\.main_5 (2.781:2.781:2.781))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_2\\.main_4 (4.007:4.007:4.007))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_3\\.main_4 (4.028:4.028:4.028))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_4\\.main_4 (3.841:3.841:3.841))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:d0_load\\.main_3 (3.841:3.841:3.841))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.cs_addr_1 (4.034:4.034:4.034))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:f1_load\\.main_3 (2.765:2.765:2.765))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_0\\.main_3 (3.730:3.730:3.730))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_1\\.main_4 (4.817:4.817:4.817))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_2\\.main_3 (3.719:3.719:3.719))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_3\\.main_3 (3.570:3.570:3.570))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_4\\.main_3 (3.727:3.727:3.727))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:d0_load\\.main_2 (3.727:3.727:3.727))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.cs_addr_2 (3.742:3.742:3.742))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:f1_load\\.main_2 (4.804:4.804:4.804))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_0\\.main_2 (3.564:3.564:3.564))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_1\\.main_3 (4.493:4.493:4.493))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_2\\.main_2 (3.566:3.566:3.566))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_3\\.main_2 (3.447:3.447:3.447))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_4\\.main_2 (3.420:3.420:3.420))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:d0_load\\.main_1 (3.420:3.420:3.420))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:f1_load\\.main_1 (4.329:4.329:4.329))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_0\\.main_1 (3.369:3.369:3.369))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_1\\.main_2 (4.466:4.466:4.466))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_2\\.main_1 (3.366:3.366:3.366))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_3\\.main_1 (3.363:3.363:3.363))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_4\\.main_1 (3.096:3.096:3.096))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:d0_load\\.main_0 (3.096:3.096:3.096))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:f1_load\\.main_0 (4.454:4.454:4.454))
    (INTERCONNECT \\ByteSwap_Tx\:ControlReg\\.control_0 \\ByteSwap_Tx\:enable\\.main_0 (2.898:2.898:2.898))
    (INTERCONNECT \\ByteSwap_Tx\:ControlReg\\.control_1 \\ByteSwap_Tx\:resolution_ctrl\\.main_0 (2.894:2.894:2.894))
    (INTERCONNECT \\ByteSwap_Tx\:d0_load\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.d0_load (2.299:2.299:2.299))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q Net_2731.main_0 (2.614:2.614:2.614))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_0\\.main_0 (3.674:3.674:3.674))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_1\\.main_0 (2.614:2.614:2.614))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_2\\.main_0 (3.677:3.677:3.677))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_3\\.main_0 (3.564:3.564:3.564))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_4\\.main_0 (3.562:3.562:3.562))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_0\\.main_6 (3.271:3.271:3.271))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_2\\.main_6 (3.266:3.266:3.266))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_3\\.main_6 (3.264:3.264:3.264))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_4\\.main_6 (3.254:3.254:3.254))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_bus_stat_comb Net_2731.main_1 (2.931:2.931:2.931))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_0\\.main_7 (3.136:3.136:3.136))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_1\\.main_7 (4.327:4.327:4.327))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_2\\.main_7 (3.403:3.403:3.403))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_3\\.main_7 (3.397:3.397:3.397))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_4\\.main_7 (3.388:3.388:3.388))
    (INTERCONNECT \\ByteSwap_Tx\:f1_load\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_load (2.922:2.922:2.922))
    (INTERCONNECT \\ByteSwap_Tx\:resolution_ctrl\\.q \\ByteSwap_Tx\:State_1\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT SCL\(0\).fb SCL\(0\)_SYNC.in (5.483:5.483:5.483))
    (INTERCONNECT SCL\(0\).fb \\I2C_Master\:I2C_FF\\.scl_in (3.878:3.878:3.878))
    (INTERCONNECT SDA\(0\).fb SDA\(0\)_SYNC.in (5.977:5.977:5.977))
    (INTERCONNECT SDA\(0\).fb \\I2C_Master\:I2C_FF\\.sda_in (9.114:9.114:9.114))
    (INTERCONNECT \\I2C_Master\:I2C_FF\\.scl_out SCL\(0\).pin_input (2.649:2.649:2.649))
    (INTERCONNECT \\I2C_Master\:I2C_FF\\.interrupt \\I2C_Master\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2C_Master\:I2C_FF\\.sda_out SDA\(0\).pin_input (7.832:7.832:7.832))
    (INTERCONNECT \\I2S\:BitCounter\\.count_1 \\I2S\:tx_state_0\\.main_5 (10.068:10.068:10.068))
    (INTERCONNECT \\I2S\:BitCounter\\.count_1 \\I2S\:tx_state_1\\.main_5 (7.772:7.772:7.772))
    (INTERCONNECT \\I2S\:BitCounter\\.count_1 \\I2S\:txenable\\.main_8 (10.126:10.126:10.126))
    (INTERCONNECT \\I2S\:BitCounter\\.count_2 \\I2S\:tx_state_0\\.main_4 (6.691:6.691:6.691))
    (INTERCONNECT \\I2S\:BitCounter\\.count_2 \\I2S\:tx_state_1\\.main_4 (8.535:8.535:8.535))
    (INTERCONNECT \\I2S\:BitCounter\\.count_2 \\I2S\:txenable\\.main_7 (7.622:7.622:7.622))
    (INTERCONNECT \\I2S\:BitCounter\\.count_3 \\I2S\:tx_state_0\\.main_3 (6.739:6.739:6.739))
    (INTERCONNECT \\I2S\:BitCounter\\.count_3 \\I2S\:tx_state_1\\.main_3 (9.105:9.105:9.105))
    (INTERCONNECT \\I2S\:BitCounter\\.count_3 \\I2S\:txenable\\.main_6 (9.153:9.153:9.153))
    (INTERCONNECT \\I2S\:BitCounter\\.count_4 \\I2S\:tx_state_0\\.main_2 (6.824:6.824:6.824))
    (INTERCONNECT \\I2S\:BitCounter\\.count_4 \\I2S\:tx_state_1\\.main_2 (8.670:8.670:8.670))
    (INTERCONNECT \\I2S\:BitCounter\\.count_4 \\I2S\:txenable\\.main_5 (7.757:7.757:7.757))
    (INTERCONNECT \\I2S\:BitCounter\\.count_5 \\I2S\:tx_state_0\\.main_1 (6.890:6.890:6.890))
    (INTERCONNECT \\I2S\:BitCounter\\.count_5 \\I2S\:tx_state_1\\.main_1 (9.851:9.851:9.851))
    (INTERCONNECT \\I2S\:BitCounter\\.count_5 \\I2S\:txenable\\.main_4 (10.319:10.319:10.319))
    (INTERCONNECT \\I2S\:BitCounter\\.count_6 Net_2586.main_1 (6.642:6.642:6.642))
    (INTERCONNECT \\I2S\:BitCounter\\.count_6 \\I2S\:txenable\\.main_3 (7.574:7.574:7.574))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_0 \\I2S\:tx_underflow_sticky\\.main_0 (4.198:4.198:4.198))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_0 \\I2S\:txenable\\.main_2 (5.073:5.073:5.073))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_2 \\I2S\:BitCounter\\.enable (8.630:8.630:8.630))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_2 \\I2S\:reset\\.main_0 (7.152:7.152:7.152))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_2 \\I2S\:txenable\\.main_1 (4.385:4.385:4.385))
    (INTERCONNECT \\I2S\:reset\\.q Net_2586.main_0 (2.286:2.286:2.286))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.so_comb Net_2161.main_0 (3.666:3.666:3.666))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_blk_stat_comb \\I2S\:tx_status_0\\.main_2 (3.050:3.050:3.050))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_blk_stat_comb \\I2S\:tx_underflow_sticky\\.main_3 (3.063:3.063:3.063))
    (INTERCONNECT \\I2S\:tx_state_0\\.q \\I2S\:Tx\:dpTx\:u0\\.cs_addr_0 (6.395:6.395:6.395))
    (INTERCONNECT \\I2S\:tx_state_0\\.q \\I2S\:tx_status_0\\.main_1 (6.845:6.845:6.845))
    (INTERCONNECT \\I2S\:tx_state_0\\.q \\I2S\:tx_underflow_sticky\\.main_2 (10.169:10.169:10.169))
    (INTERCONNECT \\I2S\:tx_state_1\\.q \\I2S\:Tx\:dpTx\:u0\\.cs_addr_1 (4.040:4.040:4.040))
    (INTERCONNECT \\I2S\:tx_state_1\\.q \\I2S\:tx_status_0\\.main_0 (3.851:3.851:3.851))
    (INTERCONNECT \\I2S\:tx_state_1\\.q \\I2S\:tx_underflow_sticky\\.main_1 (4.828:4.828:4.828))
    (INTERCONNECT \\I2S\:tx_status_0\\.q \\I2S\:Tx\:TxStsReg\\.status_0 (2.902:2.902:2.902))
    (INTERCONNECT \\I2S\:tx_underflow_sticky\\.q \\I2S\:tx_underflow_sticky\\.main_4 (2.308:2.308:2.308))
    (INTERCONNECT \\I2S\:tx_underflow_sticky\\.q \\I2S\:txenable\\.main_9 (3.207:3.207:3.207))
    (INTERCONNECT \\I2S\:txenable\\.q \\I2S\:tx_state_0\\.main_6 (3.396:3.396:3.396))
    (INTERCONNECT \\I2S\:txenable\\.q \\I2S\:tx_state_1\\.main_6 (3.522:3.522:3.522))
    (INTERCONNECT \\I2S\:txenable\\.q \\I2S\:txenable\\.main_10 (2.609:2.609:2.609))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ce1_comb \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_4 (2.914:2.914:2.914))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_3 (2.640:2.640:2.640))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_4 (4.321:4.321:4.321))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_6 (4.332:4.332:4.332))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_4 (4.321:4.321:4.321))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_4 (4.321:4.321:4.321))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_3 (2.619:2.619:2.619))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_5 (2.617:2.617:2.617))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_3 (2.619:2.619:2.619))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_3 (2.619:2.619:2.619))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_2 (4.633:4.633:4.633))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_2 (3.139:3.139:3.139))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_2 (3.119:3.119:3.119))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_2 (3.139:3.139:3.139))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_2 (3.139:3.139:3.139))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_2 (4.633:4.633:4.633))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_2 (3.139:3.139:3.139))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:f1_load\\.main_2 (8.304:8.304:8.304))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cs_addr_0 (5.564:5.564:5.564))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cs_addr_0 (5.889:5.889:5.889))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cs_addr_0 (7.747:7.747:7.747))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cs_addr_0 (6.483:6.483:6.483))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_2 (5.879:5.879:5.879))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_4 (4.053:4.053:4.053))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_1 (4.411:4.411:4.411))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_1 (2.595:2.595:2.595))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_1 (4.411:4.411:4.411))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:f1_load\\.main_1 (8.618:8.618:8.618))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cs_addr_1 (6.032:6.032:6.032))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cs_addr_1 (6.440:6.440:6.440))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cs_addr_1 (8.048:8.048:8.048))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cs_addr_1 (7.641:7.641:7.641))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_1 (6.991:6.991:6.991))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_3 (3.511:3.511:3.511))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_0 (4.437:4.437:4.437))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_0 (2.618:2.618:2.618))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_0 (2.614:2.614:2.614))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_0 (2.618:2.618:2.618))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_0 (2.618:2.618:2.618))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_0 (4.437:4.437:4.437))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_0 (2.618:2.618:2.618))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:f1_load\\.main_0 (8.448:8.448:8.448))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cs_addr_2 (5.707:5.707:5.707))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cs_addr_2 (5.710:5.710:5.710))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cs_addr_2 (7.487:7.487:7.487))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cs_addr_2 (7.484:7.484:7.484))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_0 (5.699:5.699:5.699))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_2 (3.535:3.535:3.535))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:d0_reg_updated\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:d0_reg_updated\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_6 (3.220:3.220:3.220))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Comb_L\:out_fifo_full\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.f0_load (8.080:8.080:8.080))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.f0_load (9.464:9.464:9.464))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.f0_load (11.706:11.706:11.706))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f0_load (10.201:10.201:10.201))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:DMA_CombD0Update_L\\.dmareq (9.162:9.162:9.162))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_5 (3.762:3.762:3.762))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:wire_comb_ov_l\\.main_0 (3.213:3.213:3.213))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.f1_load (3.681:3.681:3.681))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.f1_load (3.680:3.680:3.680))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.f1_load (2.624:2.624:2.624))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f1_load (2.626:2.626:2.626))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_4 (7.133:7.133:7.133))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_0\\.q \\PDM_CIC\:Comb_L\:first_count_0\\.main_1 (3.269:3.269:3.269))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_0\\.q \\PDM_CIC\:Comb_L\:first_count_1\\.main_1 (7.133:7.133:7.133))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_3 (5.658:5.658:5.658))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_1\\.q \\PDM_CIC\:Comb_L\:first_count_0\\.main_0 (8.040:8.040:8.040))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_1\\.q \\PDM_CIC\:Comb_L\:first_count_1\\.main_0 (5.658:5.658:5.658))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ce0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:out_fifo_full\\.q \\PDM_CIC\:wire_comb_ov_l\\.main_1 (7.472:7.472:7.472))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.route_si (6.489:6.489:6.489))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.route_si (5.606:5.606:5.606))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.route_si (6.525:6.525:6.525))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.route_si (7.407:7.407:7.407))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_3 (5.047:5.047:5.047))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ce1_comb \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_4 (6.007:6.007:6.007))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_3 (2.634:2.634:2.634))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_4 (3.360:3.360:3.360))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_6 (4.470:4.470:4.470))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_4 (5.028:5.028:5.028))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_4 (5.028:5.028:5.028))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_3 (2.247:2.247:2.247))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_5 (4.074:4.074:4.074))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_3 (4.056:4.056:4.056))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_3 (4.056:4.056:4.056))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_2 (5.299:5.299:5.299))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_2 (7.148:7.148:7.148))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_2 (4.035:4.035:4.035))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_2 (4.746:4.746:4.746))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_2 (4.746:4.746:4.746))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_2 (7.547:7.547:7.547))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:f0_load\\.main_2 (4.035:4.035:4.035))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:f1_load\\.main_2 (7.148:7.148:7.148))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cs_addr_0 (5.281:5.281:5.281))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cs_addr_0 (5.284:5.284:5.284))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cs_addr_0 (7.145:7.145:7.145))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cs_addr_0 (7.143:7.143:7.143))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_2 (9.898:9.898:9.898))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_4 (4.033:4.033:4.033))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_1 (4.389:4.389:4.389))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_1 (5.239:5.239:5.239))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_1 (3.280:3.280:3.280))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_1 (3.280:3.280:3.280))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_1 (3.280:3.280:3.280))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_1 (4.942:4.942:4.942))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:f0_load\\.main_1 (3.280:3.280:3.280))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:f1_load\\.main_1 (5.239:5.239:5.239))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cs_addr_1 (4.371:4.371:4.371))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cs_addr_1 (4.182:4.182:4.182))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cs_addr_1 (5.232:5.232:5.232))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cs_addr_1 (5.893:5.893:5.893))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_1 (8.676:8.676:8.676))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_3 (3.293:3.293:3.293))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_0 (4.372:4.372:4.372))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_0 (6.545:6.545:6.545))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_0 (3.308:3.308:3.308))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_0 (3.307:3.307:3.307))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_0 (3.307:3.307:3.307))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_0 (4.934:4.934:4.934))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:f0_load\\.main_0 (3.308:3.308:3.308))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:f1_load\\.main_0 (6.545:6.545:6.545))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cs_addr_2 (4.352:4.352:4.352))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cs_addr_2 (4.217:4.217:4.217))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cs_addr_2 (6.931:6.931:6.931))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cs_addr_2 (7.445:7.445:7.445))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_0 (9.122:9.122:9.122))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_2 (3.276:3.276:3.276))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:d0_reg_updated\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_3 (2.291:2.291:2.291))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:d0_reg_updated\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_6 (3.957:3.957:3.957))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Comb_R\:out_fifo_full\\.main_0 (2.238:2.238:2.238))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.f0_load (6.363:6.363:6.363))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.f0_load (5.370:5.370:5.370))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.f0_load (7.289:7.289:7.289))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f0_load (7.810:7.810:7.810))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:DMA_CombD0Update_R\\.dmareq (6.989:6.989:6.989))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_5 (3.780:3.780:3.780))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:wire_comb_ov_r\\.main_0 (6.915:6.915:6.915))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.f1_load (3.623:3.623:3.623))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.f1_load (3.626:3.626:3.626))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.f1_load (2.536:2.536:2.536))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f1_load (2.533:2.533:2.533))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_4 (3.212:3.212:3.212))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_0\\.q \\PDM_CIC\:Comb_R\:first_count_0\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_0\\.q \\PDM_CIC\:Comb_R\:first_count_1\\.main_1 (4.113:4.113:4.113))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_3 (3.210:3.210:3.210))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_1\\.q \\PDM_CIC\:Comb_R\:first_count_0\\.main_0 (4.140:4.140:4.140))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_1\\.q \\PDM_CIC\:Comb_R\:first_count_1\\.main_0 (2.294:2.294:2.294))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ce0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:out_fifo_full\\.q \\PDM_CIC\:wire_comb_ov_r\\.main_1 (2.222:2.222:2.222))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.route_si (7.847:7.847:7.847))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.route_si (7.851:7.851:7.851))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.route_si (6.806:6.806:6.806))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.route_si (6.801:6.801:6.801))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_3 (3.161:3.161:3.161))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cnt_enable\\.q \\PDM_CIC\:Integrator\:Counter7\\.enable (2.891:2.891:2.891))
    (INTERCONNECT \\PDM_CIC\:Integrator\:Counter7\\.tc \\PDM_CIC\:Integrator\:f0_load\\.main_0 (6.271:6.271:6.271))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q Net_3458.main_3 (7.930:7.930:7.930))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_2 (9.158:9.158:9.158))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_2 (5.732:5.732:5.732))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cs_addr_1\\.main_2 (5.732:5.732:5.732))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cs_addr_2\\.main_2 (7.930:7.930:7.930))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:f0_load\\.main_3 (11.329:11.329:11.329))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:f1_load\\.main_2 (11.329:11.329:11.329))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cs_addr_0 (9.603:9.603:9.603))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cs_addr_0 (9.604:9.604:9.604))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cs_addr_0 (11.381:11.381:11.381))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cs_addr_0 (11.790:11.790:11.790))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cs_addr_0 (8.444:8.444:8.444))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cs_addr_0 (9.141:9.141:9.141))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cs_addr_0 (7.243:7.243:7.243))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cs_addr_0 (6.693:6.693:6.693))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_2 (12.353:12.353:12.353))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_2 (12.353:12.353:12.353))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q Net_3458.main_2 (6.886:6.886:6.886))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_1 (7.511:7.511:7.511))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_1 (3.991:3.991:3.991))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cs_addr_1\\.main_1 (3.991:3.991:3.991))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cs_addr_2\\.main_1 (6.886:6.886:6.886))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:f0_load\\.main_2 (11.454:11.454:11.454))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:f1_load\\.main_1 (11.454:11.454:11.454))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cs_addr_1 (8.687:8.687:8.687))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cs_addr_1 (8.683:8.683:8.683))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cs_addr_1 (10.864:10.864:10.864))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cs_addr_1 (10.459:10.459:10.459))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cs_addr_1 (7.533:7.533:7.533))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cs_addr_1 (7.998:7.998:7.998))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cs_addr_1 (7.079:7.079:7.079))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cs_addr_1 (6.451:6.451:6.451))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_1 (10.411:10.411:10.411))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_1 (10.411:10.411:10.411))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q Net_3458.main_1 (3.745:3.745:3.745))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_0 (10.370:10.370:10.370))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_0 (6.615:6.615:6.615))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cs_addr_1\\.main_0 (6.615:6.615:6.615))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cs_addr_2\\.main_0 (3.745:3.745:3.745))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:f0_load\\.main_1 (6.149:6.149:6.149))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:f1_load\\.main_0 (6.149:6.149:6.149))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cs_addr_2 (5.655:5.655:5.655))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cs_addr_2 (6.221:6.221:6.221))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cs_addr_2 (7.474:7.474:7.474))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cs_addr_2 (7.477:7.477:7.477))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cs_addr_2 (10.406:10.406:10.406))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cs_addr_2 (10.402:10.402:10.402))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cs_addr_2 (9.150:9.150:9.150))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cs_addr_2 (9.154:9.154:9.154))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_0 (7.450:7.450:7.450))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_0 (7.450:7.450:7.450))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Integrator\:out_fifo_full_l\\.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Integrator\:out_fifo_full_r\\.main_0 (2.299:2.299:2.299))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.f0_load (6.061:6.061:6.061))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.f0_load (6.602:6.602:6.602))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.f0_load (3.580:3.580:3.580))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f0_load (4.288:4.288:4.288))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.f0_load (10.100:10.100:10.100))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.f0_load (9.129:9.129:9.129))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.f0_load (8.250:8.250:8.250))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f0_load (9.210:9.210:9.210))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Net_3007\\.main_0 (7.296:7.296:7.296))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Net_3010\\.main_0 (7.296:7.296:7.296))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.f1_load (7.015:7.015:7.015))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.f1_load (7.015:7.015:7.015))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.f1_load (5.939:5.939:5.939))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f1_load (5.939:5.939:5.939))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.f1_load (9.127:9.127:9.127))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.f1_load (9.126:9.126:9.126))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.f1_load (8.240:8.240:8.240))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f1_load (8.245:8.245:8.245))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_4 (8.268:8.268:8.268))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_4 (10.033:10.033:10.033))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:first_count_0\\.main_1 (6.083:6.083:6.083))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:first_count_1\\.main_1 (6.952:6.952:6.952))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_3 (6.434:6.434:6.434))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_3 (9.563:9.563:9.563))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:first_count_0\\.main_0 (4.372:4.372:4.372))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:first_count_1\\.main_0 (3.468:3.468:3.468))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ce0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:out_fifo_full_l\\.q \\PDM_CIC\:Net_3007\\.main_1 (4.380:4.380:4.380))
    (INTERCONNECT \\PDM_CIC\:Integrator\:out_fifo_full_r\\.q \\PDM_CIC\:Net_3010\\.main_1 (8.114:8.114:8.114))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.route_ci (3.983:3.983:3.983))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.route_ci (3.981:3.981:3.981))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.route_ci (2.923:2.923:2.923))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.route_ci (2.925:2.925:2.925))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_3 (2.904:2.904:2.904))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.route_ci (8.121:8.121:8.121))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.route_ci (8.118:8.118:8.118))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.route_ci (7.028:7.028:7.028))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.route_ci (7.031:7.031:7.031))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_3 (3.450:3.450:3.450))
    (INTERCONNECT \\PDM_CIC\:Net_2548\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_7 (5.846:5.846:5.846))
    (INTERCONNECT \\PDM_CIC\:Net_2548\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_5 (6.431:6.431:6.431))
    (INTERCONNECT \\PDM_CIC\:Net_2548\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_0 (2.624:2.624:2.624))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_L\\.termout \\PDM_CIC\:Net_2548\\.main_1 (6.528:6.528:6.528))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_L\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.main_1 (6.490:6.490:6.490))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_L\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_2 (6.528:6.528:6.528))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_L\\.termout \\PDM_CIC\:Net_2654\\.main_0 (6.864:6.864:6.864))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_L\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.main_0 (6.871:6.871:6.871))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_L\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_0 (6.864:6.864:6.864))
    (INTERCONNECT \\PDM_CIC\:Net_2654\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_4 (3.969:3.969:3.969))
    (INTERCONNECT \\PDM_CIC\:Net_2654\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\PDM_CIC\:Net_2664\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_7 (4.880:4.880:4.880))
    (INTERCONNECT \\PDM_CIC\:Net_2664\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_5 (4.896:4.896:4.896))
    (INTERCONNECT \\PDM_CIC\:Net_2664\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\PDM_CIC\:Net_2665\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_4 (2.799:2.799:2.799))
    (INTERCONNECT \\PDM_CIC\:Net_2665\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_0 (2.782:2.782:2.782))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_R\\.termout \\PDM_CIC\:Net_2665\\.main_0 (6.491:6.491:6.491))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_R\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.main_0 (6.496:6.496:6.496))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_R\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_1 (6.491:6.491:6.491))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_R\\.termout \\PDM_CIC\:Net_2664\\.main_1 (6.903:6.903:6.903))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_R\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.main_1 (6.881:6.881:6.881))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_R\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_2 (6.903:6.903:6.903))
    (INTERCONNECT \\PDM_CIC\:Net_3007\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_0 (2.248:2.248:2.248))
    (INTERCONNECT \\PDM_CIC\:Net_3010\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_1 (2.249:2.249:2.249))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.q \\PDM_CIC\:Net_2654\\.main_1 (2.577:2.577:2.577))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.main_1 (2.576:2.576:2.576))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_2 (2.577:2.577:2.577))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.q \\PDM_CIC\:Net_2654\\.main_2 (2.784:2.784:2.784))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.main_2 (2.765:2.765:2.765))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_3 (2.784:2.784:2.784))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.q \\PDM_CIC\:Net_2665\\.main_1 (2.780:2.780:2.780))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.main_1 (2.795:2.795:2.795))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_2 (2.780:2.780:2.780))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.q \\PDM_CIC\:Net_2665\\.main_2 (2.604:2.604:2.604))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.main_2 (2.602:2.602:2.602))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_3 (2.604:2.604:2.604))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.q \\PDM_CIC\:Net_2548\\.main_0 (2.788:2.788:2.788))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.main_0 (2.805:2.805:2.805))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_1 (2.788:2.788:2.788))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.q \\PDM_CIC\:Net_2548\\.main_2 (2.790:2.790:2.790))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.main_2 (2.799:2.799:2.799))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_3 (2.790:2.790:2.790))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.q \\PDM_CIC\:Net_2664\\.main_0 (2.778:2.778:2.778))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.main_0 (2.768:2.768:2.768))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_1 (2.778:2.778:2.778))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.q \\PDM_CIC\:Net_2664\\.main_2 (2.604:2.604:2.604))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.main_2 (2.602:2.602:2.602))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_3 (2.604:2.604:2.604))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.q \\PDM_CIC\:DMA_IntOut_L\\.dmareq (6.956:6.956:6.956))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_1 (3.790:3.790:3.790))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f0_bus_stat_comb \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_1 (6.700:6.700:6.700))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.q \\PDM_CIC\:DMA_IntOut_R\\.dmareq (6.982:6.982:6.982))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_0 (3.489:3.489:3.489))
    (INTERCONNECT \\PDM_CIC\:wire_comb_ov_l\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_2 (2.252:2.252:2.252))
    (INTERCONNECT \\PDM_CIC\:wire_comb_ov_r\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_3 (2.243:2.243:2.243))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 Net_3458.ar_0 (7.367:7.367:7.367))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.ar_0 (6.349:6.349:6.349))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.ar_0 (6.102:6.102:6.102))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:cs_addr_0\\.ar_0 (6.102:6.102:6.102))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:cs_addr_1\\.ar_0 (6.102:6.102:6.102))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:cs_addr_2\\.ar_0 (6.102:6.102:6.102))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:d0_reg_updated\\.ap_0 (6.349:6.349:6.349))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:f0_load\\.ar_0 (6.102:6.102:6.102))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:f1_load\\.ar_0 (7.238:7.238:7.238))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:first_count_0\\.ar_0 (6.986:6.986:6.986))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:first_count_1\\.ar_0 (6.102:6.102:6.102))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:out_fifo_full\\.ar_0 (7.238:7.238:7.238))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:right_shift_msb\\.ar_0 (6.310:6.310:6.310))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.ar_0 (5.538:5.538:5.538))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.ar_0 (6.832:6.832:6.832))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:cs_addr_0\\.ar_0 (3.749:3.749:3.749))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:cs_addr_1\\.ar_0 (3.739:3.739:3.739))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:cs_addr_2\\.ar_0 (3.739:3.739:3.739))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:d0_reg_updated\\.ap_0 (6.310:6.310:6.310))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:f0_load\\.ar_0 (3.749:3.749:3.749))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:f1_load\\.ar_0 (6.832:6.832:6.832))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:first_count_0\\.ar_0 (5.538:5.538:5.538))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:first_count_1\\.ar_0 (5.382:5.382:5.382))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:out_fifo_full\\.ar_0 (6.832:6.832:6.832))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:right_shift_msb\\.ar_0 (8.606:8.606:8.606))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:Counter7\\.reset (7.906:7.906:7.906))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cnt_enable\\.ar_0 (8.833:8.833:8.833))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cs_addr_0\\.ar_0 (8.606:8.606:8.606))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cs_addr_1\\.ar_0 (8.606:8.606:8.606))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cs_addr_2\\.ar_0 (7.367:7.367:7.367))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:f0_load\\.ar_0 (6.349:6.349:6.349))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:f1_load\\.ar_0 (6.349:6.349:6.349))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:first_count_0\\.ar_0 (5.382:5.382:5.382))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:first_count_1\\.ar_0 (6.310:6.310:6.310))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:out_fifo_full_l\\.ar_0 (5.382:5.382:5.382))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:out_fifo_full_r\\.ar_0 (7.906:7.906:7.906))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.ar_0 (5.382:5.382:5.382))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.ar_0 (5.382:5.382:5.382))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Net_3007\\.ar_0 (6.832:6.832:6.832))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Net_3010\\.ar_0 (6.832:6.832:6.832))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:wire_comb_ov_l\\.ar_0 (6.832:6.832:6.832))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:wire_comb_ov_r\\.ar_0 (6.832:6.832:6.832))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f0_bus_stat_comb \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_0 (2.921:2.921:2.921))
    (INTERCONNECT \\USBFS\:Dp\\.interrupt \\USBFS\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.arb_int \\USBFS\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.usb_int \\USBFS\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_termin \\USBFS\:ep1\\.termin (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_termin \\USBFS\:ep2\\.termin (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_termin \\USBFS\:ep4\\.termin (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_termin \\USBFS\:ep6\\.termin (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.ord_int \\USBFS\:ord_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_req_0 \\USBFS\:ep1\\.dmareq (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_req_1 \\USBFS\:ep2\\.dmareq (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_req_3 \\USBFS\:ep4\\.dmareq (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_req_5 \\USBFS\:ep6\\.dmareq (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_0 \\USBFS\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_1 \\USBFS\:ep_1\\.interrupt (9.058:9.058:9.058))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_2 \\USBFS\:ep_2\\.interrupt (9.092:9.092:9.092))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_4 \\USBFS\:ep_4\\.interrupt (9.123:9.123:9.123))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_6 \\USBFS\:ep_6\\.interrupt (9.089:9.089:9.089))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C_Master\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ce0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cl0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.z0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ff0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ce1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cl1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.z1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ff1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.co_msb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.sol_msb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cfbo \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.sor \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cmsbo \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cl0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.z0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ff0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ce1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cl1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.z1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ff1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.co_msb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.sol_msb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cfbo \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.sor \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cmsbo \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cl0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.z0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ff0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ce1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cl1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.z1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ff1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.co_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.sol_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cfbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sor \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cmsbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.co_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sol_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cfbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sor \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cmsbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.co_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sol_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cfbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.sor \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cmsbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cl0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.z0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ff0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ce1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cl1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.z1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ff1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.co_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.sol_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cfbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sor \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cmsbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.co_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sol_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cfbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sor \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cmsbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.co_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sol_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cfbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.sor \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cmsbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cl0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.z0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ff0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ce1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cl1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.z1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ff1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.co_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.sol_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cfbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sor \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cmsbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.co_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sol_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cfbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sor \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cmsbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.co_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sol_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cfbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.sor \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cmsbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cl0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.z0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ff0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ce1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cl1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.z1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ff1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.co_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.sol_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cfbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sor \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cmsbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.co_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sol_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cfbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sor \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cmsbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.co_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sol_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cfbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.sor \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cmsbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT PSOC_CODEC_RST\(0\)_PAD PSOC_CODEC_RST\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_LRCLK\(0\).pad_out PSOC_I2S_LRCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_LRCLK\(0\)_PAD PSOC_I2S_LRCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_MCLK\(0\).pad_out PSOC_I2S_MCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_MCLK\(0\)_PAD PSOC_I2S_MCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SCLK\(0\).pad_out PSOC_I2S_SCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SCLK\(0\)_PAD PSOC_I2S_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SDTO\(0\).pad_out PSOC_I2S_SDTO\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SDTO\(0\)_PAD PSOC_I2S_SDTO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_ClkOut\(0\).pad_out PSOC_PDM_ClkOut\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_ClkOut\(0\)_PAD PSOC_PDM_ClkOut\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_DataIn\(0\)_PAD PSOC_PDM_DataIn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_LR_SEL\(0\)_PAD PSOC_PDM_LR_SEL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_STATUS_LED\(0\)_PAD PSOC_STATUS_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_SW\(0\)_PAD PSOC_SW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\)_PAD SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\)_PAD SDA\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
