<profile>
    <ReportVersion>
        <Version>2025.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>snn_top_hls</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.906</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/snn_top_hls.cpp:240</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>32</BRAM_18K>
            <DSP>39</DSP>
            <FF>58184</FF>
            <LUT>56644</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>snn_top_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>snn_top_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>snn_top_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TDATA</name>
            <Object>s_axis_spikes_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TVALID</name>
            <Object>s_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TREADY</name>
            <Object>s_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TDEST</name>
            <Object>s_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TKEEP</name>
            <Object>s_axis_spikes_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TSTRB</name>
            <Object>s_axis_spikes_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TUSER</name>
            <Object>s_axis_spikes_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TLAST</name>
            <Object>s_axis_spikes_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_spikes_TID</name>
            <Object>s_axis_spikes_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TDATA</name>
            <Object>m_axis_spikes_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TVALID</name>
            <Object>m_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TREADY</name>
            <Object>m_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TDEST</name>
            <Object>m_axis_spikes_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TKEEP</name>
            <Object>m_axis_spikes_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TSTRB</name>
            <Object>m_axis_spikes_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TUSER</name>
            <Object>m_axis_spikes_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TLAST</name>
            <Object>m_axis_spikes_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_spikes_TID</name>
            <Object>m_axis_spikes_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TDATA</name>
            <Object>m_axis_weights_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TVALID</name>
            <Object>m_axis_weights_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TREADY</name>
            <Object>m_axis_weights_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TDEST</name>
            <Object>m_axis_weights_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TKEEP</name>
            <Object>m_axis_weights_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TSTRB</name>
            <Object>m_axis_weights_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TUSER</name>
            <Object>m_axis_weights_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TLAST</name>
            <Object>m_axis_weights_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_weights_TID</name>
            <Object>m_axis_weights_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_in_valid</name>
            <Object>spike_in_valid</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_in_neuron_id</name>
            <Object>spike_in_neuron_id</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_in_weight</name>
            <Object>spike_in_weight</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_in_ready</name>
            <Object>spike_in_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_out_valid</name>
            <Object>spike_out_valid</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_out_neuron_id</name>
            <Object>spike_out_neuron_id</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_out_weight</name>
            <Object>spike_out_weight</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>spike_out_ready</name>
            <Object>spike_out_ready</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>snn_enable</name>
            <Object>snn_enable</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>snn_reset</name>
            <Object>snn_reset</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>threshold_out</name>
            <Object>threshold_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>leak_rate_out</name>
            <Object>leak_rate_out</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>snn_ready</name>
            <Object>snn_ready</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>snn_busy</name>
            <Object>snn_busy</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>snn_top_hls</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_RESET_PRE_fu_994</InstName>
                    <ModuleName>snn_top_hls_Pipeline_RESET_PRE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>994</ID>
                    <BindInstances>add_ln363_fu_350_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER_fu_1030</InstName>
                    <ModuleName>snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1030</ID>
                    <BindInstances>icmp_ln370_fu_208_p2 add_ln370_1_fu_214_p2 add_ln370_fu_230_p2 select_ln370_fu_244_p3 select_ln370_1_fu_252_p3 add_ln371_fu_329_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER_fu_1042</InstName>
                    <ModuleName>snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1042</ID>
                    <BindInstances>icmp_ln379_fu_256_p2 add_ln379_1_fu_262_p2 add_ln379_fu_336_p2 icmp_ln380_fu_276_p2 select_ln379_fu_282_p3 select_ln379_1_fu_342_p3 add_ln380_fu_322_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_process_pre_spike_fu_1062</InstName>
                    <ModuleName>process_pre_spike</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1062</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_process_pre_spike_Pipeline_STDP_LTD_LOOP_fu_256</InstName>
                            <ModuleName>process_pre_spike_Pipeline_STDP_LTD_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>256</ID>
                            <BindInstances>icmp_ln41_fu_562_p2 icmp_ln98_fu_617_p2 dt_fu_623_p2 icmp_ln46_fu_705_p2 icmp_ln46_1_fu_710_p2 and_ln46_fu_714_p2 sub_ln53_fu_730_p2 icmp_ln53_fu_736_p2 sdiv_24ns_16s_16_28_1_U29 exp_decay_1_fu_1250_p2 icmp_ln57_fu_1256_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U53 mac_mulsub_16s_16ns_1ns_31_4_1_U53 icmp_ln58_fu_1618_p2 add_ln58_fu_1624_p2 select_ln58_fu_1630_p3 delta_1_fu_1638_p3 sdiv_24ns_16s_16_28_1_U30 exp_decay_fu_1241_p2 icmp_ln50_fu_1266_p2 mul_16ns_16s_31_1_1_U45 icmp_ln51_fu_1347_p2 add_ln51_fu_1353_p2 select_ln51_fu_1358_p3 delta_fu_1365_p3 icmp_ln102_fu_1751_p2 icmp_ln98_1_fu_628_p2 dt_1_fu_634_p2 icmp_ln46_2_fu_773_p2 icmp_ln46_3_fu_778_p2 and_ln46_1_fu_782_p2 sub_ln53_1_fu_798_p2 icmp_ln53_1_fu_804_p2 sdiv_24ns_16s_16_28_1_U31 exp_decay_3_fu_1296_p2 icmp_ln57_1_fu_1302_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U54 mac_mulsub_16s_16ns_1ns_31_4_1_U54 icmp_ln58_1_fu_1784_p2 add_ln58_1_fu_1790_p2 select_ln58_1_fu_1796_p3 delta_4_fu_1804_p3 sdiv_24ns_16s_16_28_1_U32 exp_decay_2_fu_1311_p2 icmp_ln50_1_fu_1317_p2 mul_16ns_16s_31_1_1_U46 icmp_ln51_1_fu_1481_p2 add_ln51_1_fu_1487_p2 select_ln51_1_fu_1492_p3 delta_3_fu_1499_p3 icmp_ln102_1_fu_1893_p2 icmp_ln98_2_fu_639_p2 dt_2_fu_645_p2 icmp_ln46_4_fu_841_p2 icmp_ln46_5_fu_846_p2 and_ln46_2_fu_850_p2 sub_ln53_2_fu_866_p2 icmp_ln53_2_fu_872_p2 sdiv_24ns_16s_16_28_1_U33 exp_decay_5_fu_1400_p2 icmp_ln57_2_fu_1406_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U55 mac_mulsub_16s_16ns_1ns_31_4_1_U55 icmp_ln58_2_fu_1926_p2 add_ln58_2_fu_1932_p2 select_ln58_2_fu_1938_p3 delta_7_fu_1946_p3 sdiv_24ns_16s_16_28_1_U34 exp_decay_4_fu_1415_p2 icmp_ln50_2_fu_1421_p2 mul_16ns_16s_31_1_1_U47 icmp_ln51_2_fu_1661_p2 add_ln51_2_fu_1667_p2 select_ln51_2_fu_1672_p3 delta_6_fu_1679_p3 icmp_ln102_2_fu_2043_p2 icmp_ln98_3_fu_650_p2 dt_3_fu_656_p2 icmp_ln46_6_fu_883_p2 icmp_ln46_7_fu_888_p2 and_ln46_3_fu_892_p2 sub_ln53_3_fu_908_p2 icmp_ln53_3_fu_914_p2 sdiv_24ns_16s_16_28_1_U35 exp_decay_7_fu_1430_p2 icmp_ln57_3_fu_1436_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U56 mac_mulsub_16s_16ns_1ns_31_4_1_U56 icmp_ln58_3_fu_2076_p2 add_ln58_3_fu_2082_p2 select_ln58_3_fu_2088_p3 delta_10_fu_2096_p3 sdiv_24ns_16s_16_28_1_U36 exp_decay_6_fu_1327_p2 icmp_ln50_3_fu_1442_p2 mul_16ns_16s_31_1_1_U48 icmp_ln51_3_fu_1827_p2 add_ln51_3_fu_1833_p2 select_ln51_3_fu_1838_p3 delta_9_fu_1845_p3 icmp_ln102_3_fu_2184_p2 icmp_ln98_4_fu_661_p2 dt_4_fu_667_p2 icmp_ln46_8_fu_925_p2 icmp_ln46_9_fu_930_p2 and_ln46_4_fu_934_p2 sub_ln53_4_fu_950_p2 icmp_ln53_4_fu_956_p2 sdiv_24ns_16s_16_28_1_U37 exp_decay_9_fu_1534_p2 icmp_ln57_4_fu_1540_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U57 mac_mulsub_16s_16ns_1ns_31_4_1_U57 icmp_ln58_4_fu_2217_p2 add_ln58_4_fu_2223_p2 select_ln58_4_fu_2229_p3 delta_13_fu_2237_p3 sdiv_24ns_16s_16_28_1_U38 exp_decay_8_fu_1451_p2 icmp_ln50_4_fu_1546_p2 mul_16ns_16s_31_1_1_U49 icmp_ln51_4_fu_1969_p2 add_ln51_4_fu_1975_p2 select_ln51_4_fu_1980_p3 delta_12_fu_1987_p3 icmp_ln102_4_fu_2325_p2 icmp_ln98_5_fu_672_p2 dt_5_fu_678_p2 icmp_ln46_10_fu_967_p2 icmp_ln46_11_fu_972_p2 and_ln46_5_fu_976_p2 sub_ln53_5_fu_992_p2 icmp_ln53_5_fu_998_p2 sdiv_24ns_16s_16_28_1_U39 exp_decay_11_fu_1554_p2 icmp_ln57_5_fu_1560_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U58 mac_mulsub_16s_16ns_1ns_31_4_1_U58 icmp_ln58_5_fu_2358_p2 add_ln58_5_fu_2364_p2 select_ln58_5_fu_2370_p3 delta_16_fu_2378_p3 sdiv_24ns_16s_16_28_1_U40 exp_decay_10_fu_1461_p2 icmp_ln50_5_fu_1566_p2 mul_16ns_16s_31_1_1_U50 icmp_ln51_5_fu_2119_p2 add_ln51_5_fu_2125_p2 select_ln51_5_fu_2130_p3 delta_15_fu_2137_p3 icmp_ln102_5_fu_2440_p2 icmp_ln98_6_fu_683_p2 dt_6_fu_689_p2 icmp_ln46_12_fu_1009_p2 icmp_ln46_13_fu_1014_p2 and_ln46_6_fu_1018_p2 sub_ln53_6_fu_1034_p2 icmp_ln53_6_fu_1040_p2 sdiv_24ns_16s_16_28_1_U41 exp_decay_13_fu_1714_p2 icmp_ln57_6_fu_1720_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U59 mac_mulsub_16s_16ns_1ns_31_4_1_U59 icmp_ln58_6_fu_2480_p2 add_ln58_6_fu_2486_p2 select_ln58_6_fu_2492_p3 delta_19_fu_2500_p3 sdiv_24ns_16s_16_28_1_U42 exp_decay_12_fu_1575_p2 icmp_ln50_6_fu_1726_p2 mul_16ns_16s_31_1_1_U51 icmp_ln51_6_fu_2260_p2 add_ln51_6_fu_2266_p2 select_ln51_6_fu_2271_p3 delta_18_fu_2278_p3 icmp_ln102_6_fu_2526_p2 icmp_ln98_7_fu_694_p2 dt_7_fu_700_p2 icmp_ln46_14_fu_1051_p2 icmp_ln46_15_fu_1056_p2 and_ln46_7_fu_1060_p2 sub_ln53_7_fu_1076_p2 icmp_ln53_7_fu_1082_p2 sdiv_24ns_16s_16_28_1_U43 exp_decay_15_fu_1734_p2 icmp_ln57_7_fu_1740_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U60 mac_mulsub_16s_16ns_1ns_31_4_1_U60 icmp_ln58_7_fu_2559_p2 add_ln58_7_fu_2565_p2 select_ln58_7_fu_2571_p3 delta_22_fu_2579_p3 sdiv_24ns_16s_16_28_1_U44 exp_decay_14_fu_1585_p2 icmp_ln50_7_fu_1746_p2 mul_16ns_16s_31_1_1_U52 icmp_ln51_7_fu_2401_p2 add_ln51_7_fu_2407_p2 select_ln51_7_fu_2412_p3 delta_21_fu_2419_p3 icmp_ln102_7_fu_2602_p2 post_id_3_fu_606_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_process_post_spike_fu_1108</InstName>
                    <ModuleName>process_post_spike</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1108</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_process_post_spike_Pipeline_STDP_LTP_LOOP_fu_256</InstName>
                            <ModuleName>process_post_spike_Pipeline_STDP_LTP_LOOP</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>256</ID>
                            <BindInstances>icmp_ln41_fu_560_p2 icmp_ln139_fu_615_p2 dt_fu_621_p2 icmp_ln46_fu_703_p2 icmp_ln46_16_fu_708_p2 and_ln46_fu_712_p2 sub_ln53_fu_728_p2 icmp_ln53_fu_734_p2 sdiv_24ns_16s_16_28_1_U105 exp_decay_16_fu_1248_p2 icmp_ln57_fu_1254_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U129 mac_mulsub_16s_16ns_1ns_31_4_1_U129 icmp_ln58_fu_1616_p2 add_ln58_fu_1622_p2 select_ln58_fu_1628_p3 delta_32_fu_1636_p3 sdiv_24ns_16s_16_28_1_U106 exp_decay_fu_1239_p2 icmp_ln50_fu_1264_p2 mul_16ns_16s_31_1_1_U121 icmp_ln51_fu_1345_p2 add_ln51_fu_1351_p2 select_ln51_fu_1356_p3 delta_fu_1363_p3 icmp_ln143_fu_1749_p2 icmp_ln139_1_fu_626_p2 dt_8_fu_632_p2 icmp_ln46_17_fu_771_p2 icmp_ln46_18_fu_776_p2 and_ln46_8_fu_780_p2 sub_ln53_8_fu_796_p2 icmp_ln53_8_fu_802_p2 sdiv_24ns_16s_16_28_1_U107 exp_decay_18_fu_1294_p2 icmp_ln57_8_fu_1300_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U130 mac_mulsub_16s_16ns_1ns_31_4_1_U130 icmp_ln58_8_fu_1782_p2 add_ln58_8_fu_1788_p2 select_ln58_8_fu_1794_p3 delta_35_fu_1802_p3 sdiv_24ns_16s_16_28_1_U108 exp_decay_17_fu_1309_p2 icmp_ln50_8_fu_1315_p2 mul_16ns_16s_31_1_1_U122 icmp_ln51_8_fu_1479_p2 add_ln51_8_fu_1485_p2 select_ln51_8_fu_1490_p3 delta_34_fu_1497_p3 icmp_ln143_1_fu_1893_p2 icmp_ln139_2_fu_637_p2 dt_9_fu_643_p2 icmp_ln46_19_fu_839_p2 icmp_ln46_20_fu_844_p2 and_ln46_9_fu_848_p2 sub_ln53_9_fu_864_p2 icmp_ln53_9_fu_870_p2 sdiv_24ns_16s_16_28_1_U109 exp_decay_20_fu_1398_p2 icmp_ln57_9_fu_1404_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U131 mac_mulsub_16s_16ns_1ns_31_4_1_U131 icmp_ln58_9_fu_1926_p2 add_ln58_9_fu_1932_p2 select_ln58_9_fu_1938_p3 delta_38_fu_1946_p3 sdiv_24ns_16s_16_28_1_U110 exp_decay_19_fu_1413_p2 icmp_ln50_9_fu_1419_p2 mul_16ns_16s_31_1_1_U123 icmp_ln51_9_fu_1659_p2 add_ln51_9_fu_1665_p2 select_ln51_9_fu_1670_p3 delta_37_fu_1677_p3 icmp_ln143_2_fu_2051_p2 icmp_ln139_3_fu_648_p2 dt_10_fu_654_p2 icmp_ln46_21_fu_881_p2 icmp_ln46_22_fu_886_p2 and_ln46_10_fu_890_p2 sub_ln53_10_fu_906_p2 icmp_ln53_10_fu_912_p2 sdiv_24ns_16s_16_28_1_U111 exp_decay_22_fu_1428_p2 icmp_ln57_10_fu_1434_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U132 mac_mulsub_16s_16ns_1ns_31_4_1_U132 icmp_ln58_10_fu_2084_p2 add_ln58_10_fu_2090_p2 select_ln58_10_fu_2096_p3 delta_41_fu_2104_p3 sdiv_24ns_16s_16_28_1_U112 exp_decay_21_fu_1325_p2 icmp_ln50_10_fu_1440_p2 mul_16ns_16s_31_1_1_U124 icmp_ln51_10_fu_1825_p2 add_ln51_10_fu_1831_p2 select_ln51_10_fu_1836_p3 delta_40_fu_1843_p3 icmp_ln143_3_fu_2200_p2 icmp_ln139_4_fu_659_p2 dt_11_fu_665_p2 icmp_ln46_23_fu_923_p2 icmp_ln46_24_fu_928_p2 and_ln46_11_fu_932_p2 sub_ln53_11_fu_948_p2 icmp_ln53_11_fu_954_p2 sdiv_24ns_16s_16_28_1_U113 exp_decay_24_fu_1532_p2 icmp_ln57_11_fu_1538_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U133 mac_mulsub_16s_16ns_1ns_31_4_1_U133 icmp_ln58_11_fu_2233_p2 add_ln58_11_fu_2239_p2 select_ln58_11_fu_2245_p3 delta_44_fu_2253_p3 sdiv_24ns_16s_16_28_1_U114 exp_decay_23_fu_1449_p2 icmp_ln50_11_fu_1544_p2 mul_16ns_16s_31_1_1_U125 icmp_ln51_11_fu_1969_p2 add_ln51_11_fu_1975_p2 select_ln51_11_fu_1980_p3 delta_43_fu_1987_p3 icmp_ln143_4_fu_2349_p2 icmp_ln139_5_fu_670_p2 dt_12_fu_676_p2 icmp_ln46_25_fu_965_p2 icmp_ln46_26_fu_970_p2 and_ln46_12_fu_974_p2 sub_ln53_12_fu_990_p2 icmp_ln53_12_fu_996_p2 sdiv_24ns_16s_16_28_1_U115 exp_decay_26_fu_1552_p2 icmp_ln57_12_fu_1558_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U134 mac_mulsub_16s_16ns_1ns_31_4_1_U134 icmp_ln58_12_fu_2382_p2 add_ln58_12_fu_2388_p2 select_ln58_12_fu_2394_p3 delta_47_fu_2402_p3 sdiv_24ns_16s_16_28_1_U116 exp_decay_25_fu_1459_p2 icmp_ln50_12_fu_1564_p2 mul_16ns_16s_31_1_1_U126 icmp_ln51_12_fu_2127_p2 add_ln51_12_fu_2133_p2 select_ln51_12_fu_2138_p3 delta_46_fu_2145_p3 icmp_ln143_5_fu_2472_p2 icmp_ln139_6_fu_681_p2 dt_13_fu_687_p2 icmp_ln46_27_fu_1007_p2 icmp_ln46_28_fu_1012_p2 and_ln46_13_fu_1016_p2 sub_ln53_13_fu_1032_p2 icmp_ln53_13_fu_1038_p2 sdiv_24ns_16s_16_28_1_U117 exp_decay_28_fu_1712_p2 icmp_ln57_13_fu_1718_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U135 mac_mulsub_16s_16ns_1ns_31_4_1_U135 icmp_ln58_13_fu_2505_p2 add_ln58_13_fu_2511_p2 select_ln58_13_fu_2517_p3 delta_50_fu_2525_p3 sdiv_24ns_16s_16_28_1_U118 exp_decay_27_fu_1573_p2 icmp_ln50_13_fu_1724_p2 mul_16ns_16s_31_1_1_U127 icmp_ln51_13_fu_2276_p2 add_ln51_13_fu_2282_p2 select_ln51_13_fu_2287_p3 delta_49_fu_2294_p3 icmp_ln143_6_fu_2567_p2 icmp_ln139_7_fu_692_p2 dt_14_fu_698_p2 icmp_ln46_29_fu_1049_p2 icmp_ln46_30_fu_1054_p2 and_ln46_14_fu_1058_p2 sub_ln53_14_fu_1074_p2 icmp_ln53_14_fu_1080_p2 sdiv_24ns_16s_16_28_1_U119 exp_decay_30_fu_1732_p2 icmp_ln57_14_fu_1738_p2 mac_mulsub_16s_16ns_1ns_31_4_1_U136 mac_mulsub_16s_16ns_1ns_31_4_1_U136 icmp_ln58_14_fu_2600_p2 add_ln58_14_fu_2606_p2 select_ln58_14_fu_2612_p3 delta_53_fu_2620_p3 sdiv_24ns_16s_16_28_1_U120 exp_decay_29_fu_1583_p2 icmp_ln50_14_fu_1744_p2 mul_16ns_16s_31_1_1_U128 icmp_ln51_14_fu_2425_p2 add_ln51_14_fu_2431_p2 select_ln51_14_fu_2436_p3 delta_52_fu_2443_p3 icmp_ln143_7_fu_2651_p2 pre_id_3_fu_604_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_apply_weight_updates_fu_1154</InstName>
                    <ModuleName>apply_weight_updates</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1154</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_apply_weight_updates_Pipeline_VITIS_LOOP_167_1_fu_108</InstName>
                            <ModuleName>apply_weight_updates_Pipeline_VITIS_LOOP_167_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>108</ID>
                            <BindInstances>add_ln183_1_fu_537_p2 add_ln173_fu_554_p2 sparsemux_17_3_8_1_1_U180 mul_16s_10s_26_1_1_U178 icmp_ln180_fu_604_p2 add_ln180_fu_609_p2 select_ln180_fu_614_p3 modulated_delta_1_fu_621_p3 mac_muladd_16s_16s_24s_32_4_1_U182 sparsemux_9_2_16_1_1_U179 mac_muladd_16s_16s_24s_32_4_1_U182 icmp_ln183_fu_724_p2 mul_16s_16s_32_1_1_U181 icmp_ln189_fu_789_p2 add_ln189_fu_794_p2 select_ln189_fu_799_p3 select_ln189_1_fu_806_p3 new_weight_fu_813_p2 icmp_ln70_fu_829_p2 icmp_ln71_fu_835_p2 select_ln70_1_fu_843_p3 or_ln70_fu_850_p2 select_ln70_fu_855_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln177_fu_144_p2 sub_ln179_fu_170_p2 sub_ln179_1_fu_188_p2 select_ln179_fu_204_p3 and_ln177_fu_213_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_apply_reward_signal_fu_1188</InstName>
                    <ModuleName>apply_reward_signal</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1188</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_apply_reward_signal_Pipeline_REWARD_OUTER_REWARD_INNER_fu_78</InstName>
                            <ModuleName>apply_reward_signal_Pipeline_REWARD_OUTER_REWARD_INNER</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>78</ID>
                            <BindInstances>icmp_ln223_fu_394_p2 add_ln223_1_fu_400_p2 add_ln223_fu_417_p2 icmp_ln224_fu_423_p2 select_ln223_fu_429_p3 select_ln223_1_fu_437_p3 sparsemux_9_2_16_1_1_U223 icmp_ln228_fu_532_p2 sparsemux_17_3_8_1_1_U225 mul_16s_10s_26_1_1_U224 mul_26s_16s_40_1_1_U222 icmp_ln230_fu_656_p2 add_ln230_fu_662_p2 select_ln230_fu_667_p3 delta_fu_674_p3 w_fu_684_p2 icmp_ln70_fu_700_p2 icmp_ln71_fu_706_p2 select_ln70_2_fu_714_p3 or_ln70_fu_721_p2 select_ln70_fu_726_p3 add_ln224_fu_493_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln219_fu_109_p2 sub_ln221_fu_135_p2 sub_ln221_1_fu_153_p2 reward_factor_fu_169_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_decay_eligibility_traces_fu_1218</InstName>
                    <ModuleName>decay_eligibility_traces</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1218</ID>
                    <BindInstances>icmp_ln202_fu_194_p2 add_ln202_1_fu_200_p2 add_ln202_fu_217_p2 icmp_ln203_fu_223_p2 select_ln202_fu_229_p3 select_ln202_1_fu_237_p3 sparsemux_9_2_16_1_1_U255 mul_16s_16s_32_1_1_U256 icmp_ln205_fu_326_p2 add_ln203_fu_279_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_1_fu_1231</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1231</ID>
                    <BindInstances>icmp_ln529_fu_214_p2 add_ln529_fu_220_p2 sparsemux_17_3_8_1_1_U262 weight_sum_13_fu_300_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_11_fu_1252</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1252</ID>
                    <BindInstances>icmp_ln529_fu_230_p2 add_ln529_fu_236_p2 sparsemux_17_3_8_1_1_U272 weight_sum_fu_328_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_12_fu_1274</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1274</ID>
                    <BindInstances>icmp_ln529_fu_230_p2 add_ln529_fu_236_p2 sparsemux_17_3_8_1_1_U283 weight_sum_fu_328_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_13_fu_1296</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1296</ID>
                    <BindInstances>icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U294 weight_sum_fu_328_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_14_fu_1318</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1318</ID>
                    <BindInstances>icmp_ln529_fu_230_p2 add_ln529_fu_236_p2 sparsemux_17_3_8_1_1_U305 weight_sum_6_fu_328_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_15_fu_1340</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1340</ID>
                    <BindInstances>icmp_ln529_fu_224_p2 add_ln529_fu_230_p2 sparsemux_17_3_8_1_1_U316 weight_sum_5_fu_322_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_16_fu_1362</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1362</ID>
                    <BindInstances>icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U327 weight_sum_4_fu_328_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_17_fu_1384</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1384</ID>
                    <BindInstances>icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U338 weight_sum_3_fu_328_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_18_fu_1406</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1406</ID>
                    <BindInstances>icmp_ln529_fu_230_p2 add_ln529_fu_236_p2 sparsemux_17_3_8_1_1_U349 weight_sum_2_fu_328_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_19_fu_1428</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1428</ID>
                    <BindInstances>icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U360 weight_sum_1_fu_324_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_110_fu_1450</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_110</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1450</ID>
                    <BindInstances>icmp_ln529_fu_224_p2 add_ln529_fu_230_p2 sparsemux_17_3_8_1_1_U371 weight_sum_12_fu_322_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_111_fu_1472</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_111</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1472</ID>
                    <BindInstances>icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U382 weight_sum_11_fu_324_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_112_fu_1494</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_112</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1494</ID>
                    <BindInstances>icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U393 weight_sum_10_fu_328_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_113_fu_1516</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_113</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1516</ID>
                    <BindInstances>icmp_ln529_fu_224_p2 add_ln529_fu_230_p2 sparsemux_17_3_8_1_1_U404 weight_sum_9_fu_326_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_114_fu_1538</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_114</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1538</ID>
                    <BindInstances>icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U415 weight_sum_8_fu_328_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_snn_top_hls_Pipeline_VITIS_LOOP_529_115_fu_1560</InstName>
                    <ModuleName>snn_top_hls_Pipeline_VITIS_LOOP_529_115</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1560</ID>
                    <BindInstances>icmp_ln529_fu_226_p2 add_ln529_fu_232_p2 sparsemux_17_3_8_1_1_U426 weight_sum_7_fu_328_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>xor_ln357_fu_1714_p2 or_ln357_fu_1720_p2 or_ln389_fu_1736_p2 select_ln389_fu_1741_p3 and_ln409_fu_1732_p2 add_ln425_fu_1765_p2 select_ln462_fu_1791_p3 and_ln468_fu_1798_p2 sparsemux_17_3_8_1_1_U437 icmp_ln487_fu_1904_p2 icmp_ln487_1_fu_1909_p2 m_axis_weights_TLAST_int_regslice add_ln493_fu_1927_p2 add_ln496_fu_1946_p2 select_ln497_fu_1964_p3 add_ln507_fu_1984_p2 or_ln506_fu_1990_p2 select_ln506_fu_1995_p3 p_ZL15pre_spike_times_0_U p_ZL15pre_spike_times_1_U p_ZL15pre_spike_times_2_U p_ZL15pre_spike_times_3_U p_ZL15pre_spike_times_4_U p_ZL15pre_spike_times_5_U p_ZL15pre_spike_times_6_U p_ZL15pre_spike_times_7_U p_ZL16post_spike_times_0_U p_ZL16post_spike_times_1_U p_ZL16post_spike_times_2_U p_ZL16post_spike_times_3_U p_ZL16post_spike_times_4_U p_ZL16post_spike_times_5_U p_ZL16post_spike_times_6_U p_ZL16post_spike_times_7_U p_ZL18eligibility_traces_0_U p_ZL18eligibility_traces_1_U p_ZL18eligibility_traces_2_U p_ZL18eligibility_traces_3_U p_ZL13weight_memory_0_U p_ZL13weight_memory_1_U p_ZL13weight_memory_2_U p_ZL13weight_memory_3_U p_ZL13weight_memory_4_U p_ZL13weight_memory_5_U p_ZL13weight_memory_6_U p_ZL13weight_memory_7_U weight_update_fifo_fifo_U ctrl_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>snn_top_hls_Pipeline_RESET_PRE</Name>
            <Loops>
                <RESET_PRE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.046</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RESET_PRE>
                        <Name>RESET_PRE</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </RESET_PRE>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:363</SourceLocation>
                    <SummaryOfLoopViolations>
                        <RESET_PRE>
                            <Name>RESET_PRE</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:363</SourceLocation>
                        </RESET_PRE>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>41</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RESET_PRE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_fu_350_p2" SOURCE="src/snn_top_hls.cpp:363" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln363" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_RESET_TRACE_OUTER_RESET_TRACE_INNER</Name>
            <Loops>
                <RESET_TRACE_OUTER_RESET_TRACE_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.117</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1027</Best-caseLatency>
                    <Average-caseLatency>1027</Average-caseLatency>
                    <Worst-caseLatency>1027</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RESET_TRACE_OUTER_RESET_TRACE_INNER>
                        <Name>RESET_TRACE_OUTER_RESET_TRACE_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1025</Latency>
                        <AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </RESET_TRACE_OUTER_RESET_TRACE_INNER>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:371</SourceLocation>
                    <SummaryOfLoopViolations>
                        <RESET_TRACE_OUTER_RESET_TRACE_INNER>
                            <Name>RESET_TRACE_OUTER_RESET_TRACE_INNER</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:370</SourceLocation>
                        </RESET_TRACE_OUTER_RESET_TRACE_INNER>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>44</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>192</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="RESET_TRACE_OUTER_RESET_TRACE_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln370_fu_208_p2" SOURCE="src/snn_top_hls.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln370" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RESET_TRACE_OUTER_RESET_TRACE_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_1_fu_214_p2" SOURCE="src/snn_top_hls.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln370_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RESET_TRACE_OUTER_RESET_TRACE_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_fu_230_p2" SOURCE="src/snn_top_hls.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln370" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RESET_TRACE_OUTER_RESET_TRACE_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln370_fu_244_p3" SOURCE="src/snn_top_hls.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln370" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="RESET_TRACE_OUTER_RESET_TRACE_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln370_1_fu_252_p3" SOURCE="src/snn_top_hls.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln370_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RESET_TRACE_OUTER_RESET_TRACE_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_fu_329_p2" SOURCE="src/snn_top_hls.cpp:371" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln371" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER</Name>
            <Loops>
                <INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.321</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.990 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.990 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.990 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER>
                        <Name>INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>40.970 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:380</SourceLocation>
                    <SummaryOfLoopViolations>
                        <INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER>
                            <Name>INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:379</SourceLocation>
                        </INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>144</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln379_fu_256_p2" SOURCE="src/snn_top_hls.cpp:379" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln379" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_1_fu_262_p2" SOURCE="src/snn_top_hls.cpp:379" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln379_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_fu_336_p2" SOURCE="src/snn_top_hls.cpp:379" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln379" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln380_fu_276_p2" SOURCE="src/snn_top_hls.cpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln380" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln379_fu_282_p3" SOURCE="src/snn_top_hls.cpp:379" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln379" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln379_1_fu_342_p3" SOURCE="src/snn_top_hls.cpp:379" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln379_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln380_fu_322_p2" SOURCE="src/snn_top_hls.cpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln380" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_pre_spike_Pipeline_STDP_LTD_LOOP</Name>
            <Loops>
                <STDP_LTD_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100</Best-caseLatency>
                    <Average-caseLatency>100</Average-caseLatency>
                    <Worst-caseLatency>100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>72</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <STDP_LTD_LOOP>
                        <Name>STDP_LTD_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>98</Latency>
                        <AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>43</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </STDP_LTD_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:93</SourceLocation>
                    <SummaryOfLoopViolations>
                        <STDP_LTD_LOOP>
                            <Name>STDP_LTD_LOOP</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/snn_top_hls.cpp:93</SourceLocation>
                        </STDP_LTD_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>27324</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>23556</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>44</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_562_p2" SOURCE="src/snn_top_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_fu_617_p2" SOURCE="src/snn_top_hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_fu_623_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_fu_705_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_1_fu_710_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_714_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_730_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_fu_736_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U29" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_1_fu_1250_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_fu_1256_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U53" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U53" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_fu_1618_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1624_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_fu_1630_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_1_fu_1638_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U30" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_fu_1241_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_fu_1266_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U45" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_fu_1347_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1353_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_1358_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_fu_1365_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_fu_1751_p2" SOURCE="src/snn_top_hls.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_1_fu_628_p2" SOURCE="src/snn_top_hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_1_fu_634_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_2_fu_773_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_3_fu_778_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_1_fu_782_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_1_fu_798_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_1_fu_804_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U31" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_3_fu_1296_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_1_fu_1302_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U54" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U54" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_1_fu_1784_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_1790_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_1_fu_1796_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_4_fu_1804_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U32" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_2_fu_1311_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_1_fu_1317_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U46" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_1_fu_1481_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_1487_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_1_fu_1492_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_3_fu_1499_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_1_fu_1893_p2" SOURCE="src/snn_top_hls.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_2_fu_639_p2" SOURCE="src/snn_top_hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_2_fu_645_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_4_fu_841_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_5_fu_846_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_2_fu_850_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_2_fu_866_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_2_fu_872_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U33" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_5_fu_1400_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_2_fu_1406_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U55" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U55" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_2_fu_1926_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_2_fu_1932_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_2_fu_1938_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_7_fu_1946_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U34" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_4_fu_1415_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_2_fu_1421_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U47" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_2_fu_1661_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_1667_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_2_fu_1672_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_6_fu_1679_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_2_fu_2043_p2" SOURCE="src/snn_top_hls.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_3_fu_650_p2" SOURCE="src/snn_top_hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_3_fu_656_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_6_fu_883_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_7_fu_888_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_3_fu_892_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_3_fu_908_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_3_fu_914_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U35" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_7_fu_1430_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_3_fu_1436_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U56" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U56" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_3_fu_2076_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_3_fu_2082_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_3_fu_2088_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_10_fu_2096_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U36" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_6_fu_1327_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_3_fu_1442_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U48" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_3_fu_1827_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_3_fu_1833_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_3_fu_1838_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_9_fu_1845_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_3_fu_2184_p2" SOURCE="src/snn_top_hls.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_4_fu_661_p2" SOURCE="src/snn_top_hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_4_fu_667_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_8_fu_925_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_9_fu_930_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_4_fu_934_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_4_fu_950_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_4_fu_956_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U37" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_9_fu_1534_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_4_fu_1540_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U57" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U57" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_4_fu_2217_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_4_fu_2223_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_4_fu_2229_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_13_fu_2237_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U38" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_8_fu_1451_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_4_fu_1546_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U49" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_4_fu_1969_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_4_fu_1975_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_4_fu_1980_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_12_fu_1987_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_4_fu_2325_p2" SOURCE="src/snn_top_hls.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_5_fu_672_p2" SOURCE="src/snn_top_hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_5_fu_678_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_10_fu_967_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_11_fu_972_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_5_fu_976_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_5_fu_992_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_5_fu_998_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U39" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_11_fu_1554_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_5_fu_1560_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U58" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U58" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_5_fu_2358_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_5_fu_2364_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_5_fu_2370_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_16_fu_2378_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U40" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_10_fu_1461_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_5_fu_1566_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U50" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_5_fu_2119_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_5_fu_2125_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_5_fu_2130_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_15_fu_2137_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_5_fu_2440_p2" SOURCE="src/snn_top_hls.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_6_fu_683_p2" SOURCE="src/snn_top_hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_6_fu_689_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_12_fu_1009_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_13_fu_1014_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_6_fu_1018_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_6_fu_1034_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_6_fu_1040_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U41" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_13_fu_1714_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_6_fu_1720_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U59" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U59" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_6_fu_2480_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_6_fu_2486_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_6_fu_2492_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_19_fu_2500_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U42" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_12_fu_1575_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_6_fu_1726_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U51" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_6_fu_2260_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_6_fu_2266_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_6_fu_2271_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_18_fu_2278_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_6_fu_2526_p2" SOURCE="src/snn_top_hls.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln98_7_fu_694_p2" SOURCE="src/snn_top_hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_7_fu_700_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_14_fu_1051_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_15_fu_1056_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_7_fu_1060_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_7_fu_1076_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_7_fu_1082_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U43" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_15_fu_1734_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_7_fu_1740_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U60" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U60" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_7_fu_2559_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_7_fu_2565_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_7_fu_2571_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_22_fu_2579_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTD_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U44" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_14_fu_1585_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_7_fu_1746_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U52" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_7_fu_2401_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_7_fu_2407_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_7_fu_2412_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_21_fu_2419_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_7_fu_2602_p2" SOURCE="src/snn_top_hls.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTD_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="post_id_3_fu_606_p2" SOURCE="src/snn_top_hls.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="post_id_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_pre_spike</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>101</Best-caseLatency>
                    <Average-caseLatency>101</Average-caseLatency>
                    <Worst-caseLatency>101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:80</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>27343</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>23570</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>44</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>process_post_spike_Pipeline_STDP_LTP_LOOP</Name>
            <Loops>
                <STDP_LTP_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100</Best-caseLatency>
                    <Average-caseLatency>100</Average-caseLatency>
                    <Worst-caseLatency>100</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.000 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.000 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.000 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>72</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <STDP_LTP_LOOP>
                        <Name>STDP_LTP_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>98</Latency>
                        <AbsoluteTimeLatency>0.980 us</AbsoluteTimeLatency>
                        <PipelineII>8</PipelineII>
                        <PipelineDepth>43</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </STDP_LTP_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:134</SourceLocation>
                    <SummaryOfLoopViolations>
                        <STDP_LTP_LOOP>
                            <Name>STDP_LTP_LOOP</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/snn_top_hls.cpp:134</SourceLocation>
                        </STDP_LTP_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>27323</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>23556</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>44</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_560_p2" SOURCE="src/snn_top_hls.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln139_fu_615_p2" SOURCE="src/snn_top_hls.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_fu_621_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_fu_703_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_16_fu_708_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_fu_712_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_fu_728_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_fu_734_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U105" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_16_fu_1248_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_fu_1254_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U129" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U129" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_fu_1616_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1622_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_fu_1628_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_32_fu_1636_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U106" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_fu_1239_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_fu_1264_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U121" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_fu_1345_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1351_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_1356_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_fu_1363_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_fu_1749_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln139_1_fu_626_p2" SOURCE="src/snn_top_hls.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_8_fu_632_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_17_fu_771_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_18_fu_776_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_8_fu_780_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_8_fu_796_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_8_fu_802_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U107" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_18_fu_1294_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_8_fu_1300_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U130" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U130" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_8_fu_1782_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_8_fu_1788_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_8_fu_1794_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_35_fu_1802_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U108" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_17_fu_1309_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_8_fu_1315_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U122" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_8_fu_1479_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_8_fu_1485_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_8_fu_1490_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_34_fu_1497_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_1_fu_1893_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln139_2_fu_637_p2" SOURCE="src/snn_top_hls.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_9_fu_643_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_19_fu_839_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_20_fu_844_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_9_fu_848_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_9_fu_864_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_9_fu_870_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U109" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_20_fu_1398_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_9_fu_1404_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U131" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U131" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_9_fu_1926_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_9_fu_1932_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_9_fu_1938_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_38_fu_1946_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U110" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_19_fu_1413_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_9_fu_1419_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U123" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_9_fu_1659_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_9_fu_1665_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_9_fu_1670_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_37_fu_1677_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_2_fu_2051_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln139_3_fu_648_p2" SOURCE="src/snn_top_hls.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_10_fu_654_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_21_fu_881_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_22_fu_886_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_10_fu_890_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_10_fu_906_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_10_fu_912_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U111" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_22_fu_1428_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_10_fu_1434_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U132" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U132" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_10_fu_2084_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_10_fu_2090_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_10_fu_2096_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_41_fu_2104_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U112" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_21_fu_1325_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_10_fu_1440_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U124" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_10_fu_1825_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_10_fu_1831_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_10_fu_1836_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_40_fu_1843_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_3_fu_2200_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln139_4_fu_659_p2" SOURCE="src/snn_top_hls.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_11_fu_665_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_23_fu_923_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_24_fu_928_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_11_fu_932_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_11_fu_948_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_11_fu_954_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U113" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_24_fu_1532_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_11_fu_1538_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U133" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U133" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_11_fu_2233_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_11_fu_2239_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_11_fu_2245_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_44_fu_2253_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U114" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_23_fu_1449_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_11_fu_1544_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U125" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_11_fu_1969_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_11_fu_1975_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_11_fu_1980_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_43_fu_1987_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_4_fu_2349_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln139_5_fu_670_p2" SOURCE="src/snn_top_hls.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_12_fu_676_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_25_fu_965_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_26_fu_970_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_12_fu_974_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_12_fu_990_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_12_fu_996_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U115" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_26_fu_1552_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_12_fu_1558_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U134" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U134" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_12_fu_2382_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_12_fu_2388_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_12_fu_2394_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_47_fu_2402_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U116" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_25_fu_1459_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_12_fu_1564_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U126" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_12_fu_2127_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_12_fu_2133_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_12_fu_2138_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_46_fu_2145_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_5_fu_2472_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln139_6_fu_681_p2" SOURCE="src/snn_top_hls.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_13_fu_687_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_27_fu_1007_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_28_fu_1012_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_13_fu_1016_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_13_fu_1032_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_13_fu_1038_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U117" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_28_fu_1712_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_13_fu_1718_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U135" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U135" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_13_fu_2505_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_13_fu_2511_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_13_fu_2517_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_50_fu_2525_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U118" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_27_fu_1573_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_13_fu_1724_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U127" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_13_fu_2276_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_13_fu_2282_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_13_fu_2287_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_49_fu_2294_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_6_fu_2567_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln139_7_fu_692_p2" SOURCE="src/snn_top_hls.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="dt_14_fu_698_p2" SOURCE="src/snn_top_hls.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="dt_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln46_29_fu_1049_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln46_30_fu_1054_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln46_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln46_14_fu_1058_p2" SOURCE="src/snn_top_hls.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln46_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln53_14_fu_1074_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln53_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln53_14_fu_1080_p2" SOURCE="src/snn_top_hls.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln53_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U119" SOURCE="src/snn_top_hls.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln55_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="exp_decay_30_fu_1732_p2" SOURCE="src/snn_top_hls.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln57_14_fu_1738_p2" SOURCE="src/snn_top_hls.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln57_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U136" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="mac_mulsub_16s_16ns_1ns_31_4_1_U136" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln58_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln58_14_fu_2600_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_14_fu_2606_p2" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_14_fu_2612_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_53_fu_2620_p3" SOURCE="src/snn_top_hls.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="27" LOOP="STDP_LTP_LOOP" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_24ns_16s_16_28_1_U120" SOURCE="src/snn_top_hls.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln48_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="exp_decay_29_fu_1583_p2" SOURCE="src/snn_top_hls.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="exp_decay_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln50_14_fu_1744_p2" SOURCE="src/snn_top_hls.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_16s_31_1_1_U128" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln51_14_fu_2425_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_14_fu_2431_p2" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_14_fu_2436_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="delta_52_fu_2443_p3" SOURCE="src/snn_top_hls.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="delta_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_7_fu_2651_p2" SOURCE="src/snn_top_hls.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="STDP_LTP_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="pre_id_3_fu_604_p2" SOURCE="src/snn_top_hls.cpp:134" STORAGESUBTYPE="" URAM="0" VARIABLE="pre_id_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_post_spike</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>101</Best-caseLatency>
                    <Average-caseLatency>101</Average-caseLatency>
                    <Worst-caseLatency>101</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>101</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:121</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>16</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>27342</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>25</UTIL_FF>
                    <LUT>23570</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>44</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>apply_weight_updates_Pipeline_VITIS_LOOP_167_1</Name>
            <Loops>
                <VITIS_LOOP_167_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_167_1>
                        <Name>VITIS_LOOP_167_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_167_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:167</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_167_1>
                            <Name>VITIS_LOOP_167_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/snn_top_hls.cpp:167</SourceLocation>
                        </VITIS_LOOP_167_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>432</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>488</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_1_fu_537_p2" SOURCE="src/snn_top_hls.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln183_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_554_p2" SOURCE="src/snn_top_hls.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U180" SOURCE="src/snn_top_hls.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="current_weight" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U178" SOURCE="src/snn_top_hls.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln180_fu_604_p2" SOURCE="src/snn_top_hls.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln180_fu_609_p2" SOURCE="src/snn_top_hls.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln180_fu_614_p3" SOURCE="src/snn_top_hls.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="select" PRAGMA="" RTLNAME="modulated_delta_1_fu_621_p3" SOURCE="src/snn_top_hls.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="modulated_delta_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_167_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24s_32_4_1_U182" SOURCE="src/snn_top_hls.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U179" SOURCE="src/snn_top_hls.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_167_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_24s_32_4_1_U182" SOURCE="src/snn_top_hls.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln183_fu_724_p2" SOURCE="src/snn_top_hls.cpp:183" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U181" SOURCE="src/snn_top_hls.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln189_fu_789_p2" SOURCE="src/snn_top_hls.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_794_p2" SOURCE="src/snn_top_hls.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln189_fu_799_p3" SOURCE="src/snn_top_hls.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln189_1_fu_806_p3" SOURCE="src/snn_top_hls.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln189_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="add" PRAGMA="" RTLNAME="new_weight_fu_813_p2" SOURCE="src/snn_top_hls.cpp:188" STORAGESUBTYPE="" URAM="0" VARIABLE="new_weight" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln70_fu_829_p2" SOURCE="src/snn_top_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln71_fu_835_p2" SOURCE="src/snn_top_hls.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_1_fu_843_p3" SOURCE="src/snn_top_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln70_fu_850_p2" SOURCE="src/snn_top_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_167_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_fu_855_p3" SOURCE="src/snn_top_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>apply_weight_updates</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:163</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>445</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>574</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln177_fu_144_p2" SOURCE="src/snn_top_hls.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_fu_170_p2" SOURCE="src/snn_top_hls.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln179_1_fu_188_p2" SOURCE="src/snn_top_hls.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln179_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln179_fu_204_p3" SOURCE="src/snn_top_hls.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln177_fu_213_p2" SOURCE="src/snn_top_hls.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln177" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>apply_reward_signal_Pipeline_REWARD_OUTER_REWARD_INNER</Name>
            <Loops>
                <REWARD_OUTER_REWARD_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.158</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4103</Best-caseLatency>
                    <Average-caseLatency>4103</Average-caseLatency>
                    <Worst-caseLatency>4103</Worst-caseLatency>
                    <Best-caseRealTimeLatency>41.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>41.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <REWARD_OUTER_REWARD_INNER>
                        <Name>REWARD_OUTER_REWARD_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4101</Latency>
                        <AbsoluteTimeLatency>41.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </REWARD_OUTER_REWARD_INNER>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:224</SourceLocation>
                    <SummaryOfLoopViolations>
                        <REWARD_OUTER_REWARD_INNER>
                            <Name>REWARD_OUTER_REWARD_INNER</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:223</SourceLocation>
                        </REWARD_OUTER_REWARD_INNER>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>982</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>763</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln223_fu_394_p2" SOURCE="src/snn_top_hls.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_1_fu_400_p2" SOURCE="src/snn_top_hls.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_417_p2" SOURCE="src/snn_top_hls.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln224_fu_423_p2" SOURCE="src/snn_top_hls.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_fu_429_p3" SOURCE="src/snn_top_hls.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln223_1_fu_437_p3" SOURCE="src/snn_top_hls.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln223_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U223" SOURCE="src/snn_top_hls.cpp:227" STORAGESUBTYPE="" URAM="0" VARIABLE="trace" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln228_fu_532_p2" SOURCE="src/snn_top_hls.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U225" SOURCE="src/snn_top_hls.cpp:229" STORAGESUBTYPE="" URAM="0" VARIABLE="current" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U224" SOURCE="src/snn_top_hls.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln230" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_26s_16s_40_1_1_U222" SOURCE="src/snn_top_hls.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln230_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln230_fu_656_p2" SOURCE="src/snn_top_hls.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_662_p2" SOURCE="src/snn_top_hls.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln230" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln230_fu_667_p3" SOURCE="src/snn_top_hls.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="select" PRAGMA="" RTLNAME="delta_fu_674_p3" SOURCE="src/snn_top_hls.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="delta" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="add" PRAGMA="" RTLNAME="w_fu_684_p2" SOURCE="src/snn_top_hls.cpp:231" STORAGESUBTYPE="" URAM="0" VARIABLE="w" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln70_fu_700_p2" SOURCE="src/snn_top_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln71_fu_706_p2" SOURCE="src/snn_top_hls.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_2_fu_714_p3" SOURCE="src/snn_top_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="or" PRAGMA="" RTLNAME="or_ln70_fu_721_p2" SOURCE="src/snn_top_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln70_fu_726_p3" SOURCE="src/snn_top_hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="REWARD_OUTER_REWARD_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_493_p2" SOURCE="src/snn_top_hls.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>apply_reward_signal</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.158</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>2053</Average-caseLatency>
                    <Worst-caseLatency>4104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.530 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>41.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 4104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:214</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>995</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>849</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln219_fu_109_p2" SOURCE="src/snn_top_hls.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln221_fu_135_p2" SOURCE="src/snn_top_hls.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln221" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln221_1_fu_153_p2" SOURCE="src/snn_top_hls.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln221_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="reward_factor_fu_169_p3" SOURCE="src/snn_top_hls.cpp:221" STORAGESUBTYPE="" URAM="0" VARIABLE="reward_factor" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>decay_eligibility_traces</Name>
            <Loops>
                <DECAY_OUTER_DECAY_INNER/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.321</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8197</Best-caseLatency>
                    <Average-caseLatency>8197</Average-caseLatency>
                    <Worst-caseLatency>8197</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8194</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DECAY_OUTER_DECAY_INNER>
                        <Name>DECAY_OUTER_DECAY_INNER</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8195</Latency>
                        <AbsoluteTimeLatency>81.950 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </DECAY_OUTER_DECAY_INNER>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:203</SourceLocation>
                    <SummaryOfLoopViolations>
                        <DECAY_OUTER_DECAY_INNER>
                            <Name>DECAY_OUTER_DECAY_INNER</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:202</SourceLocation>
                        </DECAY_OUTER_DECAY_INNER>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>215</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>288</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="DECAY_OUTER_DECAY_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln202_fu_194_p2" SOURCE="src/snn_top_hls.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln202" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_OUTER_DECAY_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_1_fu_200_p2" SOURCE="src/snn_top_hls.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln202_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_OUTER_DECAY_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_217_p2" SOURCE="src/snn_top_hls.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln202" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="DECAY_OUTER_DECAY_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln203_fu_223_p2" SOURCE="src/snn_top_hls.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="DECAY_OUTER_DECAY_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln202_fu_229_p3" SOURCE="src/snn_top_hls.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln202" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="DECAY_OUTER_DECAY_INNER" OPTYPE="select" PRAGMA="" RTLNAME="select_ln202_1_fu_237_p3" SOURCE="src/snn_top_hls.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln202_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="DECAY_OUTER_DECAY_INNER" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_16_1_1_U255" SOURCE="src/snn_top_hls.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="DECAY_OUTER_DECAY_INNER" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_32_1_1_U256" SOURCE="src/snn_top_hls.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln205" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="DECAY_OUTER_DECAY_INNER" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln205_fu_326_p2" SOURCE="src/snn_top_hls.cpp:205" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="DECAY_OUTER_DECAY_INNER" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_279_p2" SOURCE="src/snn_top_hls.cpp:203" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln203" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_1</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>128</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_214_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_220_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U262" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_13_fu_300_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_13" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_11</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>130</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_230_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_236_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U272" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_fu_328_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_12</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>133</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_230_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_236_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U283" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_fu_328_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_13</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>133</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_226_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_232_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U294" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_fu_328_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_14</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>136</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_230_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_236_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U305" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_6_fu_328_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_6" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_15</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>136</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_224_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_230_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U316" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_5_fu_322_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_5" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_16</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>136</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_226_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_232_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U327" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_4_fu_328_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_17</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>136</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_226_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_232_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U338" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_3_fu_328_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_18</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_230_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_236_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U349" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_2_fu_328_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_19</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_226_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_232_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U360" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_1_fu_324_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_110</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_224_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_230_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U371" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_12_fu_322_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_12" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_111</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_226_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_232_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U382" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_11_fu_324_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_11" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_112</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_226_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_232_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U393" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_10_fu_328_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_10" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_113</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_224_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_230_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U404" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_9_fu_326_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_9" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_114</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_226_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_232_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U415" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_8_fu_328_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_8" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls_Pipeline_VITIS_LOOP_529_115</Name>
            <Loops>
                <VITIS_LOOP_529_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_529_1>
                        <Name>VITIS_LOOP_529_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>0.170 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_529_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:526</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_529_1>
                            <Name>VITIS_LOOP_529_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/snn_top_hls.cpp:529</SourceLocation>
                        </VITIS_LOOP_529_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>38</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>139</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln529_fu_226_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln529" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln529_fu_232_p2" SOURCE="src/snn_top_hls.cpp:529" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U426" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_529_1" OPTYPE="add" PRAGMA="" RTLNAME="weight_sum_7_fu_328_p2" SOURCE="src/snn_top_hls.cpp:530" STORAGESUBTYPE="" URAM="0" VARIABLE="weight_sum_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>snn_top_hls</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/snn_top_hls.cpp:240</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>11</UTIL_BRAM>
                    <DSP>39</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>17</UTIL_DSP>
                    <FF>58184</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>54</UTIL_FF>
                    <LUT>56644</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>106</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln357_fu_1714_p2" SOURCE="src/snn_top_hls.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln357" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln357_fu_1720_p2" SOURCE="src/snn_top_hls.cpp:357" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln357" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln389_fu_1736_p2" SOURCE="src/snn_top_hls.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln389" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln389_fu_1741_p3" SOURCE="src/snn_top_hls.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln389" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln409_fu_1732_p2" SOURCE="src/snn_top_hls.cpp:409" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln409" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln425_fu_1765_p2" SOURCE="src/snn_top_hls.cpp:425" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln425" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln462_fu_1791_p3" SOURCE="src/snn_top_hls.cpp:462" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln462" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln468_fu_1798_p2" SOURCE="src/snn_top_hls.cpp:468" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln468" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_8_1_1_U437" SOURCE="src/snn_top_hls.cpp:484" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln487_fu_1904_p2" SOURCE="src/snn_top_hls.cpp:487" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln487" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln487_1_fu_1909_p2" SOURCE="src/snn_top_hls.cpp:487" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln487_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="m_axis_weights_TLAST_int_regslice" SOURCE="src/snn_top_hls.cpp:487" STORAGESUBTYPE="" URAM="0" VARIABLE="w_pkt_last" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln493_fu_1927_p2" SOURCE="src/snn_top_hls.cpp:493" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln493" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln496_fu_1946_p2" SOURCE="src/snn_top_hls.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln496" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln497_fu_1964_p3" SOURCE="src/snn_top_hls.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln497" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln507_fu_1984_p2" SOURCE="src/snn_top_hls.cpp:507" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln507" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln506_fu_1990_p2" SOURCE="src/snn_top_hls.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln506_fu_1995_p3" SOURCE="src/snn_top_hls.cpp:506" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln506" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL15pre_spike_times_0_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL15pre_spike_times_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL15pre_spike_times_1_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL15pre_spike_times_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL15pre_spike_times_2_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL15pre_spike_times_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL15pre_spike_times_3_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL15pre_spike_times_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL15pre_spike_times_4_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL15pre_spike_times_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL15pre_spike_times_5_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL15pre_spike_times_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL15pre_spike_times_6_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL15pre_spike_times_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL15pre_spike_times_7_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL15pre_spike_times_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL16post_spike_times_0_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL16post_spike_times_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL16post_spike_times_1_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL16post_spike_times_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL16post_spike_times_2_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL16post_spike_times_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL16post_spike_times_3_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL16post_spike_times_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL16post_spike_times_4_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL16post_spike_times_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL16post_spike_times_5_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL16post_spike_times_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL16post_spike_times_6_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL16post_spike_times_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="p_ZL16post_spike_times_7_U" SOURCE="" STORAGESIZE="32 8 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="p_ZL16post_spike_times_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL18eligibility_traces_0_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL18eligibility_traces_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL18eligibility_traces_1_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL18eligibility_traces_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL18eligibility_traces_2_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL18eligibility_traces_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL18eligibility_traces_3_U" SOURCE="" STORAGESIZE="16 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL18eligibility_traces_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_0_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_1_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_2_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_3_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_4_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_5_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_6_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="p_ZL13weight_memory_7_U" SOURCE="" STORAGESIZE="8 512 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="p_ZL13weight_memory_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="weight_update_fifo_fifo_U" SOURCE="" STORAGESIZE="64 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="weight_update_fifo" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="ctrl" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="ctrl_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="ctrl_reg" index="0" direction="in" srcType="ap_uint&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="ctrl_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="config_reg" index="1" direction="in" srcType="ap_uint&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="config_reg" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="learning_params" index="2" direction="in" srcType="learning_params_t" srcSize="144">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="learning_params_1" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="learning_params_2" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="learning_params_3" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="learning_params_4" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl" name="learning_params_5" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="status_reg" index="3" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="status_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="status_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_count_reg" index="4" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="spike_count_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="spike_count_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weight_sum_reg" index="5" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="weight_sum_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="weight_sum_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="version_reg" index="6" direction="out" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="version_reg" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_ctrl" name="version_reg_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_axis_spikes" index="7" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 1UL, 1UL, 1UL, (unsigned char)'8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_spikes" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_spikes" index="8" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 1UL, 1UL, 1UL, (unsigned char)'8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_spikes" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_weights" index="9" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 1UL, 1UL, 1UL, (unsigned char)'8', false&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_weights" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="reward_signal" index="10" direction="in" srcType="ap_int&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl" name="reward_signal" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_in_valid" index="11" direction="out" srcType="ap_uint&lt;1&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_in_valid" name="spike_in_valid" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_in_neuron_id" index="12" direction="out" srcType="ap_uint&lt;8&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_in_neuron_id" name="spike_in_neuron_id" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_in_weight" index="13" direction="out" srcType="ap_int&lt;8&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_in_weight" name="spike_in_weight" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_in_ready" index="14" direction="in" srcType="ap_uint&lt;1&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_in_ready" name="spike_in_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_out_valid" index="15" direction="in" srcType="ap_uint&lt;1&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_out_valid" name="spike_out_valid" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_out_neuron_id" index="16" direction="in" srcType="ap_uint&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_out_neuron_id" name="spike_out_neuron_id" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_out_weight" index="17" direction="in" srcType="ap_int&lt;8&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_out_weight" name="spike_out_weight" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="spike_out_ready" index="18" direction="out" srcType="ap_uint&lt;1&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="spike_out_ready" name="spike_out_ready" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="snn_enable" index="19" direction="out" srcType="ap_uint&lt;1&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="snn_enable" name="snn_enable" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="snn_reset" index="20" direction="out" srcType="ap_uint&lt;1&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="snn_reset" name="snn_reset" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="threshold_out" index="21" direction="out" srcType="ap_uint&lt;16&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="threshold_out" name="threshold_out" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="leak_rate_out" index="22" direction="out" srcType="ap_uint&lt;16&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="leak_rate_out" name="leak_rate_out" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="snn_ready" index="23" direction="in" srcType="ap_uint&lt;1&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="snn_ready" name="snn_ready" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="snn_busy" index="24" direction="in" srcType="ap_uint&lt;1&gt;" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="snn_busy" name="snn_busy" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="ctrl_reg" access="W" description="Data signal of ctrl_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="ctrl_reg" access="W" description="Bit 31 to 0 of ctrl_reg"/>
                    </fields>
                </register>
                <register offset="0x18" name="config_reg" access="W" description="Data signal of config_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="config_reg" access="W" description="Bit 31 to 0 of config_reg"/>
                    </fields>
                </register>
                <register offset="0x20" name="learning_params_1" access="W" description="Data signal of learning_params" range="32">
                    <fields>
                        <field offset="0" width="32" name="learning_params" access="W" description="Bit 31 to 0 of learning_params"/>
                    </fields>
                </register>
                <register offset="0x24" name="learning_params_2" access="W" description="Data signal of learning_params" range="32">
                    <fields>
                        <field offset="0" width="32" name="learning_params" access="W" description="Bit 63 to 32 of learning_params"/>
                    </fields>
                </register>
                <register offset="0x28" name="learning_params_3" access="W" description="Data signal of learning_params" range="32">
                    <fields>
                        <field offset="0" width="32" name="learning_params" access="W" description="Bit 95 to 64 of learning_params"/>
                    </fields>
                </register>
                <register offset="0x2c" name="learning_params_4" access="W" description="Data signal of learning_params" range="32">
                    <fields>
                        <field offset="0" width="32" name="learning_params" access="W" description="Bit 127 to 96 of learning_params"/>
                    </fields>
                </register>
                <register offset="0x30" name="learning_params_5" access="W" description="Data signal of learning_params" range="32">
                    <fields>
                        <field offset="0" width="16" name="learning_params" access="W" description="Bit 143 to 128 of learning_params"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="status_reg" access="R" description="Data signal of status_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="status_reg" access="R" description="Bit 31 to 0 of status_reg"/>
                    </fields>
                </register>
                <register offset="0x3c" name="status_reg_ctrl" access="R" description="Control signal of status_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="status_reg_ap_vld" access="R" description="Control signal status_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x48" name="spike_count_reg" access="R" description="Data signal of spike_count_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="spike_count_reg" access="R" description="Bit 31 to 0 of spike_count_reg"/>
                    </fields>
                </register>
                <register offset="0x4c" name="spike_count_reg_ctrl" access="R" description="Control signal of spike_count_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="spike_count_reg_ap_vld" access="R" description="Control signal spike_count_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x58" name="weight_sum_reg" access="R" description="Data signal of weight_sum_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="weight_sum_reg" access="R" description="Bit 31 to 0 of weight_sum_reg"/>
                    </fields>
                </register>
                <register offset="0x5c" name="weight_sum_reg_ctrl" access="R" description="Control signal of weight_sum_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="weight_sum_reg_ap_vld" access="R" description="Control signal weight_sum_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x68" name="version_reg" access="R" description="Data signal of version_reg" range="32">
                    <fields>
                        <field offset="0" width="32" name="version_reg" access="R" description="Bit 31 to 0 of version_reg"/>
                    </fields>
                </register>
                <register offset="0x6c" name="version_reg_ctrl" access="R" description="Control signal of version_reg" range="32">
                    <fields>
                        <field offset="0" width="1" name="version_reg_ap_vld" access="R" description="Control signal version_reg_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x78" name="reward_signal" access="W" description="Data signal of reward_signal" range="32">
                    <fields>
                        <field offset="0" width="8" name="reward_signal" access="W" description="Bit 7 to 0 of reward_signal"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="ctrl_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="config_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="learning_params"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="status_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="spike_count_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="weight_sum_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="version_reg"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="reward_signal"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl:s_axis_spikes:m_axis_spikes:m_axis_weights</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axis_spikes" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="32" portPrefix="s_axis_spikes_">
            <ports>
                <port>s_axis_spikes_TDATA</port>
                <port>s_axis_spikes_TDEST</port>
                <port>s_axis_spikes_TID</port>
                <port>s_axis_spikes_TKEEP</port>
                <port>s_axis_spikes_TLAST</port>
                <port>s_axis_spikes_TREADY</port>
                <port>s_axis_spikes_TSTRB</port>
                <port>s_axis_spikes_TUSER</port>
                <port>s_axis_spikes_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_spikes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_spikes" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="m_axis_spikes_">
            <ports>
                <port>m_axis_spikes_TDATA</port>
                <port>m_axis_spikes_TDEST</port>
                <port>m_axis_spikes_TID</port>
                <port>m_axis_spikes_TKEEP</port>
                <port>m_axis_spikes_TLAST</port>
                <port>m_axis_spikes_TREADY</port>
                <port>m_axis_spikes_TSTRB</port>
                <port>m_axis_spikes_TUSER</port>
                <port>m_axis_spikes_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_spikes"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_weights" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="32" portPrefix="m_axis_weights_">
            <ports>
                <port>m_axis_weights_TDATA</port>
                <port>m_axis_weights_TDEST</port>
                <port>m_axis_weights_TID</port>
                <port>m_axis_weights_TKEEP</port>
                <port>m_axis_weights_TLAST</port>
                <port>m_axis_weights_TREADY</port>
                <port>m_axis_weights_TSTRB</port>
                <port>m_axis_weights_TUSER</port>
                <port>m_axis_weights_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_in_valid" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="spike_in_valid">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_in_valid</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_in_valid"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_in_neuron_id" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="spike_in_neuron_id">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_in_neuron_id</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_in_neuron_id"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_in_weight" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="spike_in_weight">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_in_weight</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_in_weight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_in_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="spike_in_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_in_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_in_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_out_valid" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="spike_out_valid">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_out_valid</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_out_valid"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_out_neuron_id" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="spike_out_neuron_id">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_out_neuron_id</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_out_neuron_id"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_out_weight" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="spike_out_weight">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_out_weight</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_out_weight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="spike_out_ready" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="spike_out_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>spike_out_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="spike_out_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="snn_enable" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="snn_enable">DATA</portMap>
            </portMaps>
            <ports>
                <port>snn_enable</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="snn_enable"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="snn_reset" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="snn_reset">DATA</portMap>
            </portMaps>
            <ports>
                <port>snn_reset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="snn_reset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="threshold_out" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="threshold_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>threshold_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="threshold_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="leak_rate_out" type="data" busTypeName="data" protocol="ap_none" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="leak_rate_out">DATA</portMap>
            </portMaps>
            <ports>
                <port>leak_rate_out</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="leak_rate_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="snn_ready" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="snn_ready">DATA</portMap>
            </portMaps>
            <ports>
                <port>snn_ready</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="snn_ready"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="snn_busy" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="snn_busy">DATA</portMap>
            </portMaps>
            <ports>
                <port>snn_busy</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="snn_busy"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_ctrl">ctrl_reg, 0x10, 32, W, Data signal of ctrl_reg, </column>
                    <column name="s_axi_ctrl">config_reg, 0x18, 32, W, Data signal of config_reg, </column>
                    <column name="s_axi_ctrl">learning_params_1, 0x20, 32, W, Data signal of learning_params, </column>
                    <column name="s_axi_ctrl">learning_params_2, 0x24, 32, W, Data signal of learning_params, </column>
                    <column name="s_axi_ctrl">learning_params_3, 0x28, 32, W, Data signal of learning_params, </column>
                    <column name="s_axi_ctrl">learning_params_4, 0x2c, 32, W, Data signal of learning_params, </column>
                    <column name="s_axi_ctrl">learning_params_5, 0x30, 32, W, Data signal of learning_params, </column>
                    <column name="s_axi_ctrl">status_reg, 0x38, 32, R, Data signal of status_reg, </column>
                    <column name="s_axi_ctrl">status_reg_ctrl, 0x3c, 32, R, Control signal of status_reg, 0=status_reg_ap_vld</column>
                    <column name="s_axi_ctrl">spike_count_reg, 0x48, 32, R, Data signal of spike_count_reg, </column>
                    <column name="s_axi_ctrl">spike_count_reg_ctrl, 0x4c, 32, R, Control signal of spike_count_reg, 0=spike_count_reg_ap_vld</column>
                    <column name="s_axi_ctrl">weight_sum_reg, 0x58, 32, R, Data signal of weight_sum_reg, </column>
                    <column name="s_axi_ctrl">weight_sum_reg_ctrl, 0x5c, 32, R, Control signal of weight_sum_reg, 0=weight_sum_reg_ap_vld</column>
                    <column name="s_axi_ctrl">version_reg, 0x68, 32, R, Data signal of version_reg, </column>
                    <column name="s_axi_ctrl">version_reg_ctrl, 0x6c, 32, R, Control signal of version_reg, 0=version_reg_ap_vld</column>
                    <column name="s_axi_ctrl">reward_signal, 0x78, 32, W, Data signal of reward_signal, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="12">Interface, Direction, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="m_axis_spikes">out, both, 32, 1, 1, 4, 1, 1, 4, 1, 1</column>
                    <column name="m_axis_weights">out, both, 32, 1, 1, 4, 1, 1, 4, 1, 1</column>
                    <column name="s_axis_spikes">in, both, 32, 1, 1, 4, 1, 1, 4, 1, 1</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="leak_rate_out">ap_none, out, 16</column>
                    <column name="snn_busy">ap_none, in, 1</column>
                    <column name="snn_enable">ap_none, out, 1</column>
                    <column name="snn_ready">ap_none, in, 1</column>
                    <column name="snn_reset">ap_none, out, 1</column>
                    <column name="spike_in_neuron_id">ap_none, out, 8</column>
                    <column name="spike_in_ready">ap_none, in, 1</column>
                    <column name="spike_in_valid">ap_none, out, 1</column>
                    <column name="spike_in_weight">ap_none, out, 8</column>
                    <column name="spike_out_neuron_id">ap_none, in, 8</column>
                    <column name="spike_out_ready">ap_none, out, 1</column>
                    <column name="spike_out_valid">ap_none, in, 1</column>
                    <column name="spike_out_weight">ap_none, in, 8</column>
                    <column name="threshold_out">ap_none, out, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ctrl_reg">in, ap_uint&lt;32&gt;</column>
                    <column name="config_reg">in, ap_uint&lt;32&gt;</column>
                    <column name="learning_params">in, learning_params_t</column>
                    <column name="status_reg">out, ap_uint&lt;32&gt;&amp;</column>
                    <column name="spike_count_reg">out, ap_uint&lt;32&gt;&amp;</column>
                    <column name="weight_sum_reg">out, ap_uint&lt;32&gt;&amp;</column>
                    <column name="version_reg">out, ap_uint&lt;32&gt;&amp;</column>
                    <column name="s_axis_spikes">in, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 1UL 1UL 1UL (unsigned char)'8' false&gt; 0&gt;&amp;</column>
                    <column name="m_axis_spikes">out, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 1UL 1UL 1UL (unsigned char)'8' false&gt; 0&gt;&amp;</column>
                    <column name="m_axis_weights">out, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 1UL 1UL 1UL (unsigned char)'8' false&gt; 0&gt;&amp;</column>
                    <column name="reward_signal">in, ap_int&lt;8&gt;</column>
                    <column name="spike_in_valid">out, ap_uint&lt;1&gt;&amp;</column>
                    <column name="spike_in_neuron_id">out, ap_uint&lt;8&gt;&amp;</column>
                    <column name="spike_in_weight">out, ap_int&lt;8&gt;&amp;</column>
                    <column name="spike_in_ready">in, ap_uint&lt;1&gt;</column>
                    <column name="spike_out_valid">in, ap_uint&lt;1&gt;</column>
                    <column name="spike_out_neuron_id">in, ap_uint&lt;8&gt;</column>
                    <column name="spike_out_weight">in, ap_int&lt;8&gt;</column>
                    <column name="spike_out_ready">out, ap_uint&lt;1&gt;&amp;</column>
                    <column name="snn_enable">out, ap_uint&lt;1&gt;&amp;</column>
                    <column name="snn_reset">out, ap_uint&lt;1&gt;&amp;</column>
                    <column name="threshold_out">out, ap_uint&lt;16&gt;&amp;</column>
                    <column name="leak_rate_out">out, ap_uint&lt;16&gt;&amp;</column>
                    <column name="snn_ready">in, ap_uint&lt;1&gt;</column>
                    <column name="snn_busy">in, ap_uint&lt;1&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="ctrl_reg">s_axi_ctrl, register, name=ctrl_reg offset=0x10 range=32</column>
                    <column name="config_reg">s_axi_ctrl, register, name=config_reg offset=0x18 range=32</column>
                    <column name="learning_params">s_axi_ctrl, register, name=learning_params_1 offset=0x20 range=32</column>
                    <column name="learning_params">s_axi_ctrl, register, name=learning_params_2 offset=0x24 range=32</column>
                    <column name="learning_params">s_axi_ctrl, register, name=learning_params_3 offset=0x28 range=32</column>
                    <column name="learning_params">s_axi_ctrl, register, name=learning_params_4 offset=0x2c range=32</column>
                    <column name="learning_params">s_axi_ctrl, register, name=learning_params_5 offset=0x30 range=32</column>
                    <column name="status_reg">s_axi_ctrl, register, name=status_reg offset=0x38 range=32</column>
                    <column name="status_reg">s_axi_ctrl, register, name=status_reg_ctrl offset=0x3c range=32</column>
                    <column name="spike_count_reg">s_axi_ctrl, register, name=spike_count_reg offset=0x48 range=32</column>
                    <column name="spike_count_reg">s_axi_ctrl, register, name=spike_count_reg_ctrl offset=0x4c range=32</column>
                    <column name="weight_sum_reg">s_axi_ctrl, register, name=weight_sum_reg offset=0x58 range=32</column>
                    <column name="weight_sum_reg">s_axi_ctrl, register, name=weight_sum_reg_ctrl offset=0x5c range=32</column>
                    <column name="version_reg">s_axi_ctrl, register, name=version_reg offset=0x68 range=32</column>
                    <column name="version_reg">s_axi_ctrl, register, name=version_reg_ctrl offset=0x6c range=32</column>
                    <column name="s_axis_spikes">s_axis_spikes, interface, </column>
                    <column name="m_axis_spikes">m_axis_spikes, interface, </column>
                    <column name="m_axis_weights">m_axis_weights, interface, </column>
                    <column name="reward_signal">s_axi_ctrl, register, name=reward_signal offset=0x78 range=32</column>
                    <column name="spike_in_valid">spike_in_valid, port, </column>
                    <column name="spike_in_neuron_id">spike_in_neuron_id, port, </column>
                    <column name="spike_in_weight">spike_in_weight, port, </column>
                    <column name="spike_in_ready">spike_in_ready, port, </column>
                    <column name="spike_out_valid">spike_out_valid, port, </column>
                    <column name="spike_out_neuron_id">spike_out_neuron_id, port, </column>
                    <column name="spike_out_weight">spike_out_weight, port, </column>
                    <column name="spike_out_ready">spike_out_ready, port, </column>
                    <column name="snn_enable">snn_enable, port, </column>
                    <column name="snn_reset">snn_reset, port, </column>
                    <column name="threshold_out">threshold_out, port, </column>
                    <column name="leak_rate_out">leak_rate_out, port, </column>
                    <column name="snn_ready">snn_ready, port, </column>
                    <column name="snn_busy">snn_busy, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="src/snn_top_hls.cpp:39" status="valid" parentFunction="calc_stdp_update" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:69" status="valid" parentFunction="clip_weight" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:85" status="valid" parentFunction="process_pre_spike" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:94" status="valid" parentFunction="process_pre_spike" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="src/snn_top_hls.cpp:95" status="valid" parentFunction="process_pre_spike" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:126" status="valid" parentFunction="process_post_spike" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:135" status="valid" parentFunction="process_post_spike" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="src/snn_top_hls.cpp:136" status="valid" parentFunction="process_post_spike" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:165" status="valid" parentFunction="apply_weight_updates" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:168" status="valid" parentFunction="apply_weight_updates" variable="" isDirective="0" options="ii=2"/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:200" status="valid" parentFunction="decay_eligibility_traces" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:204" status="valid" parentFunction="decay_eligibility_traces" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:217" status="valid" parentFunction="apply_reward_signal" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:225" status="valid" parentFunction="apply_reward_signal" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:288" status="valid" parentFunction="snn_top_hls" variable="ctrl_reg" isDirective="0" options="s_axilite port=ctrl_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:289" status="valid" parentFunction="snn_top_hls" variable="config_reg" isDirective="0" options="s_axilite port=config_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:290" status="valid" parentFunction="snn_top_hls" variable="learning_params" isDirective="0" options="s_axilite port=learning_params bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:291" status="valid" parentFunction="snn_top_hls" variable="status_reg" isDirective="0" options="s_axilite port=status_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:292" status="valid" parentFunction="snn_top_hls" variable="spike_count_reg" isDirective="0" options="s_axilite port=spike_count_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:293" status="valid" parentFunction="snn_top_hls" variable="weight_sum_reg" isDirective="0" options="s_axilite port=weight_sum_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:294" status="valid" parentFunction="snn_top_hls" variable="version_reg" isDirective="0" options="s_axilite port=version_reg bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:295" status="valid" parentFunction="snn_top_hls" variable="reward_signal" isDirective="0" options="s_axilite port=reward_signal bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:296" status="valid" parentFunction="snn_top_hls" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:299" status="valid" parentFunction="snn_top_hls" variable="s_axis_spikes" isDirective="0" options="axis port=s_axis_spikes"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:300" status="valid" parentFunction="snn_top_hls" variable="m_axis_spikes" isDirective="0" options="axis port=m_axis_spikes"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:301" status="valid" parentFunction="snn_top_hls" variable="m_axis_weights" isDirective="0" options="axis port=m_axis_weights"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:304" status="valid" parentFunction="snn_top_hls" variable="spike_in_valid" isDirective="0" options="ap_none port=spike_in_valid"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:305" status="valid" parentFunction="snn_top_hls" variable="spike_in_neuron_id" isDirective="0" options="ap_none port=spike_in_neuron_id"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:306" status="valid" parentFunction="snn_top_hls" variable="spike_in_weight" isDirective="0" options="ap_none port=spike_in_weight"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:307" status="valid" parentFunction="snn_top_hls" variable="spike_in_ready" isDirective="0" options="ap_none port=spike_in_ready"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:308" status="valid" parentFunction="snn_top_hls" variable="spike_out_valid" isDirective="0" options="ap_none port=spike_out_valid"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:309" status="valid" parentFunction="snn_top_hls" variable="spike_out_neuron_id" isDirective="0" options="ap_none port=spike_out_neuron_id"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:310" status="valid" parentFunction="snn_top_hls" variable="spike_out_weight" isDirective="0" options="ap_none port=spike_out_weight"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:311" status="valid" parentFunction="snn_top_hls" variable="spike_out_ready" isDirective="0" options="ap_none port=spike_out_ready"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:312" status="valid" parentFunction="snn_top_hls" variable="snn_enable" isDirective="0" options="ap_none port=snn_enable"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:313" status="valid" parentFunction="snn_top_hls" variable="snn_reset" isDirective="0" options="ap_none port=snn_reset"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:314" status="valid" parentFunction="snn_top_hls" variable="threshold_out" isDirective="0" options="ap_none port=threshold_out"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:315" status="valid" parentFunction="snn_top_hls" variable="leak_rate_out" isDirective="0" options="ap_none port=leak_rate_out"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:316" status="valid" parentFunction="snn_top_hls" variable="snn_ready" isDirective="0" options="ap_none port=snn_ready"/>
        <Pragma type="interface" location="src/snn_top_hls.cpp:317" status="valid" parentFunction="snn_top_hls" variable="snn_busy" isDirective="0" options="ap_none port=snn_busy"/>
        <Pragma type="bind_storage" location="src/snn_top_hls.cpp:322" status="valid" parentFunction="snn_top_hls" variable="weight_memory" isDirective="0" options="variable=weight_memory type=RAM_2P impl=BRAM"/>
        <Pragma type="array_partition" location="src/snn_top_hls.cpp:323" status="valid" parentFunction="snn_top_hls" variable="weight_memory" isDirective="0" options="variable=weight_memory cyclic factor=8 dim=2"/>
        <Pragma type="bind_storage" location="src/snn_top_hls.cpp:324" status="valid" parentFunction="snn_top_hls" variable="pre_spike_times" isDirective="0" options="variable=pre_spike_times type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="src/snn_top_hls.cpp:325" status="valid" parentFunction="snn_top_hls" variable="post_spike_times" isDirective="0" options="variable=post_spike_times type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="src/snn_top_hls.cpp:326" status="valid" parentFunction="snn_top_hls" variable="eligibility_traces" isDirective="0" options="variable=eligibility_traces type=RAM_2P impl=BRAM"/>
        <Pragma type="array_partition" location="src/snn_top_hls.cpp:327" status="valid" parentFunction="snn_top_hls" variable="eligibility_traces" isDirective="0" options="variable=eligibility_traces cyclic factor=4 dim=2"/>
        <Pragma type="stream" location="src/snn_top_hls.cpp:339" status="valid" parentFunction="snn_top_hls" variable="weight_update_fifo" isDirective="0" options="variable=weight_update_fifo depth=64"/>
        <Pragma type="unroll" location="src/snn_top_hls.cpp:364" status="valid" parentFunction="snn_top_hls" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="unroll" location="src/snn_top_hls.cpp:372" status="valid" parentFunction="snn_top_hls" variable="" isDirective="0" options="factor=8"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:381" status="valid" parentFunction="snn_top_hls" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="src/snn_top_hls.cpp:528" status="valid" parentFunction="snn_top_hls" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:544" status="valid" parentFunction="write_weight" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:552" status="valid" parentFunction="read_weight" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/snn_top_hls.cpp:563" status="valid" parentFunction="load_weights_from_stream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/snn_top_hls.cpp:566" status="valid" parentFunction="load_weights_from_stream" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="loop_flatten" location="src/snn_top_hls.cpp:223" status="valid" parentFunction="snn_top_hls" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="src/snn_top_hls.cpp:223" status="valid" parentFunction="decay_eligibility_traces" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="src/snn_top_hls.cpp:223" status="valid" parentFunction="apply_reward_signal" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="src/snn_top_hls.cpp:223" status="valid" parentFunction="snn_top_hls" variable="" isDirective="0" options=" "/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="snn_top_hls" options=" " pragmaLocId="src/snn_top_hls.cpp:370:0" pragmaLocOpt="snn_top_hls/RESET_TRACE_OUTER" srcPragmaType="pipeline" srcPragmaLoc="src/snn_top_hls.cpp:371" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline src/snn_top_hls.cpp:371 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=snn_top_hls/RESET_TRACE_OUTER  " loopName="RESET_TRACE_OUTER" loopLoc="src/snn_top_hls.cpp:370:28"/>
        <AutoPragma type="loop_flatten" parentFunction="decay_eligibility_traces" options=" " pragmaLocId="src/snn_top_hls.cpp:202:0" pragmaLocOpt="decay_eligibility_traces/DECAY_OUTER" srcPragmaType="pipeline" srcPragmaLoc="src/snn_top_hls.cpp:204" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline src/snn_top_hls.cpp:204" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=decay_eligibility_traces/DECAY_OUTER  " loopName="DECAY_OUTER" loopLoc="src/snn_top_hls.cpp:202:18"/>
        <AutoPragma type="loop_flatten" parentFunction="apply_reward_signal" options=" " pragmaLocId="src/snn_top_hls.cpp:223:0" pragmaLocOpt="apply_reward_signal/REWARD_OUTER" srcPragmaType="pipeline" srcPragmaLoc="src/snn_top_hls.cpp:225" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline src/snn_top_hls.cpp:225" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=apply_reward_signal/REWARD_OUTER  " loopName="REWARD_OUTER" loopLoc="src/snn_top_hls.cpp:223:19"/>
        <AutoPragma type="loop_flatten" parentFunction="snn_top_hls" options=" " pragmaLocId="src/snn_top_hls.cpp:379:0" pragmaLocOpt="snn_top_hls/INIT_WEIGHT_OUTER" srcPragmaType="pipeline" srcPragmaLoc="src/snn_top_hls.cpp:381" srcPragmaSource="source-pragma" srcPragmaSourceDesc="pipeline src/snn_top_hls.cpp:381" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=snn_top_hls/INIT_WEIGHT_OUTER  " loopName="INIT_WEIGHT_OUTER" loopLoc="src/snn_top_hls.cpp:379:32"/>
        <AutoPragma type="pipeline" parentFunction="snn_top_hls" options="" pragmaLocId="src/snn_top_hls.cpp:363:0" pragmaLocOpt="snn_top_hls/RESET_PRE" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=snn_top_hls/RESET_PRE " loopName="RESET_PRE" loopLoc="src/snn_top_hls.cpp:363:20"/>
        <AutoPragma type="pipeline" parentFunction="snn_top_hls" options="" pragmaLocId="src/snn_top_hls.cpp:371:0" pragmaLocOpt="snn_top_hls/RESET_TRACE_INNER" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=snn_top_hls/RESET_TRACE_INNER " loopName="RESET_TRACE_INNER" loopLoc="src/snn_top_hls.cpp:371:32"/>
        <AutoPragma type="pipeline" parentFunction="snn_top_hls" options="" pragmaLocId="src/snn_top_hls.cpp:529:0" pragmaLocOpt="snn_top_hls/VITIS_LOOP_529_1" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=snn_top_hls/VITIS_LOOP_529_1 " loopName="VITIS_LOOP_529_1" loopLoc="src/snn_top_hls.cpp:529:27"/>
    </AutoPragmaReport>
</profile>
