
AS7341_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005698  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  08005828  08005828  00015828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a20  08005a20  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08005a20  08005a20  00015a20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a28  08005a28  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a28  08005a28  00015a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a2c  08005a2c  00015a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08005a30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000068  08005a98  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  08005a98  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f73e  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026f7  00000000  00000000  0002f819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e50  00000000  00000000  00031f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000af3  00000000  00000000  00032d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027c25  00000000  00000000  00033853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012a80  00000000  00000000  0005b478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000edf49  00000000  00000000  0006def8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000413c  00000000  00000000  0015be44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  0015ff80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005810 	.word	0x08005810

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08005810 	.word	0x08005810

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <DEV_Delay_ms>:

/**
 * delay x ms
**/
void DEV_Delay_ms(UDOUBLE xms)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	HAL_Delay(xms);
 8000574:	6878      	ldr	r0, [r7, #4]
 8000576:	f001 f821 	bl	80015bc <HAL_Delay>
}
 800057a:	bf00      	nop
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
	...

08000584 <DEV_I2C_Init>:
function:	I2C Function initialization and transfer
parameter:
Info:
******************************************************************************/
void DEV_I2C_Init(uint8_t Add)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	4603      	mov	r3, r0
 800058c:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C 
	DEV_I2C_Device = 1;
 800058e:	4b06      	ldr	r3, [pc, #24]	; (80005a8 <DEV_I2C_Init+0x24>)
 8000590:	2201      	movs	r2, #1
 8000592:	701a      	strb	r2, [r3, #0]
	I2C_ADDR =  Add;
 8000594:	4a05      	ldr	r2, [pc, #20]	; (80005ac <DEV_I2C_Init+0x28>)
 8000596:	79fb      	ldrb	r3, [r7, #7]
 8000598:	7013      	strb	r3, [r2, #0]
#endif
}
 800059a:	bf00      	nop
 800059c:	370c      	adds	r7, #12
 800059e:	46bd      	mov	sp, r7
 80005a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop
 80005a8:	20000084 	.word	0x20000084
 80005ac:	20000085 	.word	0x20000085

080005b0 <I2C_Write_Byte>:

void I2C_Write_Byte(uint8_t Cmd, uint8_t value)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b088      	sub	sp, #32
 80005b4:	af04      	add	r7, sp, #16
 80005b6:	4603      	mov	r3, r0
 80005b8:	460a      	mov	r2, r1
 80005ba:	71fb      	strb	r3, [r7, #7]
 80005bc:	4613      	mov	r3, r2
 80005be:	71bb      	strb	r3, [r7, #6]
#if DEV_I2C 
	UBYTE Buf[1] = {0};
 80005c0:	2300      	movs	r3, #0
 80005c2:	733b      	strb	r3, [r7, #12]
	Buf[0] = value;
 80005c4:	79bb      	ldrb	r3, [r7, #6]
 80005c6:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Write(&hi2c1, I2C_ADDR, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 1, 0x20);
 80005c8:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <I2C_Write_Byte+0x40>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	b299      	uxth	r1, r3
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	b29a      	uxth	r2, r3
 80005d2:	2320      	movs	r3, #32
 80005d4:	9302      	str	r3, [sp, #8]
 80005d6:	2301      	movs	r3, #1
 80005d8:	9301      	str	r3, [sp, #4]
 80005da:	f107 030c 	add.w	r3, r7, #12
 80005de:	9300      	str	r3, [sp, #0]
 80005e0:	2301      	movs	r3, #1
 80005e2:	4804      	ldr	r0, [pc, #16]	; (80005f4 <I2C_Write_Byte+0x44>)
 80005e4:	f001 fb52 	bl	8001c8c <HAL_I2C_Mem_Write>
#endif
}
 80005e8:	bf00      	nop
 80005ea:	3710      	adds	r7, #16
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	20000085 	.word	0x20000085
 80005f4:	20000088 	.word	0x20000088

080005f8 <I2C_Read_Byte>:

int I2C_Read_Byte(uint8_t Cmd)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b088      	sub	sp, #32
 80005fc:	af04      	add	r7, sp, #16
 80005fe:	4603      	mov	r3, r0
 8000600:	71fb      	strb	r3, [r7, #7]
#if DEV_I2C 
	UBYTE Buf[1]={0};
 8000602:	2300      	movs	r3, #0
 8000604:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Mem_Read(&hi2c1, I2C_ADDR+1, Cmd, I2C_MEMADD_SIZE_8BIT, Buf, 1, 0x20);
 8000606:	4b0b      	ldr	r3, [pc, #44]	; (8000634 <I2C_Read_Byte+0x3c>)
 8000608:	781b      	ldrb	r3, [r3, #0]
 800060a:	b29b      	uxth	r3, r3
 800060c:	3301      	adds	r3, #1
 800060e:	b299      	uxth	r1, r3
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	b29a      	uxth	r2, r3
 8000614:	2320      	movs	r3, #32
 8000616:	9302      	str	r3, [sp, #8]
 8000618:	2301      	movs	r3, #1
 800061a:	9301      	str	r3, [sp, #4]
 800061c:	f107 030c 	add.w	r3, r7, #12
 8000620:	9300      	str	r3, [sp, #0]
 8000622:	2301      	movs	r3, #1
 8000624:	4804      	ldr	r0, [pc, #16]	; (8000638 <I2C_Read_Byte+0x40>)
 8000626:	f001 fc45 	bl	8001eb4 <HAL_I2C_Mem_Read>
	return Buf[0];
 800062a:	7b3b      	ldrb	r3, [r7, #12]
#endif
}
 800062c:	4618      	mov	r0, r3
 800062e:	3710      	adds	r7, #16
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000085 	.word	0x20000085
 8000638:	20000088 	.word	0x20000088

0800063c <AS7341_Read_Byte>:
parameter:  
            Addr: Register address
Info:
******************************************************************************/
static UBYTE AS7341_Read_Byte(UBYTE Addr)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	71fb      	strb	r3, [r7, #7]
    return I2C_Read_Byte(Addr);
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	4618      	mov	r0, r3
 800064a:	f7ff ffd5 	bl	80005f8 <I2C_Read_Byte>
 800064e:	4603      	mov	r3, r0
 8000650:	b2db      	uxtb	r3, r3
}
 8000652:	4618      	mov	r0, r3
 8000654:	3708      	adds	r7, #8
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <AS7341_Write_Byte>:
            Addr: Register address
           Value: Write to the value of the register
Info:
******************************************************************************/
static void AS7341_Write_Byte(UBYTE Addr, UBYTE Value)
{
 800065a:	b580      	push	{r7, lr}
 800065c:	b082      	sub	sp, #8
 800065e:	af00      	add	r7, sp, #0
 8000660:	4603      	mov	r3, r0
 8000662:	460a      	mov	r2, r1
 8000664:	71fb      	strb	r3, [r7, #7]
 8000666:	4613      	mov	r3, r2
 8000668:	71bb      	strb	r3, [r7, #6]
    I2C_Write_Byte(Addr, Value);
 800066a:	79ba      	ldrb	r2, [r7, #6]
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	4611      	mov	r1, r2
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ff9d 	bl	80005b0 <I2C_Write_Byte>
}
 8000676:	bf00      	nop
 8000678:	3708      	adds	r7, #8
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
	...

08000680 <AS7341_Init>:
function:	AS7341 Initialization
parameter:
Info:
******************************************************************************/
UBYTE AS7341_Init(eMode_t mode)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	71fb      	strb	r3, [r7, #7]
	DEV_I2C_Init(AS7341_ADDRESS<<1);//8-bit address
 800068a:	2072      	movs	r0, #114	; 0x72
 800068c:	f7ff ff7a 	bl	8000584 <DEV_I2C_Init>
    //printf("ID = 0x%x\r\n",AS7341_Read_Byte(AS7341_ID));//get AS7341 id	
	AS7341_Enable(true);
 8000690:	2001      	movs	r0, #1
 8000692:	f000 f80b 	bl	80006ac <AS7341_Enable>
	measureMode=mode;
 8000696:	4a04      	ldr	r2, [pc, #16]	; (80006a8 <AS7341_Init+0x28>)
 8000698:	79fb      	ldrb	r3, [r7, #7]
 800069a:	7013      	strb	r3, [r2, #0]
	return 0;
 800069c:	2300      	movs	r3, #0
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000086 	.word	0x20000086

080006ac <AS7341_Enable>:
/******************************************************************************
function： enable PON
info：	power on
******************************************************************************/
void AS7341_Enable(int flag)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
	UBYTE data;
	data=AS7341_Read_Byte(AS7341_ENABLE);
 80006b4:	2080      	movs	r0, #128	; 0x80
 80006b6:	f7ff ffc1 	bl	800063c <AS7341_Read_Byte>
 80006ba:	4603      	mov	r3, r0
 80006bc:	73fb      	strb	r3, [r7, #15]
    if(flag == true){
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d104      	bne.n	80006ce <AS7341_Enable+0x22>
    data = data | (1<<0);
 80006c4:	7bfb      	ldrb	r3, [r7, #15]
 80006c6:	f043 0301 	orr.w	r3, r3, #1
 80006ca:	73fb      	strb	r3, [r7, #15]
 80006cc:	e003      	b.n	80006d6 <AS7341_Enable+0x2a>
    } else {
    data = data & (~1);
 80006ce:	7bfb      	ldrb	r3, [r7, #15]
 80006d0:	f023 0301 	bic.w	r3, r3, #1
 80006d4:	73fb      	strb	r3, [r7, #15]
    }
	AS7341_Write_Byte(AS7341_ENABLE,data);
 80006d6:	7bfb      	ldrb	r3, [r7, #15]
 80006d8:	4619      	mov	r1, r3
 80006da:	2080      	movs	r0, #128	; 0x80
 80006dc:	f7ff ffbd 	bl	800065a <AS7341_Write_Byte>
	printf("Initialization is complete !\r\n");
 80006e0:	4805      	ldr	r0, [pc, #20]	; (80006f8 <AS7341_Enable+0x4c>)
 80006e2:	f004 fa2d 	bl	8004b40 <puts>
    AS7341_Write_Byte(0x00, 0x30);
 80006e6:	2130      	movs	r1, #48	; 0x30
 80006e8:	2000      	movs	r0, #0
 80006ea:	f7ff ffb6 	bl	800065a <AS7341_Write_Byte>
}
 80006ee:	bf00      	nop
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	08005828 	.word	0x08005828

080006fc <AS7341_EnableSpectralMeasure>:
/******************************************************************************
function： enable Spectral measure
info：	
******************************************************************************/
void AS7341_EnableSpectralMeasure(int flag)//Enable spectral measurement
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b084      	sub	sp, #16
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
    UBYTE data;
    data=AS7341_Read_Byte(AS7341_ENABLE);
 8000704:	2080      	movs	r0, #128	; 0x80
 8000706:	f7ff ff99 	bl	800063c <AS7341_Read_Byte>
 800070a:	4603      	mov	r3, r0
 800070c:	73fb      	strb	r3, [r7, #15]
    if(flag == true){
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	2b01      	cmp	r3, #1
 8000712:	d104      	bne.n	800071e <AS7341_EnableSpectralMeasure+0x22>
      data = data | (1<<1);
 8000714:	7bfb      	ldrb	r3, [r7, #15]
 8000716:	f043 0302 	orr.w	r3, r3, #2
 800071a:	73fb      	strb	r3, [r7, #15]
 800071c:	e003      	b.n	8000726 <AS7341_EnableSpectralMeasure+0x2a>
    } else {
      data = data & (~(1<<1));
 800071e:	7bfb      	ldrb	r3, [r7, #15]
 8000720:	f023 0302 	bic.w	r3, r3, #2
 8000724:	73fb      	strb	r3, [r7, #15]
    }
    AS7341_Write_Byte(AS7341_ENABLE,data);
 8000726:	7bfb      	ldrb	r3, [r7, #15]
 8000728:	4619      	mov	r1, r3
 800072a:	2080      	movs	r0, #128	; 0x80
 800072c:	f7ff ff95 	bl	800065a <AS7341_Write_Byte>
}
 8000730:	bf00      	nop
 8000732:	3710      	adds	r7, #16
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}

08000738 <AS7341_EnableSMUX>:
function： enable SMUX
info：	
******************************************************************************/
void AS7341_EnableSMUX(int flag)//Enable multiplexer
/*The other available channels can be accessed by amultiplexer (SMUX) connecting them to one of the internal ADCs.*/
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  UBYTE data;
    data=AS7341_Read_Byte(AS7341_ENABLE);
 8000740:	2080      	movs	r0, #128	; 0x80
 8000742:	f7ff ff7b 	bl	800063c <AS7341_Read_Byte>
 8000746:	4603      	mov	r3, r0
 8000748:	73fb      	strb	r3, [r7, #15]
  if(flag == true){
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	2b01      	cmp	r3, #1
 800074e:	d104      	bne.n	800075a <AS7341_EnableSMUX+0x22>
    data = data | (1<<4);
 8000750:	7bfb      	ldrb	r3, [r7, #15]
 8000752:	f043 0310 	orr.w	r3, r3, #16
 8000756:	73fb      	strb	r3, [r7, #15]
 8000758:	e003      	b.n	8000762 <AS7341_EnableSMUX+0x2a>
  } else {
    data = data & (~(1<<4));
 800075a:	7bfb      	ldrb	r3, [r7, #15]
 800075c:	f023 0310 	bic.w	r3, r3, #16
 8000760:	73fb      	strb	r3, [r7, #15]
  }
    AS7341_Write_Byte(AS7341_ENABLE,data);
 8000762:	7bfb      	ldrb	r3, [r7, #15]
 8000764:	4619      	mov	r1, r3
 8000766:	2080      	movs	r0, #128	; 0x80
 8000768:	f7ff ff77 	bl	800065a <AS7341_Write_Byte>
}
 800076c:	bf00      	nop
 800076e:	3710      	adds	r7, #16
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <AS7341_Config>:
/******************************************************************************
function:	choose model for spectral measurement
info：	
******************************************************************************/
void AS7341_Config(eMode_t mode)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b084      	sub	sp, #16
 8000778:	af00      	add	r7, sp, #0
 800077a:	4603      	mov	r3, r0
 800077c:	71fb      	strb	r3, [r7, #7]
  UBYTE data;
  AS7341_SetBank(1);
 800077e:	2001      	movs	r0, #1
 8000780:	f000 fa5a 	bl	8000c38 <AS7341_SetBank>
  data=AS7341_Read_Byte(AS7341_CONFIG);
 8000784:	2070      	movs	r0, #112	; 0x70
 8000786:	f7ff ff59 	bl	800063c <AS7341_Read_Byte>
 800078a:	4603      	mov	r3, r0
 800078c:	73fb      	strb	r3, [r7, #15]
  switch(mode){
 800078e:	79fb      	ldrb	r3, [r7, #7]
 8000790:	2b03      	cmp	r3, #3
 8000792:	d015      	beq.n	80007c0 <AS7341_Config+0x4c>
 8000794:	2b03      	cmp	r3, #3
 8000796:	dc18      	bgt.n	80007ca <AS7341_Config+0x56>
 8000798:	2b00      	cmp	r3, #0
 800079a:	d002      	beq.n	80007a2 <AS7341_Config+0x2e>
 800079c:	2b01      	cmp	r3, #1
 800079e:	d005      	beq.n	80007ac <AS7341_Config+0x38>
	break;
    case eSynd : {
      data = (data & (~3)) | eSynd;
    };
	break;
    default : break;
 80007a0:	e013      	b.n	80007ca <AS7341_Config+0x56>
      data = (data & (~3)) | eSpm;
 80007a2:	7bfb      	ldrb	r3, [r7, #15]
 80007a4:	f023 0303 	bic.w	r3, r3, #3
 80007a8:	73fb      	strb	r3, [r7, #15]
	break;
 80007aa:	e00f      	b.n	80007cc <AS7341_Config+0x58>
      data = (data & (~3)) | eSyns;
 80007ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007b0:	f023 0303 	bic.w	r3, r3, #3
 80007b4:	b25b      	sxtb	r3, r3
 80007b6:	f043 0301 	orr.w	r3, r3, #1
 80007ba:	b25b      	sxtb	r3, r3
 80007bc:	73fb      	strb	r3, [r7, #15]
	break;
 80007be:	e005      	b.n	80007cc <AS7341_Config+0x58>
      data = (data & (~3)) | eSynd;
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
 80007c2:	f043 0303 	orr.w	r3, r3, #3
 80007c6:	73fb      	strb	r3, [r7, #15]
	break;
 80007c8:	e000      	b.n	80007cc <AS7341_Config+0x58>
    default : break;
 80007ca:	bf00      	nop
  }
  AS7341_Write_Byte(AS7341_CONFIG,data);
 80007cc:	7bfb      	ldrb	r3, [r7, #15]
 80007ce:	4619      	mov	r1, r3
 80007d0:	2070      	movs	r0, #112	; 0x70
 80007d2:	f7ff ff42 	bl	800065a <AS7341_Write_Byte>
  AS7341_SetBank(0);
 80007d6:	2000      	movs	r0, #0
 80007d8:	f000 fa2e 	bl	8000c38 <AS7341_SetBank>
}
 80007dc:	bf00      	nop
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <F1F4_Clear_NIR>:
/******************************************************************************
function:	Configure SMUX for sensors F1-4, Clear and NIR
info：	
******************************************************************************/
void F1F4_Clear_NIR() 
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  AS7341_Write_Byte(0x00, 0x30); 
 80007e8:	2130      	movs	r1, #48	; 0x30
 80007ea:	2000      	movs	r0, #0
 80007ec:	f7ff ff35 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x01, 0x01); 
 80007f0:	2101      	movs	r1, #1
 80007f2:	2001      	movs	r0, #1
 80007f4:	f7ff ff31 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x02, 0x00); 
 80007f8:	2100      	movs	r1, #0
 80007fa:	2002      	movs	r0, #2
 80007fc:	f7ff ff2d 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x03, 0x00); 
 8000800:	2100      	movs	r1, #0
 8000802:	2003      	movs	r0, #3
 8000804:	f7ff ff29 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x04, 0x00); 
 8000808:	2100      	movs	r1, #0
 800080a:	2004      	movs	r0, #4
 800080c:	f7ff ff25 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x05, 0x42); 
 8000810:	2142      	movs	r1, #66	; 0x42
 8000812:	2005      	movs	r0, #5
 8000814:	f7ff ff21 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x06, 0x00); 
 8000818:	2100      	movs	r1, #0
 800081a:	2006      	movs	r0, #6
 800081c:	f7ff ff1d 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x07, 0x00); 
 8000820:	2100      	movs	r1, #0
 8000822:	2007      	movs	r0, #7
 8000824:	f7ff ff19 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x08, 0x50); 
 8000828:	2150      	movs	r1, #80	; 0x50
 800082a:	2008      	movs	r0, #8
 800082c:	f7ff ff15 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x09, 0x00); 
 8000830:	2100      	movs	r1, #0
 8000832:	2009      	movs	r0, #9
 8000834:	f7ff ff11 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0A, 0x00); 
 8000838:	2100      	movs	r1, #0
 800083a:	200a      	movs	r0, #10
 800083c:	f7ff ff0d 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0B, 0x00); 
 8000840:	2100      	movs	r1, #0
 8000842:	200b      	movs	r0, #11
 8000844:	f7ff ff09 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0C, 0x20); 
 8000848:	2120      	movs	r1, #32
 800084a:	200c      	movs	r0, #12
 800084c:	f7ff ff05 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0D, 0x04); 
 8000850:	2104      	movs	r1, #4
 8000852:	200d      	movs	r0, #13
 8000854:	f7ff ff01 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0E, 0x00); 
 8000858:	2100      	movs	r1, #0
 800085a:	200e      	movs	r0, #14
 800085c:	f7ff fefd 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0F, 0x30); 
 8000860:	2130      	movs	r1, #48	; 0x30
 8000862:	200f      	movs	r0, #15
 8000864:	f7ff fef9 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x10, 0x01); 
 8000868:	2101      	movs	r1, #1
 800086a:	2010      	movs	r0, #16
 800086c:	f7ff fef5 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x11, 0x50); 
 8000870:	2150      	movs	r1, #80	; 0x50
 8000872:	2011      	movs	r0, #17
 8000874:	f7ff fef1 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x12, 0x00); 
 8000878:	2100      	movs	r1, #0
 800087a:	2012      	movs	r0, #18
 800087c:	f7ff feed 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x13, 0x06); 
 8000880:	2106      	movs	r1, #6
 8000882:	2013      	movs	r0, #19
 8000884:	f7ff fee9 	bl	800065a <AS7341_Write_Byte>
}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}

0800088c <F5F8_Clear_NIR>:
/******************************************************************************
function:	Configure SMUX for sensors F5-8, Clear and NIR
info：	
******************************************************************************/
void F5F8_Clear_NIR() 
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  AS7341_Write_Byte(0x00, 0x00); 
 8000890:	2100      	movs	r1, #0
 8000892:	2000      	movs	r0, #0
 8000894:	f7ff fee1 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x01, 0x00); 
 8000898:	2100      	movs	r1, #0
 800089a:	2001      	movs	r0, #1
 800089c:	f7ff fedd 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x02, 0x00); 
 80008a0:	2100      	movs	r1, #0
 80008a2:	2002      	movs	r0, #2
 80008a4:	f7ff fed9 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x03, 0x40); 
 80008a8:	2140      	movs	r1, #64	; 0x40
 80008aa:	2003      	movs	r0, #3
 80008ac:	f7ff fed5 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x04, 0x02); 
 80008b0:	2102      	movs	r1, #2
 80008b2:	2004      	movs	r0, #4
 80008b4:	f7ff fed1 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x05, 0x00); 
 80008b8:	2100      	movs	r1, #0
 80008ba:	2005      	movs	r0, #5
 80008bc:	f7ff fecd 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x06, 0x10); 
 80008c0:	2110      	movs	r1, #16
 80008c2:	2006      	movs	r0, #6
 80008c4:	f7ff fec9 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x07, 0x03); 
 80008c8:	2103      	movs	r1, #3
 80008ca:	2007      	movs	r0, #7
 80008cc:	f7ff fec5 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x08, 0x50); 
 80008d0:	2150      	movs	r1, #80	; 0x50
 80008d2:	2008      	movs	r0, #8
 80008d4:	f7ff fec1 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x09, 0x10); 
 80008d8:	2110      	movs	r1, #16
 80008da:	2009      	movs	r0, #9
 80008dc:	f7ff febd 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0A, 0x03); 
 80008e0:	2103      	movs	r1, #3
 80008e2:	200a      	movs	r0, #10
 80008e4:	f7ff feb9 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0B, 0x00); 
 80008e8:	2100      	movs	r1, #0
 80008ea:	200b      	movs	r0, #11
 80008ec:	f7ff feb5 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0C, 0x00); 
 80008f0:	2100      	movs	r1, #0
 80008f2:	200c      	movs	r0, #12
 80008f4:	f7ff feb1 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0D, 0x00); 
 80008f8:	2100      	movs	r1, #0
 80008fa:	200d      	movs	r0, #13
 80008fc:	f7ff fead 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0E, 0x24); 
 8000900:	2124      	movs	r1, #36	; 0x24
 8000902:	200e      	movs	r0, #14
 8000904:	f7ff fea9 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x0F, 0x00); 
 8000908:	2100      	movs	r1, #0
 800090a:	200f      	movs	r0, #15
 800090c:	f7ff fea5 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x10, 0x00); 
 8000910:	2100      	movs	r1, #0
 8000912:	2010      	movs	r0, #16
 8000914:	f7ff fea1 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x11, 0x50); 
 8000918:	2150      	movs	r1, #80	; 0x50
 800091a:	2011      	movs	r0, #17
 800091c:	f7ff fe9d 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x12, 0x00); 
 8000920:	2100      	movs	r1, #0
 8000922:	2012      	movs	r0, #18
 8000924:	f7ff fe99 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(0x13, 0x06); 
 8000928:	2106      	movs	r1, #6
 800092a:	2013      	movs	r0, #19
 800092c:	f7ff fe95 	bl	800065a <AS7341_Write_Byte>
}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}

08000934 <AS7341_startMeasure>:
/******************************************************************************
function:	Start the measurement
info：		This function only handles SPM and SYNS modes.
******************************************************************************/
void AS7341_startMeasure(eChChoose_t mode)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	71fb      	strb	r3, [r7, #7]
	  UBYTE data=0;
 800093e:	2300      	movs	r3, #0
 8000940:	73fb      	strb	r3, [r7, #15]
	  data = AS7341_Read_Byte(AS7341_CFG_0);  
 8000942:	20a9      	movs	r0, #169	; 0xa9
 8000944:	f7ff fe7a 	bl	800063c <AS7341_Read_Byte>
 8000948:	4603      	mov	r3, r0
 800094a:	73fb      	strb	r3, [r7, #15]
	  data = data & (~(1<<4));
 800094c:	7bfb      	ldrb	r3, [r7, #15]
 800094e:	f023 0310 	bic.w	r3, r3, #16
 8000952:	73fb      	strb	r3, [r7, #15]

	  AS7341_Write_Byte(AS7341_CFG_0,data);
 8000954:	7bfb      	ldrb	r3, [r7, #15]
 8000956:	4619      	mov	r1, r3
 8000958:	20a9      	movs	r0, #169	; 0xa9
 800095a:	f7ff fe7e 	bl	800065a <AS7341_Write_Byte>
	  
	  AS7341_EnableSpectralMeasure(false);
 800095e:	2000      	movs	r0, #0
 8000960:	f7ff fecc 	bl	80006fc <AS7341_EnableSpectralMeasure>
	  AS7341_Write_Byte(0xAF,0x10);//SMUX Command config
 8000964:	2110      	movs	r1, #16
 8000966:	20af      	movs	r0, #175	; 0xaf
 8000968:	f7ff fe77 	bl	800065a <AS7341_Write_Byte>
	  
	  if(mode  == eF1F4ClearNIR)
 800096c:	79fb      	ldrb	r3, [r7, #7]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d102      	bne.n	8000978 <AS7341_startMeasure+0x44>
      F1F4_Clear_NIR();
 8000972:	f7ff ff37 	bl	80007e4 <F1F4_Clear_NIR>
 8000976:	e004      	b.n	8000982 <AS7341_startMeasure+0x4e>
	  else if(mode  == eF5F8ClearNIR)
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	2b01      	cmp	r3, #1
 800097c:	d101      	bne.n	8000982 <AS7341_startMeasure+0x4e>
	  F5F8_Clear_NIR();
 800097e:	f7ff ff85 	bl	800088c <F5F8_Clear_NIR>
	  AS7341_EnableSMUX(true);
 8000982:	2001      	movs	r0, #1
 8000984:	f7ff fed8 	bl	8000738 <AS7341_EnableSMUX>
	  if(measureMode == eSyns){
 8000988:	4b12      	ldr	r3, [pc, #72]	; (80009d4 <AS7341_startMeasure+0xa0>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d106      	bne.n	800099e <AS7341_startMeasure+0x6a>
	  AS7341_SetGpioMode(INPUT);
 8000990:	2000      	movs	r0, #0
 8000992:	f000 f8c0 	bl	8000b16 <AS7341_SetGpioMode>
      AS7341_Config(eSyns);
 8000996:	2001      	movs	r0, #1
 8000998:	f7ff feec 	bl	8000774 <AS7341_Config>
 800099c:	e006      	b.n	80009ac <AS7341_startMeasure+0x78>
      }
	  else if(measureMode == eSpm){
 800099e:	4b0d      	ldr	r3, [pc, #52]	; (80009d4 <AS7341_startMeasure+0xa0>)
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d102      	bne.n	80009ac <AS7341_startMeasure+0x78>
      AS7341_Config(eSpm);
 80009a6:	2000      	movs	r0, #0
 80009a8:	f7ff fee4 	bl	8000774 <AS7341_Config>
	  }
	  AS7341_EnableSpectralMeasure(true);
 80009ac:	2001      	movs	r0, #1
 80009ae:	f7ff fea5 	bl	80006fc <AS7341_EnableSpectralMeasure>
      if(measureMode == eSpm){
 80009b2:	4b08      	ldr	r3, [pc, #32]	; (80009d4 <AS7341_startMeasure+0xa0>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d108      	bne.n	80009cc <AS7341_startMeasure+0x98>
        while(!AS7341_MeasureComplete()){
 80009ba:	e002      	b.n	80009c2 <AS7341_startMeasure+0x8e>
        DEV_Delay_ms(1);
 80009bc:	2001      	movs	r0, #1
 80009be:	f7ff fdd5 	bl	800056c <DEV_Delay_ms>
        while(!AS7341_MeasureComplete()){
 80009c2:	f000 f809 	bl	80009d8 <AS7341_MeasureComplete>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d0f7      	beq.n	80009bc <AS7341_startMeasure+0x88>
        }
      }
}
 80009cc:	bf00      	nop
 80009ce:	3710      	adds	r7, #16
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	20000086 	.word	0x20000086

080009d8 <AS7341_MeasureComplete>:
/******************************************************************************
function:  Determine whether the measurement is complete
info：		
******************************************************************************/

int AS7341_MeasureComplete(){
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
	UBYTE status;
	status = AS7341_Read_Byte(AS7341_STATUS_2); 
 80009de:	20a3      	movs	r0, #163	; 0xa3
 80009e0:	f7ff fe2c 	bl	800063c <AS7341_Read_Byte>
 80009e4:	4603      	mov	r3, r0
 80009e6:	71fb      	strb	r3, [r7, #7]
	if((status & (1<<6))){
 80009e8:	79fb      	ldrb	r3, [r7, #7]
 80009ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <AS7341_MeasureComplete+0x1e>
		return true;
 80009f2:	2301      	movs	r3, #1
 80009f4:	e000      	b.n	80009f8 <AS7341_MeasureComplete+0x20>
	}
	else{
		return false;
 80009f6:	2300      	movs	r3, #0
	}
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <AS7341_GetChannelData>:
/******************************************************************************
function:  Gets data for all channels
info：		
******************************************************************************/
UWORD AS7341_GetChannelData(UBYTE channel)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b084      	sub	sp, #16
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	71fb      	strb	r3, [r7, #7]
  UWORD data[2];
  UWORD channelData = 0x0000;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	81fb      	strh	r3, [r7, #14]
  data[0] = AS7341_Read_Byte(AS7341_CH0_DATA_L + channel*2); 
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	3b6b      	subs	r3, #107	; 0x6b
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f7ff fe0f 	bl	800063c <AS7341_Read_Byte>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	813b      	strh	r3, [r7, #8]
  data[1] = AS7341_Read_Byte(AS7341_CH0_DATA_H + channel*2); 
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	334b      	adds	r3, #75	; 0x4b
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f7ff fe04 	bl	800063c <AS7341_Read_Byte>
 8000a34:	4603      	mov	r3, r0
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	817b      	strh	r3, [r7, #10]
  channelData = data[1];
 8000a3a:	897b      	ldrh	r3, [r7, #10]
 8000a3c:	81fb      	strh	r3, [r7, #14]
  channelData = (channelData<<8) | data[0];
 8000a3e:	89fb      	ldrh	r3, [r7, #14]
 8000a40:	021b      	lsls	r3, r3, #8
 8000a42:	b21a      	sxth	r2, r3
 8000a44:	893b      	ldrh	r3, [r7, #8]
 8000a46:	b21b      	sxth	r3, r3
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	b21b      	sxth	r3, r3
 8000a4c:	81fb      	strh	r3, [r7, #14]
  DEV_Delay_ms(50);
 8000a4e:	2032      	movs	r0, #50	; 0x32
 8000a50:	f7ff fd8c 	bl	800056c <DEV_Delay_ms>
  return channelData;
 8000a54:	89fb      	ldrh	r3, [r7, #14]
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3710      	adds	r7, #16
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}

08000a5e <AS7341_ReadSpectralDataOne>:
function:  Use SMUX to read data from the low channel
info：		
******************************************************************************/

sModeOneData_t AS7341_ReadSpectralDataOne()
{
 8000a5e:	b590      	push	{r4, r7, lr}
 8000a60:	b087      	sub	sp, #28
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
  sModeOneData_t data;
  data.channel1 = AS7341_GetChannelData(0);
 8000a66:	2000      	movs	r0, #0
 8000a68:	f7ff ffca 	bl	8000a00 <AS7341_GetChannelData>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	81bb      	strh	r3, [r7, #12]
  data.channel2 = AS7341_GetChannelData(1);
 8000a70:	2001      	movs	r0, #1
 8000a72:	f7ff ffc5 	bl	8000a00 <AS7341_GetChannelData>
 8000a76:	4603      	mov	r3, r0
 8000a78:	81fb      	strh	r3, [r7, #14]
  data.channel3 = AS7341_GetChannelData(2);
 8000a7a:	2002      	movs	r0, #2
 8000a7c:	f7ff ffc0 	bl	8000a00 <AS7341_GetChannelData>
 8000a80:	4603      	mov	r3, r0
 8000a82:	823b      	strh	r3, [r7, #16]
  data.channel4 = AS7341_GetChannelData(3);
 8000a84:	2003      	movs	r0, #3
 8000a86:	f7ff ffbb 	bl	8000a00 <AS7341_GetChannelData>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	827b      	strh	r3, [r7, #18]
  data.CLEAR = AS7341_GetChannelData(4);
 8000a8e:	2004      	movs	r0, #4
 8000a90:	f7ff ffb6 	bl	8000a00 <AS7341_GetChannelData>
 8000a94:	4603      	mov	r3, r0
 8000a96:	82bb      	strh	r3, [r7, #20]
  data.NIR = AS7341_GetChannelData(5);
 8000a98:	2005      	movs	r0, #5
 8000a9a:	f7ff ffb1 	bl	8000a00 <AS7341_GetChannelData>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	82fb      	strh	r3, [r7, #22]
  return data;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	461c      	mov	r4, r3
 8000aa6:	f107 030c 	add.w	r3, r7, #12
 8000aaa:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000aac:	6020      	str	r0, [r4, #0]
 8000aae:	6061      	str	r1, [r4, #4]
 8000ab0:	60a2      	str	r2, [r4, #8]
}
 8000ab2:	6878      	ldr	r0, [r7, #4]
 8000ab4:	371c      	adds	r7, #28
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd90      	pop	{r4, r7, pc}

08000aba <AS7341_ReadSpectralDataTwo>:
function:  Use SMUX to read data from the high channel
info：		
******************************************************************************/

sModeTwoData_t AS7341_ReadSpectralDataTwo()
{
 8000aba:	b590      	push	{r4, r7, lr}
 8000abc:	b087      	sub	sp, #28
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
  sModeTwoData_t data;
  data.channel5 = AS7341_GetChannelData(0);
 8000ac2:	2000      	movs	r0, #0
 8000ac4:	f7ff ff9c 	bl	8000a00 <AS7341_GetChannelData>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	81bb      	strh	r3, [r7, #12]
  data.channel6 = AS7341_GetChannelData(1);
 8000acc:	2001      	movs	r0, #1
 8000ace:	f7ff ff97 	bl	8000a00 <AS7341_GetChannelData>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	81fb      	strh	r3, [r7, #14]
  data.channel7 = AS7341_GetChannelData(2);
 8000ad6:	2002      	movs	r0, #2
 8000ad8:	f7ff ff92 	bl	8000a00 <AS7341_GetChannelData>
 8000adc:	4603      	mov	r3, r0
 8000ade:	823b      	strh	r3, [r7, #16]
  data.channel8 = AS7341_GetChannelData(3);
 8000ae0:	2003      	movs	r0, #3
 8000ae2:	f7ff ff8d 	bl	8000a00 <AS7341_GetChannelData>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	827b      	strh	r3, [r7, #18]
  data.CLEAR = AS7341_GetChannelData(4);
 8000aea:	2004      	movs	r0, #4
 8000aec:	f7ff ff88 	bl	8000a00 <AS7341_GetChannelData>
 8000af0:	4603      	mov	r3, r0
 8000af2:	82bb      	strh	r3, [r7, #20]
  data.NIR = AS7341_GetChannelData(5);
 8000af4:	2005      	movs	r0, #5
 8000af6:	f7ff ff83 	bl	8000a00 <AS7341_GetChannelData>
 8000afa:	4603      	mov	r3, r0
 8000afc:	82fb      	strh	r3, [r7, #22]
  return data;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	461c      	mov	r4, r3
 8000b02:	f107 030c 	add.w	r3, r7, #12
 8000b06:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000b08:	6020      	str	r0, [r4, #0]
 8000b0a:	6061      	str	r1, [r4, #4]
 8000b0c:	60a2      	str	r2, [r4, #8]
}
 8000b0e:	6878      	ldr	r0, [r7, #4]
 8000b10:	371c      	adds	r7, #28
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd90      	pop	{r4, r7, pc}

08000b16 <AS7341_SetGpioMode>:
/******************************************************************************
function:	Set GPIO to input or output mode
info：
******************************************************************************/
void AS7341_SetGpioMode(UBYTE mode)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b084      	sub	sp, #16
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	71fb      	strb	r3, [r7, #7]
  UBYTE data;

  data = AS7341_Read_Byte(AS7341_GPIO_2);  
 8000b20:	20be      	movs	r0, #190	; 0xbe
 8000b22:	f7ff fd8b 	bl	800063c <AS7341_Read_Byte>
 8000b26:	4603      	mov	r3, r0
 8000b28:	73fb      	strb	r3, [r7, #15]
  if(mode == INPUT){
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d103      	bne.n	8000b38 <AS7341_SetGpioMode+0x22>
     data = data | (1<<2);
 8000b30:	7bfb      	ldrb	r3, [r7, #15]
 8000b32:	f043 0304 	orr.w	r3, r3, #4
 8000b36:	73fb      	strb	r3, [r7, #15]
  }
  
  if(mode == OUTPUT){
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d103      	bne.n	8000b46 <AS7341_SetGpioMode+0x30>
     data = data & (~(1<<2));
 8000b3e:	7bfb      	ldrb	r3, [r7, #15]
 8000b40:	f023 0304 	bic.w	r3, r3, #4
 8000b44:	73fb      	strb	r3, [r7, #15]
  }
  AS7341_Write_Byte(AS7341_GPIO_2,data);
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
 8000b48:	4619      	mov	r1, r3
 8000b4a:	20be      	movs	r0, #190	; 0xbe
 8000b4c:	f7ff fd85 	bl	800065a <AS7341_Write_Byte>
}
 8000b50:	bf00      	nop
 8000b52:	3710      	adds	r7, #16
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <AS7341_ATIME_config>:
/******************************************************************************
function:	Configure the ATIME register
info：
******************************************************************************/
void AS7341_ATIME_config(UBYTE value)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	71fb      	strb	r3, [r7, #7]
  AS7341_Write_Byte(AS7341_ATIME,value);
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	4619      	mov	r1, r3
 8000b66:	2081      	movs	r0, #129	; 0x81
 8000b68:	f7ff fd77 	bl	800065a <AS7341_Write_Byte>
}
 8000b6c:	bf00      	nop
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <AS7341_ASTEP_config>:
/******************************************************************************
function:	Configure the ASTEP register
info：
******************************************************************************/
void AS7341_ASTEP_config(UWORD value)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	80fb      	strh	r3, [r7, #6]
  UBYTE highValue,lowValue;
  lowValue = value & 0x00ff;
 8000b7e:	88fb      	ldrh	r3, [r7, #6]
 8000b80:	73fb      	strb	r3, [r7, #15]
  highValue = value >> 8 ;
 8000b82:	88fb      	ldrh	r3, [r7, #6]
 8000b84:	0a1b      	lsrs	r3, r3, #8
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	73bb      	strb	r3, [r7, #14]
  AS7341_Write_Byte(AS7341_ASTEP_L,lowValue);
 8000b8a:	7bfb      	ldrb	r3, [r7, #15]
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	20ca      	movs	r0, #202	; 0xca
 8000b90:	f7ff fd63 	bl	800065a <AS7341_Write_Byte>
  AS7341_Write_Byte(AS7341_ASTEP_H,highValue);
 8000b94:	7bbb      	ldrb	r3, [r7, #14]
 8000b96:	4619      	mov	r1, r3
 8000b98:	20cb      	movs	r0, #203	; 0xcb
 8000b9a:	f7ff fd5e 	bl	800065a <AS7341_Write_Byte>
}
 8000b9e:	bf00      	nop
 8000ba0:	3710      	adds	r7, #16
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <AS7341_AGAIN_config>:
function:	Configure the AGAIN register
value:    0    1    2    3    4    5      6     7     8     9      10
gain:   X0.5 | X1 | X2 | X4 | X8 | X16 | X32 | X64 | X128 | X256 | X512
******************************************************************************/
void AS7341_AGAIN_config(UBYTE value)
{
 8000ba6:	b580      	push	{r7, lr}
 8000ba8:	b082      	sub	sp, #8
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	4603      	mov	r3, r0
 8000bae:	71fb      	strb	r3, [r7, #7]
  if(value > 10) value = 10;
 8000bb0:	79fb      	ldrb	r3, [r7, #7]
 8000bb2:	2b0a      	cmp	r3, #10
 8000bb4:	d901      	bls.n	8000bba <AS7341_AGAIN_config+0x14>
 8000bb6:	230a      	movs	r3, #10
 8000bb8:	71fb      	strb	r3, [r7, #7]
  AS7341_Write_Byte(AS7341_CFG_1,value);
 8000bba:	79fb      	ldrb	r3, [r7, #7]
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	20aa      	movs	r0, #170	; 0xaa
 8000bc0:	f7ff fd4b 	bl	800065a <AS7341_Write_Byte>
}
 8000bc4:	bf00      	nop
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <AS7341_EnableLED>:
function:	enable led
info：true		: Enable
			false		: Anergy
******************************************************************************/
void AS7341_EnableLED(int flag)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  UBYTE data=0;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	73fb      	strb	r3, [r7, #15]
  UBYTE data1=0;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	73bb      	strb	r3, [r7, #14]
  AS7341_SetBank(1);
 8000bdc:	2001      	movs	r0, #1
 8000bde:	f000 f82b 	bl	8000c38 <AS7341_SetBank>
  data = AS7341_Read_Byte(AS7341_CONFIG);
 8000be2:	2070      	movs	r0, #112	; 0x70
 8000be4:	f7ff fd2a 	bl	800063c <AS7341_Read_Byte>
 8000be8:	4603      	mov	r3, r0
 8000bea:	73fb      	strb	r3, [r7, #15]
  data1 = AS7341_Read_Byte(AS7341_LED);
 8000bec:	2074      	movs	r0, #116	; 0x74
 8000bee:	f7ff fd25 	bl	800063c <AS7341_Read_Byte>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	73bb      	strb	r3, [r7, #14]
  if(flag== true)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d104      	bne.n	8000c06 <AS7341_EnableLED+0x3a>
	{
    data = data | 0x08;
 8000bfc:	7bfb      	ldrb	r3, [r7, #15]
 8000bfe:	f043 0308 	orr.w	r3, r3, #8
 8000c02:	73fb      	strb	r3, [r7, #15]
 8000c04:	e00c      	b.n	8000c20 <AS7341_EnableLED+0x54>
	} 
	else 
	{
    data = data & 0xf7;
 8000c06:	7bfb      	ldrb	r3, [r7, #15]
 8000c08:	f023 0308 	bic.w	r3, r3, #8
 8000c0c:	73fb      	strb	r3, [r7, #15]
    data1 = data1 & 0x7f;
 8000c0e:	7bbb      	ldrb	r3, [r7, #14]
 8000c10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c14:	73bb      	strb	r3, [r7, #14]
		AS7341_Write_Byte(AS7341_LED,data1);
 8000c16:	7bbb      	ldrb	r3, [r7, #14]
 8000c18:	4619      	mov	r1, r3
 8000c1a:	2074      	movs	r0, #116	; 0x74
 8000c1c:	f7ff fd1d 	bl	800065a <AS7341_Write_Byte>
  }
  AS7341_Write_Byte(AS7341_CONFIG,data);
 8000c20:	7bfb      	ldrb	r3, [r7, #15]
 8000c22:	4619      	mov	r1, r3
 8000c24:	2070      	movs	r0, #112	; 0x70
 8000c26:	f7ff fd18 	bl	800065a <AS7341_Write_Byte>
  AS7341_SetBank(0);
 8000c2a:	2000      	movs	r0, #0
 8000c2c:	f000 f804 	bl	8000c38 <AS7341_SetBank>
}
 8000c30:	bf00      	nop
 8000c32:	3710      	adds	r7, #16
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <AS7341_SetBank>:
function:	set REG_BANK
info：	0: Register access to register 0x80 and above
		1: Register access to register 0x60 to 0x74
******************************************************************************/
void AS7341_SetBank(UBYTE addr)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	71fb      	strb	r3, [r7, #7]
  UBYTE data=0;
 8000c42:	2300      	movs	r3, #0
 8000c44:	73fb      	strb	r3, [r7, #15]
  data = AS7341_Read_Byte(AS7341_CFG_0);
 8000c46:	20a9      	movs	r0, #169	; 0xa9
 8000c48:	f7ff fcf8 	bl	800063c <AS7341_Read_Byte>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	73fb      	strb	r3, [r7, #15]
  if(addr == 1){
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d103      	bne.n	8000c5e <AS7341_SetBank+0x26>
  
    data = data | (1<<4);
 8000c56:	7bfb      	ldrb	r3, [r7, #15]
 8000c58:	f043 0310 	orr.w	r3, r3, #16
 8000c5c:	73fb      	strb	r3, [r7, #15]
  }
  
  if(addr == 0){
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d103      	bne.n	8000c6c <AS7341_SetBank+0x34>
  
    data = data & (~(1<<4));
 8000c64:	7bfb      	ldrb	r3, [r7, #15]
 8000c66:	f023 0310 	bic.w	r3, r3, #16
 8000c6a:	73fb      	strb	r3, [r7, #15]
  }
  AS7341_Write_Byte(AS7341_CFG_0,data);
 8000c6c:	7bfb      	ldrb	r3, [r7, #15]
 8000c6e:	4619      	mov	r1, r3
 8000c70:	20a9      	movs	r0, #169	; 0xa9
 8000c72:	f7ff fcf2 	bl	800065a <AS7341_Write_Byte>
}
 8000c76:	bf00      	nop
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <AS7341_ControlLed>:
info：   LED 			 :   true  : LED ON
											 false : LED OFF
         current   :  intensity control
******************************************************************************/
void AS7341_ControlLed(UBYTE LED,UBYTE current)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b084      	sub	sp, #16
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	4603      	mov	r3, r0
 8000c86:	460a      	mov	r2, r1
 8000c88:	71fb      	strb	r3, [r7, #7]
 8000c8a:	4613      	mov	r3, r2
 8000c8c:	71bb      	strb	r3, [r7, #6]
  UBYTE data=0;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	73fb      	strb	r3, [r7, #15]
  if(current < 1) current = 1;
 8000c92:	79bb      	ldrb	r3, [r7, #6]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d101      	bne.n	8000c9c <AS7341_ControlLed+0x1e>
 8000c98:	2301      	movs	r3, #1
 8000c9a:	71bb      	strb	r3, [r7, #6]
    current--;
 8000c9c:	79bb      	ldrb	r3, [r7, #6]
 8000c9e:	3b01      	subs	r3, #1
 8000ca0:	71bb      	strb	r3, [r7, #6]
  if(current > 19) current = 19;
 8000ca2:	79bb      	ldrb	r3, [r7, #6]
 8000ca4:	2b13      	cmp	r3, #19
 8000ca6:	d901      	bls.n	8000cac <AS7341_ControlLed+0x2e>
 8000ca8:	2313      	movs	r3, #19
 8000caa:	71bb      	strb	r3, [r7, #6]
  AS7341_SetBank(1); 
 8000cac:	2001      	movs	r0, #1
 8000cae:	f7ff ffc3 	bl	8000c38 <AS7341_SetBank>
	if(LED == true)	
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d104      	bne.n	8000cc2 <AS7341_ControlLed+0x44>
		data = 0x80 | current;
 8000cb8:	79bb      	ldrb	r3, [r7, #6]
 8000cba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000cbe:	73fb      	strb	r3, [r7, #15]
 8000cc0:	e001      	b.n	8000cc6 <AS7341_ControlLed+0x48>
	else	
		data = current;
 8000cc2:	79bb      	ldrb	r3, [r7, #6]
 8000cc4:	73fb      	strb	r3, [r7, #15]
  AS7341_Write_Byte(AS7341_LED,data);
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
 8000cc8:	4619      	mov	r1, r3
 8000cca:	2074      	movs	r0, #116	; 0x74
 8000ccc:	f7ff fcc5 	bl	800065a <AS7341_Write_Byte>
  DEV_Delay_ms(100);
 8000cd0:	2064      	movs	r0, #100	; 0x64
 8000cd2:	f7ff fc4b 	bl	800056c <DEV_Delay_ms>
  AS7341_SetBank(0);
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	f7ff ffae 	bl	8000c38 <AS7341_SetBank>
}
 8000cdc:	bf00      	nop
 8000cde:	3710      	adds	r7, #16
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b08a      	sub	sp, #40	; 0x28
 8000ce8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cea:	f107 0314 	add.w	r3, r7, #20
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	609a      	str	r2, [r3, #8]
 8000cf6:	60da      	str	r2, [r3, #12]
 8000cf8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cfa:	4b3c      	ldr	r3, [pc, #240]	; (8000dec <MX_GPIO_Init+0x108>)
 8000cfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cfe:	4a3b      	ldr	r2, [pc, #236]	; (8000dec <MX_GPIO_Init+0x108>)
 8000d00:	f043 0304 	orr.w	r3, r3, #4
 8000d04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d06:	4b39      	ldr	r3, [pc, #228]	; (8000dec <MX_GPIO_Init+0x108>)
 8000d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d0a:	f003 0304 	and.w	r3, r3, #4
 8000d0e:	613b      	str	r3, [r7, #16]
 8000d10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d12:	4b36      	ldr	r3, [pc, #216]	; (8000dec <MX_GPIO_Init+0x108>)
 8000d14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d16:	4a35      	ldr	r2, [pc, #212]	; (8000dec <MX_GPIO_Init+0x108>)
 8000d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d1e:	4b33      	ldr	r3, [pc, #204]	; (8000dec <MX_GPIO_Init+0x108>)
 8000d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2a:	4b30      	ldr	r3, [pc, #192]	; (8000dec <MX_GPIO_Init+0x108>)
 8000d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d2e:	4a2f      	ldr	r2, [pc, #188]	; (8000dec <MX_GPIO_Init+0x108>)
 8000d30:	f043 0301 	orr.w	r3, r3, #1
 8000d34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d36:	4b2d      	ldr	r3, [pc, #180]	; (8000dec <MX_GPIO_Init+0x108>)
 8000d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d3a:	f003 0301 	and.w	r3, r3, #1
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d42:	4b2a      	ldr	r3, [pc, #168]	; (8000dec <MX_GPIO_Init+0x108>)
 8000d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d46:	4a29      	ldr	r2, [pc, #164]	; (8000dec <MX_GPIO_Init+0x108>)
 8000d48:	f043 0302 	orr.w	r3, r3, #2
 8000d4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d4e:	4b27      	ldr	r3, [pc, #156]	; (8000dec <MX_GPIO_Init+0x108>)
 8000d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2120      	movs	r1, #32
 8000d5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d62:	f000 fedf 	bl	8001b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Control_GPIO_Port, Control_Pin, GPIO_PIN_RESET);
 8000d66:	2200      	movs	r2, #0
 8000d68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d6c:	4820      	ldr	r0, [pc, #128]	; (8000df0 <MX_GPIO_Init+0x10c>)
 8000d6e:	f000 fed9 	bl	8001b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d78:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000d7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d82:	f107 0314 	add.w	r3, r7, #20
 8000d86:	4619      	mov	r1, r3
 8000d88:	4819      	ldr	r0, [pc, #100]	; (8000df0 <MX_GPIO_Init+0x10c>)
 8000d8a:	f000 fd21 	bl	80017d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d8e:	2320      	movs	r3, #32
 8000d90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d92:	2301      	movs	r3, #1
 8000d94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d9e:	f107 0314 	add.w	r3, r7, #20
 8000da2:	4619      	mov	r1, r3
 8000da4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000da8:	f000 fd12 	bl	80017d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Control_Pin;
 8000dac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000db0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db2:	2301      	movs	r3, #1
 8000db4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000db6:	2301      	movs	r3, #1
 8000db8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Control_GPIO_Port, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	480a      	ldr	r0, [pc, #40]	; (8000df0 <MX_GPIO_Init+0x10c>)
 8000dc6:	f000 fd03 	bl	80017d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT_Pin;
 8000dca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000dce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8000dd8:	f107 0314 	add.w	r3, r7, #20
 8000ddc:	4619      	mov	r1, r3
 8000dde:	4804      	ldr	r0, [pc, #16]	; (8000df0 <MX_GPIO_Init+0x10c>)
 8000de0:	f000 fcf6 	bl	80017d0 <HAL_GPIO_Init>

}
 8000de4:	bf00      	nop
 8000de6:	3728      	adds	r7, #40	; 0x28
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	40021000 	.word	0x40021000
 8000df0:	48000800 	.word	0x48000800

08000df4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000df8:	4b1b      	ldr	r3, [pc, #108]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000dfa:	4a1c      	ldr	r2, [pc, #112]	; (8000e6c <MX_I2C1_Init+0x78>)
 8000dfc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000dfe:	4b1a      	ldr	r3, [pc, #104]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000e00:	4a1b      	ldr	r2, [pc, #108]	; (8000e70 <MX_I2C1_Init+0x7c>)
 8000e02:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000e04:	4b18      	ldr	r3, [pc, #96]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000e0a:	4b17      	ldr	r3, [pc, #92]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000e10:	4b15      	ldr	r3, [pc, #84]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000e16:	4b14      	ldr	r3, [pc, #80]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e1c:	4b12      	ldr	r3, [pc, #72]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e22:	4b11      	ldr	r3, [pc, #68]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e28:	4b0f      	ldr	r3, [pc, #60]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e2e:	480e      	ldr	r0, [pc, #56]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000e30:	f000 fe90 	bl	8001b54 <HAL_I2C_Init>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e3a:	f000 f984 	bl	8001146 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4809      	ldr	r0, [pc, #36]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000e42:	f001 fc09 	bl	8002658 <HAL_I2CEx_ConfigAnalogFilter>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e4c:	f000 f97b 	bl	8001146 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e50:	2100      	movs	r1, #0
 8000e52:	4805      	ldr	r0, [pc, #20]	; (8000e68 <MX_I2C1_Init+0x74>)
 8000e54:	f001 fc4b 	bl	80026ee <HAL_I2CEx_ConfigDigitalFilter>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d001      	beq.n	8000e62 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e5e:	f000 f972 	bl	8001146 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	20000088 	.word	0x20000088
 8000e6c:	40005400 	.word	0x40005400
 8000e70:	10909cec 	.word	0x10909cec

08000e74 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b0ac      	sub	sp, #176	; 0xb0
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
 8000e8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e8c:	f107 0314 	add.w	r3, r7, #20
 8000e90:	2288      	movs	r2, #136	; 0x88
 8000e92:	2100      	movs	r1, #0
 8000e94:	4618      	mov	r0, r3
 8000e96:	f003 ff33 	bl	8004d00 <memset>
  if(i2cHandle->Instance==I2C1)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a22      	ldr	r2, [pc, #136]	; (8000f28 <HAL_I2C_MspInit+0xb4>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d13c      	bne.n	8000f1e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000ea4:	2340      	movs	r3, #64	; 0x40
 8000ea6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8000ea8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eac:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eae:	f107 0314 	add.w	r3, r7, #20
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f002 facc 	bl	8003450 <HAL_RCCEx_PeriphCLKConfig>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000ebe:	f000 f942 	bl	8001146 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ec2:	4b1a      	ldr	r3, [pc, #104]	; (8000f2c <HAL_I2C_MspInit+0xb8>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec6:	4a19      	ldr	r2, [pc, #100]	; (8000f2c <HAL_I2C_MspInit+0xb8>)
 8000ec8:	f043 0302 	orr.w	r3, r3, #2
 8000ecc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ece:	4b17      	ldr	r3, [pc, #92]	; (8000f2c <HAL_I2C_MspInit+0xb8>)
 8000ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ed2:	f003 0302 	and.w	r3, r3, #2
 8000ed6:	613b      	str	r3, [r7, #16]
 8000ed8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000eda:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000ede:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ee2:	2312      	movs	r3, #18
 8000ee4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ef4:	2304      	movs	r3, #4
 8000ef6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000efa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000efe:	4619      	mov	r1, r3
 8000f00:	480b      	ldr	r0, [pc, #44]	; (8000f30 <HAL_I2C_MspInit+0xbc>)
 8000f02:	f000 fc65 	bl	80017d0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f06:	4b09      	ldr	r3, [pc, #36]	; (8000f2c <HAL_I2C_MspInit+0xb8>)
 8000f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f0a:	4a08      	ldr	r2, [pc, #32]	; (8000f2c <HAL_I2C_MspInit+0xb8>)
 8000f0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f10:	6593      	str	r3, [r2, #88]	; 0x58
 8000f12:	4b06      	ldr	r3, [pc, #24]	; (8000f2c <HAL_I2C_MspInit+0xb8>)
 8000f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000f1e:	bf00      	nop
 8000f20:	37b0      	adds	r7, #176	; 0xb0
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40005400 	.word	0x40005400
 8000f2c:	40021000 	.word	0x40021000
 8000f30:	48000400 	.word	0x48000400

08000f34 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000f3c:	1d39      	adds	r1, r7, #4
 8000f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f42:	2201      	movs	r2, #1
 8000f44:	4803      	ldr	r0, [pc, #12]	; (8000f54 <__io_putchar+0x20>)
 8000f46:	f002 ff8d 	bl	8003e64 <HAL_UART_Transmit>
  return ch;
 8000f4a:	687b      	ldr	r3, [r7, #4]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	200000e0 	.word	0x200000e0

08000f58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5e:	f000 fab1 	bl	80014c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f62:	f000 f89f 	bl	80010a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f66:	f7ff febd 	bl	8000ce4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f6a:	f000 f9f5 	bl	8001358 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000f6e:	f7ff ff41 	bl	8000df4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  printf("AS7341 Spectral Sensor Code...\r\n");
 8000f72:	483f      	ldr	r0, [pc, #252]	; (8001070 <main+0x118>)
 8000f74:	f003 fde4 	bl	8004b40 <puts>
//  DEV_ModuleInit();
  AS7341_Init(eSpm);
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f7ff fb81 	bl	8000680 <AS7341_Init>
  	AS7341_ATIME_config(100);
 8000f7e:	2064      	movs	r0, #100	; 0x64
 8000f80:	f7ff fdea 	bl	8000b58 <AS7341_ATIME_config>
  	AS7341_ASTEP_config(999);
 8000f84:	f240 30e7 	movw	r0, #999	; 0x3e7
 8000f88:	f7ff fdf4 	bl	8000b74 <AS7341_ASTEP_config>
  	AS7341_AGAIN_config(6);
 8000f8c:	2006      	movs	r0, #6
 8000f8e:	f7ff fe0a 	bl	8000ba6 <AS7341_AGAIN_config>
  	AS7341_EnableLED(false);// LED Enable
 8000f92:	2000      	movs	r0, #0
 8000f94:	f7ff fe1a 	bl	8000bcc <AS7341_EnableLED>

//	pinINT_test();

//	Clear_all();

	AS7341_ControlLed(true,10);//Turn on or off the LED and set the brightness of the LED
 8000f98:	210a      	movs	r1, #10
 8000f9a:	2001      	movs	r0, #1
 8000f9c:	f7ff fe6f 	bl	8000c7e <AS7341_ControlLed>
	sModeOneData_t data1;
	sModeTwoData_t data2;

	AS7341_startMeasure(eF1F4ClearNIR);
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f7ff fcc7 	bl	8000934 <AS7341_startMeasure>
	data1 = AS7341_ReadSpectralDataOne();
 8000fa6:	f107 030c 	add.w	r3, r7, #12
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff fd57 	bl	8000a5e <AS7341_ReadSpectralDataOne>
	printf("channel1(405-425nm):\r\n");
 8000fb0:	4830      	ldr	r0, [pc, #192]	; (8001074 <main+0x11c>)
 8000fb2:	f003 fdc5 	bl	8004b40 <puts>
	printf("%d\r\n",data1.channel1);
 8000fb6:	89bb      	ldrh	r3, [r7, #12]
 8000fb8:	4619      	mov	r1, r3
 8000fba:	482f      	ldr	r0, [pc, #188]	; (8001078 <main+0x120>)
 8000fbc:	f003 fd5a 	bl	8004a74 <iprintf>
	printf("channel2(435-455nm):\r\n");
 8000fc0:	482e      	ldr	r0, [pc, #184]	; (800107c <main+0x124>)
 8000fc2:	f003 fdbd 	bl	8004b40 <puts>
	printf("%d\r\n",data1.channel2);
 8000fc6:	89fb      	ldrh	r3, [r7, #14]
 8000fc8:	4619      	mov	r1, r3
 8000fca:	482b      	ldr	r0, [pc, #172]	; (8001078 <main+0x120>)
 8000fcc:	f003 fd52 	bl	8004a74 <iprintf>
	printf("channel3(470-490nm):\r\n");
 8000fd0:	482b      	ldr	r0, [pc, #172]	; (8001080 <main+0x128>)
 8000fd2:	f003 fdb5 	bl	8004b40 <puts>
	printf("%d\r\n",data1.channel3);
 8000fd6:	8a3b      	ldrh	r3, [r7, #16]
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4827      	ldr	r0, [pc, #156]	; (8001078 <main+0x120>)
 8000fdc:	f003 fd4a 	bl	8004a74 <iprintf>
	printf("channel4(505-525nm):\r\n");
 8000fe0:	4828      	ldr	r0, [pc, #160]	; (8001084 <main+0x12c>)
 8000fe2:	f003 fdad 	bl	8004b40 <puts>
	printf("%d\r\n",data1.channel4);
 8000fe6:	8a7b      	ldrh	r3, [r7, #18]
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4823      	ldr	r0, [pc, #140]	; (8001078 <main+0x120>)
 8000fec:	f003 fd42 	bl	8004a74 <iprintf>

	AS7341_startMeasure(eF5F8ClearNIR);
 8000ff0:	2001      	movs	r0, #1
 8000ff2:	f7ff fc9f 	bl	8000934 <AS7341_startMeasure>
	data2 =AS7341_ReadSpectralDataTwo();
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff fd5e 	bl	8000aba <AS7341_ReadSpectralDataTwo>
	printf("channel5(545-565nm):\r\n");
 8000ffe:	4822      	ldr	r0, [pc, #136]	; (8001088 <main+0x130>)
 8001000:	f003 fd9e 	bl	8004b40 <puts>
	printf("%d\r\n",data2.channel5);
 8001004:	883b      	ldrh	r3, [r7, #0]
 8001006:	4619      	mov	r1, r3
 8001008:	481b      	ldr	r0, [pc, #108]	; (8001078 <main+0x120>)
 800100a:	f003 fd33 	bl	8004a74 <iprintf>
	printf("channel6(580-600nm):\r\n");
 800100e:	481f      	ldr	r0, [pc, #124]	; (800108c <main+0x134>)
 8001010:	f003 fd96 	bl	8004b40 <puts>
	printf("%d\r\n",data2.channel6);
 8001014:	887b      	ldrh	r3, [r7, #2]
 8001016:	4619      	mov	r1, r3
 8001018:	4817      	ldr	r0, [pc, #92]	; (8001078 <main+0x120>)
 800101a:	f003 fd2b 	bl	8004a74 <iprintf>
	printf("channel7(620-640nm):\r\n");
 800101e:	481c      	ldr	r0, [pc, #112]	; (8001090 <main+0x138>)
 8001020:	f003 fd8e 	bl	8004b40 <puts>
	printf("%d\r\n",data2.channel7);
 8001024:	88bb      	ldrh	r3, [r7, #4]
 8001026:	4619      	mov	r1, r3
 8001028:	4813      	ldr	r0, [pc, #76]	; (8001078 <main+0x120>)
 800102a:	f003 fd23 	bl	8004a74 <iprintf>
	printf("channel8(670-690nm):\r\n");
 800102e:	4819      	ldr	r0, [pc, #100]	; (8001094 <main+0x13c>)
 8001030:	f003 fd86 	bl	8004b40 <puts>
	printf("%d\r\n",data2.channel8);
 8001034:	88fb      	ldrh	r3, [r7, #6]
 8001036:	4619      	mov	r1, r3
 8001038:	480f      	ldr	r0, [pc, #60]	; (8001078 <main+0x120>)
 800103a:	f003 fd1b 	bl	8004a74 <iprintf>
	printf("Clear:\r\n");
 800103e:	4816      	ldr	r0, [pc, #88]	; (8001098 <main+0x140>)
 8001040:	f003 fd7e 	bl	8004b40 <puts>
	printf("%d\r\n",data2.CLEAR);
 8001044:	893b      	ldrh	r3, [r7, #8]
 8001046:	4619      	mov	r1, r3
 8001048:	480b      	ldr	r0, [pc, #44]	; (8001078 <main+0x120>)
 800104a:	f003 fd13 	bl	8004a74 <iprintf>
	printf("NIR:\r\n");
 800104e:	4813      	ldr	r0, [pc, #76]	; (800109c <main+0x144>)
 8001050:	f003 fd76 	bl	8004b40 <puts>
	printf("%d\r\n",data2.NIR);
 8001054:	897b      	ldrh	r3, [r7, #10]
 8001056:	4619      	mov	r1, r3
 8001058:	4807      	ldr	r0, [pc, #28]	; (8001078 <main+0x120>)
 800105a:	f003 fd0b 	bl	8004a74 <iprintf>
	printf("--------------------------\r\n");
 800105e:	4810      	ldr	r0, [pc, #64]	; (80010a0 <main+0x148>)
 8001060:	f003 fd6e 	bl	8004b40 <puts>
	DEV_Delay_ms(500);
 8001064:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001068:	f7ff fa80 	bl	800056c <DEV_Delay_ms>
  {
 800106c:	e794      	b.n	8000f98 <main+0x40>
 800106e:	bf00      	nop
 8001070:	08005890 	.word	0x08005890
 8001074:	080058b0 	.word	0x080058b0
 8001078:	080058c8 	.word	0x080058c8
 800107c:	080058d0 	.word	0x080058d0
 8001080:	080058e8 	.word	0x080058e8
 8001084:	08005900 	.word	0x08005900
 8001088:	08005918 	.word	0x08005918
 800108c:	08005930 	.word	0x08005930
 8001090:	08005948 	.word	0x08005948
 8001094:	08005960 	.word	0x08005960
 8001098:	08005978 	.word	0x08005978
 800109c:	08005980 	.word	0x08005980
 80010a0:	08005988 	.word	0x08005988

080010a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b096      	sub	sp, #88	; 0x58
 80010a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	2244      	movs	r2, #68	; 0x44
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f003 fe24 	bl	8004d00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b8:	463b      	mov	r3, r7
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
 80010be:	605a      	str	r2, [r3, #4]
 80010c0:	609a      	str	r2, [r3, #8]
 80010c2:	60da      	str	r2, [r3, #12]
 80010c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010c6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010ca:	f001 fb6b 	bl	80027a4 <HAL_PWREx_ControlVoltageScaling>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010d4:	f000 f837 	bl	8001146 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010d8:	2302      	movs	r3, #2
 80010da:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010e0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e2:	2310      	movs	r3, #16
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e6:	2302      	movs	r3, #2
 80010e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010ea:	2302      	movs	r3, #2
 80010ec:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010ee:	2301      	movs	r3, #1
 80010f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010f2:	230a      	movs	r3, #10
 80010f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010f6:	2307      	movs	r3, #7
 80010f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010fa:	2302      	movs	r3, #2
 80010fc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010fe:	2302      	movs	r3, #2
 8001100:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4618      	mov	r0, r3
 8001108:	f001 fba2 	bl	8002850 <HAL_RCC_OscConfig>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001112:	f000 f818 	bl	8001146 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001116:	230f      	movs	r3, #15
 8001118:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800111a:	2303      	movs	r3, #3
 800111c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800111e:	2300      	movs	r3, #0
 8001120:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001122:	2300      	movs	r3, #0
 8001124:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001126:	2300      	movs	r3, #0
 8001128:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800112a:	463b      	mov	r3, r7
 800112c:	2104      	movs	r1, #4
 800112e:	4618      	mov	r0, r3
 8001130:	f001 ff6a 	bl	8003008 <HAL_RCC_ClockConfig>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800113a:	f000 f804 	bl	8001146 <Error_Handler>
  }
}
 800113e:	bf00      	nop
 8001140:	3758      	adds	r7, #88	; 0x58
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001146:	b480      	push	{r7}
 8001148:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800114a:	b672      	cpsid	i
}
 800114c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800114e:	e7fe      	b.n	800114e <Error_Handler+0x8>

08001150 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001156:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <HAL_MspInit+0x44>)
 8001158:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800115a:	4a0e      	ldr	r2, [pc, #56]	; (8001194 <HAL_MspInit+0x44>)
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	6613      	str	r3, [r2, #96]	; 0x60
 8001162:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <HAL_MspInit+0x44>)
 8001164:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <HAL_MspInit+0x44>)
 8001170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001172:	4a08      	ldr	r2, [pc, #32]	; (8001194 <HAL_MspInit+0x44>)
 8001174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001178:	6593      	str	r3, [r2, #88]	; 0x58
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <HAL_MspInit+0x44>)
 800117c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800117e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001182:	603b      	str	r3, [r7, #0]
 8001184:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001186:	bf00      	nop
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	40021000 	.word	0x40021000

08001198 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800119c:	e7fe      	b.n	800119c <NMI_Handler+0x4>

0800119e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800119e:	b480      	push	{r7}
 80011a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011a2:	e7fe      	b.n	80011a2 <HardFault_Handler+0x4>

080011a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011a8:	e7fe      	b.n	80011a8 <MemManage_Handler+0x4>

080011aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011aa:	b480      	push	{r7}
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ae:	e7fe      	b.n	80011ae <BusFault_Handler+0x4>

080011b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011b4:	e7fe      	b.n	80011b4 <UsageFault_Handler+0x4>

080011b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011b6:	b480      	push	{r7}
 80011b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011d2:	b480      	push	{r7}
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011e4:	f000 f9ca 	bl	800157c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}

080011ec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b086      	sub	sp, #24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]
 80011fc:	e00a      	b.n	8001214 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011fe:	f3af 8000 	nop.w
 8001202:	4601      	mov	r1, r0
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	1c5a      	adds	r2, r3, #1
 8001208:	60ba      	str	r2, [r7, #8]
 800120a:	b2ca      	uxtb	r2, r1
 800120c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	3301      	adds	r3, #1
 8001212:	617b      	str	r3, [r7, #20]
 8001214:	697a      	ldr	r2, [r7, #20]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	429a      	cmp	r2, r3
 800121a:	dbf0      	blt.n	80011fe <_read+0x12>
  }

  return len;
 800121c:	687b      	ldr	r3, [r7, #4]
}
 800121e:	4618      	mov	r0, r3
 8001220:	3718      	adds	r7, #24
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}

08001226 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	b086      	sub	sp, #24
 800122a:	af00      	add	r7, sp, #0
 800122c:	60f8      	str	r0, [r7, #12]
 800122e:	60b9      	str	r1, [r7, #8]
 8001230:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001232:	2300      	movs	r3, #0
 8001234:	617b      	str	r3, [r7, #20]
 8001236:	e009      	b.n	800124c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	1c5a      	adds	r2, r3, #1
 800123c:	60ba      	str	r2, [r7, #8]
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff fe77 	bl	8000f34 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	3301      	adds	r3, #1
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	697a      	ldr	r2, [r7, #20]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	429a      	cmp	r2, r3
 8001252:	dbf1      	blt.n	8001238 <_write+0x12>
  }
  return len;
 8001254:	687b      	ldr	r3, [r7, #4]
}
 8001256:	4618      	mov	r0, r3
 8001258:	3718      	adds	r7, #24
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}

0800125e <_close>:

int _close(int file)
{
 800125e:	b480      	push	{r7}
 8001260:	b083      	sub	sp, #12
 8001262:	af00      	add	r7, sp, #0
 8001264:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001266:	f04f 33ff 	mov.w	r3, #4294967295
}
 800126a:	4618      	mov	r0, r3
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr

08001276 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001276:	b480      	push	{r7}
 8001278:	b083      	sub	sp, #12
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
 800127e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001286:	605a      	str	r2, [r3, #4]
  return 0;
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <_isatty>:

int _isatty(int file)
{
 8001296:	b480      	push	{r7}
 8001298:	b083      	sub	sp, #12
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800129e:	2301      	movs	r3, #1
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b086      	sub	sp, #24
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012d0:	4a14      	ldr	r2, [pc, #80]	; (8001324 <_sbrk+0x5c>)
 80012d2:	4b15      	ldr	r3, [pc, #84]	; (8001328 <_sbrk+0x60>)
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012dc:	4b13      	ldr	r3, [pc, #76]	; (800132c <_sbrk+0x64>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d102      	bne.n	80012ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012e4:	4b11      	ldr	r3, [pc, #68]	; (800132c <_sbrk+0x64>)
 80012e6:	4a12      	ldr	r2, [pc, #72]	; (8001330 <_sbrk+0x68>)
 80012e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012ea:	4b10      	ldr	r3, [pc, #64]	; (800132c <_sbrk+0x64>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4413      	add	r3, r2
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	429a      	cmp	r2, r3
 80012f6:	d207      	bcs.n	8001308 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012f8:	f003 fd50 	bl	8004d9c <__errno>
 80012fc:	4603      	mov	r3, r0
 80012fe:	220c      	movs	r2, #12
 8001300:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001302:	f04f 33ff 	mov.w	r3, #4294967295
 8001306:	e009      	b.n	800131c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001308:	4b08      	ldr	r3, [pc, #32]	; (800132c <_sbrk+0x64>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800130e:	4b07      	ldr	r3, [pc, #28]	; (800132c <_sbrk+0x64>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4413      	add	r3, r2
 8001316:	4a05      	ldr	r2, [pc, #20]	; (800132c <_sbrk+0x64>)
 8001318:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800131a:	68fb      	ldr	r3, [r7, #12]
}
 800131c:	4618      	mov	r0, r3
 800131e:	3718      	adds	r7, #24
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	20018000 	.word	0x20018000
 8001328:	00000400 	.word	0x00000400
 800132c:	200000dc 	.word	0x200000dc
 8001330:	200002b8 	.word	0x200002b8

08001334 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001338:	4b06      	ldr	r3, [pc, #24]	; (8001354 <SystemInit+0x20>)
 800133a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800133e:	4a05      	ldr	r2, [pc, #20]	; (8001354 <SystemInit+0x20>)
 8001340:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001344:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	e000ed00 	.word	0xe000ed00

08001358 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800135c:	4b14      	ldr	r3, [pc, #80]	; (80013b0 <MX_USART2_UART_Init+0x58>)
 800135e:	4a15      	ldr	r2, [pc, #84]	; (80013b4 <MX_USART2_UART_Init+0x5c>)
 8001360:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001362:	4b13      	ldr	r3, [pc, #76]	; (80013b0 <MX_USART2_UART_Init+0x58>)
 8001364:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001368:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800136a:	4b11      	ldr	r3, [pc, #68]	; (80013b0 <MX_USART2_UART_Init+0x58>)
 800136c:	2200      	movs	r2, #0
 800136e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001370:	4b0f      	ldr	r3, [pc, #60]	; (80013b0 <MX_USART2_UART_Init+0x58>)
 8001372:	2200      	movs	r2, #0
 8001374:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001376:	4b0e      	ldr	r3, [pc, #56]	; (80013b0 <MX_USART2_UART_Init+0x58>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800137c:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <MX_USART2_UART_Init+0x58>)
 800137e:	220c      	movs	r2, #12
 8001380:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001382:	4b0b      	ldr	r3, [pc, #44]	; (80013b0 <MX_USART2_UART_Init+0x58>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001388:	4b09      	ldr	r3, [pc, #36]	; (80013b0 <MX_USART2_UART_Init+0x58>)
 800138a:	2200      	movs	r2, #0
 800138c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800138e:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <MX_USART2_UART_Init+0x58>)
 8001390:	2200      	movs	r2, #0
 8001392:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001394:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <MX_USART2_UART_Init+0x58>)
 8001396:	2200      	movs	r2, #0
 8001398:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800139a:	4805      	ldr	r0, [pc, #20]	; (80013b0 <MX_USART2_UART_Init+0x58>)
 800139c:	f002 fd14 	bl	8003dc8 <HAL_UART_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013a6:	f7ff fece 	bl	8001146 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200000e0 	.word	0x200000e0
 80013b4:	40004400 	.word	0x40004400

080013b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b0ac      	sub	sp, #176	; 0xb0
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	2288      	movs	r2, #136	; 0x88
 80013d6:	2100      	movs	r1, #0
 80013d8:	4618      	mov	r0, r3
 80013da:	f003 fc91 	bl	8004d00 <memset>
  if(uartHandle->Instance==USART2)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a21      	ldr	r2, [pc, #132]	; (8001468 <HAL_UART_MspInit+0xb0>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d13b      	bne.n	8001460 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013e8:	2302      	movs	r3, #2
 80013ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80013ec:	2304      	movs	r3, #4
 80013ee:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	4618      	mov	r0, r3
 80013f6:	f002 f82b 	bl	8003450 <HAL_RCCEx_PeriphCLKConfig>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001400:	f7ff fea1 	bl	8001146 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001404:	4b19      	ldr	r3, [pc, #100]	; (800146c <HAL_UART_MspInit+0xb4>)
 8001406:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001408:	4a18      	ldr	r2, [pc, #96]	; (800146c <HAL_UART_MspInit+0xb4>)
 800140a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800140e:	6593      	str	r3, [r2, #88]	; 0x58
 8001410:	4b16      	ldr	r3, [pc, #88]	; (800146c <HAL_UART_MspInit+0xb4>)
 8001412:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001414:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001418:	613b      	str	r3, [r7, #16]
 800141a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141c:	4b13      	ldr	r3, [pc, #76]	; (800146c <HAL_UART_MspInit+0xb4>)
 800141e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001420:	4a12      	ldr	r2, [pc, #72]	; (800146c <HAL_UART_MspInit+0xb4>)
 8001422:	f043 0301 	orr.w	r3, r3, #1
 8001426:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001428:	4b10      	ldr	r3, [pc, #64]	; (800146c <HAL_UART_MspInit+0xb4>)
 800142a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142c:	f003 0301 	and.w	r3, r3, #1
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001434:	230c      	movs	r3, #12
 8001436:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2302      	movs	r3, #2
 800143c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001446:	2303      	movs	r3, #3
 8001448:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800144c:	2307      	movs	r3, #7
 800144e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001452:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001456:	4619      	mov	r1, r3
 8001458:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800145c:	f000 f9b8 	bl	80017d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001460:	bf00      	nop
 8001462:	37b0      	adds	r7, #176	; 0xb0
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40004400 	.word	0x40004400
 800146c:	40021000 	.word	0x40021000

08001470 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001470:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001474:	f7ff ff5e 	bl	8001334 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001478:	480c      	ldr	r0, [pc, #48]	; (80014ac <LoopForever+0x6>)
  ldr r1, =_edata
 800147a:	490d      	ldr	r1, [pc, #52]	; (80014b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800147c:	4a0d      	ldr	r2, [pc, #52]	; (80014b4 <LoopForever+0xe>)
  movs r3, #0
 800147e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001480:	e002      	b.n	8001488 <LoopCopyDataInit>

08001482 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001482:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001484:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001486:	3304      	adds	r3, #4

08001488 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001488:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800148a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800148c:	d3f9      	bcc.n	8001482 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800148e:	4a0a      	ldr	r2, [pc, #40]	; (80014b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001490:	4c0a      	ldr	r4, [pc, #40]	; (80014bc <LoopForever+0x16>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001494:	e001      	b.n	800149a <LoopFillZerobss>

08001496 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001496:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001498:	3204      	adds	r2, #4

0800149a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800149a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800149c:	d3fb      	bcc.n	8001496 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800149e:	f003 fc83 	bl	8004da8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80014a2:	f7ff fd59 	bl	8000f58 <main>

080014a6 <LoopForever>:

LoopForever:
    b LoopForever
 80014a6:	e7fe      	b.n	80014a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80014a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80014ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014b0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80014b4:	08005a30 	.word	0x08005a30
  ldr r2, =_sbss
 80014b8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80014bc:	200002b8 	.word	0x200002b8

080014c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014c0:	e7fe      	b.n	80014c0 <ADC1_2_IRQHandler>
	...

080014c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80014ca:	2300      	movs	r3, #0
 80014cc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014ce:	4b0c      	ldr	r3, [pc, #48]	; (8001500 <HAL_Init+0x3c>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a0b      	ldr	r2, [pc, #44]	; (8001500 <HAL_Init+0x3c>)
 80014d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014d8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014da:	2003      	movs	r0, #3
 80014dc:	f000 f944 	bl	8001768 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014e0:	2000      	movs	r0, #0
 80014e2:	f000 f80f 	bl	8001504 <HAL_InitTick>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d002      	beq.n	80014f2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	71fb      	strb	r3, [r7, #7]
 80014f0:	e001      	b.n	80014f6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80014f2:	f7ff fe2d 	bl	8001150 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014f6:	79fb      	ldrb	r3, [r7, #7]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40022000 	.word	0x40022000

08001504 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800150c:	2300      	movs	r3, #0
 800150e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001510:	4b17      	ldr	r3, [pc, #92]	; (8001570 <HAL_InitTick+0x6c>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d023      	beq.n	8001560 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001518:	4b16      	ldr	r3, [pc, #88]	; (8001574 <HAL_InitTick+0x70>)
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	4b14      	ldr	r3, [pc, #80]	; (8001570 <HAL_InitTick+0x6c>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	4619      	mov	r1, r3
 8001522:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001526:	fbb3 f3f1 	udiv	r3, r3, r1
 800152a:	fbb2 f3f3 	udiv	r3, r2, r3
 800152e:	4618      	mov	r0, r3
 8001530:	f000 f941 	bl	80017b6 <HAL_SYSTICK_Config>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d10f      	bne.n	800155a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2b0f      	cmp	r3, #15
 800153e:	d809      	bhi.n	8001554 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001540:	2200      	movs	r2, #0
 8001542:	6879      	ldr	r1, [r7, #4]
 8001544:	f04f 30ff 	mov.w	r0, #4294967295
 8001548:	f000 f919 	bl	800177e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800154c:	4a0a      	ldr	r2, [pc, #40]	; (8001578 <HAL_InitTick+0x74>)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6013      	str	r3, [r2, #0]
 8001552:	e007      	b.n	8001564 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	73fb      	strb	r3, [r7, #15]
 8001558:	e004      	b.n	8001564 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	73fb      	strb	r3, [r7, #15]
 800155e:	e001      	b.n	8001564 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001564:	7bfb      	ldrb	r3, [r7, #15]
}
 8001566:	4618      	mov	r0, r3
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000008 	.word	0x20000008
 8001574:	20000000 	.word	0x20000000
 8001578:	20000004 	.word	0x20000004

0800157c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001580:	4b06      	ldr	r3, [pc, #24]	; (800159c <HAL_IncTick+0x20>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	461a      	mov	r2, r3
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <HAL_IncTick+0x24>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4413      	add	r3, r2
 800158c:	4a04      	ldr	r2, [pc, #16]	; (80015a0 <HAL_IncTick+0x24>)
 800158e:	6013      	str	r3, [r2, #0]
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	20000008 	.word	0x20000008
 80015a0:	20000168 	.word	0x20000168

080015a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  return uwTick;
 80015a8:	4b03      	ldr	r3, [pc, #12]	; (80015b8 <HAL_GetTick+0x14>)
 80015aa:	681b      	ldr	r3, [r3, #0]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	20000168 	.word	0x20000168

080015bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015c4:	f7ff ffee 	bl	80015a4 <HAL_GetTick>
 80015c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015d4:	d005      	beq.n	80015e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80015d6:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <HAL_Delay+0x44>)
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	4413      	add	r3, r2
 80015e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015e2:	bf00      	nop
 80015e4:	f7ff ffde 	bl	80015a4 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	68fa      	ldr	r2, [r7, #12]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d8f7      	bhi.n	80015e4 <HAL_Delay+0x28>
  {
  }
}
 80015f4:	bf00      	nop
 80015f6:	bf00      	nop
 80015f8:	3710      	adds	r7, #16
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	20000008 	.word	0x20000008

08001604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001614:	4b0c      	ldr	r3, [pc, #48]	; (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800161a:	68ba      	ldr	r2, [r7, #8]
 800161c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001620:	4013      	ands	r3, r2
 8001622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800162c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001636:	4a04      	ldr	r2, [pc, #16]	; (8001648 <__NVIC_SetPriorityGrouping+0x44>)
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	60d3      	str	r3, [r2, #12]
}
 800163c:	bf00      	nop
 800163e:	3714      	adds	r7, #20
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001650:	4b04      	ldr	r3, [pc, #16]	; (8001664 <__NVIC_GetPriorityGrouping+0x18>)
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	0a1b      	lsrs	r3, r3, #8
 8001656:	f003 0307 	and.w	r3, r3, #7
}
 800165a:	4618      	mov	r0, r3
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	6039      	str	r1, [r7, #0]
 8001672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001678:	2b00      	cmp	r3, #0
 800167a:	db0a      	blt.n	8001692 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	b2da      	uxtb	r2, r3
 8001680:	490c      	ldr	r1, [pc, #48]	; (80016b4 <__NVIC_SetPriority+0x4c>)
 8001682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001686:	0112      	lsls	r2, r2, #4
 8001688:	b2d2      	uxtb	r2, r2
 800168a:	440b      	add	r3, r1
 800168c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001690:	e00a      	b.n	80016a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	b2da      	uxtb	r2, r3
 8001696:	4908      	ldr	r1, [pc, #32]	; (80016b8 <__NVIC_SetPriority+0x50>)
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	f003 030f 	and.w	r3, r3, #15
 800169e:	3b04      	subs	r3, #4
 80016a0:	0112      	lsls	r2, r2, #4
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	440b      	add	r3, r1
 80016a6:	761a      	strb	r2, [r3, #24]
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	e000e100 	.word	0xe000e100
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016bc:	b480      	push	{r7}
 80016be:	b089      	sub	sp, #36	; 0x24
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	f1c3 0307 	rsb	r3, r3, #7
 80016d6:	2b04      	cmp	r3, #4
 80016d8:	bf28      	it	cs
 80016da:	2304      	movcs	r3, #4
 80016dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	3304      	adds	r3, #4
 80016e2:	2b06      	cmp	r3, #6
 80016e4:	d902      	bls.n	80016ec <NVIC_EncodePriority+0x30>
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	3b03      	subs	r3, #3
 80016ea:	e000      	b.n	80016ee <NVIC_EncodePriority+0x32>
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f0:	f04f 32ff 	mov.w	r2, #4294967295
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	43da      	mvns	r2, r3
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	401a      	ands	r2, r3
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001704:	f04f 31ff 	mov.w	r1, #4294967295
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	fa01 f303 	lsl.w	r3, r1, r3
 800170e:	43d9      	mvns	r1, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001714:	4313      	orrs	r3, r2
         );
}
 8001716:	4618      	mov	r0, r3
 8001718:	3724      	adds	r7, #36	; 0x24
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
	...

08001724 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3b01      	subs	r3, #1
 8001730:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001734:	d301      	bcc.n	800173a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001736:	2301      	movs	r3, #1
 8001738:	e00f      	b.n	800175a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800173a:	4a0a      	ldr	r2, [pc, #40]	; (8001764 <SysTick_Config+0x40>)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	3b01      	subs	r3, #1
 8001740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001742:	210f      	movs	r1, #15
 8001744:	f04f 30ff 	mov.w	r0, #4294967295
 8001748:	f7ff ff8e 	bl	8001668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800174c:	4b05      	ldr	r3, [pc, #20]	; (8001764 <SysTick_Config+0x40>)
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001752:	4b04      	ldr	r3, [pc, #16]	; (8001764 <SysTick_Config+0x40>)
 8001754:	2207      	movs	r2, #7
 8001756:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001758:	2300      	movs	r3, #0
}
 800175a:	4618      	mov	r0, r3
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	e000e010 	.word	0xe000e010

08001768 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f7ff ff47 	bl	8001604 <__NVIC_SetPriorityGrouping>
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}

0800177e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	b086      	sub	sp, #24
 8001782:	af00      	add	r7, sp, #0
 8001784:	4603      	mov	r3, r0
 8001786:	60b9      	str	r1, [r7, #8]
 8001788:	607a      	str	r2, [r7, #4]
 800178a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800178c:	2300      	movs	r3, #0
 800178e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001790:	f7ff ff5c 	bl	800164c <__NVIC_GetPriorityGrouping>
 8001794:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	68b9      	ldr	r1, [r7, #8]
 800179a:	6978      	ldr	r0, [r7, #20]
 800179c:	f7ff ff8e 	bl	80016bc <NVIC_EncodePriority>
 80017a0:	4602      	mov	r2, r0
 80017a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017a6:	4611      	mov	r1, r2
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff ff5d 	bl	8001668 <__NVIC_SetPriority>
}
 80017ae:	bf00      	nop
 80017b0:	3718      	adds	r7, #24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}

080017b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017b6:	b580      	push	{r7, lr}
 80017b8:	b082      	sub	sp, #8
 80017ba:	af00      	add	r7, sp, #0
 80017bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f7ff ffb0 	bl	8001724 <SysTick_Config>
 80017c4:	4603      	mov	r3, r0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
	...

080017d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b087      	sub	sp, #28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017da:	2300      	movs	r3, #0
 80017dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017de:	e17f      	b.n	8001ae0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	2101      	movs	r1, #1
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	fa01 f303 	lsl.w	r3, r1, r3
 80017ec:	4013      	ands	r3, r2
 80017ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	f000 8171 	beq.w	8001ada <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f003 0303 	and.w	r3, r3, #3
 8001800:	2b01      	cmp	r3, #1
 8001802:	d005      	beq.n	8001810 <HAL_GPIO_Init+0x40>
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f003 0303 	and.w	r3, r3, #3
 800180c:	2b02      	cmp	r3, #2
 800180e:	d130      	bne.n	8001872 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	2203      	movs	r2, #3
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	43db      	mvns	r3, r3
 8001822:	693a      	ldr	r2, [r7, #16]
 8001824:	4013      	ands	r3, r2
 8001826:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	68da      	ldr	r2, [r3, #12]
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	005b      	lsls	r3, r3, #1
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	693a      	ldr	r2, [r7, #16]
 8001836:	4313      	orrs	r3, r2
 8001838:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001846:	2201      	movs	r2, #1
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	4013      	ands	r3, r2
 8001854:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	091b      	lsrs	r3, r3, #4
 800185c:	f003 0201 	and.w	r2, r3, #1
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	4313      	orrs	r3, r2
 800186a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f003 0303 	and.w	r3, r3, #3
 800187a:	2b03      	cmp	r3, #3
 800187c:	d118      	bne.n	80018b0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001882:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001884:	2201      	movs	r2, #1
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	43db      	mvns	r3, r3
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	4013      	ands	r3, r2
 8001892:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	08db      	lsrs	r3, r3, #3
 800189a:	f003 0201 	and.w	r2, r3, #1
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	693a      	ldr	r2, [r7, #16]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	693a      	ldr	r2, [r7, #16]
 80018ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f003 0303 	and.w	r3, r3, #3
 80018b8:	2b03      	cmp	r3, #3
 80018ba:	d017      	beq.n	80018ec <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	2203      	movs	r2, #3
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	43db      	mvns	r3, r3
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	4013      	ands	r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	689a      	ldr	r2, [r3, #8]
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	693a      	ldr	r2, [r7, #16]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f003 0303 	and.w	r3, r3, #3
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d123      	bne.n	8001940 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	08da      	lsrs	r2, r3, #3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3208      	adds	r2, #8
 8001900:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001904:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	f003 0307 	and.w	r3, r3, #7
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	220f      	movs	r2, #15
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	43db      	mvns	r3, r3
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	4013      	ands	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	691a      	ldr	r2, [r3, #16]
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	f003 0307 	and.w	r3, r3, #7
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	4313      	orrs	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	08da      	lsrs	r2, r3, #3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	3208      	adds	r2, #8
 800193a:	6939      	ldr	r1, [r7, #16]
 800193c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	2203      	movs	r2, #3
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	43db      	mvns	r3, r3
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	4013      	ands	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 0203 	and.w	r2, r3, #3
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	4313      	orrs	r3, r2
 800196c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800197c:	2b00      	cmp	r3, #0
 800197e:	f000 80ac 	beq.w	8001ada <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001982:	4b5f      	ldr	r3, [pc, #380]	; (8001b00 <HAL_GPIO_Init+0x330>)
 8001984:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001986:	4a5e      	ldr	r2, [pc, #376]	; (8001b00 <HAL_GPIO_Init+0x330>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6613      	str	r3, [r2, #96]	; 0x60
 800198e:	4b5c      	ldr	r3, [pc, #368]	; (8001b00 <HAL_GPIO_Init+0x330>)
 8001990:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	60bb      	str	r3, [r7, #8]
 8001998:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800199a:	4a5a      	ldr	r2, [pc, #360]	; (8001b04 <HAL_GPIO_Init+0x334>)
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	089b      	lsrs	r3, r3, #2
 80019a0:	3302      	adds	r3, #2
 80019a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	f003 0303 	and.w	r3, r3, #3
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	220f      	movs	r2, #15
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	43db      	mvns	r3, r3
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	4013      	ands	r3, r2
 80019bc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80019c4:	d025      	beq.n	8001a12 <HAL_GPIO_Init+0x242>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a4f      	ldr	r2, [pc, #316]	; (8001b08 <HAL_GPIO_Init+0x338>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d01f      	beq.n	8001a0e <HAL_GPIO_Init+0x23e>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a4e      	ldr	r2, [pc, #312]	; (8001b0c <HAL_GPIO_Init+0x33c>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d019      	beq.n	8001a0a <HAL_GPIO_Init+0x23a>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a4d      	ldr	r2, [pc, #308]	; (8001b10 <HAL_GPIO_Init+0x340>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d013      	beq.n	8001a06 <HAL_GPIO_Init+0x236>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a4c      	ldr	r2, [pc, #304]	; (8001b14 <HAL_GPIO_Init+0x344>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d00d      	beq.n	8001a02 <HAL_GPIO_Init+0x232>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a4b      	ldr	r2, [pc, #300]	; (8001b18 <HAL_GPIO_Init+0x348>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d007      	beq.n	80019fe <HAL_GPIO_Init+0x22e>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a4a      	ldr	r2, [pc, #296]	; (8001b1c <HAL_GPIO_Init+0x34c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d101      	bne.n	80019fa <HAL_GPIO_Init+0x22a>
 80019f6:	2306      	movs	r3, #6
 80019f8:	e00c      	b.n	8001a14 <HAL_GPIO_Init+0x244>
 80019fa:	2307      	movs	r3, #7
 80019fc:	e00a      	b.n	8001a14 <HAL_GPIO_Init+0x244>
 80019fe:	2305      	movs	r3, #5
 8001a00:	e008      	b.n	8001a14 <HAL_GPIO_Init+0x244>
 8001a02:	2304      	movs	r3, #4
 8001a04:	e006      	b.n	8001a14 <HAL_GPIO_Init+0x244>
 8001a06:	2303      	movs	r3, #3
 8001a08:	e004      	b.n	8001a14 <HAL_GPIO_Init+0x244>
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	e002      	b.n	8001a14 <HAL_GPIO_Init+0x244>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_GPIO_Init+0x244>
 8001a12:	2300      	movs	r3, #0
 8001a14:	697a      	ldr	r2, [r7, #20]
 8001a16:	f002 0203 	and.w	r2, r2, #3
 8001a1a:	0092      	lsls	r2, r2, #2
 8001a1c:	4093      	lsls	r3, r2
 8001a1e:	693a      	ldr	r2, [r7, #16]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a24:	4937      	ldr	r1, [pc, #220]	; (8001b04 <HAL_GPIO_Init+0x334>)
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	089b      	lsrs	r3, r3, #2
 8001a2a:	3302      	adds	r3, #2
 8001a2c:	693a      	ldr	r2, [r7, #16]
 8001a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a32:	4b3b      	ldr	r3, [pc, #236]	; (8001b20 <HAL_GPIO_Init+0x350>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	43db      	mvns	r3, r3
 8001a3c:	693a      	ldr	r2, [r7, #16]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d003      	beq.n	8001a56 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001a4e:	693a      	ldr	r2, [r7, #16]
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a56:	4a32      	ldr	r2, [pc, #200]	; (8001b20 <HAL_GPIO_Init+0x350>)
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a5c:	4b30      	ldr	r3, [pc, #192]	; (8001b20 <HAL_GPIO_Init+0x350>)
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	43db      	mvns	r3, r3
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d003      	beq.n	8001a80 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a80:	4a27      	ldr	r2, [pc, #156]	; (8001b20 <HAL_GPIO_Init+0x350>)
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001a86:	4b26      	ldr	r3, [pc, #152]	; (8001b20 <HAL_GPIO_Init+0x350>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	4013      	ands	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d003      	beq.n	8001aaa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001aa2:	693a      	ldr	r2, [r7, #16]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001aaa:	4a1d      	ldr	r2, [pc, #116]	; (8001b20 <HAL_GPIO_Init+0x350>)
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001ab0:	4b1b      	ldr	r3, [pc, #108]	; (8001b20 <HAL_GPIO_Init+0x350>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	4013      	ands	r3, r2
 8001abe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d003      	beq.n	8001ad4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001acc:	693a      	ldr	r2, [r7, #16]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001ad4:	4a12      	ldr	r2, [pc, #72]	; (8001b20 <HAL_GPIO_Init+0x350>)
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	3301      	adds	r3, #1
 8001ade:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	f47f ae78 	bne.w	80017e0 <HAL_GPIO_Init+0x10>
  }
}
 8001af0:	bf00      	nop
 8001af2:	bf00      	nop
 8001af4:	371c      	adds	r7, #28
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	40021000 	.word	0x40021000
 8001b04:	40010000 	.word	0x40010000
 8001b08:	48000400 	.word	0x48000400
 8001b0c:	48000800 	.word	0x48000800
 8001b10:	48000c00 	.word	0x48000c00
 8001b14:	48001000 	.word	0x48001000
 8001b18:	48001400 	.word	0x48001400
 8001b1c:	48001800 	.word	0x48001800
 8001b20:	40010400 	.word	0x40010400

08001b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	807b      	strh	r3, [r7, #2]
 8001b30:	4613      	mov	r3, r2
 8001b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b34:	787b      	ldrb	r3, [r7, #1]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b3a:	887a      	ldrh	r2, [r7, #2]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b40:	e002      	b.n	8001b48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b42:	887a      	ldrh	r2, [r7, #2]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b52:	4770      	bx	lr

08001b54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d101      	bne.n	8001b66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e08d      	b.n	8001c82 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d106      	bne.n	8001b80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001b7a:	6878      	ldr	r0, [r7, #4]
 8001b7c:	f7ff f97a 	bl	8000e74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2224      	movs	r2, #36	; 0x24
 8001b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f022 0201 	bic.w	r2, r2, #1
 8001b96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001ba4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	689a      	ldr	r2, [r3, #8]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001bb4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d107      	bne.n	8001bce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	689a      	ldr	r2, [r3, #8]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	e006      	b.n	8001bdc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	689a      	ldr	r2, [r3, #8]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001bda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	2b02      	cmp	r3, #2
 8001be2:	d108      	bne.n	8001bf6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	685a      	ldr	r2, [r3, #4]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001bf2:	605a      	str	r2, [r3, #4]
 8001bf4:	e007      	b.n	8001c06 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	685a      	ldr	r2, [r3, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c04:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	6812      	ldr	r2, [r2, #0]
 8001c10:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c18:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68da      	ldr	r2, [r3, #12]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c28:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	691a      	ldr	r2, [r3, #16]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	695b      	ldr	r3, [r3, #20]
 8001c32:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	699b      	ldr	r3, [r3, #24]
 8001c3a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	430a      	orrs	r2, r1
 8001c42:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	69d9      	ldr	r1, [r3, #28]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a1a      	ldr	r2, [r3, #32]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	430a      	orrs	r2, r1
 8001c52:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f042 0201 	orr.w	r2, r2, #1
 8001c62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2200      	movs	r2, #0
 8001c68:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2220      	movs	r2, #32
 8001c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001c80:	2300      	movs	r3, #0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b088      	sub	sp, #32
 8001c90:	af02      	add	r7, sp, #8
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	4608      	mov	r0, r1
 8001c96:	4611      	mov	r1, r2
 8001c98:	461a      	mov	r2, r3
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	817b      	strh	r3, [r7, #10]
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	813b      	strh	r3, [r7, #8]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	2b20      	cmp	r3, #32
 8001cb0:	f040 80f9 	bne.w	8001ea6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cb4:	6a3b      	ldr	r3, [r7, #32]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d002      	beq.n	8001cc0 <HAL_I2C_Mem_Write+0x34>
 8001cba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d105      	bne.n	8001ccc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cc6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e0ed      	b.n	8001ea8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d101      	bne.n	8001cda <HAL_I2C_Mem_Write+0x4e>
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	e0e6      	b.n	8001ea8 <HAL_I2C_Mem_Write+0x21c>
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ce2:	f7ff fc5f 	bl	80015a4 <HAL_GetTick>
 8001ce6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	9300      	str	r3, [sp, #0]
 8001cec:	2319      	movs	r3, #25
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f000 fac3 	bl	8002280 <I2C_WaitOnFlagUntilTimeout>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e0d1      	b.n	8001ea8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	2221      	movs	r2, #33	; 0x21
 8001d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	2240      	movs	r2, #64	; 0x40
 8001d10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2200      	movs	r2, #0
 8001d18:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	6a3a      	ldr	r2, [r7, #32]
 8001d1e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001d24:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001d2c:	88f8      	ldrh	r0, [r7, #6]
 8001d2e:	893a      	ldrh	r2, [r7, #8]
 8001d30:	8979      	ldrh	r1, [r7, #10]
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	9301      	str	r3, [sp, #4]
 8001d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d38:	9300      	str	r3, [sp, #0]
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	68f8      	ldr	r0, [r7, #12]
 8001d3e:	f000 f9d3 	bl	80020e8 <I2C_RequestMemoryWrite>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d005      	beq.n	8001d54 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e0a9      	b.n	8001ea8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	2bff      	cmp	r3, #255	; 0xff
 8001d5c:	d90e      	bls.n	8001d7c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	22ff      	movs	r2, #255	; 0xff
 8001d62:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	8979      	ldrh	r1, [r7, #10]
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d74:	68f8      	ldr	r0, [r7, #12]
 8001d76:	f000 fc3d 	bl	80025f4 <I2C_TransferConfig>
 8001d7a:	e00f      	b.n	8001d9c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d8a:	b2da      	uxtb	r2, r3
 8001d8c:	8979      	ldrh	r1, [r7, #10]
 8001d8e:	2300      	movs	r3, #0
 8001d90:	9300      	str	r3, [sp, #0]
 8001d92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001d96:	68f8      	ldr	r0, [r7, #12]
 8001d98:	f000 fc2c 	bl	80025f4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d9c:	697a      	ldr	r2, [r7, #20]
 8001d9e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001da0:	68f8      	ldr	r0, [r7, #12]
 8001da2:	f000 fabc 	bl	800231e <I2C_WaitOnTXISFlagUntilTimeout>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e07b      	b.n	8001ea8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db4:	781a      	ldrb	r2, [r3, #0]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc0:	1c5a      	adds	r2, r3, #1
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	3b01      	subs	r3, #1
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dd8:	3b01      	subs	r3, #1
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001de4:	b29b      	uxth	r3, r3
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d034      	beq.n	8001e54 <HAL_I2C_Mem_Write+0x1c8>
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d130      	bne.n	8001e54 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	9300      	str	r3, [sp, #0]
 8001df6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001df8:	2200      	movs	r2, #0
 8001dfa:	2180      	movs	r1, #128	; 0x80
 8001dfc:	68f8      	ldr	r0, [r7, #12]
 8001dfe:	f000 fa3f 	bl	8002280 <I2C_WaitOnFlagUntilTimeout>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e04d      	b.n	8001ea8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	2bff      	cmp	r3, #255	; 0xff
 8001e14:	d90e      	bls.n	8001e34 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	22ff      	movs	r2, #255	; 0xff
 8001e1a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e20:	b2da      	uxtb	r2, r3
 8001e22:	8979      	ldrh	r1, [r7, #10]
 8001e24:	2300      	movs	r3, #0
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e2c:	68f8      	ldr	r0, [r7, #12]
 8001e2e:	f000 fbe1 	bl	80025f4 <I2C_TransferConfig>
 8001e32:	e00f      	b.n	8001e54 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e42:	b2da      	uxtb	r2, r3
 8001e44:	8979      	ldrh	r1, [r7, #10]
 8001e46:	2300      	movs	r3, #0
 8001e48:	9300      	str	r3, [sp, #0]
 8001e4a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e4e:	68f8      	ldr	r0, [r7, #12]
 8001e50:	f000 fbd0 	bl	80025f4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d19e      	bne.n	8001d9c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e62:	68f8      	ldr	r0, [r7, #12]
 8001e64:	f000 faa2 	bl	80023ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d001      	beq.n	8001e72 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e01a      	b.n	8001ea8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2220      	movs	r2, #32
 8001e78:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	6859      	ldr	r1, [r3, #4]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	4b0a      	ldr	r3, [pc, #40]	; (8001eb0 <HAL_I2C_Mem_Write+0x224>)
 8001e86:	400b      	ands	r3, r1
 8001e88:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2220      	movs	r2, #32
 8001e8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2200      	movs	r2, #0
 8001e96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	e000      	b.n	8001ea8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001ea6:	2302      	movs	r3, #2
  }
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3718      	adds	r7, #24
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	fe00e800 	.word	0xfe00e800

08001eb4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b088      	sub	sp, #32
 8001eb8:	af02      	add	r7, sp, #8
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	4608      	mov	r0, r1
 8001ebe:	4611      	mov	r1, r2
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	817b      	strh	r3, [r7, #10]
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	813b      	strh	r3, [r7, #8]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b20      	cmp	r3, #32
 8001ed8:	f040 80fd 	bne.w	80020d6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001edc:	6a3b      	ldr	r3, [r7, #32]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d002      	beq.n	8001ee8 <HAL_I2C_Mem_Read+0x34>
 8001ee2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d105      	bne.n	8001ef4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001eee:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e0f1      	b.n	80020d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d101      	bne.n	8001f02 <HAL_I2C_Mem_Read+0x4e>
 8001efe:	2302      	movs	r3, #2
 8001f00:	e0ea      	b.n	80020d8 <HAL_I2C_Mem_Read+0x224>
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2201      	movs	r2, #1
 8001f06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f0a:	f7ff fb4b 	bl	80015a4 <HAL_GetTick>
 8001f0e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	9300      	str	r3, [sp, #0]
 8001f14:	2319      	movs	r3, #25
 8001f16:	2201      	movs	r2, #1
 8001f18:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f1c:	68f8      	ldr	r0, [r7, #12]
 8001f1e:	f000 f9af 	bl	8002280 <I2C_WaitOnFlagUntilTimeout>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0d5      	b.n	80020d8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2222      	movs	r2, #34	; 0x22
 8001f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	2240      	movs	r2, #64	; 0x40
 8001f38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6a3a      	ldr	r2, [r7, #32]
 8001f46:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001f4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2200      	movs	r2, #0
 8001f52:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f54:	88f8      	ldrh	r0, [r7, #6]
 8001f56:	893a      	ldrh	r2, [r7, #8]
 8001f58:	8979      	ldrh	r1, [r7, #10]
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	9301      	str	r3, [sp, #4]
 8001f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	4603      	mov	r3, r0
 8001f64:	68f8      	ldr	r0, [r7, #12]
 8001f66:	f000 f913 	bl	8002190 <I2C_RequestMemoryRead>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d005      	beq.n	8001f7c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	2200      	movs	r2, #0
 8001f74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e0ad      	b.n	80020d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	2bff      	cmp	r3, #255	; 0xff
 8001f84:	d90e      	bls.n	8001fa4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	22ff      	movs	r2, #255	; 0xff
 8001f8a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	8979      	ldrh	r1, [r7, #10]
 8001f94:	4b52      	ldr	r3, [pc, #328]	; (80020e0 <HAL_I2C_Mem_Read+0x22c>)
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001f9c:	68f8      	ldr	r0, [r7, #12]
 8001f9e:	f000 fb29 	bl	80025f4 <I2C_TransferConfig>
 8001fa2:	e00f      	b.n	8001fc4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fa8:	b29a      	uxth	r2, r3
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	8979      	ldrh	r1, [r7, #10]
 8001fb6:	4b4a      	ldr	r3, [pc, #296]	; (80020e0 <HAL_I2C_Mem_Read+0x22c>)
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fbe:	68f8      	ldr	r0, [r7, #12]
 8001fc0:	f000 fb18 	bl	80025f4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2104      	movs	r1, #4
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f000 f956 	bl	8002280 <I2C_WaitOnFlagUntilTimeout>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e07c      	b.n	80020d8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe8:	b2d2      	uxtb	r2, r2
 8001fea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff0:	1c5a      	adds	r2, r3, #1
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002006:	b29b      	uxth	r3, r3
 8002008:	3b01      	subs	r3, #1
 800200a:	b29a      	uxth	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002014:	b29b      	uxth	r3, r3
 8002016:	2b00      	cmp	r3, #0
 8002018:	d034      	beq.n	8002084 <HAL_I2C_Mem_Read+0x1d0>
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800201e:	2b00      	cmp	r3, #0
 8002020:	d130      	bne.n	8002084 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	9300      	str	r3, [sp, #0]
 8002026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002028:	2200      	movs	r2, #0
 800202a:	2180      	movs	r1, #128	; 0x80
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f000 f927 	bl	8002280 <I2C_WaitOnFlagUntilTimeout>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e04d      	b.n	80020d8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002040:	b29b      	uxth	r3, r3
 8002042:	2bff      	cmp	r3, #255	; 0xff
 8002044:	d90e      	bls.n	8002064 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	22ff      	movs	r2, #255	; 0xff
 800204a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002050:	b2da      	uxtb	r2, r3
 8002052:	8979      	ldrh	r1, [r7, #10]
 8002054:	2300      	movs	r3, #0
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800205c:	68f8      	ldr	r0, [r7, #12]
 800205e:	f000 fac9 	bl	80025f4 <I2C_TransferConfig>
 8002062:	e00f      	b.n	8002084 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002068:	b29a      	uxth	r2, r3
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002072:	b2da      	uxtb	r2, r3
 8002074:	8979      	ldrh	r1, [r7, #10]
 8002076:	2300      	movs	r3, #0
 8002078:	9300      	str	r3, [sp, #0]
 800207a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800207e:	68f8      	ldr	r0, [r7, #12]
 8002080:	f000 fab8 	bl	80025f4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002088:	b29b      	uxth	r3, r3
 800208a:	2b00      	cmp	r3, #0
 800208c:	d19a      	bne.n	8001fc4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	f000 f98a 	bl	80023ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e01a      	b.n	80020d8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2220      	movs	r2, #32
 80020a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6859      	ldr	r1, [r3, #4]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	4b0b      	ldr	r3, [pc, #44]	; (80020e4 <HAL_I2C_Mem_Read+0x230>)
 80020b6:	400b      	ands	r3, r1
 80020b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2220      	movs	r2, #32
 80020be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020d2:	2300      	movs	r3, #0
 80020d4:	e000      	b.n	80020d8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80020d6:	2302      	movs	r3, #2
  }
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3718      	adds	r7, #24
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	80002400 	.word	0x80002400
 80020e4:	fe00e800 	.word	0xfe00e800

080020e8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af02      	add	r7, sp, #8
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	4608      	mov	r0, r1
 80020f2:	4611      	mov	r1, r2
 80020f4:	461a      	mov	r2, r3
 80020f6:	4603      	mov	r3, r0
 80020f8:	817b      	strh	r3, [r7, #10]
 80020fa:	460b      	mov	r3, r1
 80020fc:	813b      	strh	r3, [r7, #8]
 80020fe:	4613      	mov	r3, r2
 8002100:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	b2da      	uxtb	r2, r3
 8002106:	8979      	ldrh	r1, [r7, #10]
 8002108:	4b20      	ldr	r3, [pc, #128]	; (800218c <I2C_RequestMemoryWrite+0xa4>)
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002110:	68f8      	ldr	r0, [r7, #12]
 8002112:	f000 fa6f 	bl	80025f4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002116:	69fa      	ldr	r2, [r7, #28]
 8002118:	69b9      	ldr	r1, [r7, #24]
 800211a:	68f8      	ldr	r0, [r7, #12]
 800211c:	f000 f8ff 	bl	800231e <I2C_WaitOnTXISFlagUntilTimeout>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e02c      	b.n	8002184 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800212a:	88fb      	ldrh	r3, [r7, #6]
 800212c:	2b01      	cmp	r3, #1
 800212e:	d105      	bne.n	800213c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002130:	893b      	ldrh	r3, [r7, #8]
 8002132:	b2da      	uxtb	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	629a      	str	r2, [r3, #40]	; 0x28
 800213a:	e015      	b.n	8002168 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800213c:	893b      	ldrh	r3, [r7, #8]
 800213e:	0a1b      	lsrs	r3, r3, #8
 8002140:	b29b      	uxth	r3, r3
 8002142:	b2da      	uxtb	r2, r3
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800214a:	69fa      	ldr	r2, [r7, #28]
 800214c:	69b9      	ldr	r1, [r7, #24]
 800214e:	68f8      	ldr	r0, [r7, #12]
 8002150:	f000 f8e5 	bl	800231e <I2C_WaitOnTXISFlagUntilTimeout>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	d001      	beq.n	800215e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e012      	b.n	8002184 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800215e:	893b      	ldrh	r3, [r7, #8]
 8002160:	b2da      	uxtb	r2, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	9300      	str	r3, [sp, #0]
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	2200      	movs	r2, #0
 8002170:	2180      	movs	r1, #128	; 0x80
 8002172:	68f8      	ldr	r0, [r7, #12]
 8002174:	f000 f884 	bl	8002280 <I2C_WaitOnFlagUntilTimeout>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e000      	b.n	8002184 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002182:	2300      	movs	r3, #0
}
 8002184:	4618      	mov	r0, r3
 8002186:	3710      	adds	r7, #16
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	80002000 	.word	0x80002000

08002190 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af02      	add	r7, sp, #8
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	4608      	mov	r0, r1
 800219a:	4611      	mov	r1, r2
 800219c:	461a      	mov	r2, r3
 800219e:	4603      	mov	r3, r0
 80021a0:	817b      	strh	r3, [r7, #10]
 80021a2:	460b      	mov	r3, r1
 80021a4:	813b      	strh	r3, [r7, #8]
 80021a6:	4613      	mov	r3, r2
 80021a8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80021aa:	88fb      	ldrh	r3, [r7, #6]
 80021ac:	b2da      	uxtb	r2, r3
 80021ae:	8979      	ldrh	r1, [r7, #10]
 80021b0:	4b20      	ldr	r3, [pc, #128]	; (8002234 <I2C_RequestMemoryRead+0xa4>)
 80021b2:	9300      	str	r3, [sp, #0]
 80021b4:	2300      	movs	r3, #0
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f000 fa1c 	bl	80025f4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021bc:	69fa      	ldr	r2, [r7, #28]
 80021be:	69b9      	ldr	r1, [r7, #24]
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f000 f8ac 	bl	800231e <I2C_WaitOnTXISFlagUntilTimeout>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e02c      	b.n	800222a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80021d0:	88fb      	ldrh	r3, [r7, #6]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d105      	bne.n	80021e2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80021d6:	893b      	ldrh	r3, [r7, #8]
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	629a      	str	r2, [r3, #40]	; 0x28
 80021e0:	e015      	b.n	800220e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80021e2:	893b      	ldrh	r3, [r7, #8]
 80021e4:	0a1b      	lsrs	r3, r3, #8
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	b2da      	uxtb	r2, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021f0:	69fa      	ldr	r2, [r7, #28]
 80021f2:	69b9      	ldr	r1, [r7, #24]
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 f892 	bl	800231e <I2C_WaitOnTXISFlagUntilTimeout>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002200:	2301      	movs	r3, #1
 8002202:	e012      	b.n	800222a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002204:	893b      	ldrh	r3, [r7, #8]
 8002206:	b2da      	uxtb	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	2200      	movs	r2, #0
 8002216:	2140      	movs	r1, #64	; 0x40
 8002218:	68f8      	ldr	r0, [r7, #12]
 800221a:	f000 f831 	bl	8002280 <I2C_WaitOnFlagUntilTimeout>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e000      	b.n	800222a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	80002000 	.word	0x80002000

08002238 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	699b      	ldr	r3, [r3, #24]
 8002246:	f003 0302 	and.w	r3, r3, #2
 800224a:	2b02      	cmp	r3, #2
 800224c:	d103      	bne.n	8002256 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2200      	movs	r2, #0
 8002254:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	2b01      	cmp	r3, #1
 8002262:	d007      	beq.n	8002274 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	699a      	ldr	r2, [r3, #24]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f042 0201 	orr.w	r2, r2, #1
 8002272:	619a      	str	r2, [r3, #24]
  }
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	603b      	str	r3, [r7, #0]
 800228c:	4613      	mov	r3, r2
 800228e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002290:	e031      	b.n	80022f6 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002298:	d02d      	beq.n	80022f6 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800229a:	f7ff f983 	bl	80015a4 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	683a      	ldr	r2, [r7, #0]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d302      	bcc.n	80022b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d122      	bne.n	80022f6 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	699a      	ldr	r2, [r3, #24]
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	4013      	ands	r3, r2
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	429a      	cmp	r2, r3
 80022be:	bf0c      	ite	eq
 80022c0:	2301      	moveq	r3, #1
 80022c2:	2300      	movne	r3, #0
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	461a      	mov	r2, r3
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d113      	bne.n	80022f6 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d2:	f043 0220 	orr.w	r2, r3, #32
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2220      	movs	r2, #32
 80022de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e00f      	b.n	8002316 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	699a      	ldr	r2, [r3, #24]
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	4013      	ands	r3, r2
 8002300:	68ba      	ldr	r2, [r7, #8]
 8002302:	429a      	cmp	r2, r3
 8002304:	bf0c      	ite	eq
 8002306:	2301      	moveq	r3, #1
 8002308:	2300      	movne	r3, #0
 800230a:	b2db      	uxtb	r3, r3
 800230c:	461a      	mov	r2, r3
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	429a      	cmp	r2, r3
 8002312:	d0be      	beq.n	8002292 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b084      	sub	sp, #16
 8002322:	af00      	add	r7, sp, #0
 8002324:	60f8      	str	r0, [r7, #12]
 8002326:	60b9      	str	r1, [r7, #8]
 8002328:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800232a:	e033      	b.n	8002394 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	68b9      	ldr	r1, [r7, #8]
 8002330:	68f8      	ldr	r0, [r7, #12]
 8002332:	f000 f87f 	bl	8002434 <I2C_IsErrorOccurred>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e031      	b.n	80023a4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002346:	d025      	beq.n	8002394 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002348:	f7ff f92c 	bl	80015a4 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	68ba      	ldr	r2, [r7, #8]
 8002354:	429a      	cmp	r2, r3
 8002356:	d302      	bcc.n	800235e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d11a      	bne.n	8002394 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	2b02      	cmp	r3, #2
 800236a:	d013      	beq.n	8002394 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002370:	f043 0220 	orr.w	r2, r3, #32
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2220      	movs	r2, #32
 800237c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e007      	b.n	80023a4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d1c4      	bne.n	800232c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80023a2:	2300      	movs	r3, #0
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3710      	adds	r7, #16
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023b8:	e02f      	b.n	800241a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	68b9      	ldr	r1, [r7, #8]
 80023be:	68f8      	ldr	r0, [r7, #12]
 80023c0:	f000 f838 	bl	8002434 <I2C_IsErrorOccurred>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e02d      	b.n	800242a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023ce:	f7ff f8e9 	bl	80015a4 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	68ba      	ldr	r2, [r7, #8]
 80023da:	429a      	cmp	r2, r3
 80023dc:	d302      	bcc.n	80023e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d11a      	bne.n	800241a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	f003 0320 	and.w	r3, r3, #32
 80023ee:	2b20      	cmp	r3, #32
 80023f0:	d013      	beq.n	800241a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023f6:	f043 0220 	orr.w	r2, r3, #32
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2220      	movs	r2, #32
 8002402:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e007      	b.n	800242a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	f003 0320 	and.w	r3, r3, #32
 8002424:	2b20      	cmp	r3, #32
 8002426:	d1c8      	bne.n	80023ba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3710      	adds	r7, #16
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b08a      	sub	sp, #40	; 0x28
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002440:	2300      	movs	r3, #0
 8002442:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	699b      	ldr	r3, [r3, #24]
 800244c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800244e:	2300      	movs	r3, #0
 8002450:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	f003 0310 	and.w	r3, r3, #16
 800245c:	2b00      	cmp	r3, #0
 800245e:	d068      	beq.n	8002532 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2210      	movs	r2, #16
 8002466:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002468:	e049      	b.n	80024fe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002470:	d045      	beq.n	80024fe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002472:	f7ff f897 	bl	80015a4 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	68ba      	ldr	r2, [r7, #8]
 800247e:	429a      	cmp	r2, r3
 8002480:	d302      	bcc.n	8002488 <I2C_IsErrorOccurred+0x54>
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d13a      	bne.n	80024fe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002492:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800249a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80024a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024aa:	d121      	bne.n	80024f0 <I2C_IsErrorOccurred+0xbc>
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024b2:	d01d      	beq.n	80024f0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80024b4:	7cfb      	ldrb	r3, [r7, #19]
 80024b6:	2b20      	cmp	r3, #32
 80024b8:	d01a      	beq.n	80024f0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	685a      	ldr	r2, [r3, #4]
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80024c8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80024ca:	f7ff f86b 	bl	80015a4 <HAL_GetTick>
 80024ce:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024d0:	e00e      	b.n	80024f0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80024d2:	f7ff f867 	bl	80015a4 <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	2b19      	cmp	r3, #25
 80024de:	d907      	bls.n	80024f0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80024e0:	6a3b      	ldr	r3, [r7, #32]
 80024e2:	f043 0320 	orr.w	r3, r3, #32
 80024e6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80024ee:	e006      	b.n	80024fe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	699b      	ldr	r3, [r3, #24]
 80024f6:	f003 0320 	and.w	r3, r3, #32
 80024fa:	2b20      	cmp	r3, #32
 80024fc:	d1e9      	bne.n	80024d2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	f003 0320 	and.w	r3, r3, #32
 8002508:	2b20      	cmp	r3, #32
 800250a:	d003      	beq.n	8002514 <I2C_IsErrorOccurred+0xe0>
 800250c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002510:	2b00      	cmp	r3, #0
 8002512:	d0aa      	beq.n	800246a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002514:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002518:	2b00      	cmp	r3, #0
 800251a:	d103      	bne.n	8002524 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2220      	movs	r2, #32
 8002522:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002524:	6a3b      	ldr	r3, [r7, #32]
 8002526:	f043 0304 	orr.w	r3, r3, #4
 800252a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	699b      	ldr	r3, [r3, #24]
 8002538:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002540:	2b00      	cmp	r3, #0
 8002542:	d00b      	beq.n	800255c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002544:	6a3b      	ldr	r3, [r7, #32]
 8002546:	f043 0301 	orr.w	r3, r3, #1
 800254a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002554:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00b      	beq.n	800257e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002566:	6a3b      	ldr	r3, [r7, #32]
 8002568:	f043 0308 	orr.w	r3, r3, #8
 800256c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002576:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800257e:	69bb      	ldr	r3, [r7, #24]
 8002580:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002584:	2b00      	cmp	r3, #0
 8002586:	d00b      	beq.n	80025a0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002588:	6a3b      	ldr	r3, [r7, #32]
 800258a:	f043 0302 	orr.w	r3, r3, #2
 800258e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002598:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80025a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d01c      	beq.n	80025e2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80025a8:	68f8      	ldr	r0, [r7, #12]
 80025aa:	f7ff fe45 	bl	8002238 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6859      	ldr	r1, [r3, #4]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	4b0d      	ldr	r3, [pc, #52]	; (80025f0 <I2C_IsErrorOccurred+0x1bc>)
 80025ba:	400b      	ands	r3, r1
 80025bc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025c2:	6a3b      	ldr	r3, [r7, #32]
 80025c4:	431a      	orrs	r2, r3
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2220      	movs	r2, #32
 80025ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2200      	movs	r2, #0
 80025d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2200      	movs	r2, #0
 80025de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80025e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3728      	adds	r7, #40	; 0x28
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	fe00e800 	.word	0xfe00e800

080025f4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b087      	sub	sp, #28
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	607b      	str	r3, [r7, #4]
 80025fe:	460b      	mov	r3, r1
 8002600:	817b      	strh	r3, [r7, #10]
 8002602:	4613      	mov	r3, r2
 8002604:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002606:	897b      	ldrh	r3, [r7, #10]
 8002608:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800260c:	7a7b      	ldrb	r3, [r7, #9]
 800260e:	041b      	lsls	r3, r3, #16
 8002610:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002614:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800261a:	6a3b      	ldr	r3, [r7, #32]
 800261c:	4313      	orrs	r3, r2
 800261e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002622:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	6a3b      	ldr	r3, [r7, #32]
 800262c:	0d5b      	lsrs	r3, r3, #21
 800262e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002632:	4b08      	ldr	r3, [pc, #32]	; (8002654 <I2C_TransferConfig+0x60>)
 8002634:	430b      	orrs	r3, r1
 8002636:	43db      	mvns	r3, r3
 8002638:	ea02 0103 	and.w	r1, r2, r3
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	430a      	orrs	r2, r1
 8002644:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002646:	bf00      	nop
 8002648:	371c      	adds	r7, #28
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	03ff63ff 	.word	0x03ff63ff

08002658 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002668:	b2db      	uxtb	r3, r3
 800266a:	2b20      	cmp	r3, #32
 800266c:	d138      	bne.n	80026e0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002674:	2b01      	cmp	r3, #1
 8002676:	d101      	bne.n	800267c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002678:	2302      	movs	r3, #2
 800267a:	e032      	b.n	80026e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2224      	movs	r2, #36	; 0x24
 8002688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0201 	bic.w	r2, r2, #1
 800269a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026aa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	6819      	ldr	r1, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	683a      	ldr	r2, [r7, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f042 0201 	orr.w	r2, r2, #1
 80026ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2220      	movs	r2, #32
 80026d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026dc:	2300      	movs	r3, #0
 80026de:	e000      	b.n	80026e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80026e0:	2302      	movs	r3, #2
  }
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b085      	sub	sp, #20
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
 80026f6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b20      	cmp	r3, #32
 8002702:	d139      	bne.n	8002778 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800270a:	2b01      	cmp	r3, #1
 800270c:	d101      	bne.n	8002712 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800270e:	2302      	movs	r3, #2
 8002710:	e033      	b.n	800277a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2224      	movs	r2, #36	; 0x24
 800271e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 0201 	bic.w	r2, r2, #1
 8002730:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002740:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	021b      	lsls	r3, r3, #8
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	4313      	orrs	r3, r2
 800274a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f042 0201 	orr.w	r2, r2, #1
 8002762:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2220      	movs	r2, #32
 8002768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002774:	2300      	movs	r3, #0
 8002776:	e000      	b.n	800277a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002778:	2302      	movs	r3, #2
  }
}
 800277a:	4618      	mov	r0, r3
 800277c:	3714      	adds	r7, #20
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
	...

08002788 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800278c:	4b04      	ldr	r3, [pc, #16]	; (80027a0 <HAL_PWREx_GetVoltageRange+0x18>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	40007000 	.word	0x40007000

080027a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027b2:	d130      	bne.n	8002816 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80027b4:	4b23      	ldr	r3, [pc, #140]	; (8002844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80027bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027c0:	d038      	beq.n	8002834 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027c2:	4b20      	ldr	r3, [pc, #128]	; (8002844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80027ca:	4a1e      	ldr	r2, [pc, #120]	; (8002844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027d0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027d2:	4b1d      	ldr	r3, [pc, #116]	; (8002848 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2232      	movs	r2, #50	; 0x32
 80027d8:	fb02 f303 	mul.w	r3, r2, r3
 80027dc:	4a1b      	ldr	r2, [pc, #108]	; (800284c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80027de:	fba2 2303 	umull	r2, r3, r2, r3
 80027e2:	0c9b      	lsrs	r3, r3, #18
 80027e4:	3301      	adds	r3, #1
 80027e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027e8:	e002      	b.n	80027f0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	3b01      	subs	r3, #1
 80027ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027f0:	4b14      	ldr	r3, [pc, #80]	; (8002844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027f2:	695b      	ldr	r3, [r3, #20]
 80027f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027fc:	d102      	bne.n	8002804 <HAL_PWREx_ControlVoltageScaling+0x60>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d1f2      	bne.n	80027ea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002804:	4b0f      	ldr	r3, [pc, #60]	; (8002844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002806:	695b      	ldr	r3, [r3, #20]
 8002808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800280c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002810:	d110      	bne.n	8002834 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002812:	2303      	movs	r3, #3
 8002814:	e00f      	b.n	8002836 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002816:	4b0b      	ldr	r3, [pc, #44]	; (8002844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800281e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002822:	d007      	beq.n	8002834 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002824:	4b07      	ldr	r3, [pc, #28]	; (8002844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800282c:	4a05      	ldr	r2, [pc, #20]	; (8002844 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800282e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002832:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002834:	2300      	movs	r3, #0
}
 8002836:	4618      	mov	r0, r3
 8002838:	3714      	adds	r7, #20
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	40007000 	.word	0x40007000
 8002848:	20000000 	.word	0x20000000
 800284c:	431bde83 	.word	0x431bde83

08002850 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b088      	sub	sp, #32
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d101      	bne.n	8002862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e3ca      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002862:	4b97      	ldr	r3, [pc, #604]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f003 030c 	and.w	r3, r3, #12
 800286a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800286c:	4b94      	ldr	r3, [pc, #592]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	f003 0303 	and.w	r3, r3, #3
 8002874:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0310 	and.w	r3, r3, #16
 800287e:	2b00      	cmp	r3, #0
 8002880:	f000 80e4 	beq.w	8002a4c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d007      	beq.n	800289a <HAL_RCC_OscConfig+0x4a>
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	2b0c      	cmp	r3, #12
 800288e:	f040 808b 	bne.w	80029a8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	2b01      	cmp	r3, #1
 8002896:	f040 8087 	bne.w	80029a8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800289a:	4b89      	ldr	r3, [pc, #548]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0302 	and.w	r3, r3, #2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d005      	beq.n	80028b2 <HAL_RCC_OscConfig+0x62>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e3a2      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a1a      	ldr	r2, [r3, #32]
 80028b6:	4b82      	ldr	r3, [pc, #520]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0308 	and.w	r3, r3, #8
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d004      	beq.n	80028cc <HAL_RCC_OscConfig+0x7c>
 80028c2:	4b7f      	ldr	r3, [pc, #508]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028ca:	e005      	b.n	80028d8 <HAL_RCC_OscConfig+0x88>
 80028cc:	4b7c      	ldr	r3, [pc, #496]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80028ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028d2:	091b      	lsrs	r3, r3, #4
 80028d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028d8:	4293      	cmp	r3, r2
 80028da:	d223      	bcs.n	8002924 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	4618      	mov	r0, r3
 80028e2:	f000 fd55 	bl	8003390 <RCC_SetFlashLatencyFromMSIRange>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e383      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028f0:	4b73      	ldr	r3, [pc, #460]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a72      	ldr	r2, [pc, #456]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80028f6:	f043 0308 	orr.w	r3, r3, #8
 80028fa:	6013      	str	r3, [r2, #0]
 80028fc:	4b70      	ldr	r3, [pc, #448]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	496d      	ldr	r1, [pc, #436]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 800290a:	4313      	orrs	r3, r2
 800290c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800290e:	4b6c      	ldr	r3, [pc, #432]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	021b      	lsls	r3, r3, #8
 800291c:	4968      	ldr	r1, [pc, #416]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 800291e:	4313      	orrs	r3, r2
 8002920:	604b      	str	r3, [r1, #4]
 8002922:	e025      	b.n	8002970 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002924:	4b66      	ldr	r3, [pc, #408]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a65      	ldr	r2, [pc, #404]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 800292a:	f043 0308 	orr.w	r3, r3, #8
 800292e:	6013      	str	r3, [r2, #0]
 8002930:	4b63      	ldr	r3, [pc, #396]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6a1b      	ldr	r3, [r3, #32]
 800293c:	4960      	ldr	r1, [pc, #384]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 800293e:	4313      	orrs	r3, r2
 8002940:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002942:	4b5f      	ldr	r3, [pc, #380]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	021b      	lsls	r3, r3, #8
 8002950:	495b      	ldr	r1, [pc, #364]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002952:	4313      	orrs	r3, r2
 8002954:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d109      	bne.n	8002970 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6a1b      	ldr	r3, [r3, #32]
 8002960:	4618      	mov	r0, r3
 8002962:	f000 fd15 	bl	8003390 <RCC_SetFlashLatencyFromMSIRange>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e343      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002970:	f000 fc4a 	bl	8003208 <HAL_RCC_GetSysClockFreq>
 8002974:	4602      	mov	r2, r0
 8002976:	4b52      	ldr	r3, [pc, #328]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	091b      	lsrs	r3, r3, #4
 800297c:	f003 030f 	and.w	r3, r3, #15
 8002980:	4950      	ldr	r1, [pc, #320]	; (8002ac4 <HAL_RCC_OscConfig+0x274>)
 8002982:	5ccb      	ldrb	r3, [r1, r3]
 8002984:	f003 031f 	and.w	r3, r3, #31
 8002988:	fa22 f303 	lsr.w	r3, r2, r3
 800298c:	4a4e      	ldr	r2, [pc, #312]	; (8002ac8 <HAL_RCC_OscConfig+0x278>)
 800298e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002990:	4b4e      	ldr	r3, [pc, #312]	; (8002acc <HAL_RCC_OscConfig+0x27c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4618      	mov	r0, r3
 8002996:	f7fe fdb5 	bl	8001504 <HAL_InitTick>
 800299a:	4603      	mov	r3, r0
 800299c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800299e:	7bfb      	ldrb	r3, [r7, #15]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d052      	beq.n	8002a4a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	e327      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d032      	beq.n	8002a16 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80029b0:	4b43      	ldr	r3, [pc, #268]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a42      	ldr	r2, [pc, #264]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80029b6:	f043 0301 	orr.w	r3, r3, #1
 80029ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029bc:	f7fe fdf2 	bl	80015a4 <HAL_GetTick>
 80029c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029c4:	f7fe fdee 	bl	80015a4 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e310      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029d6:	4b3a      	ldr	r3, [pc, #232]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d0f0      	beq.n	80029c4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029e2:	4b37      	ldr	r3, [pc, #220]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a36      	ldr	r2, [pc, #216]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80029e8:	f043 0308 	orr.w	r3, r3, #8
 80029ec:	6013      	str	r3, [r2, #0]
 80029ee:	4b34      	ldr	r3, [pc, #208]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	4931      	ldr	r1, [pc, #196]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a00:	4b2f      	ldr	r3, [pc, #188]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	69db      	ldr	r3, [r3, #28]
 8002a0c:	021b      	lsls	r3, r3, #8
 8002a0e:	492c      	ldr	r1, [pc, #176]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	604b      	str	r3, [r1, #4]
 8002a14:	e01a      	b.n	8002a4c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a16:	4b2a      	ldr	r3, [pc, #168]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a29      	ldr	r2, [pc, #164]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002a1c:	f023 0301 	bic.w	r3, r3, #1
 8002a20:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a22:	f7fe fdbf 	bl	80015a4 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a28:	e008      	b.n	8002a3c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a2a:	f7fe fdbb 	bl	80015a4 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d901      	bls.n	8002a3c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e2dd      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a3c:	4b20      	ldr	r3, [pc, #128]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d1f0      	bne.n	8002a2a <HAL_RCC_OscConfig+0x1da>
 8002a48:	e000      	b.n	8002a4c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a4a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d074      	beq.n	8002b42 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	2b08      	cmp	r3, #8
 8002a5c:	d005      	beq.n	8002a6a <HAL_RCC_OscConfig+0x21a>
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	2b0c      	cmp	r3, #12
 8002a62:	d10e      	bne.n	8002a82 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	2b03      	cmp	r3, #3
 8002a68:	d10b      	bne.n	8002a82 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a6a:	4b15      	ldr	r3, [pc, #84]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d064      	beq.n	8002b40 <HAL_RCC_OscConfig+0x2f0>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d160      	bne.n	8002b40 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e2ba      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a8a:	d106      	bne.n	8002a9a <HAL_RCC_OscConfig+0x24a>
 8002a8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a0b      	ldr	r2, [pc, #44]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002a92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a96:	6013      	str	r3, [r2, #0]
 8002a98:	e026      	b.n	8002ae8 <HAL_RCC_OscConfig+0x298>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002aa2:	d115      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x280>
 8002aa4:	4b06      	ldr	r3, [pc, #24]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a05      	ldr	r2, [pc, #20]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002aaa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aae:	6013      	str	r3, [r2, #0]
 8002ab0:	4b03      	ldr	r3, [pc, #12]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a02      	ldr	r2, [pc, #8]	; (8002ac0 <HAL_RCC_OscConfig+0x270>)
 8002ab6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002aba:	6013      	str	r3, [r2, #0]
 8002abc:	e014      	b.n	8002ae8 <HAL_RCC_OscConfig+0x298>
 8002abe:	bf00      	nop
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	080059a4 	.word	0x080059a4
 8002ac8:	20000000 	.word	0x20000000
 8002acc:	20000004 	.word	0x20000004
 8002ad0:	4ba0      	ldr	r3, [pc, #640]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a9f      	ldr	r2, [pc, #636]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002ad6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ada:	6013      	str	r3, [r2, #0]
 8002adc:	4b9d      	ldr	r3, [pc, #628]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a9c      	ldr	r2, [pc, #624]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002ae2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ae6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d013      	beq.n	8002b18 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af0:	f7fe fd58 	bl	80015a4 <HAL_GetTick>
 8002af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002af6:	e008      	b.n	8002b0a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af8:	f7fe fd54 	bl	80015a4 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b64      	cmp	r3, #100	; 0x64
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e276      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b0a:	4b92      	ldr	r3, [pc, #584]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d0f0      	beq.n	8002af8 <HAL_RCC_OscConfig+0x2a8>
 8002b16:	e014      	b.n	8002b42 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b18:	f7fe fd44 	bl	80015a4 <HAL_GetTick>
 8002b1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b1e:	e008      	b.n	8002b32 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b20:	f7fe fd40 	bl	80015a4 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b64      	cmp	r3, #100	; 0x64
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e262      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b32:	4b88      	ldr	r3, [pc, #544]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1f0      	bne.n	8002b20 <HAL_RCC_OscConfig+0x2d0>
 8002b3e:	e000      	b.n	8002b42 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d060      	beq.n	8002c10 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	2b04      	cmp	r3, #4
 8002b52:	d005      	beq.n	8002b60 <HAL_RCC_OscConfig+0x310>
 8002b54:	69bb      	ldr	r3, [r7, #24]
 8002b56:	2b0c      	cmp	r3, #12
 8002b58:	d119      	bne.n	8002b8e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d116      	bne.n	8002b8e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b60:	4b7c      	ldr	r3, [pc, #496]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d005      	beq.n	8002b78 <HAL_RCC_OscConfig+0x328>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d101      	bne.n	8002b78 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e23f      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b78:	4b76      	ldr	r3, [pc, #472]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	061b      	lsls	r3, r3, #24
 8002b86:	4973      	ldr	r1, [pc, #460]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b8c:	e040      	b.n	8002c10 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d023      	beq.n	8002bde <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b96:	4b6f      	ldr	r3, [pc, #444]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a6e      	ldr	r2, [pc, #440]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002b9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ba0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba2:	f7fe fcff 	bl	80015a4 <HAL_GetTick>
 8002ba6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ba8:	e008      	b.n	8002bbc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002baa:	f7fe fcfb 	bl	80015a4 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e21d      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bbc:	4b65      	ldr	r3, [pc, #404]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0f0      	beq.n	8002baa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc8:	4b62      	ldr	r3, [pc, #392]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	061b      	lsls	r3, r3, #24
 8002bd6:	495f      	ldr	r1, [pc, #380]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]
 8002bdc:	e018      	b.n	8002c10 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bde:	4b5d      	ldr	r3, [pc, #372]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a5c      	ldr	r2, [pc, #368]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002be4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002be8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bea:	f7fe fcdb 	bl	80015a4 <HAL_GetTick>
 8002bee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bf0:	e008      	b.n	8002c04 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bf2:	f7fe fcd7 	bl	80015a4 <HAL_GetTick>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e1f9      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c04:	4b53      	ldr	r3, [pc, #332]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d1f0      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0308 	and.w	r3, r3, #8
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d03c      	beq.n	8002c96 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	695b      	ldr	r3, [r3, #20]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d01c      	beq.n	8002c5e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c24:	4b4b      	ldr	r3, [pc, #300]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002c26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c2a:	4a4a      	ldr	r2, [pc, #296]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002c2c:	f043 0301 	orr.w	r3, r3, #1
 8002c30:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c34:	f7fe fcb6 	bl	80015a4 <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c3c:	f7fe fcb2 	bl	80015a4 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e1d4      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c4e:	4b41      	ldr	r3, [pc, #260]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002c50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c54:	f003 0302 	and.w	r3, r3, #2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0ef      	beq.n	8002c3c <HAL_RCC_OscConfig+0x3ec>
 8002c5c:	e01b      	b.n	8002c96 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c5e:	4b3d      	ldr	r3, [pc, #244]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002c60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c64:	4a3b      	ldr	r2, [pc, #236]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002c66:	f023 0301 	bic.w	r3, r3, #1
 8002c6a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c6e:	f7fe fc99 	bl	80015a4 <HAL_GetTick>
 8002c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c74:	e008      	b.n	8002c88 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c76:	f7fe fc95 	bl	80015a4 <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d901      	bls.n	8002c88 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c84:	2303      	movs	r3, #3
 8002c86:	e1b7      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c88:	4b32      	ldr	r3, [pc, #200]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002c8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c8e:	f003 0302 	and.w	r3, r3, #2
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1ef      	bne.n	8002c76 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 0304 	and.w	r3, r3, #4
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f000 80a6 	beq.w	8002df0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002ca8:	4b2a      	ldr	r3, [pc, #168]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10d      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb4:	4b27      	ldr	r3, [pc, #156]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb8:	4a26      	ldr	r2, [pc, #152]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002cba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cbe:	6593      	str	r3, [r2, #88]	; 0x58
 8002cc0:	4b24      	ldr	r3, [pc, #144]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002cc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc8:	60bb      	str	r3, [r7, #8]
 8002cca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cd0:	4b21      	ldr	r3, [pc, #132]	; (8002d58 <HAL_RCC_OscConfig+0x508>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d118      	bne.n	8002d0e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002cdc:	4b1e      	ldr	r3, [pc, #120]	; (8002d58 <HAL_RCC_OscConfig+0x508>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a1d      	ldr	r2, [pc, #116]	; (8002d58 <HAL_RCC_OscConfig+0x508>)
 8002ce2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ce6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ce8:	f7fe fc5c 	bl	80015a4 <HAL_GetTick>
 8002cec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cee:	e008      	b.n	8002d02 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cf0:	f7fe fc58 	bl	80015a4 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e17a      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d02:	4b15      	ldr	r3, [pc, #84]	; (8002d58 <HAL_RCC_OscConfig+0x508>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d0f0      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d108      	bne.n	8002d28 <HAL_RCC_OscConfig+0x4d8>
 8002d16:	4b0f      	ldr	r3, [pc, #60]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d1c:	4a0d      	ldr	r2, [pc, #52]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002d1e:	f043 0301 	orr.w	r3, r3, #1
 8002d22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d26:	e029      	b.n	8002d7c <HAL_RCC_OscConfig+0x52c>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	2b05      	cmp	r3, #5
 8002d2e:	d115      	bne.n	8002d5c <HAL_RCC_OscConfig+0x50c>
 8002d30:	4b08      	ldr	r3, [pc, #32]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d36:	4a07      	ldr	r2, [pc, #28]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002d38:	f043 0304 	orr.w	r3, r3, #4
 8002d3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d40:	4b04      	ldr	r3, [pc, #16]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d46:	4a03      	ldr	r2, [pc, #12]	; (8002d54 <HAL_RCC_OscConfig+0x504>)
 8002d48:	f043 0301 	orr.w	r3, r3, #1
 8002d4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d50:	e014      	b.n	8002d7c <HAL_RCC_OscConfig+0x52c>
 8002d52:	bf00      	nop
 8002d54:	40021000 	.word	0x40021000
 8002d58:	40007000 	.word	0x40007000
 8002d5c:	4b9c      	ldr	r3, [pc, #624]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d62:	4a9b      	ldr	r2, [pc, #620]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002d64:	f023 0301 	bic.w	r3, r3, #1
 8002d68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d6c:	4b98      	ldr	r3, [pc, #608]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d72:	4a97      	ldr	r2, [pc, #604]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002d74:	f023 0304 	bic.w	r3, r3, #4
 8002d78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d016      	beq.n	8002db2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d84:	f7fe fc0e 	bl	80015a4 <HAL_GetTick>
 8002d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d8a:	e00a      	b.n	8002da2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d8c:	f7fe fc0a 	bl	80015a4 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e12a      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002da2:	4b8b      	ldr	r3, [pc, #556]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002da8:	f003 0302 	and.w	r3, r3, #2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d0ed      	beq.n	8002d8c <HAL_RCC_OscConfig+0x53c>
 8002db0:	e015      	b.n	8002dde <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db2:	f7fe fbf7 	bl	80015a4 <HAL_GetTick>
 8002db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002db8:	e00a      	b.n	8002dd0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dba:	f7fe fbf3 	bl	80015a4 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e113      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dd0:	4b7f      	ldr	r3, [pc, #508]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dd6:	f003 0302 	and.w	r3, r3, #2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1ed      	bne.n	8002dba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dde:	7ffb      	ldrb	r3, [r7, #31]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d105      	bne.n	8002df0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002de4:	4b7a      	ldr	r3, [pc, #488]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002de6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002de8:	4a79      	ldr	r2, [pc, #484]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002dea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002dee:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	f000 80fe 	beq.w	8002ff6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	f040 80d0 	bne.w	8002fa4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002e04:	4b72      	ldr	r3, [pc, #456]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f003 0203 	and.w	r2, r3, #3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d130      	bne.n	8002e7a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	3b01      	subs	r3, #1
 8002e24:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d127      	bne.n	8002e7a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e34:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d11f      	bne.n	8002e7a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e44:	2a07      	cmp	r2, #7
 8002e46:	bf14      	ite	ne
 8002e48:	2201      	movne	r2, #1
 8002e4a:	2200      	moveq	r2, #0
 8002e4c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d113      	bne.n	8002e7a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e5c:	085b      	lsrs	r3, r3, #1
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d109      	bne.n	8002e7a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e70:	085b      	lsrs	r3, r3, #1
 8002e72:	3b01      	subs	r3, #1
 8002e74:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d06e      	beq.n	8002f58 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	2b0c      	cmp	r3, #12
 8002e7e:	d069      	beq.n	8002f54 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e80:	4b53      	ldr	r3, [pc, #332]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d105      	bne.n	8002e98 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002e8c:	4b50      	ldr	r3, [pc, #320]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e0ad      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e9c:	4b4c      	ldr	r3, [pc, #304]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a4b      	ldr	r2, [pc, #300]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002ea2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ea6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ea8:	f7fe fb7c 	bl	80015a4 <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eae:	e008      	b.n	8002ec2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eb0:	f7fe fb78 	bl	80015a4 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e09a      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ec2:	4b43      	ldr	r3, [pc, #268]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1f0      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ece:	4b40      	ldr	r3, [pc, #256]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002ed0:	68da      	ldr	r2, [r3, #12]
 8002ed2:	4b40      	ldr	r3, [pc, #256]	; (8002fd4 <HAL_RCC_OscConfig+0x784>)
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002ede:	3a01      	subs	r2, #1
 8002ee0:	0112      	lsls	r2, r2, #4
 8002ee2:	4311      	orrs	r1, r2
 8002ee4:	687a      	ldr	r2, [r7, #4]
 8002ee6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002ee8:	0212      	lsls	r2, r2, #8
 8002eea:	4311      	orrs	r1, r2
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002ef0:	0852      	lsrs	r2, r2, #1
 8002ef2:	3a01      	subs	r2, #1
 8002ef4:	0552      	lsls	r2, r2, #21
 8002ef6:	4311      	orrs	r1, r2
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002efc:	0852      	lsrs	r2, r2, #1
 8002efe:	3a01      	subs	r2, #1
 8002f00:	0652      	lsls	r2, r2, #25
 8002f02:	4311      	orrs	r1, r2
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002f08:	0912      	lsrs	r2, r2, #4
 8002f0a:	0452      	lsls	r2, r2, #17
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	4930      	ldr	r1, [pc, #192]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002f14:	4b2e      	ldr	r3, [pc, #184]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a2d      	ldr	r2, [pc, #180]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f1e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f20:	4b2b      	ldr	r3, [pc, #172]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	4a2a      	ldr	r2, [pc, #168]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f2a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f2c:	f7fe fb3a 	bl	80015a4 <HAL_GetTick>
 8002f30:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f34:	f7fe fb36 	bl	80015a4 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e058      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f46:	4b22      	ldr	r3, [pc, #136]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f0      	beq.n	8002f34 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f52:	e050      	b.n	8002ff6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e04f      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f58:	4b1d      	ldr	r3, [pc, #116]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d148      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002f64:	4b1a      	ldr	r3, [pc, #104]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a19      	ldr	r2, [pc, #100]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f6e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f70:	4b17      	ldr	r3, [pc, #92]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	4a16      	ldr	r2, [pc, #88]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f7a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f7c:	f7fe fb12 	bl	80015a4 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f84:	f7fe fb0e 	bl	80015a4 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e030      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f96:	4b0e      	ldr	r3, [pc, #56]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0f0      	beq.n	8002f84 <HAL_RCC_OscConfig+0x734>
 8002fa2:	e028      	b.n	8002ff6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	2b0c      	cmp	r3, #12
 8002fa8:	d023      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002faa:	4b09      	ldr	r3, [pc, #36]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a08      	ldr	r2, [pc, #32]	; (8002fd0 <HAL_RCC_OscConfig+0x780>)
 8002fb0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb6:	f7fe faf5 	bl	80015a4 <HAL_GetTick>
 8002fba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fbc:	e00c      	b.n	8002fd8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fbe:	f7fe faf1 	bl	80015a4 <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d905      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e013      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fd8:	4b09      	ldr	r3, [pc, #36]	; (8003000 <HAL_RCC_OscConfig+0x7b0>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1ec      	bne.n	8002fbe <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002fe4:	4b06      	ldr	r3, [pc, #24]	; (8003000 <HAL_RCC_OscConfig+0x7b0>)
 8002fe6:	68da      	ldr	r2, [r3, #12]
 8002fe8:	4905      	ldr	r1, [pc, #20]	; (8003000 <HAL_RCC_OscConfig+0x7b0>)
 8002fea:	4b06      	ldr	r3, [pc, #24]	; (8003004 <HAL_RCC_OscConfig+0x7b4>)
 8002fec:	4013      	ands	r3, r2
 8002fee:	60cb      	str	r3, [r1, #12]
 8002ff0:	e001      	b.n	8002ff6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e000      	b.n	8002ff8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3720      	adds	r7, #32
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40021000 	.word	0x40021000
 8003004:	feeefffc 	.word	0xfeeefffc

08003008 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d101      	bne.n	800301c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e0e7      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800301c:	4b75      	ldr	r3, [pc, #468]	; (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0307 	and.w	r3, r3, #7
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d910      	bls.n	800304c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302a:	4b72      	ldr	r3, [pc, #456]	; (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f023 0207 	bic.w	r2, r3, #7
 8003032:	4970      	ldr	r1, [pc, #448]	; (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	4313      	orrs	r3, r2
 8003038:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800303a:	4b6e      	ldr	r3, [pc, #440]	; (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	683a      	ldr	r2, [r7, #0]
 8003044:	429a      	cmp	r2, r3
 8003046:	d001      	beq.n	800304c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0cf      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d010      	beq.n	800307a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	689a      	ldr	r2, [r3, #8]
 800305c:	4b66      	ldr	r3, [pc, #408]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003064:	429a      	cmp	r2, r3
 8003066:	d908      	bls.n	800307a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003068:	4b63      	ldr	r3, [pc, #396]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	4960      	ldr	r1, [pc, #384]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003076:	4313      	orrs	r3, r2
 8003078:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b00      	cmp	r3, #0
 8003084:	d04c      	beq.n	8003120 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	2b03      	cmp	r3, #3
 800308c:	d107      	bne.n	800309e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800308e:	4b5a      	ldr	r3, [pc, #360]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d121      	bne.n	80030de <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e0a6      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d107      	bne.n	80030b6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030a6:	4b54      	ldr	r3, [pc, #336]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d115      	bne.n	80030de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e09a      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d107      	bne.n	80030ce <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030be:	4b4e      	ldr	r3, [pc, #312]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d109      	bne.n	80030de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e08e      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030ce:	4b4a      	ldr	r3, [pc, #296]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d101      	bne.n	80030de <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	e086      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030de:	4b46      	ldr	r3, [pc, #280]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f023 0203 	bic.w	r2, r3, #3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	4943      	ldr	r1, [pc, #268]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030f0:	f7fe fa58 	bl	80015a4 <HAL_GetTick>
 80030f4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030f6:	e00a      	b.n	800310e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030f8:	f7fe fa54 	bl	80015a4 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	f241 3288 	movw	r2, #5000	; 0x1388
 8003106:	4293      	cmp	r3, r2
 8003108:	d901      	bls.n	800310e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e06e      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800310e:	4b3a      	ldr	r3, [pc, #232]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 020c 	and.w	r2, r3, #12
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	429a      	cmp	r2, r3
 800311e:	d1eb      	bne.n	80030f8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	2b00      	cmp	r3, #0
 800312a:	d010      	beq.n	800314e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689a      	ldr	r2, [r3, #8]
 8003130:	4b31      	ldr	r3, [pc, #196]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003138:	429a      	cmp	r2, r3
 800313a:	d208      	bcs.n	800314e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800313c:	4b2e      	ldr	r3, [pc, #184]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	492b      	ldr	r1, [pc, #172]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 800314a:	4313      	orrs	r3, r2
 800314c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800314e:	4b29      	ldr	r3, [pc, #164]	; (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	683a      	ldr	r2, [r7, #0]
 8003158:	429a      	cmp	r2, r3
 800315a:	d210      	bcs.n	800317e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800315c:	4b25      	ldr	r3, [pc, #148]	; (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f023 0207 	bic.w	r2, r3, #7
 8003164:	4923      	ldr	r1, [pc, #140]	; (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	4313      	orrs	r3, r2
 800316a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800316c:	4b21      	ldr	r3, [pc, #132]	; (80031f4 <HAL_RCC_ClockConfig+0x1ec>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	429a      	cmp	r2, r3
 8003178:	d001      	beq.n	800317e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e036      	b.n	80031ec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	2b00      	cmp	r3, #0
 8003188:	d008      	beq.n	800319c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800318a:	4b1b      	ldr	r3, [pc, #108]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	4918      	ldr	r1, [pc, #96]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 8003198:	4313      	orrs	r3, r2
 800319a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0308 	and.w	r3, r3, #8
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d009      	beq.n	80031bc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031a8:	4b13      	ldr	r3, [pc, #76]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	691b      	ldr	r3, [r3, #16]
 80031b4:	00db      	lsls	r3, r3, #3
 80031b6:	4910      	ldr	r1, [pc, #64]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031bc:	f000 f824 	bl	8003208 <HAL_RCC_GetSysClockFreq>
 80031c0:	4602      	mov	r2, r0
 80031c2:	4b0d      	ldr	r3, [pc, #52]	; (80031f8 <HAL_RCC_ClockConfig+0x1f0>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	091b      	lsrs	r3, r3, #4
 80031c8:	f003 030f 	and.w	r3, r3, #15
 80031cc:	490b      	ldr	r1, [pc, #44]	; (80031fc <HAL_RCC_ClockConfig+0x1f4>)
 80031ce:	5ccb      	ldrb	r3, [r1, r3]
 80031d0:	f003 031f 	and.w	r3, r3, #31
 80031d4:	fa22 f303 	lsr.w	r3, r2, r3
 80031d8:	4a09      	ldr	r2, [pc, #36]	; (8003200 <HAL_RCC_ClockConfig+0x1f8>)
 80031da:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031dc:	4b09      	ldr	r3, [pc, #36]	; (8003204 <HAL_RCC_ClockConfig+0x1fc>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fe f98f 	bl	8001504 <HAL_InitTick>
 80031e6:	4603      	mov	r3, r0
 80031e8:	72fb      	strb	r3, [r7, #11]

  return status;
 80031ea:	7afb      	ldrb	r3, [r7, #11]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	40022000 	.word	0x40022000
 80031f8:	40021000 	.word	0x40021000
 80031fc:	080059a4 	.word	0x080059a4
 8003200:	20000000 	.word	0x20000000
 8003204:	20000004 	.word	0x20000004

08003208 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003208:	b480      	push	{r7}
 800320a:	b089      	sub	sp, #36	; 0x24
 800320c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800320e:	2300      	movs	r3, #0
 8003210:	61fb      	str	r3, [r7, #28]
 8003212:	2300      	movs	r3, #0
 8003214:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003216:	4b3e      	ldr	r3, [pc, #248]	; (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 030c 	and.w	r3, r3, #12
 800321e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003220:	4b3b      	ldr	r3, [pc, #236]	; (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	f003 0303 	and.w	r3, r3, #3
 8003228:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d005      	beq.n	800323c <HAL_RCC_GetSysClockFreq+0x34>
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	2b0c      	cmp	r3, #12
 8003234:	d121      	bne.n	800327a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2b01      	cmp	r3, #1
 800323a:	d11e      	bne.n	800327a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800323c:	4b34      	ldr	r3, [pc, #208]	; (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0308 	and.w	r3, r3, #8
 8003244:	2b00      	cmp	r3, #0
 8003246:	d107      	bne.n	8003258 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003248:	4b31      	ldr	r3, [pc, #196]	; (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 800324a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800324e:	0a1b      	lsrs	r3, r3, #8
 8003250:	f003 030f 	and.w	r3, r3, #15
 8003254:	61fb      	str	r3, [r7, #28]
 8003256:	e005      	b.n	8003264 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003258:	4b2d      	ldr	r3, [pc, #180]	; (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	091b      	lsrs	r3, r3, #4
 800325e:	f003 030f 	and.w	r3, r3, #15
 8003262:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003264:	4a2b      	ldr	r2, [pc, #172]	; (8003314 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800326c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d10d      	bne.n	8003290 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003278:	e00a      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	2b04      	cmp	r3, #4
 800327e:	d102      	bne.n	8003286 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003280:	4b25      	ldr	r3, [pc, #148]	; (8003318 <HAL_RCC_GetSysClockFreq+0x110>)
 8003282:	61bb      	str	r3, [r7, #24]
 8003284:	e004      	b.n	8003290 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	2b08      	cmp	r3, #8
 800328a:	d101      	bne.n	8003290 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800328c:	4b23      	ldr	r3, [pc, #140]	; (800331c <HAL_RCC_GetSysClockFreq+0x114>)
 800328e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	2b0c      	cmp	r3, #12
 8003294:	d134      	bne.n	8003300 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003296:	4b1e      	ldr	r3, [pc, #120]	; (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d003      	beq.n	80032ae <HAL_RCC_GetSysClockFreq+0xa6>
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	2b03      	cmp	r3, #3
 80032aa:	d003      	beq.n	80032b4 <HAL_RCC_GetSysClockFreq+0xac>
 80032ac:	e005      	b.n	80032ba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80032ae:	4b1a      	ldr	r3, [pc, #104]	; (8003318 <HAL_RCC_GetSysClockFreq+0x110>)
 80032b0:	617b      	str	r3, [r7, #20]
      break;
 80032b2:	e005      	b.n	80032c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80032b4:	4b19      	ldr	r3, [pc, #100]	; (800331c <HAL_RCC_GetSysClockFreq+0x114>)
 80032b6:	617b      	str	r3, [r7, #20]
      break;
 80032b8:	e002      	b.n	80032c0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	617b      	str	r3, [r7, #20]
      break;
 80032be:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032c0:	4b13      	ldr	r3, [pc, #76]	; (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	091b      	lsrs	r3, r3, #4
 80032c6:	f003 0307 	and.w	r3, r3, #7
 80032ca:	3301      	adds	r3, #1
 80032cc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80032ce:	4b10      	ldr	r3, [pc, #64]	; (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	0a1b      	lsrs	r3, r3, #8
 80032d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032d8:	697a      	ldr	r2, [r7, #20]
 80032da:	fb03 f202 	mul.w	r2, r3, r2
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032e6:	4b0a      	ldr	r3, [pc, #40]	; (8003310 <HAL_RCC_GetSysClockFreq+0x108>)
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	0e5b      	lsrs	r3, r3, #25
 80032ec:	f003 0303 	and.w	r3, r3, #3
 80032f0:	3301      	adds	r3, #1
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80032f6:	697a      	ldr	r2, [r7, #20]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80032fe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003300:	69bb      	ldr	r3, [r7, #24]
}
 8003302:	4618      	mov	r0, r3
 8003304:	3724      	adds	r7, #36	; 0x24
 8003306:	46bd      	mov	sp, r7
 8003308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	40021000 	.word	0x40021000
 8003314:	080059bc 	.word	0x080059bc
 8003318:	00f42400 	.word	0x00f42400
 800331c:	007a1200 	.word	0x007a1200

08003320 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003324:	4b03      	ldr	r3, [pc, #12]	; (8003334 <HAL_RCC_GetHCLKFreq+0x14>)
 8003326:	681b      	ldr	r3, [r3, #0]
}
 8003328:	4618      	mov	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	20000000 	.word	0x20000000

08003338 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800333c:	f7ff fff0 	bl	8003320 <HAL_RCC_GetHCLKFreq>
 8003340:	4602      	mov	r2, r0
 8003342:	4b06      	ldr	r3, [pc, #24]	; (800335c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	0a1b      	lsrs	r3, r3, #8
 8003348:	f003 0307 	and.w	r3, r3, #7
 800334c:	4904      	ldr	r1, [pc, #16]	; (8003360 <HAL_RCC_GetPCLK1Freq+0x28>)
 800334e:	5ccb      	ldrb	r3, [r1, r3]
 8003350:	f003 031f 	and.w	r3, r3, #31
 8003354:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003358:	4618      	mov	r0, r3
 800335a:	bd80      	pop	{r7, pc}
 800335c:	40021000 	.word	0x40021000
 8003360:	080059b4 	.word	0x080059b4

08003364 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003368:	f7ff ffda 	bl	8003320 <HAL_RCC_GetHCLKFreq>
 800336c:	4602      	mov	r2, r0
 800336e:	4b06      	ldr	r3, [pc, #24]	; (8003388 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	0adb      	lsrs	r3, r3, #11
 8003374:	f003 0307 	and.w	r3, r3, #7
 8003378:	4904      	ldr	r1, [pc, #16]	; (800338c <HAL_RCC_GetPCLK2Freq+0x28>)
 800337a:	5ccb      	ldrb	r3, [r1, r3]
 800337c:	f003 031f 	and.w	r3, r3, #31
 8003380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003384:	4618      	mov	r0, r3
 8003386:	bd80      	pop	{r7, pc}
 8003388:	40021000 	.word	0x40021000
 800338c:	080059b4 	.word	0x080059b4

08003390 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003398:	2300      	movs	r3, #0
 800339a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800339c:	4b2a      	ldr	r3, [pc, #168]	; (8003448 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800339e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d003      	beq.n	80033b0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80033a8:	f7ff f9ee 	bl	8002788 <HAL_PWREx_GetVoltageRange>
 80033ac:	6178      	str	r0, [r7, #20]
 80033ae:	e014      	b.n	80033da <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80033b0:	4b25      	ldr	r3, [pc, #148]	; (8003448 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b4:	4a24      	ldr	r2, [pc, #144]	; (8003448 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ba:	6593      	str	r3, [r2, #88]	; 0x58
 80033bc:	4b22      	ldr	r3, [pc, #136]	; (8003448 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c4:	60fb      	str	r3, [r7, #12]
 80033c6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80033c8:	f7ff f9de 	bl	8002788 <HAL_PWREx_GetVoltageRange>
 80033cc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80033ce:	4b1e      	ldr	r3, [pc, #120]	; (8003448 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d2:	4a1d      	ldr	r2, [pc, #116]	; (8003448 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033d8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033e0:	d10b      	bne.n	80033fa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2b80      	cmp	r3, #128	; 0x80
 80033e6:	d919      	bls.n	800341c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2ba0      	cmp	r3, #160	; 0xa0
 80033ec:	d902      	bls.n	80033f4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033ee:	2302      	movs	r3, #2
 80033f0:	613b      	str	r3, [r7, #16]
 80033f2:	e013      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033f4:	2301      	movs	r3, #1
 80033f6:	613b      	str	r3, [r7, #16]
 80033f8:	e010      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b80      	cmp	r3, #128	; 0x80
 80033fe:	d902      	bls.n	8003406 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003400:	2303      	movs	r3, #3
 8003402:	613b      	str	r3, [r7, #16]
 8003404:	e00a      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2b80      	cmp	r3, #128	; 0x80
 800340a:	d102      	bne.n	8003412 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800340c:	2302      	movs	r3, #2
 800340e:	613b      	str	r3, [r7, #16]
 8003410:	e004      	b.n	800341c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b70      	cmp	r3, #112	; 0x70
 8003416:	d101      	bne.n	800341c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003418:	2301      	movs	r3, #1
 800341a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800341c:	4b0b      	ldr	r3, [pc, #44]	; (800344c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f023 0207 	bic.w	r2, r3, #7
 8003424:	4909      	ldr	r1, [pc, #36]	; (800344c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	4313      	orrs	r3, r2
 800342a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800342c:	4b07      	ldr	r3, [pc, #28]	; (800344c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0307 	and.w	r3, r3, #7
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	429a      	cmp	r2, r3
 8003438:	d001      	beq.n	800343e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e000      	b.n	8003440 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800343e:	2300      	movs	r3, #0
}
 8003440:	4618      	mov	r0, r3
 8003442:	3718      	adds	r7, #24
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	40021000 	.word	0x40021000
 800344c:	40022000 	.word	0x40022000

08003450 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b086      	sub	sp, #24
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003458:	2300      	movs	r3, #0
 800345a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800345c:	2300      	movs	r3, #0
 800345e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003468:	2b00      	cmp	r3, #0
 800346a:	d041      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003470:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003474:	d02a      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003476:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800347a:	d824      	bhi.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800347c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003480:	d008      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003482:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003486:	d81e      	bhi.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00a      	beq.n	80034a2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800348c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003490:	d010      	beq.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003492:	e018      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003494:	4b86      	ldr	r3, [pc, #536]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	4a85      	ldr	r2, [pc, #532]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800349a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800349e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034a0:	e015      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	3304      	adds	r3, #4
 80034a6:	2100      	movs	r1, #0
 80034a8:	4618      	mov	r0, r3
 80034aa:	f000 fabb 	bl	8003a24 <RCCEx_PLLSAI1_Config>
 80034ae:	4603      	mov	r3, r0
 80034b0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034b2:	e00c      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	3320      	adds	r3, #32
 80034b8:	2100      	movs	r1, #0
 80034ba:	4618      	mov	r0, r3
 80034bc:	f000 fba6 	bl	8003c0c <RCCEx_PLLSAI2_Config>
 80034c0:	4603      	mov	r3, r0
 80034c2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034c4:	e003      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	74fb      	strb	r3, [r7, #19]
      break;
 80034ca:	e000      	b.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80034cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034ce:	7cfb      	ldrb	r3, [r7, #19]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d10b      	bne.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80034d4:	4b76      	ldr	r3, [pc, #472]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034da:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034e2:	4973      	ldr	r1, [pc, #460]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80034ea:	e001      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ec:	7cfb      	ldrb	r3, [r7, #19]
 80034ee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d041      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003500:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003504:	d02a      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003506:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800350a:	d824      	bhi.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800350c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003510:	d008      	beq.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003512:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003516:	d81e      	bhi.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00a      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800351c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003520:	d010      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003522:	e018      	b.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003524:	4b62      	ldr	r3, [pc, #392]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	4a61      	ldr	r2, [pc, #388]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800352a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800352e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003530:	e015      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	3304      	adds	r3, #4
 8003536:	2100      	movs	r1, #0
 8003538:	4618      	mov	r0, r3
 800353a:	f000 fa73 	bl	8003a24 <RCCEx_PLLSAI1_Config>
 800353e:	4603      	mov	r3, r0
 8003540:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003542:	e00c      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	3320      	adds	r3, #32
 8003548:	2100      	movs	r1, #0
 800354a:	4618      	mov	r0, r3
 800354c:	f000 fb5e 	bl	8003c0c <RCCEx_PLLSAI2_Config>
 8003550:	4603      	mov	r3, r0
 8003552:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003554:	e003      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	74fb      	strb	r3, [r7, #19]
      break;
 800355a:	e000      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800355c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800355e:	7cfb      	ldrb	r3, [r7, #19]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d10b      	bne.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003564:	4b52      	ldr	r3, [pc, #328]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003566:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800356a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003572:	494f      	ldr	r1, [pc, #316]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003574:	4313      	orrs	r3, r2
 8003576:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800357a:	e001      	b.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800357c:	7cfb      	ldrb	r3, [r7, #19]
 800357e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003588:	2b00      	cmp	r3, #0
 800358a:	f000 80a0 	beq.w	80036ce <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800358e:	2300      	movs	r3, #0
 8003590:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003592:	4b47      	ldr	r3, [pc, #284]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003594:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800359e:	2301      	movs	r3, #1
 80035a0:	e000      	b.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80035a2:	2300      	movs	r3, #0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d00d      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035a8:	4b41      	ldr	r3, [pc, #260]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035ac:	4a40      	ldr	r2, [pc, #256]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035b2:	6593      	str	r3, [r2, #88]	; 0x58
 80035b4:	4b3e      	ldr	r3, [pc, #248]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035bc:	60bb      	str	r3, [r7, #8]
 80035be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035c0:	2301      	movs	r3, #1
 80035c2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035c4:	4b3b      	ldr	r3, [pc, #236]	; (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a3a      	ldr	r2, [pc, #232]	; (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035d0:	f7fd ffe8 	bl	80015a4 <HAL_GetTick>
 80035d4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035d6:	e009      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035d8:	f7fd ffe4 	bl	80015a4 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d902      	bls.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	74fb      	strb	r3, [r7, #19]
        break;
 80035ea:	e005      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80035ec:	4b31      	ldr	r3, [pc, #196]	; (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d0ef      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80035f8:	7cfb      	ldrb	r3, [r7, #19]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d15c      	bne.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035fe:	4b2c      	ldr	r3, [pc, #176]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003604:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003608:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d01f      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003616:	697a      	ldr	r2, [r7, #20]
 8003618:	429a      	cmp	r2, r3
 800361a:	d019      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800361c:	4b24      	ldr	r3, [pc, #144]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800361e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003622:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003626:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003628:	4b21      	ldr	r3, [pc, #132]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800362a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800362e:	4a20      	ldr	r2, [pc, #128]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003630:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003634:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003638:	4b1d      	ldr	r3, [pc, #116]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800363a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800363e:	4a1c      	ldr	r2, [pc, #112]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003640:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003644:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003648:	4a19      	ldr	r2, [pc, #100]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	f003 0301 	and.w	r3, r3, #1
 8003656:	2b00      	cmp	r3, #0
 8003658:	d016      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800365a:	f7fd ffa3 	bl	80015a4 <HAL_GetTick>
 800365e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003660:	e00b      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003662:	f7fd ff9f 	bl	80015a4 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003670:	4293      	cmp	r3, r2
 8003672:	d902      	bls.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	74fb      	strb	r3, [r7, #19]
            break;
 8003678:	e006      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800367a:	4b0d      	ldr	r3, [pc, #52]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800367c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d0ec      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003688:	7cfb      	ldrb	r3, [r7, #19]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d10c      	bne.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800368e:	4b08      	ldr	r3, [pc, #32]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003690:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003694:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800369e:	4904      	ldr	r1, [pc, #16]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036a0:	4313      	orrs	r3, r2
 80036a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80036a6:	e009      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80036a8:	7cfb      	ldrb	r3, [r7, #19]
 80036aa:	74bb      	strb	r3, [r7, #18]
 80036ac:	e006      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80036ae:	bf00      	nop
 80036b0:	40021000 	.word	0x40021000
 80036b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036b8:	7cfb      	ldrb	r3, [r7, #19]
 80036ba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036bc:	7c7b      	ldrb	r3, [r7, #17]
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d105      	bne.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036c2:	4b9e      	ldr	r3, [pc, #632]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c6:	4a9d      	ldr	r2, [pc, #628]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036cc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00a      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80036da:	4b98      	ldr	r3, [pc, #608]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036e0:	f023 0203 	bic.w	r2, r3, #3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e8:	4994      	ldr	r1, [pc, #592]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ea:	4313      	orrs	r3, r2
 80036ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d00a      	beq.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036fc:	4b8f      	ldr	r3, [pc, #572]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003702:	f023 020c 	bic.w	r2, r3, #12
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800370a:	498c      	ldr	r1, [pc, #560]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370c:	4313      	orrs	r3, r2
 800370e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0304 	and.w	r3, r3, #4
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00a      	beq.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800371e:	4b87      	ldr	r3, [pc, #540]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003724:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372c:	4983      	ldr	r1, [pc, #524]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372e:	4313      	orrs	r3, r2
 8003730:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0308 	and.w	r3, r3, #8
 800373c:	2b00      	cmp	r3, #0
 800373e:	d00a      	beq.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003740:	4b7e      	ldr	r3, [pc, #504]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003746:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374e:	497b      	ldr	r1, [pc, #492]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003750:	4313      	orrs	r3, r2
 8003752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0310 	and.w	r3, r3, #16
 800375e:	2b00      	cmp	r3, #0
 8003760:	d00a      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003762:	4b76      	ldr	r3, [pc, #472]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003764:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003768:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003770:	4972      	ldr	r1, [pc, #456]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003772:	4313      	orrs	r3, r2
 8003774:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0320 	and.w	r3, r3, #32
 8003780:	2b00      	cmp	r3, #0
 8003782:	d00a      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003784:	4b6d      	ldr	r3, [pc, #436]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800378a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003792:	496a      	ldr	r1, [pc, #424]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003794:	4313      	orrs	r3, r2
 8003796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00a      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037a6:	4b65      	ldr	r3, [pc, #404]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037b4:	4961      	ldr	r1, [pc, #388]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b6:	4313      	orrs	r3, r2
 80037b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00a      	beq.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037c8:	4b5c      	ldr	r3, [pc, #368]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037d6:	4959      	ldr	r1, [pc, #356]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00a      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037ea:	4b54      	ldr	r3, [pc, #336]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037f0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037f8:	4950      	ldr	r1, [pc, #320]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00a      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800380c:	4b4b      	ldr	r3, [pc, #300]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800380e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003812:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800381a:	4948      	ldr	r1, [pc, #288]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800381c:	4313      	orrs	r3, r2
 800381e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00a      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800382e:	4b43      	ldr	r3, [pc, #268]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003834:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800383c:	493f      	ldr	r1, [pc, #252]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383e:	4313      	orrs	r3, r2
 8003840:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d028      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003850:	4b3a      	ldr	r3, [pc, #232]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003856:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800385e:	4937      	ldr	r1, [pc, #220]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003860:	4313      	orrs	r3, r2
 8003862:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800386a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800386e:	d106      	bne.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003870:	4b32      	ldr	r3, [pc, #200]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	4a31      	ldr	r2, [pc, #196]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003876:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800387a:	60d3      	str	r3, [r2, #12]
 800387c:	e011      	b.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003882:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003886:	d10c      	bne.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	3304      	adds	r3, #4
 800388c:	2101      	movs	r1, #1
 800388e:	4618      	mov	r0, r3
 8003890:	f000 f8c8 	bl	8003a24 <RCCEx_PLLSAI1_Config>
 8003894:	4603      	mov	r3, r0
 8003896:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003898:	7cfb      	ldrb	r3, [r7, #19]
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800389e:	7cfb      	ldrb	r3, [r7, #19]
 80038a0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d028      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80038ae:	4b23      	ldr	r3, [pc, #140]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038bc:	491f      	ldr	r1, [pc, #124]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038cc:	d106      	bne.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038ce:	4b1b      	ldr	r3, [pc, #108]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d0:	68db      	ldr	r3, [r3, #12]
 80038d2:	4a1a      	ldr	r2, [pc, #104]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038d8:	60d3      	str	r3, [r2, #12]
 80038da:	e011      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038e0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038e4:	d10c      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	3304      	adds	r3, #4
 80038ea:	2101      	movs	r1, #1
 80038ec:	4618      	mov	r0, r3
 80038ee:	f000 f899 	bl	8003a24 <RCCEx_PLLSAI1_Config>
 80038f2:	4603      	mov	r3, r0
 80038f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80038f6:	7cfb      	ldrb	r3, [r7, #19]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d001      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80038fc:	7cfb      	ldrb	r3, [r7, #19]
 80038fe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d02b      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800390c:	4b0b      	ldr	r3, [pc, #44]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800390e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003912:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800391a:	4908      	ldr	r1, [pc, #32]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003926:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800392a:	d109      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800392c:	4b03      	ldr	r3, [pc, #12]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	4a02      	ldr	r2, [pc, #8]	; (800393c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003932:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003936:	60d3      	str	r3, [r2, #12]
 8003938:	e014      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800393a:	bf00      	nop
 800393c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003944:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003948:	d10c      	bne.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	3304      	adds	r3, #4
 800394e:	2101      	movs	r1, #1
 8003950:	4618      	mov	r0, r3
 8003952:	f000 f867 	bl	8003a24 <RCCEx_PLLSAI1_Config>
 8003956:	4603      	mov	r3, r0
 8003958:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800395a:	7cfb      	ldrb	r3, [r7, #19]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d001      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003960:	7cfb      	ldrb	r3, [r7, #19]
 8003962:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d02f      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003970:	4b2b      	ldr	r3, [pc, #172]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003972:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003976:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800397e:	4928      	ldr	r1, [pc, #160]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003980:	4313      	orrs	r3, r2
 8003982:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800398a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800398e:	d10d      	bne.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	3304      	adds	r3, #4
 8003994:	2102      	movs	r1, #2
 8003996:	4618      	mov	r0, r3
 8003998:	f000 f844 	bl	8003a24 <RCCEx_PLLSAI1_Config>
 800399c:	4603      	mov	r3, r0
 800399e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039a0:	7cfb      	ldrb	r3, [r7, #19]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d014      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80039a6:	7cfb      	ldrb	r3, [r7, #19]
 80039a8:	74bb      	strb	r3, [r7, #18]
 80039aa:	e011      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039b4:	d10c      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	3320      	adds	r3, #32
 80039ba:	2102      	movs	r1, #2
 80039bc:	4618      	mov	r0, r3
 80039be:	f000 f925 	bl	8003c0c <RCCEx_PLLSAI2_Config>
 80039c2:	4603      	mov	r3, r0
 80039c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039c6:	7cfb      	ldrb	r3, [r7, #19]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d001      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80039cc:	7cfb      	ldrb	r3, [r7, #19]
 80039ce:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d00a      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80039dc:	4b10      	ldr	r3, [pc, #64]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039ea:	490d      	ldr	r1, [pc, #52]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00b      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80039fe:	4b08      	ldr	r3, [pc, #32]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a04:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a0e:	4904      	ldr	r1, [pc, #16]	; (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003a16:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3718      	adds	r7, #24
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	40021000 	.word	0x40021000

08003a24 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a32:	4b75      	ldr	r3, [pc, #468]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	f003 0303 	and.w	r3, r3, #3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d018      	beq.n	8003a70 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003a3e:	4b72      	ldr	r3, [pc, #456]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f003 0203 	and.w	r2, r3, #3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d10d      	bne.n	8003a6a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
       ||
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d009      	beq.n	8003a6a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003a56:	4b6c      	ldr	r3, [pc, #432]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	091b      	lsrs	r3, r3, #4
 8003a5c:	f003 0307 	and.w	r3, r3, #7
 8003a60:	1c5a      	adds	r2, r3, #1
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
       ||
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d047      	beq.n	8003afa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	73fb      	strb	r3, [r7, #15]
 8003a6e:	e044      	b.n	8003afa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2b03      	cmp	r3, #3
 8003a76:	d018      	beq.n	8003aaa <RCCEx_PLLSAI1_Config+0x86>
 8003a78:	2b03      	cmp	r3, #3
 8003a7a:	d825      	bhi.n	8003ac8 <RCCEx_PLLSAI1_Config+0xa4>
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d002      	beq.n	8003a86 <RCCEx_PLLSAI1_Config+0x62>
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d009      	beq.n	8003a98 <RCCEx_PLLSAI1_Config+0x74>
 8003a84:	e020      	b.n	8003ac8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a86:	4b60      	ldr	r3, [pc, #384]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d11d      	bne.n	8003ace <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a96:	e01a      	b.n	8003ace <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a98:	4b5b      	ldr	r3, [pc, #364]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d116      	bne.n	8003ad2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aa8:	e013      	b.n	8003ad2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003aaa:	4b57      	ldr	r3, [pc, #348]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10f      	bne.n	8003ad6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ab6:	4b54      	ldr	r3, [pc, #336]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d109      	bne.n	8003ad6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ac6:	e006      	b.n	8003ad6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	73fb      	strb	r3, [r7, #15]
      break;
 8003acc:	e004      	b.n	8003ad8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ace:	bf00      	nop
 8003ad0:	e002      	b.n	8003ad8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ad2:	bf00      	nop
 8003ad4:	e000      	b.n	8003ad8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ad6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ad8:	7bfb      	ldrb	r3, [r7, #15]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d10d      	bne.n	8003afa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ade:	4b4a      	ldr	r3, [pc, #296]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6819      	ldr	r1, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	3b01      	subs	r3, #1
 8003af0:	011b      	lsls	r3, r3, #4
 8003af2:	430b      	orrs	r3, r1
 8003af4:	4944      	ldr	r1, [pc, #272]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003afa:	7bfb      	ldrb	r3, [r7, #15]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d17d      	bne.n	8003bfc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003b00:	4b41      	ldr	r3, [pc, #260]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a40      	ldr	r2, [pc, #256]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b06:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003b0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b0c:	f7fd fd4a 	bl	80015a4 <HAL_GetTick>
 8003b10:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b12:	e009      	b.n	8003b28 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b14:	f7fd fd46 	bl	80015a4 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d902      	bls.n	8003b28 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	73fb      	strb	r3, [r7, #15]
        break;
 8003b26:	e005      	b.n	8003b34 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b28:	4b37      	ldr	r3, [pc, #220]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1ef      	bne.n	8003b14 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d160      	bne.n	8003bfc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d111      	bne.n	8003b64 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b40:	4b31      	ldr	r3, [pc, #196]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003b48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	6892      	ldr	r2, [r2, #8]
 8003b50:	0211      	lsls	r1, r2, #8
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	68d2      	ldr	r2, [r2, #12]
 8003b56:	0912      	lsrs	r2, r2, #4
 8003b58:	0452      	lsls	r2, r2, #17
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	492a      	ldr	r1, [pc, #168]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	610b      	str	r3, [r1, #16]
 8003b62:	e027      	b.n	8003bb4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	2b01      	cmp	r3, #1
 8003b68:	d112      	bne.n	8003b90 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b6a:	4b27      	ldr	r3, [pc, #156]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003b72:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6892      	ldr	r2, [r2, #8]
 8003b7a:	0211      	lsls	r1, r2, #8
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	6912      	ldr	r2, [r2, #16]
 8003b80:	0852      	lsrs	r2, r2, #1
 8003b82:	3a01      	subs	r2, #1
 8003b84:	0552      	lsls	r2, r2, #21
 8003b86:	430a      	orrs	r2, r1
 8003b88:	491f      	ldr	r1, [pc, #124]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	610b      	str	r3, [r1, #16]
 8003b8e:	e011      	b.n	8003bb4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b90:	4b1d      	ldr	r3, [pc, #116]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003b98:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	6892      	ldr	r2, [r2, #8]
 8003ba0:	0211      	lsls	r1, r2, #8
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	6952      	ldr	r2, [r2, #20]
 8003ba6:	0852      	lsrs	r2, r2, #1
 8003ba8:	3a01      	subs	r2, #1
 8003baa:	0652      	lsls	r2, r2, #25
 8003bac:	430a      	orrs	r2, r1
 8003bae:	4916      	ldr	r1, [pc, #88]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003bb4:	4b14      	ldr	r3, [pc, #80]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a13      	ldr	r2, [pc, #76]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003bbe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc0:	f7fd fcf0 	bl	80015a4 <HAL_GetTick>
 8003bc4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003bc6:	e009      	b.n	8003bdc <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bc8:	f7fd fcec 	bl	80015a4 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d902      	bls.n	8003bdc <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	73fb      	strb	r3, [r7, #15]
          break;
 8003bda:	e005      	b.n	8003be8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003bdc:	4b0a      	ldr	r3, [pc, #40]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d0ef      	beq.n	8003bc8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d106      	bne.n	8003bfc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003bee:	4b06      	ldr	r3, [pc, #24]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bf0:	691a      	ldr	r2, [r3, #16]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	699b      	ldr	r3, [r3, #24]
 8003bf6:	4904      	ldr	r1, [pc, #16]	; (8003c08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	40021000 	.word	0x40021000

08003c0c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c16:	2300      	movs	r3, #0
 8003c18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c1a:	4b6a      	ldr	r3, [pc, #424]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	f003 0303 	and.w	r3, r3, #3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d018      	beq.n	8003c58 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003c26:	4b67      	ldr	r3, [pc, #412]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	f003 0203 	and.w	r2, r3, #3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d10d      	bne.n	8003c52 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
       ||
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d009      	beq.n	8003c52 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003c3e:	4b61      	ldr	r3, [pc, #388]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	091b      	lsrs	r3, r3, #4
 8003c44:	f003 0307 	and.w	r3, r3, #7
 8003c48:	1c5a      	adds	r2, r3, #1
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	685b      	ldr	r3, [r3, #4]
       ||
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d047      	beq.n	8003ce2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	73fb      	strb	r3, [r7, #15]
 8003c56:	e044      	b.n	8003ce2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2b03      	cmp	r3, #3
 8003c5e:	d018      	beq.n	8003c92 <RCCEx_PLLSAI2_Config+0x86>
 8003c60:	2b03      	cmp	r3, #3
 8003c62:	d825      	bhi.n	8003cb0 <RCCEx_PLLSAI2_Config+0xa4>
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d002      	beq.n	8003c6e <RCCEx_PLLSAI2_Config+0x62>
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d009      	beq.n	8003c80 <RCCEx_PLLSAI2_Config+0x74>
 8003c6c:	e020      	b.n	8003cb0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c6e:	4b55      	ldr	r3, [pc, #340]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d11d      	bne.n	8003cb6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c7e:	e01a      	b.n	8003cb6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c80:	4b50      	ldr	r3, [pc, #320]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d116      	bne.n	8003cba <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c90:	e013      	b.n	8003cba <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c92:	4b4c      	ldr	r3, [pc, #304]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d10f      	bne.n	8003cbe <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c9e:	4b49      	ldr	r3, [pc, #292]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d109      	bne.n	8003cbe <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cae:	e006      	b.n	8003cbe <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8003cb4:	e004      	b.n	8003cc0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003cb6:	bf00      	nop
 8003cb8:	e002      	b.n	8003cc0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003cba:	bf00      	nop
 8003cbc:	e000      	b.n	8003cc0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003cbe:	bf00      	nop
    }

    if(status == HAL_OK)
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10d      	bne.n	8003ce2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003cc6:	4b3f      	ldr	r3, [pc, #252]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6819      	ldr	r1, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	011b      	lsls	r3, r3, #4
 8003cda:	430b      	orrs	r3, r1
 8003cdc:	4939      	ldr	r1, [pc, #228]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003ce2:	7bfb      	ldrb	r3, [r7, #15]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d167      	bne.n	8003db8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003ce8:	4b36      	ldr	r3, [pc, #216]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a35      	ldr	r2, [pc, #212]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cf2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cf4:	f7fd fc56 	bl	80015a4 <HAL_GetTick>
 8003cf8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003cfa:	e009      	b.n	8003d10 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003cfc:	f7fd fc52 	bl	80015a4 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d902      	bls.n	8003d10 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	73fb      	strb	r3, [r7, #15]
        break;
 8003d0e:	e005      	b.n	8003d1c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d10:	4b2c      	ldr	r3, [pc, #176]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d1ef      	bne.n	8003cfc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d1c:	7bfb      	ldrb	r3, [r7, #15]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d14a      	bne.n	8003db8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d111      	bne.n	8003d4c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d28:	4b26      	ldr	r3, [pc, #152]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d2a:	695b      	ldr	r3, [r3, #20]
 8003d2c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003d30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	6892      	ldr	r2, [r2, #8]
 8003d38:	0211      	lsls	r1, r2, #8
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	68d2      	ldr	r2, [r2, #12]
 8003d3e:	0912      	lsrs	r2, r2, #4
 8003d40:	0452      	lsls	r2, r2, #17
 8003d42:	430a      	orrs	r2, r1
 8003d44:	491f      	ldr	r1, [pc, #124]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	614b      	str	r3, [r1, #20]
 8003d4a:	e011      	b.n	8003d70 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d4c:	4b1d      	ldr	r3, [pc, #116]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d4e:	695b      	ldr	r3, [r3, #20]
 8003d50:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d54:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	6892      	ldr	r2, [r2, #8]
 8003d5c:	0211      	lsls	r1, r2, #8
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	6912      	ldr	r2, [r2, #16]
 8003d62:	0852      	lsrs	r2, r2, #1
 8003d64:	3a01      	subs	r2, #1
 8003d66:	0652      	lsls	r2, r2, #25
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	4916      	ldr	r1, [pc, #88]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003d70:	4b14      	ldr	r3, [pc, #80]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a13      	ldr	r2, [pc, #76]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d7a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d7c:	f7fd fc12 	bl	80015a4 <HAL_GetTick>
 8003d80:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d82:	e009      	b.n	8003d98 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d84:	f7fd fc0e 	bl	80015a4 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d902      	bls.n	8003d98 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	73fb      	strb	r3, [r7, #15]
          break;
 8003d96:	e005      	b.n	8003da4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d98:	4b0a      	ldr	r3, [pc, #40]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d0ef      	beq.n	8003d84 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003da4:	7bfb      	ldrb	r3, [r7, #15]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d106      	bne.n	8003db8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003daa:	4b06      	ldr	r3, [pc, #24]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dac:	695a      	ldr	r2, [r3, #20]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	4904      	ldr	r1, [pc, #16]	; (8003dc4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3710      	adds	r7, #16
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	40021000 	.word	0x40021000

08003dc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e040      	b.n	8003e5c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d106      	bne.n	8003df0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f7fd fae4 	bl	80013b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2224      	movs	r2, #36	; 0x24
 8003df4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f022 0201 	bic.w	r2, r2, #1
 8003e04:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d002      	beq.n	8003e14 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 fb6a 	bl	80044e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f000 f8af 	bl	8003f78 <UART_SetConfig>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d101      	bne.n	8003e24 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e01b      	b.n	8003e5c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	689a      	ldr	r2, [r3, #8]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f042 0201 	orr.w	r2, r2, #1
 8003e52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f000 fbe9 	bl	800462c <UART_CheckIdleState>
 8003e5a:	4603      	mov	r3, r0
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	3708      	adds	r7, #8
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b08a      	sub	sp, #40	; 0x28
 8003e68:	af02      	add	r7, sp, #8
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	603b      	str	r3, [r7, #0]
 8003e70:	4613      	mov	r3, r2
 8003e72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e78:	2b20      	cmp	r3, #32
 8003e7a:	d178      	bne.n	8003f6e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d002      	beq.n	8003e88 <HAL_UART_Transmit+0x24>
 8003e82:	88fb      	ldrh	r3, [r7, #6]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e071      	b.n	8003f70 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2221      	movs	r2, #33	; 0x21
 8003e98:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e9a:	f7fd fb83 	bl	80015a4 <HAL_GetTick>
 8003e9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	88fa      	ldrh	r2, [r7, #6]
 8003ea4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	88fa      	ldrh	r2, [r7, #6]
 8003eac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eb8:	d108      	bne.n	8003ecc <HAL_UART_Transmit+0x68>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d104      	bne.n	8003ecc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	61bb      	str	r3, [r7, #24]
 8003eca:	e003      	b.n	8003ed4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ed4:	e030      	b.n	8003f38 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	2200      	movs	r2, #0
 8003ede:	2180      	movs	r1, #128	; 0x80
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 fc4b 	bl	800477c <UART_WaitOnFlagUntilTimeout>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d004      	beq.n	8003ef6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e03c      	b.n	8003f70 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d10b      	bne.n	8003f14 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003efc:	69bb      	ldr	r3, [r7, #24]
 8003efe:	881a      	ldrh	r2, [r3, #0]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f08:	b292      	uxth	r2, r2
 8003f0a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	3302      	adds	r3, #2
 8003f10:	61bb      	str	r3, [r7, #24]
 8003f12:	e008      	b.n	8003f26 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	781a      	ldrb	r2, [r3, #0]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	b292      	uxth	r2, r2
 8003f1e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	3301      	adds	r3, #1
 8003f24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1c8      	bne.n	8003ed6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	9300      	str	r3, [sp, #0]
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	2140      	movs	r1, #64	; 0x40
 8003f4e:	68f8      	ldr	r0, [r7, #12]
 8003f50:	f000 fc14 	bl	800477c <UART_WaitOnFlagUntilTimeout>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d004      	beq.n	8003f64 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2220      	movs	r2, #32
 8003f5e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003f60:	2303      	movs	r3, #3
 8003f62:	e005      	b.n	8003f70 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2220      	movs	r2, #32
 8003f68:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	e000      	b.n	8003f70 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003f6e:	2302      	movs	r3, #2
  }
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3720      	adds	r7, #32
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f7c:	b08a      	sub	sp, #40	; 0x28
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f82:	2300      	movs	r3, #0
 8003f84:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	689a      	ldr	r2, [r3, #8]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	431a      	orrs	r2, r3
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	695b      	ldr	r3, [r3, #20]
 8003f96:	431a      	orrs	r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	69db      	ldr	r3, [r3, #28]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	4ba4      	ldr	r3, [pc, #656]	; (8004238 <UART_SetConfig+0x2c0>)
 8003fa8:	4013      	ands	r3, r2
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	6812      	ldr	r2, [r2, #0]
 8003fae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003fb0:	430b      	orrs	r3, r1
 8003fb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	68da      	ldr	r2, [r3, #12]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	699b      	ldr	r3, [r3, #24]
 8003fce:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a99      	ldr	r2, [pc, #612]	; (800423c <UART_SetConfig+0x2c4>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d004      	beq.n	8003fe4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a90      	ldr	r2, [pc, #576]	; (8004240 <UART_SetConfig+0x2c8>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d126      	bne.n	8004050 <UART_SetConfig+0xd8>
 8004002:	4b90      	ldr	r3, [pc, #576]	; (8004244 <UART_SetConfig+0x2cc>)
 8004004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004008:	f003 0303 	and.w	r3, r3, #3
 800400c:	2b03      	cmp	r3, #3
 800400e:	d81b      	bhi.n	8004048 <UART_SetConfig+0xd0>
 8004010:	a201      	add	r2, pc, #4	; (adr r2, 8004018 <UART_SetConfig+0xa0>)
 8004012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004016:	bf00      	nop
 8004018:	08004029 	.word	0x08004029
 800401c:	08004039 	.word	0x08004039
 8004020:	08004031 	.word	0x08004031
 8004024:	08004041 	.word	0x08004041
 8004028:	2301      	movs	r3, #1
 800402a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800402e:	e116      	b.n	800425e <UART_SetConfig+0x2e6>
 8004030:	2302      	movs	r3, #2
 8004032:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004036:	e112      	b.n	800425e <UART_SetConfig+0x2e6>
 8004038:	2304      	movs	r3, #4
 800403a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800403e:	e10e      	b.n	800425e <UART_SetConfig+0x2e6>
 8004040:	2308      	movs	r3, #8
 8004042:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004046:	e10a      	b.n	800425e <UART_SetConfig+0x2e6>
 8004048:	2310      	movs	r3, #16
 800404a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800404e:	e106      	b.n	800425e <UART_SetConfig+0x2e6>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a7c      	ldr	r2, [pc, #496]	; (8004248 <UART_SetConfig+0x2d0>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d138      	bne.n	80040cc <UART_SetConfig+0x154>
 800405a:	4b7a      	ldr	r3, [pc, #488]	; (8004244 <UART_SetConfig+0x2cc>)
 800405c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004060:	f003 030c 	and.w	r3, r3, #12
 8004064:	2b0c      	cmp	r3, #12
 8004066:	d82d      	bhi.n	80040c4 <UART_SetConfig+0x14c>
 8004068:	a201      	add	r2, pc, #4	; (adr r2, 8004070 <UART_SetConfig+0xf8>)
 800406a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406e:	bf00      	nop
 8004070:	080040a5 	.word	0x080040a5
 8004074:	080040c5 	.word	0x080040c5
 8004078:	080040c5 	.word	0x080040c5
 800407c:	080040c5 	.word	0x080040c5
 8004080:	080040b5 	.word	0x080040b5
 8004084:	080040c5 	.word	0x080040c5
 8004088:	080040c5 	.word	0x080040c5
 800408c:	080040c5 	.word	0x080040c5
 8004090:	080040ad 	.word	0x080040ad
 8004094:	080040c5 	.word	0x080040c5
 8004098:	080040c5 	.word	0x080040c5
 800409c:	080040c5 	.word	0x080040c5
 80040a0:	080040bd 	.word	0x080040bd
 80040a4:	2300      	movs	r3, #0
 80040a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040aa:	e0d8      	b.n	800425e <UART_SetConfig+0x2e6>
 80040ac:	2302      	movs	r3, #2
 80040ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040b2:	e0d4      	b.n	800425e <UART_SetConfig+0x2e6>
 80040b4:	2304      	movs	r3, #4
 80040b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ba:	e0d0      	b.n	800425e <UART_SetConfig+0x2e6>
 80040bc:	2308      	movs	r3, #8
 80040be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040c2:	e0cc      	b.n	800425e <UART_SetConfig+0x2e6>
 80040c4:	2310      	movs	r3, #16
 80040c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ca:	e0c8      	b.n	800425e <UART_SetConfig+0x2e6>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a5e      	ldr	r2, [pc, #376]	; (800424c <UART_SetConfig+0x2d4>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d125      	bne.n	8004122 <UART_SetConfig+0x1aa>
 80040d6:	4b5b      	ldr	r3, [pc, #364]	; (8004244 <UART_SetConfig+0x2cc>)
 80040d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040dc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80040e0:	2b30      	cmp	r3, #48	; 0x30
 80040e2:	d016      	beq.n	8004112 <UART_SetConfig+0x19a>
 80040e4:	2b30      	cmp	r3, #48	; 0x30
 80040e6:	d818      	bhi.n	800411a <UART_SetConfig+0x1a2>
 80040e8:	2b20      	cmp	r3, #32
 80040ea:	d00a      	beq.n	8004102 <UART_SetConfig+0x18a>
 80040ec:	2b20      	cmp	r3, #32
 80040ee:	d814      	bhi.n	800411a <UART_SetConfig+0x1a2>
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d002      	beq.n	80040fa <UART_SetConfig+0x182>
 80040f4:	2b10      	cmp	r3, #16
 80040f6:	d008      	beq.n	800410a <UART_SetConfig+0x192>
 80040f8:	e00f      	b.n	800411a <UART_SetConfig+0x1a2>
 80040fa:	2300      	movs	r3, #0
 80040fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004100:	e0ad      	b.n	800425e <UART_SetConfig+0x2e6>
 8004102:	2302      	movs	r3, #2
 8004104:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004108:	e0a9      	b.n	800425e <UART_SetConfig+0x2e6>
 800410a:	2304      	movs	r3, #4
 800410c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004110:	e0a5      	b.n	800425e <UART_SetConfig+0x2e6>
 8004112:	2308      	movs	r3, #8
 8004114:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004118:	e0a1      	b.n	800425e <UART_SetConfig+0x2e6>
 800411a:	2310      	movs	r3, #16
 800411c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004120:	e09d      	b.n	800425e <UART_SetConfig+0x2e6>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a4a      	ldr	r2, [pc, #296]	; (8004250 <UART_SetConfig+0x2d8>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d125      	bne.n	8004178 <UART_SetConfig+0x200>
 800412c:	4b45      	ldr	r3, [pc, #276]	; (8004244 <UART_SetConfig+0x2cc>)
 800412e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004132:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004136:	2bc0      	cmp	r3, #192	; 0xc0
 8004138:	d016      	beq.n	8004168 <UART_SetConfig+0x1f0>
 800413a:	2bc0      	cmp	r3, #192	; 0xc0
 800413c:	d818      	bhi.n	8004170 <UART_SetConfig+0x1f8>
 800413e:	2b80      	cmp	r3, #128	; 0x80
 8004140:	d00a      	beq.n	8004158 <UART_SetConfig+0x1e0>
 8004142:	2b80      	cmp	r3, #128	; 0x80
 8004144:	d814      	bhi.n	8004170 <UART_SetConfig+0x1f8>
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <UART_SetConfig+0x1d8>
 800414a:	2b40      	cmp	r3, #64	; 0x40
 800414c:	d008      	beq.n	8004160 <UART_SetConfig+0x1e8>
 800414e:	e00f      	b.n	8004170 <UART_SetConfig+0x1f8>
 8004150:	2300      	movs	r3, #0
 8004152:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004156:	e082      	b.n	800425e <UART_SetConfig+0x2e6>
 8004158:	2302      	movs	r3, #2
 800415a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800415e:	e07e      	b.n	800425e <UART_SetConfig+0x2e6>
 8004160:	2304      	movs	r3, #4
 8004162:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004166:	e07a      	b.n	800425e <UART_SetConfig+0x2e6>
 8004168:	2308      	movs	r3, #8
 800416a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800416e:	e076      	b.n	800425e <UART_SetConfig+0x2e6>
 8004170:	2310      	movs	r3, #16
 8004172:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004176:	e072      	b.n	800425e <UART_SetConfig+0x2e6>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a35      	ldr	r2, [pc, #212]	; (8004254 <UART_SetConfig+0x2dc>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d12a      	bne.n	80041d8 <UART_SetConfig+0x260>
 8004182:	4b30      	ldr	r3, [pc, #192]	; (8004244 <UART_SetConfig+0x2cc>)
 8004184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004188:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800418c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004190:	d01a      	beq.n	80041c8 <UART_SetConfig+0x250>
 8004192:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004196:	d81b      	bhi.n	80041d0 <UART_SetConfig+0x258>
 8004198:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800419c:	d00c      	beq.n	80041b8 <UART_SetConfig+0x240>
 800419e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041a2:	d815      	bhi.n	80041d0 <UART_SetConfig+0x258>
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d003      	beq.n	80041b0 <UART_SetConfig+0x238>
 80041a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041ac:	d008      	beq.n	80041c0 <UART_SetConfig+0x248>
 80041ae:	e00f      	b.n	80041d0 <UART_SetConfig+0x258>
 80041b0:	2300      	movs	r3, #0
 80041b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041b6:	e052      	b.n	800425e <UART_SetConfig+0x2e6>
 80041b8:	2302      	movs	r3, #2
 80041ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041be:	e04e      	b.n	800425e <UART_SetConfig+0x2e6>
 80041c0:	2304      	movs	r3, #4
 80041c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041c6:	e04a      	b.n	800425e <UART_SetConfig+0x2e6>
 80041c8:	2308      	movs	r3, #8
 80041ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041ce:	e046      	b.n	800425e <UART_SetConfig+0x2e6>
 80041d0:	2310      	movs	r3, #16
 80041d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041d6:	e042      	b.n	800425e <UART_SetConfig+0x2e6>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a17      	ldr	r2, [pc, #92]	; (800423c <UART_SetConfig+0x2c4>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d13a      	bne.n	8004258 <UART_SetConfig+0x2e0>
 80041e2:	4b18      	ldr	r3, [pc, #96]	; (8004244 <UART_SetConfig+0x2cc>)
 80041e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041e8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80041ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041f0:	d01a      	beq.n	8004228 <UART_SetConfig+0x2b0>
 80041f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041f6:	d81b      	bhi.n	8004230 <UART_SetConfig+0x2b8>
 80041f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041fc:	d00c      	beq.n	8004218 <UART_SetConfig+0x2a0>
 80041fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004202:	d815      	bhi.n	8004230 <UART_SetConfig+0x2b8>
 8004204:	2b00      	cmp	r3, #0
 8004206:	d003      	beq.n	8004210 <UART_SetConfig+0x298>
 8004208:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800420c:	d008      	beq.n	8004220 <UART_SetConfig+0x2a8>
 800420e:	e00f      	b.n	8004230 <UART_SetConfig+0x2b8>
 8004210:	2300      	movs	r3, #0
 8004212:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004216:	e022      	b.n	800425e <UART_SetConfig+0x2e6>
 8004218:	2302      	movs	r3, #2
 800421a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800421e:	e01e      	b.n	800425e <UART_SetConfig+0x2e6>
 8004220:	2304      	movs	r3, #4
 8004222:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004226:	e01a      	b.n	800425e <UART_SetConfig+0x2e6>
 8004228:	2308      	movs	r3, #8
 800422a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800422e:	e016      	b.n	800425e <UART_SetConfig+0x2e6>
 8004230:	2310      	movs	r3, #16
 8004232:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004236:	e012      	b.n	800425e <UART_SetConfig+0x2e6>
 8004238:	efff69f3 	.word	0xefff69f3
 800423c:	40008000 	.word	0x40008000
 8004240:	40013800 	.word	0x40013800
 8004244:	40021000 	.word	0x40021000
 8004248:	40004400 	.word	0x40004400
 800424c:	40004800 	.word	0x40004800
 8004250:	40004c00 	.word	0x40004c00
 8004254:	40005000 	.word	0x40005000
 8004258:	2310      	movs	r3, #16
 800425a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a9f      	ldr	r2, [pc, #636]	; (80044e0 <UART_SetConfig+0x568>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d17a      	bne.n	800435e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004268:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800426c:	2b08      	cmp	r3, #8
 800426e:	d824      	bhi.n	80042ba <UART_SetConfig+0x342>
 8004270:	a201      	add	r2, pc, #4	; (adr r2, 8004278 <UART_SetConfig+0x300>)
 8004272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004276:	bf00      	nop
 8004278:	0800429d 	.word	0x0800429d
 800427c:	080042bb 	.word	0x080042bb
 8004280:	080042a5 	.word	0x080042a5
 8004284:	080042bb 	.word	0x080042bb
 8004288:	080042ab 	.word	0x080042ab
 800428c:	080042bb 	.word	0x080042bb
 8004290:	080042bb 	.word	0x080042bb
 8004294:	080042bb 	.word	0x080042bb
 8004298:	080042b3 	.word	0x080042b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800429c:	f7ff f84c 	bl	8003338 <HAL_RCC_GetPCLK1Freq>
 80042a0:	61f8      	str	r0, [r7, #28]
        break;
 80042a2:	e010      	b.n	80042c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80042a4:	4b8f      	ldr	r3, [pc, #572]	; (80044e4 <UART_SetConfig+0x56c>)
 80042a6:	61fb      	str	r3, [r7, #28]
        break;
 80042a8:	e00d      	b.n	80042c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80042aa:	f7fe ffad 	bl	8003208 <HAL_RCC_GetSysClockFreq>
 80042ae:	61f8      	str	r0, [r7, #28]
        break;
 80042b0:	e009      	b.n	80042c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80042b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042b6:	61fb      	str	r3, [r7, #28]
        break;
 80042b8:	e005      	b.n	80042c6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80042ba:	2300      	movs	r3, #0
 80042bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80042c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 80fb 	beq.w	80044c4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	4613      	mov	r3, r2
 80042d4:	005b      	lsls	r3, r3, #1
 80042d6:	4413      	add	r3, r2
 80042d8:	69fa      	ldr	r2, [r7, #28]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d305      	bcc.n	80042ea <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80042e4:	69fa      	ldr	r2, [r7, #28]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d903      	bls.n	80042f2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80042f0:	e0e8      	b.n	80044c4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	2200      	movs	r2, #0
 80042f6:	461c      	mov	r4, r3
 80042f8:	4615      	mov	r5, r2
 80042fa:	f04f 0200 	mov.w	r2, #0
 80042fe:	f04f 0300 	mov.w	r3, #0
 8004302:	022b      	lsls	r3, r5, #8
 8004304:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004308:	0222      	lsls	r2, r4, #8
 800430a:	68f9      	ldr	r1, [r7, #12]
 800430c:	6849      	ldr	r1, [r1, #4]
 800430e:	0849      	lsrs	r1, r1, #1
 8004310:	2000      	movs	r0, #0
 8004312:	4688      	mov	r8, r1
 8004314:	4681      	mov	r9, r0
 8004316:	eb12 0a08 	adds.w	sl, r2, r8
 800431a:	eb43 0b09 	adc.w	fp, r3, r9
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	603b      	str	r3, [r7, #0]
 8004326:	607a      	str	r2, [r7, #4]
 8004328:	e9d7 2300 	ldrd	r2, r3, [r7]
 800432c:	4650      	mov	r0, sl
 800432e:	4659      	mov	r1, fp
 8004330:	f7fb ff9e 	bl	8000270 <__aeabi_uldivmod>
 8004334:	4602      	mov	r2, r0
 8004336:	460b      	mov	r3, r1
 8004338:	4613      	mov	r3, r2
 800433a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800433c:	69bb      	ldr	r3, [r7, #24]
 800433e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004342:	d308      	bcc.n	8004356 <UART_SetConfig+0x3de>
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800434a:	d204      	bcs.n	8004356 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	60da      	str	r2, [r3, #12]
 8004354:	e0b6      	b.n	80044c4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800435c:	e0b2      	b.n	80044c4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	69db      	ldr	r3, [r3, #28]
 8004362:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004366:	d15e      	bne.n	8004426 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004368:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800436c:	2b08      	cmp	r3, #8
 800436e:	d828      	bhi.n	80043c2 <UART_SetConfig+0x44a>
 8004370:	a201      	add	r2, pc, #4	; (adr r2, 8004378 <UART_SetConfig+0x400>)
 8004372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004376:	bf00      	nop
 8004378:	0800439d 	.word	0x0800439d
 800437c:	080043a5 	.word	0x080043a5
 8004380:	080043ad 	.word	0x080043ad
 8004384:	080043c3 	.word	0x080043c3
 8004388:	080043b3 	.word	0x080043b3
 800438c:	080043c3 	.word	0x080043c3
 8004390:	080043c3 	.word	0x080043c3
 8004394:	080043c3 	.word	0x080043c3
 8004398:	080043bb 	.word	0x080043bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800439c:	f7fe ffcc 	bl	8003338 <HAL_RCC_GetPCLK1Freq>
 80043a0:	61f8      	str	r0, [r7, #28]
        break;
 80043a2:	e014      	b.n	80043ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043a4:	f7fe ffde 	bl	8003364 <HAL_RCC_GetPCLK2Freq>
 80043a8:	61f8      	str	r0, [r7, #28]
        break;
 80043aa:	e010      	b.n	80043ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043ac:	4b4d      	ldr	r3, [pc, #308]	; (80044e4 <UART_SetConfig+0x56c>)
 80043ae:	61fb      	str	r3, [r7, #28]
        break;
 80043b0:	e00d      	b.n	80043ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043b2:	f7fe ff29 	bl	8003208 <HAL_RCC_GetSysClockFreq>
 80043b6:	61f8      	str	r0, [r7, #28]
        break;
 80043b8:	e009      	b.n	80043ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043be:	61fb      	str	r3, [r7, #28]
        break;
 80043c0:	e005      	b.n	80043ce <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80043cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d077      	beq.n	80044c4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80043d4:	69fb      	ldr	r3, [r7, #28]
 80043d6:	005a      	lsls	r2, r3, #1
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	085b      	lsrs	r3, r3, #1
 80043de:	441a      	add	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80043e8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	2b0f      	cmp	r3, #15
 80043ee:	d916      	bls.n	800441e <UART_SetConfig+0x4a6>
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043f6:	d212      	bcs.n	800441e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	f023 030f 	bic.w	r3, r3, #15
 8004400:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	085b      	lsrs	r3, r3, #1
 8004406:	b29b      	uxth	r3, r3
 8004408:	f003 0307 	and.w	r3, r3, #7
 800440c:	b29a      	uxth	r2, r3
 800440e:	8afb      	ldrh	r3, [r7, #22]
 8004410:	4313      	orrs	r3, r2
 8004412:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	8afa      	ldrh	r2, [r7, #22]
 800441a:	60da      	str	r2, [r3, #12]
 800441c:	e052      	b.n	80044c4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004424:	e04e      	b.n	80044c4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004426:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800442a:	2b08      	cmp	r3, #8
 800442c:	d827      	bhi.n	800447e <UART_SetConfig+0x506>
 800442e:	a201      	add	r2, pc, #4	; (adr r2, 8004434 <UART_SetConfig+0x4bc>)
 8004430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004434:	08004459 	.word	0x08004459
 8004438:	08004461 	.word	0x08004461
 800443c:	08004469 	.word	0x08004469
 8004440:	0800447f 	.word	0x0800447f
 8004444:	0800446f 	.word	0x0800446f
 8004448:	0800447f 	.word	0x0800447f
 800444c:	0800447f 	.word	0x0800447f
 8004450:	0800447f 	.word	0x0800447f
 8004454:	08004477 	.word	0x08004477
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004458:	f7fe ff6e 	bl	8003338 <HAL_RCC_GetPCLK1Freq>
 800445c:	61f8      	str	r0, [r7, #28]
        break;
 800445e:	e014      	b.n	800448a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004460:	f7fe ff80 	bl	8003364 <HAL_RCC_GetPCLK2Freq>
 8004464:	61f8      	str	r0, [r7, #28]
        break;
 8004466:	e010      	b.n	800448a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004468:	4b1e      	ldr	r3, [pc, #120]	; (80044e4 <UART_SetConfig+0x56c>)
 800446a:	61fb      	str	r3, [r7, #28]
        break;
 800446c:	e00d      	b.n	800448a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800446e:	f7fe fecb 	bl	8003208 <HAL_RCC_GetSysClockFreq>
 8004472:	61f8      	str	r0, [r7, #28]
        break;
 8004474:	e009      	b.n	800448a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004476:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800447a:	61fb      	str	r3, [r7, #28]
        break;
 800447c:	e005      	b.n	800448a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800447e:	2300      	movs	r3, #0
 8004480:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004488:	bf00      	nop
    }

    if (pclk != 0U)
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d019      	beq.n	80044c4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	085a      	lsrs	r2, r3, #1
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	441a      	add	r2, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	2b0f      	cmp	r3, #15
 80044a8:	d909      	bls.n	80044be <UART_SetConfig+0x546>
 80044aa:	69bb      	ldr	r3, [r7, #24]
 80044ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044b0:	d205      	bcs.n	80044be <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	b29a      	uxth	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	60da      	str	r2, [r3, #12]
 80044bc:	e002      	b.n	80044c4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80044d0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3728      	adds	r7, #40	; 0x28
 80044d8:	46bd      	mov	sp, r7
 80044da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044de:	bf00      	nop
 80044e0:	40008000 	.word	0x40008000
 80044e4:	00f42400 	.word	0x00f42400

080044e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f4:	f003 0308 	and.w	r3, r3, #8
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00a      	beq.n	8004512 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	430a      	orrs	r2, r1
 8004510:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00a      	beq.n	8004534 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	430a      	orrs	r2, r1
 8004532:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004538:	f003 0302 	and.w	r3, r3, #2
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00a      	beq.n	8004556 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	430a      	orrs	r2, r1
 8004554:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455a:	f003 0304 	and.w	r3, r3, #4
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00a      	beq.n	8004578 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	430a      	orrs	r2, r1
 8004576:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457c:	f003 0310 	and.w	r3, r3, #16
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00a      	beq.n	800459a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459e:	f003 0320 	and.w	r3, r3, #32
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00a      	beq.n	80045bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	430a      	orrs	r2, r1
 80045ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d01a      	beq.n	80045fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	430a      	orrs	r2, r1
 80045dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045e6:	d10a      	bne.n	80045fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	430a      	orrs	r2, r1
 80045fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004606:	2b00      	cmp	r3, #0
 8004608:	d00a      	beq.n	8004620 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	430a      	orrs	r2, r1
 800461e:	605a      	str	r2, [r3, #4]
  }
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462a:	4770      	bx	lr

0800462c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b098      	sub	sp, #96	; 0x60
 8004630:	af02      	add	r7, sp, #8
 8004632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800463c:	f7fc ffb2 	bl	80015a4 <HAL_GetTick>
 8004640:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0308 	and.w	r3, r3, #8
 800464c:	2b08      	cmp	r3, #8
 800464e:	d12e      	bne.n	80046ae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004650:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004654:	9300      	str	r3, [sp, #0]
 8004656:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004658:	2200      	movs	r2, #0
 800465a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 f88c 	bl	800477c <UART_WaitOnFlagUntilTimeout>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d021      	beq.n	80046ae <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004672:	e853 3f00 	ldrex	r3, [r3]
 8004676:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800467a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800467e:	653b      	str	r3, [r7, #80]	; 0x50
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	461a      	mov	r2, r3
 8004686:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004688:	647b      	str	r3, [r7, #68]	; 0x44
 800468a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800468c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800468e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004690:	e841 2300 	strex	r3, r2, [r1]
 8004694:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004696:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004698:	2b00      	cmp	r3, #0
 800469a:	d1e6      	bne.n	800466a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2220      	movs	r2, #32
 80046a0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e062      	b.n	8004774 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 0304 	and.w	r3, r3, #4
 80046b8:	2b04      	cmp	r3, #4
 80046ba:	d149      	bne.n	8004750 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80046c0:	9300      	str	r3, [sp, #0]
 80046c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046c4:	2200      	movs	r2, #0
 80046c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f856 	bl	800477c <UART_WaitOnFlagUntilTimeout>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d03c      	beq.n	8004750 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046de:	e853 3f00 	ldrex	r3, [r3]
 80046e2:	623b      	str	r3, [r7, #32]
   return(result);
 80046e4:	6a3b      	ldr	r3, [r7, #32]
 80046e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80046ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	461a      	mov	r2, r3
 80046f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046f4:	633b      	str	r3, [r7, #48]	; 0x30
 80046f6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046fc:	e841 2300 	strex	r3, r2, [r1]
 8004700:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004704:	2b00      	cmp	r3, #0
 8004706:	d1e6      	bne.n	80046d6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	3308      	adds	r3, #8
 800470e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	e853 3f00 	ldrex	r3, [r3]
 8004716:	60fb      	str	r3, [r7, #12]
   return(result);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f023 0301 	bic.w	r3, r3, #1
 800471e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	3308      	adds	r3, #8
 8004726:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004728:	61fa      	str	r2, [r7, #28]
 800472a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800472c:	69b9      	ldr	r1, [r7, #24]
 800472e:	69fa      	ldr	r2, [r7, #28]
 8004730:	e841 2300 	strex	r3, r2, [r1]
 8004734:	617b      	str	r3, [r7, #20]
   return(result);
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d1e5      	bne.n	8004708 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2220      	movs	r2, #32
 8004740:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2200      	movs	r2, #0
 8004748:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e011      	b.n	8004774 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2220      	movs	r2, #32
 8004754:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2220      	movs	r2, #32
 800475a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004772:	2300      	movs	r3, #0
}
 8004774:	4618      	mov	r0, r3
 8004776:	3758      	adds	r7, #88	; 0x58
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	60f8      	str	r0, [r7, #12]
 8004784:	60b9      	str	r1, [r7, #8]
 8004786:	603b      	str	r3, [r7, #0]
 8004788:	4613      	mov	r3, r2
 800478a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800478c:	e049      	b.n	8004822 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004794:	d045      	beq.n	8004822 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004796:	f7fc ff05 	bl	80015a4 <HAL_GetTick>
 800479a:	4602      	mov	r2, r0
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	1ad3      	subs	r3, r2, r3
 80047a0:	69ba      	ldr	r2, [r7, #24]
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d302      	bcc.n	80047ac <UART_WaitOnFlagUntilTimeout+0x30>
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d101      	bne.n	80047b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e048      	b.n	8004842 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f003 0304 	and.w	r3, r3, #4
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d031      	beq.n	8004822 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	69db      	ldr	r3, [r3, #28]
 80047c4:	f003 0308 	and.w	r3, r3, #8
 80047c8:	2b08      	cmp	r3, #8
 80047ca:	d110      	bne.n	80047ee <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	2208      	movs	r2, #8
 80047d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 f838 	bl	800484a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2208      	movs	r2, #8
 80047de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e029      	b.n	8004842 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	69db      	ldr	r3, [r3, #28]
 80047f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047fc:	d111      	bne.n	8004822 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004806:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f000 f81e 	bl	800484a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2220      	movs	r2, #32
 8004812:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e00f      	b.n	8004842 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	69da      	ldr	r2, [r3, #28]
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	4013      	ands	r3, r2
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	429a      	cmp	r2, r3
 8004830:	bf0c      	ite	eq
 8004832:	2301      	moveq	r3, #1
 8004834:	2300      	movne	r3, #0
 8004836:	b2db      	uxtb	r3, r3
 8004838:	461a      	mov	r2, r3
 800483a:	79fb      	ldrb	r3, [r7, #7]
 800483c:	429a      	cmp	r2, r3
 800483e:	d0a6      	beq.n	800478e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800484a:	b480      	push	{r7}
 800484c:	b095      	sub	sp, #84	; 0x54
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800485a:	e853 3f00 	ldrex	r3, [r3]
 800485e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004862:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004866:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	461a      	mov	r2, r3
 800486e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004870:	643b      	str	r3, [r7, #64]	; 0x40
 8004872:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004874:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004876:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004878:	e841 2300 	strex	r3, r2, [r1]
 800487c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800487e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004880:	2b00      	cmp	r3, #0
 8004882:	d1e6      	bne.n	8004852 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	3308      	adds	r3, #8
 800488a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800488c:	6a3b      	ldr	r3, [r7, #32]
 800488e:	e853 3f00 	ldrex	r3, [r3]
 8004892:	61fb      	str	r3, [r7, #28]
   return(result);
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	f023 0301 	bic.w	r3, r3, #1
 800489a:	64bb      	str	r3, [r7, #72]	; 0x48
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	3308      	adds	r3, #8
 80048a2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048a4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048ac:	e841 2300 	strex	r3, r2, [r1]
 80048b0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80048b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1e5      	bne.n	8004884 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d118      	bne.n	80048f2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	e853 3f00 	ldrex	r3, [r3]
 80048cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	f023 0310 	bic.w	r3, r3, #16
 80048d4:	647b      	str	r3, [r7, #68]	; 0x44
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	461a      	mov	r2, r3
 80048dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048de:	61bb      	str	r3, [r7, #24]
 80048e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e2:	6979      	ldr	r1, [r7, #20]
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	e841 2300 	strex	r3, r2, [r1]
 80048ea:	613b      	str	r3, [r7, #16]
   return(result);
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1e6      	bne.n	80048c0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2220      	movs	r2, #32
 80048f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004906:	bf00      	nop
 8004908:	3754      	adds	r7, #84	; 0x54
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
	...

08004914 <std>:
 8004914:	2300      	movs	r3, #0
 8004916:	b510      	push	{r4, lr}
 8004918:	4604      	mov	r4, r0
 800491a:	e9c0 3300 	strd	r3, r3, [r0]
 800491e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004922:	6083      	str	r3, [r0, #8]
 8004924:	8181      	strh	r1, [r0, #12]
 8004926:	6643      	str	r3, [r0, #100]	; 0x64
 8004928:	81c2      	strh	r2, [r0, #14]
 800492a:	6183      	str	r3, [r0, #24]
 800492c:	4619      	mov	r1, r3
 800492e:	2208      	movs	r2, #8
 8004930:	305c      	adds	r0, #92	; 0x5c
 8004932:	f000 f9e5 	bl	8004d00 <memset>
 8004936:	4b05      	ldr	r3, [pc, #20]	; (800494c <std+0x38>)
 8004938:	6263      	str	r3, [r4, #36]	; 0x24
 800493a:	4b05      	ldr	r3, [pc, #20]	; (8004950 <std+0x3c>)
 800493c:	62a3      	str	r3, [r4, #40]	; 0x28
 800493e:	4b05      	ldr	r3, [pc, #20]	; (8004954 <std+0x40>)
 8004940:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004942:	4b05      	ldr	r3, [pc, #20]	; (8004958 <std+0x44>)
 8004944:	6224      	str	r4, [r4, #32]
 8004946:	6323      	str	r3, [r4, #48]	; 0x30
 8004948:	bd10      	pop	{r4, pc}
 800494a:	bf00      	nop
 800494c:	08004b51 	.word	0x08004b51
 8004950:	08004b73 	.word	0x08004b73
 8004954:	08004bab 	.word	0x08004bab
 8004958:	08004bcf 	.word	0x08004bcf

0800495c <stdio_exit_handler>:
 800495c:	4a02      	ldr	r2, [pc, #8]	; (8004968 <stdio_exit_handler+0xc>)
 800495e:	4903      	ldr	r1, [pc, #12]	; (800496c <stdio_exit_handler+0x10>)
 8004960:	4803      	ldr	r0, [pc, #12]	; (8004970 <stdio_exit_handler+0x14>)
 8004962:	f000 b869 	b.w	8004a38 <_fwalk_sglue>
 8004966:	bf00      	nop
 8004968:	2000000c 	.word	0x2000000c
 800496c:	08005699 	.word	0x08005699
 8004970:	20000018 	.word	0x20000018

08004974 <cleanup_stdio>:
 8004974:	6841      	ldr	r1, [r0, #4]
 8004976:	4b0c      	ldr	r3, [pc, #48]	; (80049a8 <cleanup_stdio+0x34>)
 8004978:	4299      	cmp	r1, r3
 800497a:	b510      	push	{r4, lr}
 800497c:	4604      	mov	r4, r0
 800497e:	d001      	beq.n	8004984 <cleanup_stdio+0x10>
 8004980:	f000 fe8a 	bl	8005698 <_fflush_r>
 8004984:	68a1      	ldr	r1, [r4, #8]
 8004986:	4b09      	ldr	r3, [pc, #36]	; (80049ac <cleanup_stdio+0x38>)
 8004988:	4299      	cmp	r1, r3
 800498a:	d002      	beq.n	8004992 <cleanup_stdio+0x1e>
 800498c:	4620      	mov	r0, r4
 800498e:	f000 fe83 	bl	8005698 <_fflush_r>
 8004992:	68e1      	ldr	r1, [r4, #12]
 8004994:	4b06      	ldr	r3, [pc, #24]	; (80049b0 <cleanup_stdio+0x3c>)
 8004996:	4299      	cmp	r1, r3
 8004998:	d004      	beq.n	80049a4 <cleanup_stdio+0x30>
 800499a:	4620      	mov	r0, r4
 800499c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049a0:	f000 be7a 	b.w	8005698 <_fflush_r>
 80049a4:	bd10      	pop	{r4, pc}
 80049a6:	bf00      	nop
 80049a8:	2000016c 	.word	0x2000016c
 80049ac:	200001d4 	.word	0x200001d4
 80049b0:	2000023c 	.word	0x2000023c

080049b4 <global_stdio_init.part.0>:
 80049b4:	b510      	push	{r4, lr}
 80049b6:	4b0b      	ldr	r3, [pc, #44]	; (80049e4 <global_stdio_init.part.0+0x30>)
 80049b8:	4c0b      	ldr	r4, [pc, #44]	; (80049e8 <global_stdio_init.part.0+0x34>)
 80049ba:	4a0c      	ldr	r2, [pc, #48]	; (80049ec <global_stdio_init.part.0+0x38>)
 80049bc:	601a      	str	r2, [r3, #0]
 80049be:	4620      	mov	r0, r4
 80049c0:	2200      	movs	r2, #0
 80049c2:	2104      	movs	r1, #4
 80049c4:	f7ff ffa6 	bl	8004914 <std>
 80049c8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80049cc:	2201      	movs	r2, #1
 80049ce:	2109      	movs	r1, #9
 80049d0:	f7ff ffa0 	bl	8004914 <std>
 80049d4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80049d8:	2202      	movs	r2, #2
 80049da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049de:	2112      	movs	r1, #18
 80049e0:	f7ff bf98 	b.w	8004914 <std>
 80049e4:	200002a4 	.word	0x200002a4
 80049e8:	2000016c 	.word	0x2000016c
 80049ec:	0800495d 	.word	0x0800495d

080049f0 <__sfp_lock_acquire>:
 80049f0:	4801      	ldr	r0, [pc, #4]	; (80049f8 <__sfp_lock_acquire+0x8>)
 80049f2:	f000 b9fd 	b.w	8004df0 <__retarget_lock_acquire_recursive>
 80049f6:	bf00      	nop
 80049f8:	200002ad 	.word	0x200002ad

080049fc <__sfp_lock_release>:
 80049fc:	4801      	ldr	r0, [pc, #4]	; (8004a04 <__sfp_lock_release+0x8>)
 80049fe:	f000 b9f8 	b.w	8004df2 <__retarget_lock_release_recursive>
 8004a02:	bf00      	nop
 8004a04:	200002ad 	.word	0x200002ad

08004a08 <__sinit>:
 8004a08:	b510      	push	{r4, lr}
 8004a0a:	4604      	mov	r4, r0
 8004a0c:	f7ff fff0 	bl	80049f0 <__sfp_lock_acquire>
 8004a10:	6a23      	ldr	r3, [r4, #32]
 8004a12:	b11b      	cbz	r3, 8004a1c <__sinit+0x14>
 8004a14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a18:	f7ff bff0 	b.w	80049fc <__sfp_lock_release>
 8004a1c:	4b04      	ldr	r3, [pc, #16]	; (8004a30 <__sinit+0x28>)
 8004a1e:	6223      	str	r3, [r4, #32]
 8004a20:	4b04      	ldr	r3, [pc, #16]	; (8004a34 <__sinit+0x2c>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1f5      	bne.n	8004a14 <__sinit+0xc>
 8004a28:	f7ff ffc4 	bl	80049b4 <global_stdio_init.part.0>
 8004a2c:	e7f2      	b.n	8004a14 <__sinit+0xc>
 8004a2e:	bf00      	nop
 8004a30:	08004975 	.word	0x08004975
 8004a34:	200002a4 	.word	0x200002a4

08004a38 <_fwalk_sglue>:
 8004a38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a3c:	4607      	mov	r7, r0
 8004a3e:	4688      	mov	r8, r1
 8004a40:	4614      	mov	r4, r2
 8004a42:	2600      	movs	r6, #0
 8004a44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a48:	f1b9 0901 	subs.w	r9, r9, #1
 8004a4c:	d505      	bpl.n	8004a5a <_fwalk_sglue+0x22>
 8004a4e:	6824      	ldr	r4, [r4, #0]
 8004a50:	2c00      	cmp	r4, #0
 8004a52:	d1f7      	bne.n	8004a44 <_fwalk_sglue+0xc>
 8004a54:	4630      	mov	r0, r6
 8004a56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a5a:	89ab      	ldrh	r3, [r5, #12]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d907      	bls.n	8004a70 <_fwalk_sglue+0x38>
 8004a60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a64:	3301      	adds	r3, #1
 8004a66:	d003      	beq.n	8004a70 <_fwalk_sglue+0x38>
 8004a68:	4629      	mov	r1, r5
 8004a6a:	4638      	mov	r0, r7
 8004a6c:	47c0      	blx	r8
 8004a6e:	4306      	orrs	r6, r0
 8004a70:	3568      	adds	r5, #104	; 0x68
 8004a72:	e7e9      	b.n	8004a48 <_fwalk_sglue+0x10>

08004a74 <iprintf>:
 8004a74:	b40f      	push	{r0, r1, r2, r3}
 8004a76:	b507      	push	{r0, r1, r2, lr}
 8004a78:	4906      	ldr	r1, [pc, #24]	; (8004a94 <iprintf+0x20>)
 8004a7a:	ab04      	add	r3, sp, #16
 8004a7c:	6808      	ldr	r0, [r1, #0]
 8004a7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a82:	6881      	ldr	r1, [r0, #8]
 8004a84:	9301      	str	r3, [sp, #4]
 8004a86:	f000 fad7 	bl	8005038 <_vfiprintf_r>
 8004a8a:	b003      	add	sp, #12
 8004a8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a90:	b004      	add	sp, #16
 8004a92:	4770      	bx	lr
 8004a94:	20000064 	.word	0x20000064

08004a98 <_puts_r>:
 8004a98:	6a03      	ldr	r3, [r0, #32]
 8004a9a:	b570      	push	{r4, r5, r6, lr}
 8004a9c:	6884      	ldr	r4, [r0, #8]
 8004a9e:	4605      	mov	r5, r0
 8004aa0:	460e      	mov	r6, r1
 8004aa2:	b90b      	cbnz	r3, 8004aa8 <_puts_r+0x10>
 8004aa4:	f7ff ffb0 	bl	8004a08 <__sinit>
 8004aa8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004aaa:	07db      	lsls	r3, r3, #31
 8004aac:	d405      	bmi.n	8004aba <_puts_r+0x22>
 8004aae:	89a3      	ldrh	r3, [r4, #12]
 8004ab0:	0598      	lsls	r0, r3, #22
 8004ab2:	d402      	bmi.n	8004aba <_puts_r+0x22>
 8004ab4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004ab6:	f000 f99b 	bl	8004df0 <__retarget_lock_acquire_recursive>
 8004aba:	89a3      	ldrh	r3, [r4, #12]
 8004abc:	0719      	lsls	r1, r3, #28
 8004abe:	d513      	bpl.n	8004ae8 <_puts_r+0x50>
 8004ac0:	6923      	ldr	r3, [r4, #16]
 8004ac2:	b18b      	cbz	r3, 8004ae8 <_puts_r+0x50>
 8004ac4:	3e01      	subs	r6, #1
 8004ac6:	68a3      	ldr	r3, [r4, #8]
 8004ac8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004acc:	3b01      	subs	r3, #1
 8004ace:	60a3      	str	r3, [r4, #8]
 8004ad0:	b9e9      	cbnz	r1, 8004b0e <_puts_r+0x76>
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	da2e      	bge.n	8004b34 <_puts_r+0x9c>
 8004ad6:	4622      	mov	r2, r4
 8004ad8:	210a      	movs	r1, #10
 8004ada:	4628      	mov	r0, r5
 8004adc:	f000 f87b 	bl	8004bd6 <__swbuf_r>
 8004ae0:	3001      	adds	r0, #1
 8004ae2:	d007      	beq.n	8004af4 <_puts_r+0x5c>
 8004ae4:	250a      	movs	r5, #10
 8004ae6:	e007      	b.n	8004af8 <_puts_r+0x60>
 8004ae8:	4621      	mov	r1, r4
 8004aea:	4628      	mov	r0, r5
 8004aec:	f000 f8b0 	bl	8004c50 <__swsetup_r>
 8004af0:	2800      	cmp	r0, #0
 8004af2:	d0e7      	beq.n	8004ac4 <_puts_r+0x2c>
 8004af4:	f04f 35ff 	mov.w	r5, #4294967295
 8004af8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004afa:	07da      	lsls	r2, r3, #31
 8004afc:	d405      	bmi.n	8004b0a <_puts_r+0x72>
 8004afe:	89a3      	ldrh	r3, [r4, #12]
 8004b00:	059b      	lsls	r3, r3, #22
 8004b02:	d402      	bmi.n	8004b0a <_puts_r+0x72>
 8004b04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004b06:	f000 f974 	bl	8004df2 <__retarget_lock_release_recursive>
 8004b0a:	4628      	mov	r0, r5
 8004b0c:	bd70      	pop	{r4, r5, r6, pc}
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	da04      	bge.n	8004b1c <_puts_r+0x84>
 8004b12:	69a2      	ldr	r2, [r4, #24]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	dc06      	bgt.n	8004b26 <_puts_r+0x8e>
 8004b18:	290a      	cmp	r1, #10
 8004b1a:	d004      	beq.n	8004b26 <_puts_r+0x8e>
 8004b1c:	6823      	ldr	r3, [r4, #0]
 8004b1e:	1c5a      	adds	r2, r3, #1
 8004b20:	6022      	str	r2, [r4, #0]
 8004b22:	7019      	strb	r1, [r3, #0]
 8004b24:	e7cf      	b.n	8004ac6 <_puts_r+0x2e>
 8004b26:	4622      	mov	r2, r4
 8004b28:	4628      	mov	r0, r5
 8004b2a:	f000 f854 	bl	8004bd6 <__swbuf_r>
 8004b2e:	3001      	adds	r0, #1
 8004b30:	d1c9      	bne.n	8004ac6 <_puts_r+0x2e>
 8004b32:	e7df      	b.n	8004af4 <_puts_r+0x5c>
 8004b34:	6823      	ldr	r3, [r4, #0]
 8004b36:	250a      	movs	r5, #10
 8004b38:	1c5a      	adds	r2, r3, #1
 8004b3a:	6022      	str	r2, [r4, #0]
 8004b3c:	701d      	strb	r5, [r3, #0]
 8004b3e:	e7db      	b.n	8004af8 <_puts_r+0x60>

08004b40 <puts>:
 8004b40:	4b02      	ldr	r3, [pc, #8]	; (8004b4c <puts+0xc>)
 8004b42:	4601      	mov	r1, r0
 8004b44:	6818      	ldr	r0, [r3, #0]
 8004b46:	f7ff bfa7 	b.w	8004a98 <_puts_r>
 8004b4a:	bf00      	nop
 8004b4c:	20000064 	.word	0x20000064

08004b50 <__sread>:
 8004b50:	b510      	push	{r4, lr}
 8004b52:	460c      	mov	r4, r1
 8004b54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b58:	f000 f8fc 	bl	8004d54 <_read_r>
 8004b5c:	2800      	cmp	r0, #0
 8004b5e:	bfab      	itete	ge
 8004b60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004b62:	89a3      	ldrhlt	r3, [r4, #12]
 8004b64:	181b      	addge	r3, r3, r0
 8004b66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004b6a:	bfac      	ite	ge
 8004b6c:	6563      	strge	r3, [r4, #84]	; 0x54
 8004b6e:	81a3      	strhlt	r3, [r4, #12]
 8004b70:	bd10      	pop	{r4, pc}

08004b72 <__swrite>:
 8004b72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b76:	461f      	mov	r7, r3
 8004b78:	898b      	ldrh	r3, [r1, #12]
 8004b7a:	05db      	lsls	r3, r3, #23
 8004b7c:	4605      	mov	r5, r0
 8004b7e:	460c      	mov	r4, r1
 8004b80:	4616      	mov	r6, r2
 8004b82:	d505      	bpl.n	8004b90 <__swrite+0x1e>
 8004b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b88:	2302      	movs	r3, #2
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f000 f8d0 	bl	8004d30 <_lseek_r>
 8004b90:	89a3      	ldrh	r3, [r4, #12]
 8004b92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b9a:	81a3      	strh	r3, [r4, #12]
 8004b9c:	4632      	mov	r2, r6
 8004b9e:	463b      	mov	r3, r7
 8004ba0:	4628      	mov	r0, r5
 8004ba2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ba6:	f000 b8e7 	b.w	8004d78 <_write_r>

08004baa <__sseek>:
 8004baa:	b510      	push	{r4, lr}
 8004bac:	460c      	mov	r4, r1
 8004bae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bb2:	f000 f8bd 	bl	8004d30 <_lseek_r>
 8004bb6:	1c43      	adds	r3, r0, #1
 8004bb8:	89a3      	ldrh	r3, [r4, #12]
 8004bba:	bf15      	itete	ne
 8004bbc:	6560      	strne	r0, [r4, #84]	; 0x54
 8004bbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004bc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004bc6:	81a3      	strheq	r3, [r4, #12]
 8004bc8:	bf18      	it	ne
 8004bca:	81a3      	strhne	r3, [r4, #12]
 8004bcc:	bd10      	pop	{r4, pc}

08004bce <__sclose>:
 8004bce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bd2:	f000 b89d 	b.w	8004d10 <_close_r>

08004bd6 <__swbuf_r>:
 8004bd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bd8:	460e      	mov	r6, r1
 8004bda:	4614      	mov	r4, r2
 8004bdc:	4605      	mov	r5, r0
 8004bde:	b118      	cbz	r0, 8004be8 <__swbuf_r+0x12>
 8004be0:	6a03      	ldr	r3, [r0, #32]
 8004be2:	b90b      	cbnz	r3, 8004be8 <__swbuf_r+0x12>
 8004be4:	f7ff ff10 	bl	8004a08 <__sinit>
 8004be8:	69a3      	ldr	r3, [r4, #24]
 8004bea:	60a3      	str	r3, [r4, #8]
 8004bec:	89a3      	ldrh	r3, [r4, #12]
 8004bee:	071a      	lsls	r2, r3, #28
 8004bf0:	d525      	bpl.n	8004c3e <__swbuf_r+0x68>
 8004bf2:	6923      	ldr	r3, [r4, #16]
 8004bf4:	b31b      	cbz	r3, 8004c3e <__swbuf_r+0x68>
 8004bf6:	6823      	ldr	r3, [r4, #0]
 8004bf8:	6922      	ldr	r2, [r4, #16]
 8004bfa:	1a98      	subs	r0, r3, r2
 8004bfc:	6963      	ldr	r3, [r4, #20]
 8004bfe:	b2f6      	uxtb	r6, r6
 8004c00:	4283      	cmp	r3, r0
 8004c02:	4637      	mov	r7, r6
 8004c04:	dc04      	bgt.n	8004c10 <__swbuf_r+0x3a>
 8004c06:	4621      	mov	r1, r4
 8004c08:	4628      	mov	r0, r5
 8004c0a:	f000 fd45 	bl	8005698 <_fflush_r>
 8004c0e:	b9e0      	cbnz	r0, 8004c4a <__swbuf_r+0x74>
 8004c10:	68a3      	ldr	r3, [r4, #8]
 8004c12:	3b01      	subs	r3, #1
 8004c14:	60a3      	str	r3, [r4, #8]
 8004c16:	6823      	ldr	r3, [r4, #0]
 8004c18:	1c5a      	adds	r2, r3, #1
 8004c1a:	6022      	str	r2, [r4, #0]
 8004c1c:	701e      	strb	r6, [r3, #0]
 8004c1e:	6962      	ldr	r2, [r4, #20]
 8004c20:	1c43      	adds	r3, r0, #1
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d004      	beq.n	8004c30 <__swbuf_r+0x5a>
 8004c26:	89a3      	ldrh	r3, [r4, #12]
 8004c28:	07db      	lsls	r3, r3, #31
 8004c2a:	d506      	bpl.n	8004c3a <__swbuf_r+0x64>
 8004c2c:	2e0a      	cmp	r6, #10
 8004c2e:	d104      	bne.n	8004c3a <__swbuf_r+0x64>
 8004c30:	4621      	mov	r1, r4
 8004c32:	4628      	mov	r0, r5
 8004c34:	f000 fd30 	bl	8005698 <_fflush_r>
 8004c38:	b938      	cbnz	r0, 8004c4a <__swbuf_r+0x74>
 8004c3a:	4638      	mov	r0, r7
 8004c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c3e:	4621      	mov	r1, r4
 8004c40:	4628      	mov	r0, r5
 8004c42:	f000 f805 	bl	8004c50 <__swsetup_r>
 8004c46:	2800      	cmp	r0, #0
 8004c48:	d0d5      	beq.n	8004bf6 <__swbuf_r+0x20>
 8004c4a:	f04f 37ff 	mov.w	r7, #4294967295
 8004c4e:	e7f4      	b.n	8004c3a <__swbuf_r+0x64>

08004c50 <__swsetup_r>:
 8004c50:	b538      	push	{r3, r4, r5, lr}
 8004c52:	4b2a      	ldr	r3, [pc, #168]	; (8004cfc <__swsetup_r+0xac>)
 8004c54:	4605      	mov	r5, r0
 8004c56:	6818      	ldr	r0, [r3, #0]
 8004c58:	460c      	mov	r4, r1
 8004c5a:	b118      	cbz	r0, 8004c64 <__swsetup_r+0x14>
 8004c5c:	6a03      	ldr	r3, [r0, #32]
 8004c5e:	b90b      	cbnz	r3, 8004c64 <__swsetup_r+0x14>
 8004c60:	f7ff fed2 	bl	8004a08 <__sinit>
 8004c64:	89a3      	ldrh	r3, [r4, #12]
 8004c66:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c6a:	0718      	lsls	r0, r3, #28
 8004c6c:	d422      	bmi.n	8004cb4 <__swsetup_r+0x64>
 8004c6e:	06d9      	lsls	r1, r3, #27
 8004c70:	d407      	bmi.n	8004c82 <__swsetup_r+0x32>
 8004c72:	2309      	movs	r3, #9
 8004c74:	602b      	str	r3, [r5, #0]
 8004c76:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004c7a:	81a3      	strh	r3, [r4, #12]
 8004c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c80:	e034      	b.n	8004cec <__swsetup_r+0x9c>
 8004c82:	0758      	lsls	r0, r3, #29
 8004c84:	d512      	bpl.n	8004cac <__swsetup_r+0x5c>
 8004c86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c88:	b141      	cbz	r1, 8004c9c <__swsetup_r+0x4c>
 8004c8a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c8e:	4299      	cmp	r1, r3
 8004c90:	d002      	beq.n	8004c98 <__swsetup_r+0x48>
 8004c92:	4628      	mov	r0, r5
 8004c94:	f000 f8ae 	bl	8004df4 <_free_r>
 8004c98:	2300      	movs	r3, #0
 8004c9a:	6363      	str	r3, [r4, #52]	; 0x34
 8004c9c:	89a3      	ldrh	r3, [r4, #12]
 8004c9e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004ca2:	81a3      	strh	r3, [r4, #12]
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	6063      	str	r3, [r4, #4]
 8004ca8:	6923      	ldr	r3, [r4, #16]
 8004caa:	6023      	str	r3, [r4, #0]
 8004cac:	89a3      	ldrh	r3, [r4, #12]
 8004cae:	f043 0308 	orr.w	r3, r3, #8
 8004cb2:	81a3      	strh	r3, [r4, #12]
 8004cb4:	6923      	ldr	r3, [r4, #16]
 8004cb6:	b94b      	cbnz	r3, 8004ccc <__swsetup_r+0x7c>
 8004cb8:	89a3      	ldrh	r3, [r4, #12]
 8004cba:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004cbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cc2:	d003      	beq.n	8004ccc <__swsetup_r+0x7c>
 8004cc4:	4621      	mov	r1, r4
 8004cc6:	4628      	mov	r0, r5
 8004cc8:	f000 fd34 	bl	8005734 <__smakebuf_r>
 8004ccc:	89a0      	ldrh	r0, [r4, #12]
 8004cce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004cd2:	f010 0301 	ands.w	r3, r0, #1
 8004cd6:	d00a      	beq.n	8004cee <__swsetup_r+0x9e>
 8004cd8:	2300      	movs	r3, #0
 8004cda:	60a3      	str	r3, [r4, #8]
 8004cdc:	6963      	ldr	r3, [r4, #20]
 8004cde:	425b      	negs	r3, r3
 8004ce0:	61a3      	str	r3, [r4, #24]
 8004ce2:	6923      	ldr	r3, [r4, #16]
 8004ce4:	b943      	cbnz	r3, 8004cf8 <__swsetup_r+0xa8>
 8004ce6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004cea:	d1c4      	bne.n	8004c76 <__swsetup_r+0x26>
 8004cec:	bd38      	pop	{r3, r4, r5, pc}
 8004cee:	0781      	lsls	r1, r0, #30
 8004cf0:	bf58      	it	pl
 8004cf2:	6963      	ldrpl	r3, [r4, #20]
 8004cf4:	60a3      	str	r3, [r4, #8]
 8004cf6:	e7f4      	b.n	8004ce2 <__swsetup_r+0x92>
 8004cf8:	2000      	movs	r0, #0
 8004cfa:	e7f7      	b.n	8004cec <__swsetup_r+0x9c>
 8004cfc:	20000064 	.word	0x20000064

08004d00 <memset>:
 8004d00:	4402      	add	r2, r0
 8004d02:	4603      	mov	r3, r0
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d100      	bne.n	8004d0a <memset+0xa>
 8004d08:	4770      	bx	lr
 8004d0a:	f803 1b01 	strb.w	r1, [r3], #1
 8004d0e:	e7f9      	b.n	8004d04 <memset+0x4>

08004d10 <_close_r>:
 8004d10:	b538      	push	{r3, r4, r5, lr}
 8004d12:	4d06      	ldr	r5, [pc, #24]	; (8004d2c <_close_r+0x1c>)
 8004d14:	2300      	movs	r3, #0
 8004d16:	4604      	mov	r4, r0
 8004d18:	4608      	mov	r0, r1
 8004d1a:	602b      	str	r3, [r5, #0]
 8004d1c:	f7fc fa9f 	bl	800125e <_close>
 8004d20:	1c43      	adds	r3, r0, #1
 8004d22:	d102      	bne.n	8004d2a <_close_r+0x1a>
 8004d24:	682b      	ldr	r3, [r5, #0]
 8004d26:	b103      	cbz	r3, 8004d2a <_close_r+0x1a>
 8004d28:	6023      	str	r3, [r4, #0]
 8004d2a:	bd38      	pop	{r3, r4, r5, pc}
 8004d2c:	200002a8 	.word	0x200002a8

08004d30 <_lseek_r>:
 8004d30:	b538      	push	{r3, r4, r5, lr}
 8004d32:	4d07      	ldr	r5, [pc, #28]	; (8004d50 <_lseek_r+0x20>)
 8004d34:	4604      	mov	r4, r0
 8004d36:	4608      	mov	r0, r1
 8004d38:	4611      	mov	r1, r2
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	602a      	str	r2, [r5, #0]
 8004d3e:	461a      	mov	r2, r3
 8004d40:	f7fc fab4 	bl	80012ac <_lseek>
 8004d44:	1c43      	adds	r3, r0, #1
 8004d46:	d102      	bne.n	8004d4e <_lseek_r+0x1e>
 8004d48:	682b      	ldr	r3, [r5, #0]
 8004d4a:	b103      	cbz	r3, 8004d4e <_lseek_r+0x1e>
 8004d4c:	6023      	str	r3, [r4, #0]
 8004d4e:	bd38      	pop	{r3, r4, r5, pc}
 8004d50:	200002a8 	.word	0x200002a8

08004d54 <_read_r>:
 8004d54:	b538      	push	{r3, r4, r5, lr}
 8004d56:	4d07      	ldr	r5, [pc, #28]	; (8004d74 <_read_r+0x20>)
 8004d58:	4604      	mov	r4, r0
 8004d5a:	4608      	mov	r0, r1
 8004d5c:	4611      	mov	r1, r2
 8004d5e:	2200      	movs	r2, #0
 8004d60:	602a      	str	r2, [r5, #0]
 8004d62:	461a      	mov	r2, r3
 8004d64:	f7fc fa42 	bl	80011ec <_read>
 8004d68:	1c43      	adds	r3, r0, #1
 8004d6a:	d102      	bne.n	8004d72 <_read_r+0x1e>
 8004d6c:	682b      	ldr	r3, [r5, #0]
 8004d6e:	b103      	cbz	r3, 8004d72 <_read_r+0x1e>
 8004d70:	6023      	str	r3, [r4, #0]
 8004d72:	bd38      	pop	{r3, r4, r5, pc}
 8004d74:	200002a8 	.word	0x200002a8

08004d78 <_write_r>:
 8004d78:	b538      	push	{r3, r4, r5, lr}
 8004d7a:	4d07      	ldr	r5, [pc, #28]	; (8004d98 <_write_r+0x20>)
 8004d7c:	4604      	mov	r4, r0
 8004d7e:	4608      	mov	r0, r1
 8004d80:	4611      	mov	r1, r2
 8004d82:	2200      	movs	r2, #0
 8004d84:	602a      	str	r2, [r5, #0]
 8004d86:	461a      	mov	r2, r3
 8004d88:	f7fc fa4d 	bl	8001226 <_write>
 8004d8c:	1c43      	adds	r3, r0, #1
 8004d8e:	d102      	bne.n	8004d96 <_write_r+0x1e>
 8004d90:	682b      	ldr	r3, [r5, #0]
 8004d92:	b103      	cbz	r3, 8004d96 <_write_r+0x1e>
 8004d94:	6023      	str	r3, [r4, #0]
 8004d96:	bd38      	pop	{r3, r4, r5, pc}
 8004d98:	200002a8 	.word	0x200002a8

08004d9c <__errno>:
 8004d9c:	4b01      	ldr	r3, [pc, #4]	; (8004da4 <__errno+0x8>)
 8004d9e:	6818      	ldr	r0, [r3, #0]
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	20000064 	.word	0x20000064

08004da8 <__libc_init_array>:
 8004da8:	b570      	push	{r4, r5, r6, lr}
 8004daa:	4d0d      	ldr	r5, [pc, #52]	; (8004de0 <__libc_init_array+0x38>)
 8004dac:	4c0d      	ldr	r4, [pc, #52]	; (8004de4 <__libc_init_array+0x3c>)
 8004dae:	1b64      	subs	r4, r4, r5
 8004db0:	10a4      	asrs	r4, r4, #2
 8004db2:	2600      	movs	r6, #0
 8004db4:	42a6      	cmp	r6, r4
 8004db6:	d109      	bne.n	8004dcc <__libc_init_array+0x24>
 8004db8:	4d0b      	ldr	r5, [pc, #44]	; (8004de8 <__libc_init_array+0x40>)
 8004dba:	4c0c      	ldr	r4, [pc, #48]	; (8004dec <__libc_init_array+0x44>)
 8004dbc:	f000 fd28 	bl	8005810 <_init>
 8004dc0:	1b64      	subs	r4, r4, r5
 8004dc2:	10a4      	asrs	r4, r4, #2
 8004dc4:	2600      	movs	r6, #0
 8004dc6:	42a6      	cmp	r6, r4
 8004dc8:	d105      	bne.n	8004dd6 <__libc_init_array+0x2e>
 8004dca:	bd70      	pop	{r4, r5, r6, pc}
 8004dcc:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dd0:	4798      	blx	r3
 8004dd2:	3601      	adds	r6, #1
 8004dd4:	e7ee      	b.n	8004db4 <__libc_init_array+0xc>
 8004dd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dda:	4798      	blx	r3
 8004ddc:	3601      	adds	r6, #1
 8004dde:	e7f2      	b.n	8004dc6 <__libc_init_array+0x1e>
 8004de0:	08005a28 	.word	0x08005a28
 8004de4:	08005a28 	.word	0x08005a28
 8004de8:	08005a28 	.word	0x08005a28
 8004dec:	08005a2c 	.word	0x08005a2c

08004df0 <__retarget_lock_acquire_recursive>:
 8004df0:	4770      	bx	lr

08004df2 <__retarget_lock_release_recursive>:
 8004df2:	4770      	bx	lr

08004df4 <_free_r>:
 8004df4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004df6:	2900      	cmp	r1, #0
 8004df8:	d044      	beq.n	8004e84 <_free_r+0x90>
 8004dfa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004dfe:	9001      	str	r0, [sp, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f1a1 0404 	sub.w	r4, r1, #4
 8004e06:	bfb8      	it	lt
 8004e08:	18e4      	addlt	r4, r4, r3
 8004e0a:	f000 f8df 	bl	8004fcc <__malloc_lock>
 8004e0e:	4a1e      	ldr	r2, [pc, #120]	; (8004e88 <_free_r+0x94>)
 8004e10:	9801      	ldr	r0, [sp, #4]
 8004e12:	6813      	ldr	r3, [r2, #0]
 8004e14:	b933      	cbnz	r3, 8004e24 <_free_r+0x30>
 8004e16:	6063      	str	r3, [r4, #4]
 8004e18:	6014      	str	r4, [r2, #0]
 8004e1a:	b003      	add	sp, #12
 8004e1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e20:	f000 b8da 	b.w	8004fd8 <__malloc_unlock>
 8004e24:	42a3      	cmp	r3, r4
 8004e26:	d908      	bls.n	8004e3a <_free_r+0x46>
 8004e28:	6825      	ldr	r5, [r4, #0]
 8004e2a:	1961      	adds	r1, r4, r5
 8004e2c:	428b      	cmp	r3, r1
 8004e2e:	bf01      	itttt	eq
 8004e30:	6819      	ldreq	r1, [r3, #0]
 8004e32:	685b      	ldreq	r3, [r3, #4]
 8004e34:	1949      	addeq	r1, r1, r5
 8004e36:	6021      	streq	r1, [r4, #0]
 8004e38:	e7ed      	b.n	8004e16 <_free_r+0x22>
 8004e3a:	461a      	mov	r2, r3
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	b10b      	cbz	r3, 8004e44 <_free_r+0x50>
 8004e40:	42a3      	cmp	r3, r4
 8004e42:	d9fa      	bls.n	8004e3a <_free_r+0x46>
 8004e44:	6811      	ldr	r1, [r2, #0]
 8004e46:	1855      	adds	r5, r2, r1
 8004e48:	42a5      	cmp	r5, r4
 8004e4a:	d10b      	bne.n	8004e64 <_free_r+0x70>
 8004e4c:	6824      	ldr	r4, [r4, #0]
 8004e4e:	4421      	add	r1, r4
 8004e50:	1854      	adds	r4, r2, r1
 8004e52:	42a3      	cmp	r3, r4
 8004e54:	6011      	str	r1, [r2, #0]
 8004e56:	d1e0      	bne.n	8004e1a <_free_r+0x26>
 8004e58:	681c      	ldr	r4, [r3, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	6053      	str	r3, [r2, #4]
 8004e5e:	440c      	add	r4, r1
 8004e60:	6014      	str	r4, [r2, #0]
 8004e62:	e7da      	b.n	8004e1a <_free_r+0x26>
 8004e64:	d902      	bls.n	8004e6c <_free_r+0x78>
 8004e66:	230c      	movs	r3, #12
 8004e68:	6003      	str	r3, [r0, #0]
 8004e6a:	e7d6      	b.n	8004e1a <_free_r+0x26>
 8004e6c:	6825      	ldr	r5, [r4, #0]
 8004e6e:	1961      	adds	r1, r4, r5
 8004e70:	428b      	cmp	r3, r1
 8004e72:	bf04      	itt	eq
 8004e74:	6819      	ldreq	r1, [r3, #0]
 8004e76:	685b      	ldreq	r3, [r3, #4]
 8004e78:	6063      	str	r3, [r4, #4]
 8004e7a:	bf04      	itt	eq
 8004e7c:	1949      	addeq	r1, r1, r5
 8004e7e:	6021      	streq	r1, [r4, #0]
 8004e80:	6054      	str	r4, [r2, #4]
 8004e82:	e7ca      	b.n	8004e1a <_free_r+0x26>
 8004e84:	b003      	add	sp, #12
 8004e86:	bd30      	pop	{r4, r5, pc}
 8004e88:	200002b0 	.word	0x200002b0

08004e8c <sbrk_aligned>:
 8004e8c:	b570      	push	{r4, r5, r6, lr}
 8004e8e:	4e0e      	ldr	r6, [pc, #56]	; (8004ec8 <sbrk_aligned+0x3c>)
 8004e90:	460c      	mov	r4, r1
 8004e92:	6831      	ldr	r1, [r6, #0]
 8004e94:	4605      	mov	r5, r0
 8004e96:	b911      	cbnz	r1, 8004e9e <sbrk_aligned+0x12>
 8004e98:	f000 fcaa 	bl	80057f0 <_sbrk_r>
 8004e9c:	6030      	str	r0, [r6, #0]
 8004e9e:	4621      	mov	r1, r4
 8004ea0:	4628      	mov	r0, r5
 8004ea2:	f000 fca5 	bl	80057f0 <_sbrk_r>
 8004ea6:	1c43      	adds	r3, r0, #1
 8004ea8:	d00a      	beq.n	8004ec0 <sbrk_aligned+0x34>
 8004eaa:	1cc4      	adds	r4, r0, #3
 8004eac:	f024 0403 	bic.w	r4, r4, #3
 8004eb0:	42a0      	cmp	r0, r4
 8004eb2:	d007      	beq.n	8004ec4 <sbrk_aligned+0x38>
 8004eb4:	1a21      	subs	r1, r4, r0
 8004eb6:	4628      	mov	r0, r5
 8004eb8:	f000 fc9a 	bl	80057f0 <_sbrk_r>
 8004ebc:	3001      	adds	r0, #1
 8004ebe:	d101      	bne.n	8004ec4 <sbrk_aligned+0x38>
 8004ec0:	f04f 34ff 	mov.w	r4, #4294967295
 8004ec4:	4620      	mov	r0, r4
 8004ec6:	bd70      	pop	{r4, r5, r6, pc}
 8004ec8:	200002b4 	.word	0x200002b4

08004ecc <_malloc_r>:
 8004ecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ed0:	1ccd      	adds	r5, r1, #3
 8004ed2:	f025 0503 	bic.w	r5, r5, #3
 8004ed6:	3508      	adds	r5, #8
 8004ed8:	2d0c      	cmp	r5, #12
 8004eda:	bf38      	it	cc
 8004edc:	250c      	movcc	r5, #12
 8004ede:	2d00      	cmp	r5, #0
 8004ee0:	4607      	mov	r7, r0
 8004ee2:	db01      	blt.n	8004ee8 <_malloc_r+0x1c>
 8004ee4:	42a9      	cmp	r1, r5
 8004ee6:	d905      	bls.n	8004ef4 <_malloc_r+0x28>
 8004ee8:	230c      	movs	r3, #12
 8004eea:	603b      	str	r3, [r7, #0]
 8004eec:	2600      	movs	r6, #0
 8004eee:	4630      	mov	r0, r6
 8004ef0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ef4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004fc8 <_malloc_r+0xfc>
 8004ef8:	f000 f868 	bl	8004fcc <__malloc_lock>
 8004efc:	f8d8 3000 	ldr.w	r3, [r8]
 8004f00:	461c      	mov	r4, r3
 8004f02:	bb5c      	cbnz	r4, 8004f5c <_malloc_r+0x90>
 8004f04:	4629      	mov	r1, r5
 8004f06:	4638      	mov	r0, r7
 8004f08:	f7ff ffc0 	bl	8004e8c <sbrk_aligned>
 8004f0c:	1c43      	adds	r3, r0, #1
 8004f0e:	4604      	mov	r4, r0
 8004f10:	d155      	bne.n	8004fbe <_malloc_r+0xf2>
 8004f12:	f8d8 4000 	ldr.w	r4, [r8]
 8004f16:	4626      	mov	r6, r4
 8004f18:	2e00      	cmp	r6, #0
 8004f1a:	d145      	bne.n	8004fa8 <_malloc_r+0xdc>
 8004f1c:	2c00      	cmp	r4, #0
 8004f1e:	d048      	beq.n	8004fb2 <_malloc_r+0xe6>
 8004f20:	6823      	ldr	r3, [r4, #0]
 8004f22:	4631      	mov	r1, r6
 8004f24:	4638      	mov	r0, r7
 8004f26:	eb04 0903 	add.w	r9, r4, r3
 8004f2a:	f000 fc61 	bl	80057f0 <_sbrk_r>
 8004f2e:	4581      	cmp	r9, r0
 8004f30:	d13f      	bne.n	8004fb2 <_malloc_r+0xe6>
 8004f32:	6821      	ldr	r1, [r4, #0]
 8004f34:	1a6d      	subs	r5, r5, r1
 8004f36:	4629      	mov	r1, r5
 8004f38:	4638      	mov	r0, r7
 8004f3a:	f7ff ffa7 	bl	8004e8c <sbrk_aligned>
 8004f3e:	3001      	adds	r0, #1
 8004f40:	d037      	beq.n	8004fb2 <_malloc_r+0xe6>
 8004f42:	6823      	ldr	r3, [r4, #0]
 8004f44:	442b      	add	r3, r5
 8004f46:	6023      	str	r3, [r4, #0]
 8004f48:	f8d8 3000 	ldr.w	r3, [r8]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d038      	beq.n	8004fc2 <_malloc_r+0xf6>
 8004f50:	685a      	ldr	r2, [r3, #4]
 8004f52:	42a2      	cmp	r2, r4
 8004f54:	d12b      	bne.n	8004fae <_malloc_r+0xe2>
 8004f56:	2200      	movs	r2, #0
 8004f58:	605a      	str	r2, [r3, #4]
 8004f5a:	e00f      	b.n	8004f7c <_malloc_r+0xb0>
 8004f5c:	6822      	ldr	r2, [r4, #0]
 8004f5e:	1b52      	subs	r2, r2, r5
 8004f60:	d41f      	bmi.n	8004fa2 <_malloc_r+0xd6>
 8004f62:	2a0b      	cmp	r2, #11
 8004f64:	d917      	bls.n	8004f96 <_malloc_r+0xca>
 8004f66:	1961      	adds	r1, r4, r5
 8004f68:	42a3      	cmp	r3, r4
 8004f6a:	6025      	str	r5, [r4, #0]
 8004f6c:	bf18      	it	ne
 8004f6e:	6059      	strne	r1, [r3, #4]
 8004f70:	6863      	ldr	r3, [r4, #4]
 8004f72:	bf08      	it	eq
 8004f74:	f8c8 1000 	streq.w	r1, [r8]
 8004f78:	5162      	str	r2, [r4, r5]
 8004f7a:	604b      	str	r3, [r1, #4]
 8004f7c:	4638      	mov	r0, r7
 8004f7e:	f104 060b 	add.w	r6, r4, #11
 8004f82:	f000 f829 	bl	8004fd8 <__malloc_unlock>
 8004f86:	f026 0607 	bic.w	r6, r6, #7
 8004f8a:	1d23      	adds	r3, r4, #4
 8004f8c:	1af2      	subs	r2, r6, r3
 8004f8e:	d0ae      	beq.n	8004eee <_malloc_r+0x22>
 8004f90:	1b9b      	subs	r3, r3, r6
 8004f92:	50a3      	str	r3, [r4, r2]
 8004f94:	e7ab      	b.n	8004eee <_malloc_r+0x22>
 8004f96:	42a3      	cmp	r3, r4
 8004f98:	6862      	ldr	r2, [r4, #4]
 8004f9a:	d1dd      	bne.n	8004f58 <_malloc_r+0x8c>
 8004f9c:	f8c8 2000 	str.w	r2, [r8]
 8004fa0:	e7ec      	b.n	8004f7c <_malloc_r+0xb0>
 8004fa2:	4623      	mov	r3, r4
 8004fa4:	6864      	ldr	r4, [r4, #4]
 8004fa6:	e7ac      	b.n	8004f02 <_malloc_r+0x36>
 8004fa8:	4634      	mov	r4, r6
 8004faa:	6876      	ldr	r6, [r6, #4]
 8004fac:	e7b4      	b.n	8004f18 <_malloc_r+0x4c>
 8004fae:	4613      	mov	r3, r2
 8004fb0:	e7cc      	b.n	8004f4c <_malloc_r+0x80>
 8004fb2:	230c      	movs	r3, #12
 8004fb4:	603b      	str	r3, [r7, #0]
 8004fb6:	4638      	mov	r0, r7
 8004fb8:	f000 f80e 	bl	8004fd8 <__malloc_unlock>
 8004fbc:	e797      	b.n	8004eee <_malloc_r+0x22>
 8004fbe:	6025      	str	r5, [r4, #0]
 8004fc0:	e7dc      	b.n	8004f7c <_malloc_r+0xb0>
 8004fc2:	605b      	str	r3, [r3, #4]
 8004fc4:	deff      	udf	#255	; 0xff
 8004fc6:	bf00      	nop
 8004fc8:	200002b0 	.word	0x200002b0

08004fcc <__malloc_lock>:
 8004fcc:	4801      	ldr	r0, [pc, #4]	; (8004fd4 <__malloc_lock+0x8>)
 8004fce:	f7ff bf0f 	b.w	8004df0 <__retarget_lock_acquire_recursive>
 8004fd2:	bf00      	nop
 8004fd4:	200002ac 	.word	0x200002ac

08004fd8 <__malloc_unlock>:
 8004fd8:	4801      	ldr	r0, [pc, #4]	; (8004fe0 <__malloc_unlock+0x8>)
 8004fda:	f7ff bf0a 	b.w	8004df2 <__retarget_lock_release_recursive>
 8004fde:	bf00      	nop
 8004fe0:	200002ac 	.word	0x200002ac

08004fe4 <__sfputc_r>:
 8004fe4:	6893      	ldr	r3, [r2, #8]
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	b410      	push	{r4}
 8004fec:	6093      	str	r3, [r2, #8]
 8004fee:	da08      	bge.n	8005002 <__sfputc_r+0x1e>
 8004ff0:	6994      	ldr	r4, [r2, #24]
 8004ff2:	42a3      	cmp	r3, r4
 8004ff4:	db01      	blt.n	8004ffa <__sfputc_r+0x16>
 8004ff6:	290a      	cmp	r1, #10
 8004ff8:	d103      	bne.n	8005002 <__sfputc_r+0x1e>
 8004ffa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ffe:	f7ff bdea 	b.w	8004bd6 <__swbuf_r>
 8005002:	6813      	ldr	r3, [r2, #0]
 8005004:	1c58      	adds	r0, r3, #1
 8005006:	6010      	str	r0, [r2, #0]
 8005008:	7019      	strb	r1, [r3, #0]
 800500a:	4608      	mov	r0, r1
 800500c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005010:	4770      	bx	lr

08005012 <__sfputs_r>:
 8005012:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005014:	4606      	mov	r6, r0
 8005016:	460f      	mov	r7, r1
 8005018:	4614      	mov	r4, r2
 800501a:	18d5      	adds	r5, r2, r3
 800501c:	42ac      	cmp	r4, r5
 800501e:	d101      	bne.n	8005024 <__sfputs_r+0x12>
 8005020:	2000      	movs	r0, #0
 8005022:	e007      	b.n	8005034 <__sfputs_r+0x22>
 8005024:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005028:	463a      	mov	r2, r7
 800502a:	4630      	mov	r0, r6
 800502c:	f7ff ffda 	bl	8004fe4 <__sfputc_r>
 8005030:	1c43      	adds	r3, r0, #1
 8005032:	d1f3      	bne.n	800501c <__sfputs_r+0xa>
 8005034:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005038 <_vfiprintf_r>:
 8005038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800503c:	460d      	mov	r5, r1
 800503e:	b09d      	sub	sp, #116	; 0x74
 8005040:	4614      	mov	r4, r2
 8005042:	4698      	mov	r8, r3
 8005044:	4606      	mov	r6, r0
 8005046:	b118      	cbz	r0, 8005050 <_vfiprintf_r+0x18>
 8005048:	6a03      	ldr	r3, [r0, #32]
 800504a:	b90b      	cbnz	r3, 8005050 <_vfiprintf_r+0x18>
 800504c:	f7ff fcdc 	bl	8004a08 <__sinit>
 8005050:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005052:	07d9      	lsls	r1, r3, #31
 8005054:	d405      	bmi.n	8005062 <_vfiprintf_r+0x2a>
 8005056:	89ab      	ldrh	r3, [r5, #12]
 8005058:	059a      	lsls	r2, r3, #22
 800505a:	d402      	bmi.n	8005062 <_vfiprintf_r+0x2a>
 800505c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800505e:	f7ff fec7 	bl	8004df0 <__retarget_lock_acquire_recursive>
 8005062:	89ab      	ldrh	r3, [r5, #12]
 8005064:	071b      	lsls	r3, r3, #28
 8005066:	d501      	bpl.n	800506c <_vfiprintf_r+0x34>
 8005068:	692b      	ldr	r3, [r5, #16]
 800506a:	b99b      	cbnz	r3, 8005094 <_vfiprintf_r+0x5c>
 800506c:	4629      	mov	r1, r5
 800506e:	4630      	mov	r0, r6
 8005070:	f7ff fdee 	bl	8004c50 <__swsetup_r>
 8005074:	b170      	cbz	r0, 8005094 <_vfiprintf_r+0x5c>
 8005076:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005078:	07dc      	lsls	r4, r3, #31
 800507a:	d504      	bpl.n	8005086 <_vfiprintf_r+0x4e>
 800507c:	f04f 30ff 	mov.w	r0, #4294967295
 8005080:	b01d      	add	sp, #116	; 0x74
 8005082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005086:	89ab      	ldrh	r3, [r5, #12]
 8005088:	0598      	lsls	r0, r3, #22
 800508a:	d4f7      	bmi.n	800507c <_vfiprintf_r+0x44>
 800508c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800508e:	f7ff feb0 	bl	8004df2 <__retarget_lock_release_recursive>
 8005092:	e7f3      	b.n	800507c <_vfiprintf_r+0x44>
 8005094:	2300      	movs	r3, #0
 8005096:	9309      	str	r3, [sp, #36]	; 0x24
 8005098:	2320      	movs	r3, #32
 800509a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800509e:	f8cd 800c 	str.w	r8, [sp, #12]
 80050a2:	2330      	movs	r3, #48	; 0x30
 80050a4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005258 <_vfiprintf_r+0x220>
 80050a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80050ac:	f04f 0901 	mov.w	r9, #1
 80050b0:	4623      	mov	r3, r4
 80050b2:	469a      	mov	sl, r3
 80050b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050b8:	b10a      	cbz	r2, 80050be <_vfiprintf_r+0x86>
 80050ba:	2a25      	cmp	r2, #37	; 0x25
 80050bc:	d1f9      	bne.n	80050b2 <_vfiprintf_r+0x7a>
 80050be:	ebba 0b04 	subs.w	fp, sl, r4
 80050c2:	d00b      	beq.n	80050dc <_vfiprintf_r+0xa4>
 80050c4:	465b      	mov	r3, fp
 80050c6:	4622      	mov	r2, r4
 80050c8:	4629      	mov	r1, r5
 80050ca:	4630      	mov	r0, r6
 80050cc:	f7ff ffa1 	bl	8005012 <__sfputs_r>
 80050d0:	3001      	adds	r0, #1
 80050d2:	f000 80a9 	beq.w	8005228 <_vfiprintf_r+0x1f0>
 80050d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050d8:	445a      	add	r2, fp
 80050da:	9209      	str	r2, [sp, #36]	; 0x24
 80050dc:	f89a 3000 	ldrb.w	r3, [sl]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f000 80a1 	beq.w	8005228 <_vfiprintf_r+0x1f0>
 80050e6:	2300      	movs	r3, #0
 80050e8:	f04f 32ff 	mov.w	r2, #4294967295
 80050ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050f0:	f10a 0a01 	add.w	sl, sl, #1
 80050f4:	9304      	str	r3, [sp, #16]
 80050f6:	9307      	str	r3, [sp, #28]
 80050f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050fc:	931a      	str	r3, [sp, #104]	; 0x68
 80050fe:	4654      	mov	r4, sl
 8005100:	2205      	movs	r2, #5
 8005102:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005106:	4854      	ldr	r0, [pc, #336]	; (8005258 <_vfiprintf_r+0x220>)
 8005108:	f7fb f862 	bl	80001d0 <memchr>
 800510c:	9a04      	ldr	r2, [sp, #16]
 800510e:	b9d8      	cbnz	r0, 8005148 <_vfiprintf_r+0x110>
 8005110:	06d1      	lsls	r1, r2, #27
 8005112:	bf44      	itt	mi
 8005114:	2320      	movmi	r3, #32
 8005116:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800511a:	0713      	lsls	r3, r2, #28
 800511c:	bf44      	itt	mi
 800511e:	232b      	movmi	r3, #43	; 0x2b
 8005120:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005124:	f89a 3000 	ldrb.w	r3, [sl]
 8005128:	2b2a      	cmp	r3, #42	; 0x2a
 800512a:	d015      	beq.n	8005158 <_vfiprintf_r+0x120>
 800512c:	9a07      	ldr	r2, [sp, #28]
 800512e:	4654      	mov	r4, sl
 8005130:	2000      	movs	r0, #0
 8005132:	f04f 0c0a 	mov.w	ip, #10
 8005136:	4621      	mov	r1, r4
 8005138:	f811 3b01 	ldrb.w	r3, [r1], #1
 800513c:	3b30      	subs	r3, #48	; 0x30
 800513e:	2b09      	cmp	r3, #9
 8005140:	d94d      	bls.n	80051de <_vfiprintf_r+0x1a6>
 8005142:	b1b0      	cbz	r0, 8005172 <_vfiprintf_r+0x13a>
 8005144:	9207      	str	r2, [sp, #28]
 8005146:	e014      	b.n	8005172 <_vfiprintf_r+0x13a>
 8005148:	eba0 0308 	sub.w	r3, r0, r8
 800514c:	fa09 f303 	lsl.w	r3, r9, r3
 8005150:	4313      	orrs	r3, r2
 8005152:	9304      	str	r3, [sp, #16]
 8005154:	46a2      	mov	sl, r4
 8005156:	e7d2      	b.n	80050fe <_vfiprintf_r+0xc6>
 8005158:	9b03      	ldr	r3, [sp, #12]
 800515a:	1d19      	adds	r1, r3, #4
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	9103      	str	r1, [sp, #12]
 8005160:	2b00      	cmp	r3, #0
 8005162:	bfbb      	ittet	lt
 8005164:	425b      	neglt	r3, r3
 8005166:	f042 0202 	orrlt.w	r2, r2, #2
 800516a:	9307      	strge	r3, [sp, #28]
 800516c:	9307      	strlt	r3, [sp, #28]
 800516e:	bfb8      	it	lt
 8005170:	9204      	strlt	r2, [sp, #16]
 8005172:	7823      	ldrb	r3, [r4, #0]
 8005174:	2b2e      	cmp	r3, #46	; 0x2e
 8005176:	d10c      	bne.n	8005192 <_vfiprintf_r+0x15a>
 8005178:	7863      	ldrb	r3, [r4, #1]
 800517a:	2b2a      	cmp	r3, #42	; 0x2a
 800517c:	d134      	bne.n	80051e8 <_vfiprintf_r+0x1b0>
 800517e:	9b03      	ldr	r3, [sp, #12]
 8005180:	1d1a      	adds	r2, r3, #4
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	9203      	str	r2, [sp, #12]
 8005186:	2b00      	cmp	r3, #0
 8005188:	bfb8      	it	lt
 800518a:	f04f 33ff 	movlt.w	r3, #4294967295
 800518e:	3402      	adds	r4, #2
 8005190:	9305      	str	r3, [sp, #20]
 8005192:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005268 <_vfiprintf_r+0x230>
 8005196:	7821      	ldrb	r1, [r4, #0]
 8005198:	2203      	movs	r2, #3
 800519a:	4650      	mov	r0, sl
 800519c:	f7fb f818 	bl	80001d0 <memchr>
 80051a0:	b138      	cbz	r0, 80051b2 <_vfiprintf_r+0x17a>
 80051a2:	9b04      	ldr	r3, [sp, #16]
 80051a4:	eba0 000a 	sub.w	r0, r0, sl
 80051a8:	2240      	movs	r2, #64	; 0x40
 80051aa:	4082      	lsls	r2, r0
 80051ac:	4313      	orrs	r3, r2
 80051ae:	3401      	adds	r4, #1
 80051b0:	9304      	str	r3, [sp, #16]
 80051b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051b6:	4829      	ldr	r0, [pc, #164]	; (800525c <_vfiprintf_r+0x224>)
 80051b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051bc:	2206      	movs	r2, #6
 80051be:	f7fb f807 	bl	80001d0 <memchr>
 80051c2:	2800      	cmp	r0, #0
 80051c4:	d03f      	beq.n	8005246 <_vfiprintf_r+0x20e>
 80051c6:	4b26      	ldr	r3, [pc, #152]	; (8005260 <_vfiprintf_r+0x228>)
 80051c8:	bb1b      	cbnz	r3, 8005212 <_vfiprintf_r+0x1da>
 80051ca:	9b03      	ldr	r3, [sp, #12]
 80051cc:	3307      	adds	r3, #7
 80051ce:	f023 0307 	bic.w	r3, r3, #7
 80051d2:	3308      	adds	r3, #8
 80051d4:	9303      	str	r3, [sp, #12]
 80051d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051d8:	443b      	add	r3, r7
 80051da:	9309      	str	r3, [sp, #36]	; 0x24
 80051dc:	e768      	b.n	80050b0 <_vfiprintf_r+0x78>
 80051de:	fb0c 3202 	mla	r2, ip, r2, r3
 80051e2:	460c      	mov	r4, r1
 80051e4:	2001      	movs	r0, #1
 80051e6:	e7a6      	b.n	8005136 <_vfiprintf_r+0xfe>
 80051e8:	2300      	movs	r3, #0
 80051ea:	3401      	adds	r4, #1
 80051ec:	9305      	str	r3, [sp, #20]
 80051ee:	4619      	mov	r1, r3
 80051f0:	f04f 0c0a 	mov.w	ip, #10
 80051f4:	4620      	mov	r0, r4
 80051f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051fa:	3a30      	subs	r2, #48	; 0x30
 80051fc:	2a09      	cmp	r2, #9
 80051fe:	d903      	bls.n	8005208 <_vfiprintf_r+0x1d0>
 8005200:	2b00      	cmp	r3, #0
 8005202:	d0c6      	beq.n	8005192 <_vfiprintf_r+0x15a>
 8005204:	9105      	str	r1, [sp, #20]
 8005206:	e7c4      	b.n	8005192 <_vfiprintf_r+0x15a>
 8005208:	fb0c 2101 	mla	r1, ip, r1, r2
 800520c:	4604      	mov	r4, r0
 800520e:	2301      	movs	r3, #1
 8005210:	e7f0      	b.n	80051f4 <_vfiprintf_r+0x1bc>
 8005212:	ab03      	add	r3, sp, #12
 8005214:	9300      	str	r3, [sp, #0]
 8005216:	462a      	mov	r2, r5
 8005218:	4b12      	ldr	r3, [pc, #72]	; (8005264 <_vfiprintf_r+0x22c>)
 800521a:	a904      	add	r1, sp, #16
 800521c:	4630      	mov	r0, r6
 800521e:	f3af 8000 	nop.w
 8005222:	4607      	mov	r7, r0
 8005224:	1c78      	adds	r0, r7, #1
 8005226:	d1d6      	bne.n	80051d6 <_vfiprintf_r+0x19e>
 8005228:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800522a:	07d9      	lsls	r1, r3, #31
 800522c:	d405      	bmi.n	800523a <_vfiprintf_r+0x202>
 800522e:	89ab      	ldrh	r3, [r5, #12]
 8005230:	059a      	lsls	r2, r3, #22
 8005232:	d402      	bmi.n	800523a <_vfiprintf_r+0x202>
 8005234:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005236:	f7ff fddc 	bl	8004df2 <__retarget_lock_release_recursive>
 800523a:	89ab      	ldrh	r3, [r5, #12]
 800523c:	065b      	lsls	r3, r3, #25
 800523e:	f53f af1d 	bmi.w	800507c <_vfiprintf_r+0x44>
 8005242:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005244:	e71c      	b.n	8005080 <_vfiprintf_r+0x48>
 8005246:	ab03      	add	r3, sp, #12
 8005248:	9300      	str	r3, [sp, #0]
 800524a:	462a      	mov	r2, r5
 800524c:	4b05      	ldr	r3, [pc, #20]	; (8005264 <_vfiprintf_r+0x22c>)
 800524e:	a904      	add	r1, sp, #16
 8005250:	4630      	mov	r0, r6
 8005252:	f000 f879 	bl	8005348 <_printf_i>
 8005256:	e7e4      	b.n	8005222 <_vfiprintf_r+0x1ea>
 8005258:	080059ec 	.word	0x080059ec
 800525c:	080059f6 	.word	0x080059f6
 8005260:	00000000 	.word	0x00000000
 8005264:	08005013 	.word	0x08005013
 8005268:	080059f2 	.word	0x080059f2

0800526c <_printf_common>:
 800526c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005270:	4616      	mov	r6, r2
 8005272:	4699      	mov	r9, r3
 8005274:	688a      	ldr	r2, [r1, #8]
 8005276:	690b      	ldr	r3, [r1, #16]
 8005278:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800527c:	4293      	cmp	r3, r2
 800527e:	bfb8      	it	lt
 8005280:	4613      	movlt	r3, r2
 8005282:	6033      	str	r3, [r6, #0]
 8005284:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005288:	4607      	mov	r7, r0
 800528a:	460c      	mov	r4, r1
 800528c:	b10a      	cbz	r2, 8005292 <_printf_common+0x26>
 800528e:	3301      	adds	r3, #1
 8005290:	6033      	str	r3, [r6, #0]
 8005292:	6823      	ldr	r3, [r4, #0]
 8005294:	0699      	lsls	r1, r3, #26
 8005296:	bf42      	ittt	mi
 8005298:	6833      	ldrmi	r3, [r6, #0]
 800529a:	3302      	addmi	r3, #2
 800529c:	6033      	strmi	r3, [r6, #0]
 800529e:	6825      	ldr	r5, [r4, #0]
 80052a0:	f015 0506 	ands.w	r5, r5, #6
 80052a4:	d106      	bne.n	80052b4 <_printf_common+0x48>
 80052a6:	f104 0a19 	add.w	sl, r4, #25
 80052aa:	68e3      	ldr	r3, [r4, #12]
 80052ac:	6832      	ldr	r2, [r6, #0]
 80052ae:	1a9b      	subs	r3, r3, r2
 80052b0:	42ab      	cmp	r3, r5
 80052b2:	dc26      	bgt.n	8005302 <_printf_common+0x96>
 80052b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80052b8:	1e13      	subs	r3, r2, #0
 80052ba:	6822      	ldr	r2, [r4, #0]
 80052bc:	bf18      	it	ne
 80052be:	2301      	movne	r3, #1
 80052c0:	0692      	lsls	r2, r2, #26
 80052c2:	d42b      	bmi.n	800531c <_printf_common+0xb0>
 80052c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052c8:	4649      	mov	r1, r9
 80052ca:	4638      	mov	r0, r7
 80052cc:	47c0      	blx	r8
 80052ce:	3001      	adds	r0, #1
 80052d0:	d01e      	beq.n	8005310 <_printf_common+0xa4>
 80052d2:	6823      	ldr	r3, [r4, #0]
 80052d4:	6922      	ldr	r2, [r4, #16]
 80052d6:	f003 0306 	and.w	r3, r3, #6
 80052da:	2b04      	cmp	r3, #4
 80052dc:	bf02      	ittt	eq
 80052de:	68e5      	ldreq	r5, [r4, #12]
 80052e0:	6833      	ldreq	r3, [r6, #0]
 80052e2:	1aed      	subeq	r5, r5, r3
 80052e4:	68a3      	ldr	r3, [r4, #8]
 80052e6:	bf0c      	ite	eq
 80052e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052ec:	2500      	movne	r5, #0
 80052ee:	4293      	cmp	r3, r2
 80052f0:	bfc4      	itt	gt
 80052f2:	1a9b      	subgt	r3, r3, r2
 80052f4:	18ed      	addgt	r5, r5, r3
 80052f6:	2600      	movs	r6, #0
 80052f8:	341a      	adds	r4, #26
 80052fa:	42b5      	cmp	r5, r6
 80052fc:	d11a      	bne.n	8005334 <_printf_common+0xc8>
 80052fe:	2000      	movs	r0, #0
 8005300:	e008      	b.n	8005314 <_printf_common+0xa8>
 8005302:	2301      	movs	r3, #1
 8005304:	4652      	mov	r2, sl
 8005306:	4649      	mov	r1, r9
 8005308:	4638      	mov	r0, r7
 800530a:	47c0      	blx	r8
 800530c:	3001      	adds	r0, #1
 800530e:	d103      	bne.n	8005318 <_printf_common+0xac>
 8005310:	f04f 30ff 	mov.w	r0, #4294967295
 8005314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005318:	3501      	adds	r5, #1
 800531a:	e7c6      	b.n	80052aa <_printf_common+0x3e>
 800531c:	18e1      	adds	r1, r4, r3
 800531e:	1c5a      	adds	r2, r3, #1
 8005320:	2030      	movs	r0, #48	; 0x30
 8005322:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005326:	4422      	add	r2, r4
 8005328:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800532c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005330:	3302      	adds	r3, #2
 8005332:	e7c7      	b.n	80052c4 <_printf_common+0x58>
 8005334:	2301      	movs	r3, #1
 8005336:	4622      	mov	r2, r4
 8005338:	4649      	mov	r1, r9
 800533a:	4638      	mov	r0, r7
 800533c:	47c0      	blx	r8
 800533e:	3001      	adds	r0, #1
 8005340:	d0e6      	beq.n	8005310 <_printf_common+0xa4>
 8005342:	3601      	adds	r6, #1
 8005344:	e7d9      	b.n	80052fa <_printf_common+0x8e>
	...

08005348 <_printf_i>:
 8005348:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800534c:	7e0f      	ldrb	r7, [r1, #24]
 800534e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005350:	2f78      	cmp	r7, #120	; 0x78
 8005352:	4691      	mov	r9, r2
 8005354:	4680      	mov	r8, r0
 8005356:	460c      	mov	r4, r1
 8005358:	469a      	mov	sl, r3
 800535a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800535e:	d807      	bhi.n	8005370 <_printf_i+0x28>
 8005360:	2f62      	cmp	r7, #98	; 0x62
 8005362:	d80a      	bhi.n	800537a <_printf_i+0x32>
 8005364:	2f00      	cmp	r7, #0
 8005366:	f000 80d4 	beq.w	8005512 <_printf_i+0x1ca>
 800536a:	2f58      	cmp	r7, #88	; 0x58
 800536c:	f000 80c0 	beq.w	80054f0 <_printf_i+0x1a8>
 8005370:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005374:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005378:	e03a      	b.n	80053f0 <_printf_i+0xa8>
 800537a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800537e:	2b15      	cmp	r3, #21
 8005380:	d8f6      	bhi.n	8005370 <_printf_i+0x28>
 8005382:	a101      	add	r1, pc, #4	; (adr r1, 8005388 <_printf_i+0x40>)
 8005384:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005388:	080053e1 	.word	0x080053e1
 800538c:	080053f5 	.word	0x080053f5
 8005390:	08005371 	.word	0x08005371
 8005394:	08005371 	.word	0x08005371
 8005398:	08005371 	.word	0x08005371
 800539c:	08005371 	.word	0x08005371
 80053a0:	080053f5 	.word	0x080053f5
 80053a4:	08005371 	.word	0x08005371
 80053a8:	08005371 	.word	0x08005371
 80053ac:	08005371 	.word	0x08005371
 80053b0:	08005371 	.word	0x08005371
 80053b4:	080054f9 	.word	0x080054f9
 80053b8:	08005421 	.word	0x08005421
 80053bc:	080054b3 	.word	0x080054b3
 80053c0:	08005371 	.word	0x08005371
 80053c4:	08005371 	.word	0x08005371
 80053c8:	0800551b 	.word	0x0800551b
 80053cc:	08005371 	.word	0x08005371
 80053d0:	08005421 	.word	0x08005421
 80053d4:	08005371 	.word	0x08005371
 80053d8:	08005371 	.word	0x08005371
 80053dc:	080054bb 	.word	0x080054bb
 80053e0:	682b      	ldr	r3, [r5, #0]
 80053e2:	1d1a      	adds	r2, r3, #4
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	602a      	str	r2, [r5, #0]
 80053e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053f0:	2301      	movs	r3, #1
 80053f2:	e09f      	b.n	8005534 <_printf_i+0x1ec>
 80053f4:	6820      	ldr	r0, [r4, #0]
 80053f6:	682b      	ldr	r3, [r5, #0]
 80053f8:	0607      	lsls	r7, r0, #24
 80053fa:	f103 0104 	add.w	r1, r3, #4
 80053fe:	6029      	str	r1, [r5, #0]
 8005400:	d501      	bpl.n	8005406 <_printf_i+0xbe>
 8005402:	681e      	ldr	r6, [r3, #0]
 8005404:	e003      	b.n	800540e <_printf_i+0xc6>
 8005406:	0646      	lsls	r6, r0, #25
 8005408:	d5fb      	bpl.n	8005402 <_printf_i+0xba>
 800540a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800540e:	2e00      	cmp	r6, #0
 8005410:	da03      	bge.n	800541a <_printf_i+0xd2>
 8005412:	232d      	movs	r3, #45	; 0x2d
 8005414:	4276      	negs	r6, r6
 8005416:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800541a:	485a      	ldr	r0, [pc, #360]	; (8005584 <_printf_i+0x23c>)
 800541c:	230a      	movs	r3, #10
 800541e:	e012      	b.n	8005446 <_printf_i+0xfe>
 8005420:	682b      	ldr	r3, [r5, #0]
 8005422:	6820      	ldr	r0, [r4, #0]
 8005424:	1d19      	adds	r1, r3, #4
 8005426:	6029      	str	r1, [r5, #0]
 8005428:	0605      	lsls	r5, r0, #24
 800542a:	d501      	bpl.n	8005430 <_printf_i+0xe8>
 800542c:	681e      	ldr	r6, [r3, #0]
 800542e:	e002      	b.n	8005436 <_printf_i+0xee>
 8005430:	0641      	lsls	r1, r0, #25
 8005432:	d5fb      	bpl.n	800542c <_printf_i+0xe4>
 8005434:	881e      	ldrh	r6, [r3, #0]
 8005436:	4853      	ldr	r0, [pc, #332]	; (8005584 <_printf_i+0x23c>)
 8005438:	2f6f      	cmp	r7, #111	; 0x6f
 800543a:	bf0c      	ite	eq
 800543c:	2308      	moveq	r3, #8
 800543e:	230a      	movne	r3, #10
 8005440:	2100      	movs	r1, #0
 8005442:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005446:	6865      	ldr	r5, [r4, #4]
 8005448:	60a5      	str	r5, [r4, #8]
 800544a:	2d00      	cmp	r5, #0
 800544c:	bfa2      	ittt	ge
 800544e:	6821      	ldrge	r1, [r4, #0]
 8005450:	f021 0104 	bicge.w	r1, r1, #4
 8005454:	6021      	strge	r1, [r4, #0]
 8005456:	b90e      	cbnz	r6, 800545c <_printf_i+0x114>
 8005458:	2d00      	cmp	r5, #0
 800545a:	d04b      	beq.n	80054f4 <_printf_i+0x1ac>
 800545c:	4615      	mov	r5, r2
 800545e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005462:	fb03 6711 	mls	r7, r3, r1, r6
 8005466:	5dc7      	ldrb	r7, [r0, r7]
 8005468:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800546c:	4637      	mov	r7, r6
 800546e:	42bb      	cmp	r3, r7
 8005470:	460e      	mov	r6, r1
 8005472:	d9f4      	bls.n	800545e <_printf_i+0x116>
 8005474:	2b08      	cmp	r3, #8
 8005476:	d10b      	bne.n	8005490 <_printf_i+0x148>
 8005478:	6823      	ldr	r3, [r4, #0]
 800547a:	07de      	lsls	r6, r3, #31
 800547c:	d508      	bpl.n	8005490 <_printf_i+0x148>
 800547e:	6923      	ldr	r3, [r4, #16]
 8005480:	6861      	ldr	r1, [r4, #4]
 8005482:	4299      	cmp	r1, r3
 8005484:	bfde      	ittt	le
 8005486:	2330      	movle	r3, #48	; 0x30
 8005488:	f805 3c01 	strble.w	r3, [r5, #-1]
 800548c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005490:	1b52      	subs	r2, r2, r5
 8005492:	6122      	str	r2, [r4, #16]
 8005494:	f8cd a000 	str.w	sl, [sp]
 8005498:	464b      	mov	r3, r9
 800549a:	aa03      	add	r2, sp, #12
 800549c:	4621      	mov	r1, r4
 800549e:	4640      	mov	r0, r8
 80054a0:	f7ff fee4 	bl	800526c <_printf_common>
 80054a4:	3001      	adds	r0, #1
 80054a6:	d14a      	bne.n	800553e <_printf_i+0x1f6>
 80054a8:	f04f 30ff 	mov.w	r0, #4294967295
 80054ac:	b004      	add	sp, #16
 80054ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	f043 0320 	orr.w	r3, r3, #32
 80054b8:	6023      	str	r3, [r4, #0]
 80054ba:	4833      	ldr	r0, [pc, #204]	; (8005588 <_printf_i+0x240>)
 80054bc:	2778      	movs	r7, #120	; 0x78
 80054be:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	6829      	ldr	r1, [r5, #0]
 80054c6:	061f      	lsls	r7, r3, #24
 80054c8:	f851 6b04 	ldr.w	r6, [r1], #4
 80054cc:	d402      	bmi.n	80054d4 <_printf_i+0x18c>
 80054ce:	065f      	lsls	r7, r3, #25
 80054d0:	bf48      	it	mi
 80054d2:	b2b6      	uxthmi	r6, r6
 80054d4:	07df      	lsls	r7, r3, #31
 80054d6:	bf48      	it	mi
 80054d8:	f043 0320 	orrmi.w	r3, r3, #32
 80054dc:	6029      	str	r1, [r5, #0]
 80054de:	bf48      	it	mi
 80054e0:	6023      	strmi	r3, [r4, #0]
 80054e2:	b91e      	cbnz	r6, 80054ec <_printf_i+0x1a4>
 80054e4:	6823      	ldr	r3, [r4, #0]
 80054e6:	f023 0320 	bic.w	r3, r3, #32
 80054ea:	6023      	str	r3, [r4, #0]
 80054ec:	2310      	movs	r3, #16
 80054ee:	e7a7      	b.n	8005440 <_printf_i+0xf8>
 80054f0:	4824      	ldr	r0, [pc, #144]	; (8005584 <_printf_i+0x23c>)
 80054f2:	e7e4      	b.n	80054be <_printf_i+0x176>
 80054f4:	4615      	mov	r5, r2
 80054f6:	e7bd      	b.n	8005474 <_printf_i+0x12c>
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	6826      	ldr	r6, [r4, #0]
 80054fc:	6961      	ldr	r1, [r4, #20]
 80054fe:	1d18      	adds	r0, r3, #4
 8005500:	6028      	str	r0, [r5, #0]
 8005502:	0635      	lsls	r5, r6, #24
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	d501      	bpl.n	800550c <_printf_i+0x1c4>
 8005508:	6019      	str	r1, [r3, #0]
 800550a:	e002      	b.n	8005512 <_printf_i+0x1ca>
 800550c:	0670      	lsls	r0, r6, #25
 800550e:	d5fb      	bpl.n	8005508 <_printf_i+0x1c0>
 8005510:	8019      	strh	r1, [r3, #0]
 8005512:	2300      	movs	r3, #0
 8005514:	6123      	str	r3, [r4, #16]
 8005516:	4615      	mov	r5, r2
 8005518:	e7bc      	b.n	8005494 <_printf_i+0x14c>
 800551a:	682b      	ldr	r3, [r5, #0]
 800551c:	1d1a      	adds	r2, r3, #4
 800551e:	602a      	str	r2, [r5, #0]
 8005520:	681d      	ldr	r5, [r3, #0]
 8005522:	6862      	ldr	r2, [r4, #4]
 8005524:	2100      	movs	r1, #0
 8005526:	4628      	mov	r0, r5
 8005528:	f7fa fe52 	bl	80001d0 <memchr>
 800552c:	b108      	cbz	r0, 8005532 <_printf_i+0x1ea>
 800552e:	1b40      	subs	r0, r0, r5
 8005530:	6060      	str	r0, [r4, #4]
 8005532:	6863      	ldr	r3, [r4, #4]
 8005534:	6123      	str	r3, [r4, #16]
 8005536:	2300      	movs	r3, #0
 8005538:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800553c:	e7aa      	b.n	8005494 <_printf_i+0x14c>
 800553e:	6923      	ldr	r3, [r4, #16]
 8005540:	462a      	mov	r2, r5
 8005542:	4649      	mov	r1, r9
 8005544:	4640      	mov	r0, r8
 8005546:	47d0      	blx	sl
 8005548:	3001      	adds	r0, #1
 800554a:	d0ad      	beq.n	80054a8 <_printf_i+0x160>
 800554c:	6823      	ldr	r3, [r4, #0]
 800554e:	079b      	lsls	r3, r3, #30
 8005550:	d413      	bmi.n	800557a <_printf_i+0x232>
 8005552:	68e0      	ldr	r0, [r4, #12]
 8005554:	9b03      	ldr	r3, [sp, #12]
 8005556:	4298      	cmp	r0, r3
 8005558:	bfb8      	it	lt
 800555a:	4618      	movlt	r0, r3
 800555c:	e7a6      	b.n	80054ac <_printf_i+0x164>
 800555e:	2301      	movs	r3, #1
 8005560:	4632      	mov	r2, r6
 8005562:	4649      	mov	r1, r9
 8005564:	4640      	mov	r0, r8
 8005566:	47d0      	blx	sl
 8005568:	3001      	adds	r0, #1
 800556a:	d09d      	beq.n	80054a8 <_printf_i+0x160>
 800556c:	3501      	adds	r5, #1
 800556e:	68e3      	ldr	r3, [r4, #12]
 8005570:	9903      	ldr	r1, [sp, #12]
 8005572:	1a5b      	subs	r3, r3, r1
 8005574:	42ab      	cmp	r3, r5
 8005576:	dcf2      	bgt.n	800555e <_printf_i+0x216>
 8005578:	e7eb      	b.n	8005552 <_printf_i+0x20a>
 800557a:	2500      	movs	r5, #0
 800557c:	f104 0619 	add.w	r6, r4, #25
 8005580:	e7f5      	b.n	800556e <_printf_i+0x226>
 8005582:	bf00      	nop
 8005584:	080059fd 	.word	0x080059fd
 8005588:	08005a0e 	.word	0x08005a0e

0800558c <__sflush_r>:
 800558c:	898a      	ldrh	r2, [r1, #12]
 800558e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005592:	4605      	mov	r5, r0
 8005594:	0710      	lsls	r0, r2, #28
 8005596:	460c      	mov	r4, r1
 8005598:	d458      	bmi.n	800564c <__sflush_r+0xc0>
 800559a:	684b      	ldr	r3, [r1, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	dc05      	bgt.n	80055ac <__sflush_r+0x20>
 80055a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	dc02      	bgt.n	80055ac <__sflush_r+0x20>
 80055a6:	2000      	movs	r0, #0
 80055a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80055ae:	2e00      	cmp	r6, #0
 80055b0:	d0f9      	beq.n	80055a6 <__sflush_r+0x1a>
 80055b2:	2300      	movs	r3, #0
 80055b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80055b8:	682f      	ldr	r7, [r5, #0]
 80055ba:	6a21      	ldr	r1, [r4, #32]
 80055bc:	602b      	str	r3, [r5, #0]
 80055be:	d032      	beq.n	8005626 <__sflush_r+0x9a>
 80055c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80055c2:	89a3      	ldrh	r3, [r4, #12]
 80055c4:	075a      	lsls	r2, r3, #29
 80055c6:	d505      	bpl.n	80055d4 <__sflush_r+0x48>
 80055c8:	6863      	ldr	r3, [r4, #4]
 80055ca:	1ac0      	subs	r0, r0, r3
 80055cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80055ce:	b10b      	cbz	r3, 80055d4 <__sflush_r+0x48>
 80055d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80055d2:	1ac0      	subs	r0, r0, r3
 80055d4:	2300      	movs	r3, #0
 80055d6:	4602      	mov	r2, r0
 80055d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80055da:	6a21      	ldr	r1, [r4, #32]
 80055dc:	4628      	mov	r0, r5
 80055de:	47b0      	blx	r6
 80055e0:	1c43      	adds	r3, r0, #1
 80055e2:	89a3      	ldrh	r3, [r4, #12]
 80055e4:	d106      	bne.n	80055f4 <__sflush_r+0x68>
 80055e6:	6829      	ldr	r1, [r5, #0]
 80055e8:	291d      	cmp	r1, #29
 80055ea:	d82b      	bhi.n	8005644 <__sflush_r+0xb8>
 80055ec:	4a29      	ldr	r2, [pc, #164]	; (8005694 <__sflush_r+0x108>)
 80055ee:	410a      	asrs	r2, r1
 80055f0:	07d6      	lsls	r6, r2, #31
 80055f2:	d427      	bmi.n	8005644 <__sflush_r+0xb8>
 80055f4:	2200      	movs	r2, #0
 80055f6:	6062      	str	r2, [r4, #4]
 80055f8:	04d9      	lsls	r1, r3, #19
 80055fa:	6922      	ldr	r2, [r4, #16]
 80055fc:	6022      	str	r2, [r4, #0]
 80055fe:	d504      	bpl.n	800560a <__sflush_r+0x7e>
 8005600:	1c42      	adds	r2, r0, #1
 8005602:	d101      	bne.n	8005608 <__sflush_r+0x7c>
 8005604:	682b      	ldr	r3, [r5, #0]
 8005606:	b903      	cbnz	r3, 800560a <__sflush_r+0x7e>
 8005608:	6560      	str	r0, [r4, #84]	; 0x54
 800560a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800560c:	602f      	str	r7, [r5, #0]
 800560e:	2900      	cmp	r1, #0
 8005610:	d0c9      	beq.n	80055a6 <__sflush_r+0x1a>
 8005612:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005616:	4299      	cmp	r1, r3
 8005618:	d002      	beq.n	8005620 <__sflush_r+0x94>
 800561a:	4628      	mov	r0, r5
 800561c:	f7ff fbea 	bl	8004df4 <_free_r>
 8005620:	2000      	movs	r0, #0
 8005622:	6360      	str	r0, [r4, #52]	; 0x34
 8005624:	e7c0      	b.n	80055a8 <__sflush_r+0x1c>
 8005626:	2301      	movs	r3, #1
 8005628:	4628      	mov	r0, r5
 800562a:	47b0      	blx	r6
 800562c:	1c41      	adds	r1, r0, #1
 800562e:	d1c8      	bne.n	80055c2 <__sflush_r+0x36>
 8005630:	682b      	ldr	r3, [r5, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d0c5      	beq.n	80055c2 <__sflush_r+0x36>
 8005636:	2b1d      	cmp	r3, #29
 8005638:	d001      	beq.n	800563e <__sflush_r+0xb2>
 800563a:	2b16      	cmp	r3, #22
 800563c:	d101      	bne.n	8005642 <__sflush_r+0xb6>
 800563e:	602f      	str	r7, [r5, #0]
 8005640:	e7b1      	b.n	80055a6 <__sflush_r+0x1a>
 8005642:	89a3      	ldrh	r3, [r4, #12]
 8005644:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005648:	81a3      	strh	r3, [r4, #12]
 800564a:	e7ad      	b.n	80055a8 <__sflush_r+0x1c>
 800564c:	690f      	ldr	r7, [r1, #16]
 800564e:	2f00      	cmp	r7, #0
 8005650:	d0a9      	beq.n	80055a6 <__sflush_r+0x1a>
 8005652:	0793      	lsls	r3, r2, #30
 8005654:	680e      	ldr	r6, [r1, #0]
 8005656:	bf08      	it	eq
 8005658:	694b      	ldreq	r3, [r1, #20]
 800565a:	600f      	str	r7, [r1, #0]
 800565c:	bf18      	it	ne
 800565e:	2300      	movne	r3, #0
 8005660:	eba6 0807 	sub.w	r8, r6, r7
 8005664:	608b      	str	r3, [r1, #8]
 8005666:	f1b8 0f00 	cmp.w	r8, #0
 800566a:	dd9c      	ble.n	80055a6 <__sflush_r+0x1a>
 800566c:	6a21      	ldr	r1, [r4, #32]
 800566e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005670:	4643      	mov	r3, r8
 8005672:	463a      	mov	r2, r7
 8005674:	4628      	mov	r0, r5
 8005676:	47b0      	blx	r6
 8005678:	2800      	cmp	r0, #0
 800567a:	dc06      	bgt.n	800568a <__sflush_r+0xfe>
 800567c:	89a3      	ldrh	r3, [r4, #12]
 800567e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005682:	81a3      	strh	r3, [r4, #12]
 8005684:	f04f 30ff 	mov.w	r0, #4294967295
 8005688:	e78e      	b.n	80055a8 <__sflush_r+0x1c>
 800568a:	4407      	add	r7, r0
 800568c:	eba8 0800 	sub.w	r8, r8, r0
 8005690:	e7e9      	b.n	8005666 <__sflush_r+0xda>
 8005692:	bf00      	nop
 8005694:	dfbffffe 	.word	0xdfbffffe

08005698 <_fflush_r>:
 8005698:	b538      	push	{r3, r4, r5, lr}
 800569a:	690b      	ldr	r3, [r1, #16]
 800569c:	4605      	mov	r5, r0
 800569e:	460c      	mov	r4, r1
 80056a0:	b913      	cbnz	r3, 80056a8 <_fflush_r+0x10>
 80056a2:	2500      	movs	r5, #0
 80056a4:	4628      	mov	r0, r5
 80056a6:	bd38      	pop	{r3, r4, r5, pc}
 80056a8:	b118      	cbz	r0, 80056b2 <_fflush_r+0x1a>
 80056aa:	6a03      	ldr	r3, [r0, #32]
 80056ac:	b90b      	cbnz	r3, 80056b2 <_fflush_r+0x1a>
 80056ae:	f7ff f9ab 	bl	8004a08 <__sinit>
 80056b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d0f3      	beq.n	80056a2 <_fflush_r+0xa>
 80056ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80056bc:	07d0      	lsls	r0, r2, #31
 80056be:	d404      	bmi.n	80056ca <_fflush_r+0x32>
 80056c0:	0599      	lsls	r1, r3, #22
 80056c2:	d402      	bmi.n	80056ca <_fflush_r+0x32>
 80056c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056c6:	f7ff fb93 	bl	8004df0 <__retarget_lock_acquire_recursive>
 80056ca:	4628      	mov	r0, r5
 80056cc:	4621      	mov	r1, r4
 80056ce:	f7ff ff5d 	bl	800558c <__sflush_r>
 80056d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80056d4:	07da      	lsls	r2, r3, #31
 80056d6:	4605      	mov	r5, r0
 80056d8:	d4e4      	bmi.n	80056a4 <_fflush_r+0xc>
 80056da:	89a3      	ldrh	r3, [r4, #12]
 80056dc:	059b      	lsls	r3, r3, #22
 80056de:	d4e1      	bmi.n	80056a4 <_fflush_r+0xc>
 80056e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80056e2:	f7ff fb86 	bl	8004df2 <__retarget_lock_release_recursive>
 80056e6:	e7dd      	b.n	80056a4 <_fflush_r+0xc>

080056e8 <__swhatbuf_r>:
 80056e8:	b570      	push	{r4, r5, r6, lr}
 80056ea:	460c      	mov	r4, r1
 80056ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056f0:	2900      	cmp	r1, #0
 80056f2:	b096      	sub	sp, #88	; 0x58
 80056f4:	4615      	mov	r5, r2
 80056f6:	461e      	mov	r6, r3
 80056f8:	da0d      	bge.n	8005716 <__swhatbuf_r+0x2e>
 80056fa:	89a3      	ldrh	r3, [r4, #12]
 80056fc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005700:	f04f 0100 	mov.w	r1, #0
 8005704:	bf0c      	ite	eq
 8005706:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800570a:	2340      	movne	r3, #64	; 0x40
 800570c:	2000      	movs	r0, #0
 800570e:	6031      	str	r1, [r6, #0]
 8005710:	602b      	str	r3, [r5, #0]
 8005712:	b016      	add	sp, #88	; 0x58
 8005714:	bd70      	pop	{r4, r5, r6, pc}
 8005716:	466a      	mov	r2, sp
 8005718:	f000 f848 	bl	80057ac <_fstat_r>
 800571c:	2800      	cmp	r0, #0
 800571e:	dbec      	blt.n	80056fa <__swhatbuf_r+0x12>
 8005720:	9901      	ldr	r1, [sp, #4]
 8005722:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005726:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800572a:	4259      	negs	r1, r3
 800572c:	4159      	adcs	r1, r3
 800572e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005732:	e7eb      	b.n	800570c <__swhatbuf_r+0x24>

08005734 <__smakebuf_r>:
 8005734:	898b      	ldrh	r3, [r1, #12]
 8005736:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005738:	079d      	lsls	r5, r3, #30
 800573a:	4606      	mov	r6, r0
 800573c:	460c      	mov	r4, r1
 800573e:	d507      	bpl.n	8005750 <__smakebuf_r+0x1c>
 8005740:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005744:	6023      	str	r3, [r4, #0]
 8005746:	6123      	str	r3, [r4, #16]
 8005748:	2301      	movs	r3, #1
 800574a:	6163      	str	r3, [r4, #20]
 800574c:	b002      	add	sp, #8
 800574e:	bd70      	pop	{r4, r5, r6, pc}
 8005750:	ab01      	add	r3, sp, #4
 8005752:	466a      	mov	r2, sp
 8005754:	f7ff ffc8 	bl	80056e8 <__swhatbuf_r>
 8005758:	9900      	ldr	r1, [sp, #0]
 800575a:	4605      	mov	r5, r0
 800575c:	4630      	mov	r0, r6
 800575e:	f7ff fbb5 	bl	8004ecc <_malloc_r>
 8005762:	b948      	cbnz	r0, 8005778 <__smakebuf_r+0x44>
 8005764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005768:	059a      	lsls	r2, r3, #22
 800576a:	d4ef      	bmi.n	800574c <__smakebuf_r+0x18>
 800576c:	f023 0303 	bic.w	r3, r3, #3
 8005770:	f043 0302 	orr.w	r3, r3, #2
 8005774:	81a3      	strh	r3, [r4, #12]
 8005776:	e7e3      	b.n	8005740 <__smakebuf_r+0xc>
 8005778:	89a3      	ldrh	r3, [r4, #12]
 800577a:	6020      	str	r0, [r4, #0]
 800577c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005780:	81a3      	strh	r3, [r4, #12]
 8005782:	9b00      	ldr	r3, [sp, #0]
 8005784:	6163      	str	r3, [r4, #20]
 8005786:	9b01      	ldr	r3, [sp, #4]
 8005788:	6120      	str	r0, [r4, #16]
 800578a:	b15b      	cbz	r3, 80057a4 <__smakebuf_r+0x70>
 800578c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005790:	4630      	mov	r0, r6
 8005792:	f000 f81d 	bl	80057d0 <_isatty_r>
 8005796:	b128      	cbz	r0, 80057a4 <__smakebuf_r+0x70>
 8005798:	89a3      	ldrh	r3, [r4, #12]
 800579a:	f023 0303 	bic.w	r3, r3, #3
 800579e:	f043 0301 	orr.w	r3, r3, #1
 80057a2:	81a3      	strh	r3, [r4, #12]
 80057a4:	89a3      	ldrh	r3, [r4, #12]
 80057a6:	431d      	orrs	r5, r3
 80057a8:	81a5      	strh	r5, [r4, #12]
 80057aa:	e7cf      	b.n	800574c <__smakebuf_r+0x18>

080057ac <_fstat_r>:
 80057ac:	b538      	push	{r3, r4, r5, lr}
 80057ae:	4d07      	ldr	r5, [pc, #28]	; (80057cc <_fstat_r+0x20>)
 80057b0:	2300      	movs	r3, #0
 80057b2:	4604      	mov	r4, r0
 80057b4:	4608      	mov	r0, r1
 80057b6:	4611      	mov	r1, r2
 80057b8:	602b      	str	r3, [r5, #0]
 80057ba:	f7fb fd5c 	bl	8001276 <_fstat>
 80057be:	1c43      	adds	r3, r0, #1
 80057c0:	d102      	bne.n	80057c8 <_fstat_r+0x1c>
 80057c2:	682b      	ldr	r3, [r5, #0]
 80057c4:	b103      	cbz	r3, 80057c8 <_fstat_r+0x1c>
 80057c6:	6023      	str	r3, [r4, #0]
 80057c8:	bd38      	pop	{r3, r4, r5, pc}
 80057ca:	bf00      	nop
 80057cc:	200002a8 	.word	0x200002a8

080057d0 <_isatty_r>:
 80057d0:	b538      	push	{r3, r4, r5, lr}
 80057d2:	4d06      	ldr	r5, [pc, #24]	; (80057ec <_isatty_r+0x1c>)
 80057d4:	2300      	movs	r3, #0
 80057d6:	4604      	mov	r4, r0
 80057d8:	4608      	mov	r0, r1
 80057da:	602b      	str	r3, [r5, #0]
 80057dc:	f7fb fd5b 	bl	8001296 <_isatty>
 80057e0:	1c43      	adds	r3, r0, #1
 80057e2:	d102      	bne.n	80057ea <_isatty_r+0x1a>
 80057e4:	682b      	ldr	r3, [r5, #0]
 80057e6:	b103      	cbz	r3, 80057ea <_isatty_r+0x1a>
 80057e8:	6023      	str	r3, [r4, #0]
 80057ea:	bd38      	pop	{r3, r4, r5, pc}
 80057ec:	200002a8 	.word	0x200002a8

080057f0 <_sbrk_r>:
 80057f0:	b538      	push	{r3, r4, r5, lr}
 80057f2:	4d06      	ldr	r5, [pc, #24]	; (800580c <_sbrk_r+0x1c>)
 80057f4:	2300      	movs	r3, #0
 80057f6:	4604      	mov	r4, r0
 80057f8:	4608      	mov	r0, r1
 80057fa:	602b      	str	r3, [r5, #0]
 80057fc:	f7fb fd64 	bl	80012c8 <_sbrk>
 8005800:	1c43      	adds	r3, r0, #1
 8005802:	d102      	bne.n	800580a <_sbrk_r+0x1a>
 8005804:	682b      	ldr	r3, [r5, #0]
 8005806:	b103      	cbz	r3, 800580a <_sbrk_r+0x1a>
 8005808:	6023      	str	r3, [r4, #0]
 800580a:	bd38      	pop	{r3, r4, r5, pc}
 800580c:	200002a8 	.word	0x200002a8

08005810 <_init>:
 8005810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005812:	bf00      	nop
 8005814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005816:	bc08      	pop	{r3}
 8005818:	469e      	mov	lr, r3
 800581a:	4770      	bx	lr

0800581c <_fini>:
 800581c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800581e:	bf00      	nop
 8005820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005822:	bc08      	pop	{r3}
 8005824:	469e      	mov	lr, r3
 8005826:	4770      	bx	lr
