Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 17:41:13 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

========================================================================
==== Latency Reporting for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
========================================================================

====================================== Summary Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ======================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock                                   M,D       139        --    0.0039        --    0.0500    0.0461    0.0484    0.0013        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0039        --    0.0500    0.0461        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================= Details Table for Corner norm.ffgnp0p88vm40c.rcbest_CCbest =============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ffgnp0p88vm40c.rcbest_CCbest, Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0500 r    0.0500 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0500 r    0.0500 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
                                                                        0.0500 r    0.0500 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0500 r    0.0500 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
                                                                        0.0500 r    0.0500 r        --          --
                                   S   i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
                                                                        0.0461 r    0.0461 r        --          --
                                   S   i_img2_jtag_attn_cont_reg_reg_3_/CP
                                                                        0.0462 r    0.0462 r        --          --
                                   S   i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
                                                                        0.0462 r    0.0462 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0462 r    0.0462 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0462 r    0.0462 r        --          --


===================================================================
==== Path Reports for Corner norm.ffgnp0p88vm40c.rcbest_CCbest ====
===================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0500
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0152    0.0155 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0158 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0058    0.0100    0.0258 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0058    0.0002    0.0261 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0043    0.0091    0.0352 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0043    0.0002    0.0354 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0123    0.0052    0.0048    0.0402 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0052    0.0004    0.0406 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0301    0.0124    0.0082    0.0488 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0127    0.0013    0.0500 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0500


---------------------------------------------
Largest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0500
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0152    0.0155 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0158 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0058    0.0100    0.0258 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0058    0.0002    0.0261 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0043    0.0091    0.0352 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0043    0.0002    0.0354 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0123    0.0052    0.0048    0.0402 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0052    0.0004    0.0406 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0301    0.0124    0.0082    0.0488 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0127    0.0013    0.0500 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0500


---------------------------------------------
Largest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
Latency             : 0.0500
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0152    0.0155 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0158 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0058    0.0100    0.0258 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0058    0.0002    0.0261 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0043    0.0091    0.0352 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0043    0.0002    0.0354 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0123    0.0052    0.0048    0.0402 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0052    0.0004    0.0406 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0301    0.0124    0.0082    0.0488 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0128    0.0013    0.0500 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0500


---------------------------------------------
Largest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0500
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0152    0.0155 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0158 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0058    0.0100    0.0258 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0058    0.0002    0.0261 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0043    0.0091    0.0352 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0043    0.0002    0.0354 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0123    0.0052    0.0048    0.0402 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0052    0.0004    0.0406 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0301    0.0124    0.0082    0.0488 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0127    0.0013    0.0500 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0500


---------------------------------------------
Largest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP
Latency             : 0.0500
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0152    0.0155 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0058    0.0003    0.0158 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0058    0.0100    0.0258 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0058    0.0002    0.0261 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0043    0.0091    0.0352 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0043    0.0002    0.0354 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0123    0.0052    0.0048    0.0402 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0052    0.0004    0.0406 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0301    0.0124    0.0082    0.0488 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0127    0.0012    0.0500 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0500


---------------------------------------------
Smallest Path #1
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_attn_shift_reg_reg_1_/CP
Latency             : 0.0461
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0152    0.0155 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0058    0.0002    0.0158 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0040    0.0072    0.0136    0.0293 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0072    0.0002    0.0295 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0171    0.0186    0.0160    0.0455 r
  i_img2_jtag_attn_attn_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)     0.0187    0.0006    0.0461 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0461


---------------------------------------------
Smallest Path #2
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_reg_reg_3_/CP
Latency             : 0.0462
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0152    0.0155 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0058    0.0002    0.0158 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0040    0.0072    0.0136    0.0293 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0072    0.0002    0.0295 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0171    0.0186    0.0160    0.0455 r
  i_img2_jtag_attn_cont_reg_reg_3_/CP (EDFCNQD1BWP16P90CPD)          0.0187    0.0007    0.0462 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0462


---------------------------------------------
Smallest Path #3
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_cont_shift_reg_reg_3_/CP
Latency             : 0.0462
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0003    0.0003 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0074    0.0058    0.0152    0.0155 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/CP (CKLNQD2BWP16P90CPDULVT)
                                                                     0.0058    0.0002    0.0158 r
  clk_gate_i_img2_jtag_attn_cont_reg_reg_0_latch_0/Q (CKLNQD2BWP16P90CPDULVT)
                                                    1      0.0040    0.0072    0.0136    0.0293 r
  ctstcto_buf_1196/I (CKBD2BWP16P90CPDULVT)                          0.0072    0.0002    0.0295 r
  ctstcto_buf_1196/Z (CKBD2BWP16P90CPDULVT)        14      0.0171    0.0186    0.0160    0.0455 r
  i_img2_jtag_attn_cont_shift_reg_reg_3_/CP (DFCNQD1BWP16P90CPDLVT)
                                                                     0.0187    0.0007    0.0462 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0462


---------------------------------------------
Smallest Path #4
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0462
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0039    0.0130    0.0133 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0039    0.0000    0.0133 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0030    0.0080    0.0213 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0030    0.0000    0.0213 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0031    0.0079    0.0292 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0293 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0058    0.0064    0.0053    0.0345 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0064    0.0003    0.0348 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0272    0.0159    0.0107    0.0456 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0160    0.0006    0.0462 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0462


---------------------------------------------
Smallest Path #5
Mode                : norm.ffgnp0p88vm40c.rcbest_CCbest
Corner              : norm.ffgnp0p88vm40c.rcbest_CCbest
Scenario            : norm.ffgnp0p88vm40c.rcbest_CCbest
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0462
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0541    0.0000
  tck (in)                                          2      0.0085    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0002    0.0002 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0039    0.0130    0.0133 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0039    0.0000    0.0133 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0030    0.0080    0.0213 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0030    0.0000    0.0213 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0031    0.0079    0.0292 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0031    0.0000    0.0293 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0058    0.0064    0.0053    0.0345 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0064    0.0003    0.0348 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0272    0.0159    0.0107    0.0456 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0160    0.0006    0.0462 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0462


==========================================================================
==== Latency Reporting for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
==========================================================================

===================================== Summary Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst =====================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock                                   M,D       139        --    0.0103        --    0.0837    0.0734    0.0811    0.0035        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0103        --    0.0837    0.0734        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================ Details Table for Corner norm.ssgnp0p72v125c.rcworst_CCworst ============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.ssgnp0p72v125c.rcworst_CCworst, Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_25_/CP
                                                                        0.0837 r    0.0837 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0836 r    0.0836 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_24_/CP
                                                                        0.0836 r    0.0836 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
                                                                        0.0836 r    0.0836 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0836 r    0.0836 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0734 r    0.0734 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0734 r    0.0734 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0734 r    0.0734 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0734 r    0.0734 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0734 r    0.0734 r        --          --


=====================================================================
==== Path Reports for Corner norm.ssgnp0p72v125c.rcworst_CCworst ====
=====================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_25_/CP
Latency             : 0.0837
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0017    0.0018 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0072    0.0097    0.0218    0.0235 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0102    0.0016    0.0251 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0098    0.0160    0.0411 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0103    0.0014    0.0425 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0071    0.0150    0.0575 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0071    0.0009    0.0584 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0124    0.0086    0.0077    0.0661 f
  ctstcts_inv_790976/I (DCCKND8BWP16P90CPDULVT)                      0.0092    0.0028    0.0690 f
  ctstcts_inv_790976/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0289    0.0138    0.0077    0.0767 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_25_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0204    0.0070    0.0837 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0837


---------------------------------------------
Largest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0836
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0017    0.0018 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0072    0.0097    0.0218    0.0235 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0102    0.0016    0.0251 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0098    0.0160    0.0411 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0103    0.0014    0.0425 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0071    0.0150    0.0575 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0071    0.0009    0.0584 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0124    0.0086    0.0077    0.0661 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0090    0.0022    0.0684 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0285    0.0183    0.0099    0.0783 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0218    0.0054    0.0836 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0836


---------------------------------------------
Largest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_24_/CP
Latency             : 0.0836
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0017    0.0018 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0072    0.0097    0.0218    0.0235 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0102    0.0016    0.0251 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0098    0.0160    0.0411 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0103    0.0014    0.0425 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0071    0.0150    0.0575 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0071    0.0009    0.0584 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0124    0.0086    0.0077    0.0661 f
  ctstcts_inv_790976/I (DCCKND8BWP16P90CPDULVT)                      0.0092    0.0028    0.0690 f
  ctstcts_inv_790976/ZN (DCCKND8BWP16P90CPDULVT)   30      0.0289    0.0138    0.0077    0.0767 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_24_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0204    0.0069    0.0836 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0836


---------------------------------------------
Largest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
Latency             : 0.0836
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0017    0.0018 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0072    0.0097    0.0218    0.0235 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0102    0.0016    0.0251 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0098    0.0160    0.0411 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0103    0.0014    0.0425 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0071    0.0150    0.0575 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0071    0.0009    0.0584 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0124    0.0086    0.0077    0.0661 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0090    0.0022    0.0684 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0285    0.0183    0.0099    0.0783 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0218    0.0053    0.0836 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0836


---------------------------------------------
Largest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0836
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0301    0.0017    0.0018 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0072    0.0097    0.0218    0.0235 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0102    0.0016    0.0251 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0074    0.0098    0.0160    0.0411 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0103    0.0014    0.0425 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0071    0.0150    0.0575 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0071    0.0009    0.0584 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0124    0.0086    0.0077    0.0661 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0090    0.0022    0.0684 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0285    0.0183    0.0099    0.0783 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0219    0.0053    0.0836 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0836


---------------------------------------------
Smallest Path #1
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0734
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0011    0.0012 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0200 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0201 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0329 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0002    0.0330 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0458 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0460 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0108    0.0088    0.0548 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0109    0.0016    0.0564 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0258    0.0240    0.0138    0.0702 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0257    0.0031    0.0734 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0734


---------------------------------------------
Smallest Path #2
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0734
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0011    0.0012 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0200 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0201 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0329 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0002    0.0330 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0458 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0460 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0108    0.0088    0.0548 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0109    0.0016    0.0564 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0258    0.0240    0.0138    0.0702 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0256    0.0032    0.0734 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0734


---------------------------------------------
Smallest Path #3
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0734
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0011    0.0012 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0200 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0201 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0329 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0002    0.0330 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0458 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0460 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0108    0.0088    0.0548 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0109    0.0016    0.0564 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0258    0.0240    0.0138    0.0702 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0257    0.0032    0.0734 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0734


---------------------------------------------
Smallest Path #4
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0734
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0011    0.0012 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0200 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0201 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0329 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0002    0.0330 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0458 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0460 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0108    0.0088    0.0548 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0109    0.0016    0.0564 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0258    0.0240    0.0138    0.0702 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0257    0.0032    0.0734 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0734


---------------------------------------------
Smallest Path #5
Mode                : norm.ssgnp0p72v125c.rcworst_CCworst
Corner              : norm.ssgnp0p72v125c.rcworst_CCworst
Scenario            : norm.ssgnp0p72v125c.rcworst_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0734
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0858    0.0000
  tck (in)                                          2      0.0083    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0011    0.0012 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0058    0.0189    0.0200 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0058    0.0001    0.0201 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0010    0.0050    0.0127    0.0329 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0050    0.0002    0.0330 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0014    0.0052    0.0128    0.0458 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0052    0.0002    0.0460 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0108    0.0088    0.0548 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0109    0.0016    0.0564 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0258    0.0240    0.0138    0.0702 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD4BWP16P90CPDULVT)
                                                                     0.0256    0.0032    0.0734 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0734


=====================================================================
==== Latency Reporting for Corner norm.tt0p8v85c.typical_CCworst ====
=====================================================================

======================================= Summary Table for Corner norm.tt0p8v85c.typical_CCworst ========================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock                                   M,D       139        --    0.0061        --    0.0656    0.0595    0.0637    0.0021        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        139        --    0.0061        --    0.0656    0.0595        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
============================== Details Table for Corner norm.tt0p8v85c.typical_CCworst ===============================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: norm.tt0p8v85c.typical_CCworst, Scenario: norm.tt0p8v85c.typical_CCworst
clock
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
                                                                        0.0656 r    0.0656 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
                                                                        0.0656 r    0.0656 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
                                                                        0.0656 r    0.0656 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
                                                                        0.0656 r    0.0656 r        --          --
                                   L   i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
                                                                        0.0655 r    0.0655 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
                                                                        0.0595 r    0.0595 r        --          --
                                   S   i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
                                                                        0.0596 r    0.0596 r        --          --
                                   S   i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
                                                                        0.0596 r    0.0596 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
                                                                        0.0596 r    0.0596 r        --          --
                                   S   i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
                                                                        0.0596 r    0.0596 r        --          --


================================================================
==== Path Reports for Corner norm.tt0p8v85c.typical_CCworst ====
================================================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP
Latency             : 0.0656
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0073    0.0078    0.0185    0.0195 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0081    0.0009    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0077    0.0128    0.0331 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0079    0.0007    0.0339 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0057    0.0118    0.0457 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0057    0.0005    0.0462 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0125    0.0071    0.0063    0.0525 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0072    0.0011    0.0536 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0292    0.0154    0.0089    0.0626 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_66_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0167    0.0030    0.0656 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0656


---------------------------------------------
Largest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP
Latency             : 0.0656
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0073    0.0078    0.0185    0.0195 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0081    0.0009    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0077    0.0128    0.0331 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0079    0.0007    0.0339 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0057    0.0118    0.0457 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0057    0.0005    0.0462 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0125    0.0071    0.0063    0.0525 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0072    0.0011    0.0536 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0292    0.0154    0.0089    0.0626 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0167    0.0030    0.0656 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0656


---------------------------------------------
Largest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP
Latency             : 0.0656
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0073    0.0078    0.0185    0.0195 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0081    0.0009    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0077    0.0128    0.0331 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0079    0.0007    0.0339 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0057    0.0118    0.0457 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0057    0.0005    0.0462 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0125    0.0071    0.0063    0.0525 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0072    0.0011    0.0536 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0292    0.0154    0.0089    0.0626 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_65_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0167    0.0030    0.0656 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0656


---------------------------------------------
Largest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP
Latency             : 0.0656
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0073    0.0078    0.0185    0.0195 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0081    0.0009    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0077    0.0128    0.0331 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0079    0.0007    0.0339 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0057    0.0118    0.0457 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0057    0.0005    0.0462 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0125    0.0071    0.0063    0.0525 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0072    0.0011    0.0536 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0292    0.0154    0.0089    0.0626 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_64_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0167    0.0030    0.0656 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0656


---------------------------------------------
Largest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP
Latency             : 0.0655
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  clk_gate_ml_0_0_latch_0/CP (CKLNQD14BWP16P90CPDULVT)               0.0300    0.0010    0.0010 r
  clk_gate_ml_0_0_latch_0/Q (CKLNQD14BWP16P90CPDULVT)
                                                    2      0.0073    0.0078    0.0185    0.0195 r
  clk_gate_ml_1_latch_0/CP (CKLNQD5BWP16P90CPDULVT)                  0.0081    0.0009    0.0203 r
  clk_gate_ml_1_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    2      0.0075    0.0077    0.0128    0.0331 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/CP (CKLNQD5BWP16P90CPDULVT)
                                                                     0.0079    0.0007    0.0339 r
  clk_gate_i_img2_jtag_pnp_jpnp_shift_reg_reg_0_latch_0/Q (CKLNQD5BWP16P90CPDULVT)
                                                    1      0.0044    0.0057    0.0118    0.0457 r
  ctstcts_inv_796982/I (DCCKND6BWP16P90CPDULVT)                      0.0057    0.0005    0.0462 r
  ctstcts_inv_796982/ZN (DCCKND6BWP16P90CPDULVT)    3      0.0125    0.0071    0.0063    0.0525 f
  ctstcts_inv_791977/I (DCCKND6BWP16P90CPDULVT)                      0.0072    0.0011    0.0536 f
  ctstcts_inv_791977/ZN (DCCKND6BWP16P90CPDULVT)   30      0.0292    0.0154    0.0089    0.0626 r
  i_img2_jtag_pnp_jpnp_shift_reg_reg_63_/CP (DFCNQD1BWP16P90CPDILVT)
                                                                     0.0167    0.0030    0.0655 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0655


---------------------------------------------
Smallest Path #1
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP
Latency             : 0.0595
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0051    0.0161    0.0167 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0168 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0041    0.0104    0.0272 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0273 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0043    0.0103    0.0376 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0001    0.0377 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0089    0.0072    0.0449 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0089    0.0009    0.0458 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0198    0.0121    0.0579 r
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                     0.0203    0.0016    0.0595 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0595


---------------------------------------------
Smallest Path #2
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP
Latency             : 0.0596
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0051    0.0161    0.0167 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0168 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0041    0.0104    0.0272 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0273 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0043    0.0103    0.0376 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0001    0.0377 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0089    0.0072    0.0449 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0089    0.0009    0.0458 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0198    0.0121    0.0579 r
  i_img2_jtag_attn_dbg_ext_stat_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)    0.0204    0.0017    0.0596 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0596


---------------------------------------------
Smallest Path #3
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP
Latency             : 0.0596
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0051    0.0161    0.0167 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0168 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0041    0.0104    0.0272 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0273 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0043    0.0103    0.0376 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0001    0.0377 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0089    0.0072    0.0449 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0089    0.0009    0.0458 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0198    0.0121    0.0579 r
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD4BWP16P90CPDULVT)
                                                                     0.0204    0.0017    0.0596 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0596


---------------------------------------------
Smallest Path #4
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP
Latency             : 0.0596
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0051    0.0161    0.0167 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0168 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0041    0.0104    0.0272 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0273 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0043    0.0103    0.0376 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0001    0.0377 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0089    0.0072    0.0449 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0089    0.0009    0.0458 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0198    0.0121    0.0579 r
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0203    0.0017    0.0596 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0596


---------------------------------------------
Smallest Path #5
Mode                : norm.tt0p8v85c.typical_CCworst
Corner              : norm.tt0p8v85c.typical_CCworst
Scenario            : norm.tt0p8v85c.typical_CCworst
Skew Group          : default_clock
Clock Fanout        : clock
Clock at Sink       : clock
Sink                : i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP
Latency             : 0.0596
---------------------------------------------

  Point                                          Fanout    Cap      Trans      Incr       Path  
  ------------------------------------------------------------------------------------------------------
  source latency                                                              -0.0669    0.0000
  tck (in)                                          2      0.0084    0.0300    0.0000    0.0000 r
  ctstcto_buf_1197/I (DCCKBD4BWP16P90CPDULVT)                        0.0300    0.0007    0.0007 r
  ctstcto_buf_1197/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0009    0.0051    0.0161    0.0167 r
  ctstcto_buf_1195/I (DCCKBD4BWP16P90CPDULVT)                        0.0051    0.0000    0.0168 r
  ctstcto_buf_1195/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0011    0.0041    0.0104    0.0272 r
  ctstcto_buf_1149/I (DCCKBD4BWP16P90CPDULVT)                        0.0041    0.0001    0.0273 r
  ctstcto_buf_1149/Z (DCCKBD4BWP16P90CPDULVT)       1      0.0015    0.0043    0.0103    0.0376 r
  ctstcts_inv_8511037/I (CKND2BWP16P90CPDULVT)                       0.0043    0.0001    0.0377 r
  ctstcts_inv_8511037/ZN (CKND2BWP16P90CPDULVT)     1      0.0057    0.0089    0.0072    0.0449 f
  ctstcts_inv_8471033/I (DCCKND4BWP16P90CPDULVT)                     0.0089    0.0009    0.0458 f
  ctstcts_inv_8471033/ZN (DCCKND4BWP16P90CPDULVT)
                                                   25      0.0263    0.0198    0.0121    0.0579 r
  i_img2_jtag_attn_dbg_rstatn_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)      0.0203    0.0017    0.0596 r
  ------------------------------------------------------------------------------------------------------
  total clock latency                                                                    0.0596


1
