VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {mMIPS_system}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {PVT_1P08V_125C}
  {PVT Mode} {min}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.080}
  {Temperature} {125.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v19.11-s129_1 ((64bit) 08/23/2019 16:05 (Linux 2.6.32-431.11.2.el6.x86_64))}
  {DATE} {June 22, 2024}
END_BANNER
PATH 1
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[2]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[2]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[2]} {Q} {DFFRX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.036}
    {} {Slack Time} {0.034}
  END_SLK_CLC
  SLK 0.034
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.136} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.136} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.119} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.119} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.110} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.110} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.097} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.096} {} {} {} 
    INST {CTS_ccl_a_inv_00185} {A} {v} {Y} {^} {} {CLKINVX6} {0.013} {0.000} {0.017} {} {-0.049} {-0.083} {} {2} {(174.90, 43.04) (175.77, 42.90)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.017} {0.015} {-0.048} {-0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00172} {A} {^} {Y} {v} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.038} {-0.072} {} {2} {(264.30, 39.62) (265.17, 39.48)} 
    NET {} {} {} {} {} {CTS_21} {} {0.000} {0.000} {0.013} {0.008} {-0.037} {-0.072} {} {} {} 
    INST {CTS_ccl_a_inv_00081} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.023} {} {-0.018} {-0.053} {} {90} {(270.31, 39.77) (270.90, 40.31)} 
    NET {} {} {} {} {} {CTS_22} {} {0.003} {0.000} {0.024} {0.055} {-0.016} {-0.050} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[2]} {CK} {^} {Q} {v} {} {DFFRX1} {0.052} {0.000} {0.021} {} {0.036} {0.002} {} {6} {(234.70, 39.80) (234.53, 39.54)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_round[2]} {} {0.000} {0.000} {0.021} {0.003} {0.036} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.068} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.068} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.050} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.050} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.038} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.038} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.024} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.017} {0.030} {-0.057} {-0.023} {} {} {} 
    INST {CTS_ccl_a_inv_00185} {A} {v} {Y} {^} {} {CLKINVX6} {0.016} {0.000} {0.023} {} {-0.041} {-0.007} {} {2} {(174.90, 43.04) (175.77, 42.90)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.023} {0.020} {-0.040} {-0.006} {} {} {} 
    INST {CTS_ccl_a_inv_00172} {A} {^} {Y} {v} {} {CLKINVX6} {0.018} {0.000} {0.024} {} {-0.023} {0.011} {} {2} {(264.30, 39.62) (265.17, 39.48)} 
    NET {} {} {} {} {} {CTS_21} {} {0.000} {0.000} {0.024} {0.019} {-0.022} {0.012} {} {} {} 
    INST {CTS_ccl_a_inv_00081} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.002} {0.032} {} {90} {(270.31, 39.77) (270.90, 40.31)} 
    NET {} {} {} {} {} {CTS_22} {} {0.003} {0.000} {0.025} {0.058} {0.000} {0.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[0]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[0]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[0]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.040}
    {} {Slack Time} {0.036}
  END_SLK_CLC
  SLK 0.036
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.138} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.121} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.121} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.112} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.112} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.099} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.098} {} {} {} 
    INST {CTS_ccl_a_inv_00185} {A} {v} {Y} {^} {} {CLKINVX6} {0.013} {0.000} {0.017} {} {-0.049} {-0.085} {} {2} {(174.90, 43.04) (175.77, 42.90)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.017} {0.015} {-0.048} {-0.085} {} {} {} 
    INST {CTS_ccl_a_inv_00172} {A} {^} {Y} {v} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.038} {-0.074} {} {2} {(264.30, 39.62) (265.17, 39.48)} 
    NET {} {} {} {} {} {CTS_21} {} {0.000} {0.000} {0.013} {0.008} {-0.037} {-0.074} {} {} {} 
    INST {CTS_ccl_a_inv_00081} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.023} {} {-0.018} {-0.055} {} {90} {(270.31, 39.77) (270.90, 40.31)} 
    NET {} {} {} {} {} {CTS_22} {} {0.003} {0.000} {0.024} {0.055} {-0.016} {-0.052} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[0]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.055} {0.000} {0.029} {} {0.040} {0.003} {} {4} {(230.10, 43.23) (229.94, 43.53)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_round[0]} {} {0.000} {0.000} {0.029} {0.005} {0.040} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.065} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.065} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.047} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.047} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.036} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.035} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.022} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.020} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {-0.006} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {-0.005} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.014} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.021} {0.015} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.026} {} {-0.000} {0.036} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.003} {0.000} {0.027} {0.063} {0.002} {0.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_last_round_pp2_reg} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_last_round_pp2_reg} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_last_round_pp1_reg} {Q} {DFFSHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.040}
    {} {Slack Time} {0.037}
  END_SLK_CLC
  SLK 0.037
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.139} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.139} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.122} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.122} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.113} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.113} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.101} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.099} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.088} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.088} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.076} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.075} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.017} {-0.055} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.003} {0.000} {0.025} {0.061} {-0.015} {-0.052} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_last_round_pp1_reg} {CK} {^} {Q} {v} {} {DFFSHQX1} {0.055} {0.000} {0.025} {} {0.040} {0.003} {} {1} {(217.70, 56.91) (214.14, 56.79)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_last_round_pp1} {} {0.000} {0.000} {0.025} {0.004} {0.040} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.064} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.064} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.046} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.046} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.035} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.034} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.021} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.019} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {-0.004} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.015} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.021} {0.016} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.026} {} {-0.000} {0.037} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.002} {0.000} {0.027} {0.063} {0.002} {0.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[3]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_round_pp1_reg[3]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[3]} {Q} {DFFRX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.001}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.040}
    {} {Slack Time} {0.039}
  END_SLK_CLC
  SLK 0.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.141} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.141} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.124} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.124} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.115} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.115} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.102} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.101} {} {} {} 
    INST {CTS_ccl_a_inv_00185} {A} {v} {Y} {^} {} {CLKINVX6} {0.013} {0.000} {0.017} {} {-0.049} {-0.088} {} {2} {(174.90, 43.04) (175.77, 42.90)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.017} {0.015} {-0.048} {-0.087} {} {} {} 
    INST {CTS_ccl_a_inv_00172} {A} {^} {Y} {v} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.038} {-0.077} {} {2} {(264.30, 39.62) (265.17, 39.48)} 
    NET {} {} {} {} {} {CTS_21} {} {0.000} {0.000} {0.013} {0.008} {-0.037} {-0.076} {} {} {} 
    INST {CTS_ccl_a_inv_00081} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.023} {} {-0.018} {-0.057} {} {90} {(270.31, 39.77) (270.90, 40.31)} 
    NET {} {} {} {} {} {CTS_22} {} {0.003} {0.000} {0.024} {0.055} {-0.016} {-0.055} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_CONTROL_UNIT_rd_count_reg[3]} {CK} {^} {Q} {v} {} {DFFRX1} {0.056} {0.000} {0.029} {} {0.040} {0.001} {} {9} {(235.50, 38.09) (235.33, 38.37)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_round[3]} {} {0.000} {0.000} {0.029} {0.005} {0.040} {0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.063} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.063} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.045} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.045} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.033} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.033} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.019} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.017} {0.030} {-0.057} {-0.018} {} {} {} 
    INST {CTS_ccl_a_inv_00185} {A} {v} {Y} {^} {} {CLKINVX6} {0.016} {0.000} {0.023} {} {-0.041} {-0.002} {} {2} {(174.90, 43.04) (175.77, 42.90)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.023} {0.020} {-0.040} {-0.001} {} {} {} 
    INST {CTS_ccl_a_inv_00172} {A} {^} {Y} {v} {} {CLKINVX6} {0.018} {0.000} {0.024} {} {-0.023} {0.016} {} {2} {(264.30, 39.62) (265.17, 39.48)} 
    NET {} {} {} {} {} {CTS_21} {} {0.000} {0.000} {0.024} {0.019} {-0.022} {0.017} {} {} {} 
    INST {CTS_ccl_a_inv_00081} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.002} {0.036} {} {90} {(270.31, 39.77) (270.90, 40.31)} 
    NET {} {} {} {} {} {CTS_22} {} {0.003} {0.000} {0.025} {0.058} {0.000} {0.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][28]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][28]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][28]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.049}
    {} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.147} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.147} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.130} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.130} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.121} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.121} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.108} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.107} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.095} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.095} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.084} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.082} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.017} {-0.062} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.002} {0.000} {0.025} {0.061} {-0.015} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][28]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {0.000} {0.011} {} {0.030} {-0.015} {} {2} {(174.90, 60.33) (174.74, 60.63)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18957} {} {0.000} {0.000} {0.011} {0.002} {0.030} {-0.015} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84239} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.019} {0.000} {0.010} {} {0.049} {0.004} {} {1} {(178.84, 60.59) (178.53, 60.81)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79005} {} {0.000} {0.000} {0.010} {0.000} {0.049} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.057} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.056} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.039} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.039} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.027} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.026} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.013} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.003} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.023} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.021} {0.024} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.026} {} {-0.000} {0.045} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.002} {0.000} {0.027} {0.063} {0.002} {0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][30]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][30]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][30]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.048}
    {} {Slack Time} {0.045}
  END_SLK_CLC
  SLK 0.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.147} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.147} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.130} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.130} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.121} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.121} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.109} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.107} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.096} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.096} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.084} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.038} {-0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.063} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.024} {0.057} {-0.016} {-0.061} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][30]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.008} {} {0.028} {-0.018} {} {2} {(196.90, 82.56) (196.74, 82.25)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18833} {} {0.000} {0.000} {0.008} {0.001} {0.028} {-0.018} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84180} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.021} {0.000} {0.013} {} {0.048} {0.003} {} {1} {(198.05, 81.11) (197.74, 81.33)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78888} {} {0.000} {0.000} {0.013} {0.001} {0.048} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.056} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.056} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.038} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.038} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.027} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.026} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.013} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.004} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.023} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.024} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.045} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.025} {0.059} {0.001} {0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][31]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][31]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][31]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.050}
    {} {Slack Time} {0.046}
  END_SLK_CLC
  SLK 0.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.148} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.148} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.131} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.131} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.122} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.121} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.109} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.108} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.096} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.096} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.084} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.017} {-0.063} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.003} {0.000} {0.025} {0.061} {-0.015} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][31]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {0.000} {0.011} {} {0.031} {-0.015} {} {2} {(200.90, 62.04) (200.74, 61.73)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18963} {} {0.000} {0.000} {0.011} {0.002} {0.031} {-0.015} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84242} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.020} {0.000} {0.011} {} {0.050} {0.005} {} {1} {(204.84, 64.01) (204.53, 64.23)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79011} {} {0.000} {0.000} {0.011} {0.001} {0.050} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.056} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.056} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.038} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.038} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.026} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.026} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.012} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.004} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.023} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.021} {0.024} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.026} {} {-0.000} {0.045} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.003} {0.000} {0.027} {0.063} {0.002} {0.048} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.049}
    {} {Slack Time} {0.046}
  END_SLK_CLC
  SLK 0.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.148} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.148} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.131} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.131} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.122} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.121} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.109} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.108} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.096} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.096} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.084} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.062} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.062} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][12]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {0.000} {0.011} {} {0.029} {-0.016} {} {2} {(196.90, 138.99) (196.74, 139.29)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18797} {} {0.000} {0.000} {0.011} {0.002} {0.029} {-0.016} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84164} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.020} {0.000} {0.011} {} {0.049} {0.003} {} {1} {(198.65, 137.01) (198.34, 136.79)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78857} {} {0.000} {0.000} {0.011} {0.001} {0.049} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.056} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.056} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.038} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.038} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.026} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.026} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.012} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.004} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.005} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.024} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.025} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.046} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.001} {0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][26]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][26]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][26]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.050}
    {} {Slack Time} {0.046}
  END_SLK_CLC
  SLK 0.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.148} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.148} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.131} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.131} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.122} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.122} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.109} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.108} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.096} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.096} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.084} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.083} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.017} {-0.063} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.003} {0.000} {0.025} {0.061} {-0.015} {-0.061} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][26]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.008} {} {0.029} {-0.017} {} {2} {(211.70, 60.33) (211.54, 60.63)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18953} {} {0.000} {0.000} {0.008} {0.001} {0.029} {-0.017} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84238} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.021} {0.000} {0.014} {} {0.050} {0.004} {} {1} {(212.84, 61.77) (212.53, 61.55)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_79003} {} {0.000} {0.000} {0.014} {0.001} {0.050} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.056} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.056} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.038} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.038} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.026} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.026} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.012} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.004} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.005} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.023} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.021} {0.025} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.026} {} {-0.000} {0.046} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.003} {0.000} {0.027} {0.063} {0.002} {0.048} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][26]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][26]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][26]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.049}
    {} {Slack Time} {0.046}
  END_SLK_CLC
  SLK 0.046
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.148} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.148} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.131} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.131} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.122} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.122} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.109} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.108} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.096} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.096} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.085} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.038} {-0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.064} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.024} {0.057} {-0.016} {-0.062} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][26]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {-0.000} {0.010} {} {0.028} {-0.018} {} {2} {(208.70, 80.84) (208.54, 81.15)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18825} {} {0.000} {0.000} {0.010} {0.001} {0.028} {-0.018} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84177} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.020} {0.000} {0.013} {} {0.049} {0.003} {} {1} {(210.84, 78.87) (210.53, 78.65)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78882} {} {0.000} {0.000} {0.013} {0.001} {0.049} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.056} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.056} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.038} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.038} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.026} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.026} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.012} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.004} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.005} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.023} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.024} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.045} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.025} {0.059} {0.001} {0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][12]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][12]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][12]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.048}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.149} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.149} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.132} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.132} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.123} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.122} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.110} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.109} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.097} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.097} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.085} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.064} {} {86} {(194.11, 104.75) (194.70, 105.29)} 
    NET {} {} {} {} {} {CTS_36} {} {0.001} {0.000} {0.023} {0.056} {-0.017} {-0.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][12]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {-0.000} {0.008} {} {0.026} {-0.020} {} {2} {(193.30, 109.92) (193.14, 109.61)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18925} {} {0.000} {0.000} {0.008} {0.001} {0.026} {-0.020} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84226} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.022} {0.000} {0.016} {} {0.048} {0.002} {} {1} {(193.05, 108.47) (192.74, 108.69)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78980} {} {0.000} {0.000} {0.016} {0.001} {0.048} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.055} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.055} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.037} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.037} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.025} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.025} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.011} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.010} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.005} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.005} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.024} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.025} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.046} {} {86} {(194.11, 104.75) (194.70, 105.29)} 
    NET {} {} {} {} {} {CTS_36} {} {0.001} {0.000} {0.025} {0.059} {-0.000} {0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][19]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][19]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][19]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.049}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.149} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.149} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.132} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.132} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.123} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.122} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.110} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.109} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.097} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.097} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.085} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.038} {-0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.064} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.023} {0.057} {-0.017} {-0.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][19]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.009} {} {0.027} {-0.020} {} {2} {(194.10, 99.66) (193.94, 99.35)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18811} {} {0.000} {0.000} {0.009} {0.001} {0.027} {-0.020} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84170} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.021} {-0.001} {0.016} {} {0.049} {0.002} {} {1} {(194.05, 98.21) (193.74, 98.43)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78868} {} {0.000} {0.000} {0.016} {0.001} {0.049} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.055} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.055} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.037} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.037} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.025} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.025} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.011} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.010} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.005} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.006} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.024} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.025} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.046} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.025} {0.059} {-0.000} {0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][24]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][24]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][24]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.051}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.149} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.149} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.132} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.132} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.123} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.123} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.110} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.109} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.097} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.097} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.085} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.084} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.017} {-0.064} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.002} {0.000} {0.025} {0.061} {-0.015} {-0.062} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][24]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {-0.000} {0.010} {} {0.029} {-0.018} {} {2} {(179.50, 60.33) (179.34, 60.63)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18949} {} {0.000} {0.000} {0.010} {0.001} {0.029} {-0.018} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84236} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.021} {-0.000} {0.015} {} {0.051} {0.004} {} {1} {(182.44, 61.77) (182.13, 61.55)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78999} {} {0.000} {0.000} {0.015} {0.001} {0.051} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.055} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.055} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.037} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.037} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.025} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.025} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.011} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.010} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.005} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.006} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.024} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.021} {0.025} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.026} {} {-0.000} {0.046} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.002} {0.000} {0.027} {0.063} {0.002} {0.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][2]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][2]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][2]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.047}
  END_SLK_CLC
  SLK 0.047
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.149} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.149} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.132} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.132} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.123} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.123} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.111} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.109} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.098} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.098} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.086} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.085} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.017} {-0.065} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.003} {0.000} {0.025} {0.061} {-0.015} {-0.062} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][2]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.007} {} {0.029} {-0.019} {} {2} {(199.90, 60.33) (199.74, 60.63)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18905} {} {0.000} {0.000} {0.007} {0.001} {0.029} {-0.019} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84215} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.023} {0.000} {0.017} {} {0.052} {0.004} {} {1} {(199.05, 61.77) (198.74, 61.55)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78958} {} {0.000} {0.000} {0.017} {0.001} {0.052} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.054} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.054} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.036} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.036} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.025} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.024} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.011} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.009} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.005} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.006} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.025} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.021} {0.026} {} {} {} 
    INST {CTS_ccl_a_inv_00095} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.026} {} {-0.000} {0.047} {} {87} {(194.50, 89.43) (195.10, 88.89)} 
    NET {} {} {} {} {} {CTS_35} {} {0.003} {0.000} {0.027} {0.063} {0.002} {0.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][31]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][31]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][31]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.051}
    {} {Slack Time} {0.048}
  END_SLK_CLC
  SLK 0.048
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.149} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.149} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.132} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.132} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.123} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.123} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.111} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.109} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.098} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.098} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.086} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.038} {-0.085} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.065} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.024} {0.057} {-0.016} {-0.063} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][31]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {0.000} {0.011} {} {0.029} {-0.018} {} {2} {(200.50, 82.56) (200.34, 82.25)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18835} {} {0.000} {0.000} {0.011} {0.002} {0.029} {-0.018} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84181} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.021} {0.000} {0.014} {} {0.051} {0.003} {} {1} {(201.25, 81.11) (200.94, 81.33)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78890} {} {0.000} {0.000} {0.014} {0.001} {0.051} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.054} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.054} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.036} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.036} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.025} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.024} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.011} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.009} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.006} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.006} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.025} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.026} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.047} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.025} {0.059} {0.001} {0.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][9]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][9]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][9]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.049}
    {} {Slack Time} {0.048}
  END_SLK_CLC
  SLK 0.048
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.150} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.150} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.133} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.133} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.124} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.123} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.111} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.110} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.098} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.098} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.086} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.038} {-0.085} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.065} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.000} {0.000} {0.023} {0.057} {-0.017} {-0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][9]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {-0.000} {0.012} {} {0.028} {-0.020} {} {2} {(199.30, 108.20) (199.14, 108.51)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18919} {} {0.000} {0.000} {0.012} {0.002} {0.028} {-0.020} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84223} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.021} {0.000} {0.014} {} {0.049} {0.001} {} {1} {(206.44, 106.23) (206.13, 106.01)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78974} {} {0.000} {0.000} {0.014} {0.001} {0.049} {0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.054} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.054} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.036} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.036} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.024} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.024} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.010} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.009} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.006} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.007} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.025} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.026} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.047} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.000} {0.000} {0.025} {0.059} {-0.000} {0.047} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][18]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][18]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][18]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.051}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.151} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.151} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.134} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.134} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.125} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.124} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.112} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.111} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.099} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.099} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.087} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.038} {-0.086} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.066} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.023} {0.057} {-0.017} {-0.066} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][18]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.048} {0.000} {0.015} {} {0.031} {-0.018} {} {2} {(190.30, 101.37) (190.14, 101.67)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18809} {} {0.000} {0.000} {0.015} {0.003} {0.031} {-0.018} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84169} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.020} {0.000} {0.011} {} {0.051} {0.002} {} {1} {(193.44, 99.39) (193.13, 99.17)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78866} {} {0.000} {0.000} {0.011} {0.001} {0.051} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.053} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.053} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.035} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.035} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.023} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.023} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.009} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.008} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.007} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.008} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.026} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.027} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.048} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.025} {0.059} {-0.000} {0.049} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][27]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][27]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][27]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.049}
  END_SLK_CLC
  SLK 0.049
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.151} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.151} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.134} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.134} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.125} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.125} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.113} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.111} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.100} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.099} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.088} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.087} {} {} {} 
    INST {CTS_ccl_a_inv_00085} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.017} {-0.066} {} {82} {(188.50, 113.37) (189.10, 112.83)} 
    NET {} {} {} {} {} {CTS_39} {} {0.001} {0.000} {0.024} {0.058} {-0.016} {-0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[1][27]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {0.000} {0.010} {} {0.029} {-0.020} {} {2} {(178.90, 82.56) (178.74, 82.25)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18827} {} {0.000} {0.000} {0.010} {0.002} {0.029} {-0.020} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84046} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.023} {0.000} {0.017} {} {0.052} {0.002} {} {1} {(184.05, 81.11) (183.74, 81.33)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78701} {} {0.000} {0.000} {0.017} {0.001} {0.052} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.052} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.052} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.034} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.034} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.023} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.022} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.009} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.007} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.007} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.008} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.027} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.028} {} {} {} 
    INST {CTS_ccl_a_inv_00085} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.000} {0.049} {} {82} {(188.50, 113.37) (189.10, 112.83)} 
    NET {} {} {} {} {} {CTS_39} {} {0.001} {0.000} {0.025} {0.060} {0.001} {0.050} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[0]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[0]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[0]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.053}
    {} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.152} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.152} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.135} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.135} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.126} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.125} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.113} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.112} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.100} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.100} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.088} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.087} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.067} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[0]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.047} {-0.000} {0.015} {} {0.031} {-0.019} {} {2} {(211.90, 145.83) (211.74, 146.13)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data0[0]} {} {0.000} {0.000} {0.015} {0.002} {0.031} {-0.019} {} {} {} 
    INST {g102797} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.022} {-0.001} {0.016} {} {0.053} {0.003} {} {1} {(221.25, 143.85) (220.94, 143.63)} 
    NET {} {} {} {} {} {n_2580} {} {0.000} {0.000} {0.016} {0.001} {0.053} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.052} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.052} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.034} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.034} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.022} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.022} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.008} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.007} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.008} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.009} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.028} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.029} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.050} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.052} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[3]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[3]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[3]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.127} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.115} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.102} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.102} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.015} {-0.067} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[3]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.008} {} {0.028} {-0.024} {} {2} {(226.50, 140.69) (226.34, 140.39)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data0[3]} {} {0.000} {0.000} {0.008} {0.001} {0.028} {-0.024} {} {} {} 
    INST {g103443} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.056} {0.004} {} {1} {(226.70, 138.99) (227.74, 138.70)} 
    NET {} {} {} {} {} {n_2065} {} {0.000} {0.000} {0.007} {0.001} {0.056} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.050} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.050} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.032} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.032} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.020} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.005} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.010} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.030} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.052} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.127} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.115} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.102} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.102} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[10]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.009} {} {0.028} {-0.024} {} {2} {(200.50, 157.80) (200.34, 157.49)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data2[10]} {} {0.000} {0.000} {0.009} {0.001} {0.028} {-0.024} {} {} {} 
    INST {g103384} {A} {v} {Y} {v} {} {MX2X1} {0.027} {0.000} {0.006} {} {0.056} {0.004} {} {1} {(202.70, 159.50) (203.74, 159.22)} 
    NET {} {} {} {} {} {n_2124} {} {0.000} {0.000} {0.006} {0.001} {0.056} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.050} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.050} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.032} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.032} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.020} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.005} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.010} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.030} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.052} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.001} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[8]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[8]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[8]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.115} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.102} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.102} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[8]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.008} {} {0.027} {-0.025} {} {2} {(196.90, 156.09) (196.74, 156.39)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data0[8]} {} {0.000} {0.000} {0.008} {0.001} {0.027} {-0.025} {} {} {} 
    INST {g103448} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.056} {0.003} {} {1} {(198.16, 157.73) (198.34, 158.08)} 
    NET {} {} {} {} {} {n_2060} {} {0.000} {0.000} {0.007} {0.001} {0.056} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.050} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.050} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.032} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.032} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.020} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.005} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.010} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.030} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.001} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[8]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[8]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[8]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.115} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.102} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.102} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[8]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.008} {} {0.027} {-0.025} {} {2} {(199.10, 152.66) (198.94, 152.97)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data2[8]} {} {0.000} {0.000} {0.008} {0.001} {0.027} {-0.025} {} {} {} 
    INST {g103375} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.055} {0.003} {} {1} {(198.10, 154.38) (199.14, 154.66)} 
    NET {} {} {} {} {} {n_2133} {} {0.000} {0.000} {0.007} {0.001} {0.055} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.050} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.050} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.032} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.032} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.020} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.005} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.010} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.030} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.001} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {dmem/u_mem} {CK}
  ENDPT {dmem/u_mem} {D[7]} {MEM1_256X32} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uRAM_IF_buf_data_reg[7]} {Q} {EDFFHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.000}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.051}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.115} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.102} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.102} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.015} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uRAM_IF_buf_data_reg[7]} {CK} {^} {Q} {^} {} {EDFFHQX1} {0.041} {0.000} {0.010} {} {0.025} {-0.027} {} {2} {(228.70, 156.09) (231.58, 156.32)} 
    NET {} {} {} {} {} {uRAM_IF_buf_data[7]} {} {0.000} {0.000} {0.010} {0.001} {0.025} {-0.027} {} {} {} 
    INST {g64674__5266} {B} {^} {Y} {^} {} {MX2XL} {0.027} {0.000} {0.015} {} {0.053} {0.001} {} {1} {(231.90, 152.47) (232.14, 152.35)} 
    NET {} {} {} {} {} {ram_D[7]} {} {-0.002} {0.000} {0.012} {0.001} {0.051} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.050} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.032} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.032} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.056} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00183} {A} {v} {Y} {^} {} {CLKINVX16} {0.018} {0.000} {0.025} {} {-0.038} {0.014} {} {4} {(177.81, 203.94) (177.97, 204.10)} 
    NET {} {} {} {} {} {CTS_20} {} {0.003} {0.000} {0.026} {0.052} {-0.035} {0.017} {} {} {} 
    INST {CTS_ccl_a_inv_00168} {A} {^} {Y} {v} {} {CLKINVX12} {0.016} {0.000} {0.021} {} {-0.019} {0.033} {} {3} {(178.00, 282.45) (178.16, 282.73)} 
    NET {} {} {} {} {} {CTS_12} {} {0.001} {0.000} {0.021} {0.030} {-0.018} {0.034} {} {} {} 
    INST {CTS_ccl_a_inv_00135} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.020} {} {-0.000} {0.052} {} {61} {(203.50, 294.63) (204.10, 294.09)} 
    NET {} {} {} {} {} {CTS_11} {} {-0.001} {0.000} {0.017} {0.043} {-0.001} {0.051} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[10]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[10]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[10]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.115} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.102} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.102} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.000} {0.000} {0.023} {0.056} {-0.016} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[10]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.008} {} {0.027} {-0.025} {} {2} {(202.30, 150.96) (202.14, 150.65)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data1[10]} {} {0.000} {0.000} {0.008} {0.001} {0.027} {-0.025} {} {} {} 
    INST {g103484} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.055} {0.003} {} {1} {(203.37, 149.31) (203.54, 148.96)} 
    NET {} {} {} {} {} {n_2024} {} {0.000} {0.000} {0.007} {0.001} {0.055} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.050} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.032} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.032} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.010} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.030} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.000} {0.000} {0.025} {0.059} {0.001} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[10]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[10]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[10]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.115} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.102} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.102} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[10]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.009} {} {0.028} {-0.024} {} {2} {(204.10, 147.53) (203.94, 147.23)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data0[10]} {} {0.000} {0.000} {0.009} {0.001} {0.028} {-0.024} {} {} {} 
    INST {g103450} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.006} {} {0.056} {0.004} {} {1} {(206.56, 149.31) (206.74, 148.96)} 
    NET {} {} {} {} {} {n_2058} {} {0.000} {0.000} {0.006} {0.001} {0.056} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.050} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.032} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.032} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.010} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.030} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[7]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[7]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[7]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.102} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.015} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[7]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.009} {} {0.028} {-0.024} {} {2} {(226.50, 147.53) (226.34, 147.23)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data2[7]} {} {0.000} {0.000} {0.009} {0.001} {0.028} {-0.024} {} {} {} 
    INST {g103405} {A} {v} {Y} {v} {} {MX2X1} {0.028} {-0.000} {0.007} {} {0.056} {0.004} {} {1} {(226.70, 145.83) (227.74, 145.54)} 
    NET {} {} {} {} {} {n_2103} {} {0.000} {0.000} {0.007} {0.001} {0.056} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.010} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.030} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[1]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[1]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[1]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.102} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.038} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.070} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.024} {0.057} {-0.016} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[1]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.009} {} {0.028} {-0.024} {} {2} {(229.90, 106.50) (229.74, 106.19)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data0[1]} {} {0.000} {0.000} {0.009} {0.001} {0.028} {-0.024} {} {} {} 
    INST {g103441} {A} {v} {Y} {v} {} {MX2X1} {0.027} {0.000} {0.006} {} {0.055} {0.003} {} {1} {(232.30, 108.20) (233.34, 107.92)} 
    NET {} {} {} {} {} {n_2067} {} {0.000} {0.000} {0.006} {0.001} {0.055} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.010} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.030} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.051} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.002} {0.000} {0.025} {0.059} {0.001} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[8]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[8]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[8]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.102} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[8]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.008} {} {0.028} {-0.024} {} {2} {(197.70, 149.25) (197.54, 149.55)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data3[8]} {} {0.000} {0.000} {0.008} {0.001} {0.028} {-0.024} {} {} {} 
    INST {g103415} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.056} {0.004} {} {1} {(201.77, 150.89) (201.94, 151.24)} 
    NET {} {} {} {} {} {n_2093} {} {0.000} {0.000} {0.007} {0.001} {0.056} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.010} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.030} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.001} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[11]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[11]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[11]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[11]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.007} {} {0.027} {-0.025} {} {2} {(210.50, 150.96) (210.34, 150.65)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data1[11]} {} {0.000} {0.000} {0.007} {0.001} {0.027} {-0.025} {} {} {} 
    INST {g103485} {B} {v} {Y} {v} {} {MX2X1} {0.029} {0.000} {0.008} {} {0.056} {0.004} {} {1} {(209.97, 150.89) (210.14, 151.24)} 
    NET {} {} {} {} {} {n_2023} {} {0.000} {0.000} {0.008} {0.001} {0.056} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.010} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.030} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.001} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[5]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[5]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[5]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.070} {} {86} {(194.11, 104.75) (194.70, 105.29)} 
    NET {} {} {} {} {} {CTS_36} {} {0.002} {0.000} {0.023} {0.056} {-0.016} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[5]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.008} {} {0.028} {-0.025} {} {2} {(228.70, 113.34) (228.54, 113.03)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data0[5]} {} {0.000} {0.000} {0.008} {0.001} {0.028} {-0.025} {} {} {} 
    INST {g103445} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.056} {0.003} {} {1} {(227.30, 113.34) (228.34, 113.62)} 
    NET {} {} {} {} {} {n_2063} {} {0.000} {0.000} {0.007} {0.001} {0.056} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.030} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.051} {} {86} {(194.11, 104.75) (194.70, 105.29)} 
    NET {} {} {} {} {} {CTS_36} {} {0.002} {0.000} {0.025} {0.059} {0.001} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[0]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[0]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[0]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[0]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.009} {} {0.028} {-0.024} {} {2} {(216.90, 145.83) (216.74, 146.13)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data2[0]} {} {0.000} {0.000} {0.009} {0.001} {0.028} {-0.024} {} {} {} 
    INST {g103377} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.056} {0.004} {} {1} {(217.70, 147.53) (218.74, 147.82)} 
    NET {} {} {} {} {} {n_2131} {} {0.000} {0.000} {0.007} {0.001} {0.056} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.030} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[1]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[1]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[1]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.090} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.089} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.015} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[1]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.009} {} {0.029} {-0.024} {} {2} {(230.10, 144.12) (229.94, 143.81)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data1[1]} {} {0.000} {0.000} {0.009} {0.001} {0.029} {-0.024} {} {} {} 
    INST {g103475} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.006} {} {0.057} {0.004} {} {1} {(233.16, 142.47) (233.34, 142.12)} 
    NET {} {} {} {} {} {n_2033} {} {0.000} {0.000} {0.006} {0.001} {0.057} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.030} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][4]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][4]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][4]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.002}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.054}
    {} {Slack Time} {0.052}
  END_SLK_CLC
  SLK 0.052
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.154} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.154} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.038} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.070} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.024} {0.057} {-0.016} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_host_reg[3][4]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.048} {0.000} {0.016} {} {0.032} {-0.021} {} {2} {(203.70, 103.08) (203.54, 102.77)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_18909} {} {0.000} {0.000} {0.016} {0.003} {0.032} {-0.021} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84217} {A0N} {v} {Y} {v} {} {OAI2BB1X1} {0.023} {-0.001} {0.018} {} {0.054} {0.002} {} {1} {(213.44, 105.05) (213.13, 105.27)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_78962} {} {0.000} {0.000} {0.018} {0.001} {0.054} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.020} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.030} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00079} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.052} {} {86} {(196.50, 108.17) (197.10, 108.71)} 
    NET {} {} {} {} {} {CTS_38} {} {0.001} {0.000} {0.025} {0.059} {0.000} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[0]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[0]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[0]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.070} {} {86} {(194.11, 104.75) (194.70, 105.29)} 
    NET {} {} {} {} {} {CTS_36} {} {0.002} {0.000} {0.023} {0.056} {-0.016} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[0]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.007} {} {0.028} {-0.025} {} {2} {(216.90, 137.28) (216.74, 136.97)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data1[0]} {} {0.000} {0.000} {0.007} {0.001} {0.028} {-0.025} {} {} {} 
    INST {g103470} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.056} {0.003} {} {1} {(216.77, 139.05) (216.94, 138.70)} 
    NET {} {} {} {} {} {n_2038} {} {0.000} {0.000} {0.007} {0.001} {0.056} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.006} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.030} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.052} {} {86} {(194.11, 104.75) (194.70, 105.29)} 
    NET {} {} {} {} {} {CTS_36} {} {0.002} {0.000} {0.025} {0.059} {0.001} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[21]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[21]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[21]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.137} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.137} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.128} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.114} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.024} {} {-0.016} {-0.069} {} {93} {(184.91, 152.63) (185.50, 153.17)} 
    NET {} {} {} {} {} {CTS_34} {} {0.002} {0.000} {0.024} {0.059} {-0.015} {-0.067} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[21]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.008} {} {0.029} {-0.024} {} {2} {(171.50, 162.93) (171.34, 163.23)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data3[21]} {} {0.000} {0.000} {0.008} {0.001} {0.029} {-0.024} {} {} {} 
    INST {g103427} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.057} {0.004} {} {1} {(175.97, 162.99) (176.14, 162.64)} 
    NET {} {} {} {} {} {n_2081} {} {0.000} {0.000} {0.007} {0.001} {0.057} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.031} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.032} {} {} {} 
    INST {CTS_ccl_a_inv_00099} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.026} {} {0.000} {0.053} {} {93} {(184.91, 152.63) (185.50, 153.17)} 
    NET {} {} {} {} {} {CTS_34} {} {0.002} {0.000} {0.026} {0.062} {0.002} {0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[1]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[1]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[1]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.015} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data2_reg[1]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.009} {} {0.028} {-0.024} {} {2} {(229.50, 138.99) (229.34, 139.29)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data2[1]} {} {0.000} {0.000} {0.009} {0.001} {0.028} {-0.024} {} {} {} 
    INST {g103379} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.008} {} {0.057} {0.004} {} {1} {(229.50, 142.41) (230.54, 142.12)} 
    NET {} {} {} {} {} {n_2129} {} {0.000} {0.000} {0.008} {0.001} {0.057} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.031} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.032} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[9]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[9]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[9]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.069} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[9]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.010} {} {0.029} {-0.024} {} {2} {(210.10, 161.22) (209.94, 160.91)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data1[9]} {} {0.000} {0.000} {0.010} {0.001} {0.029} {-0.024} {} {} {} 
    INST {g103483} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.006} {} {0.057} {0.004} {} {1} {(213.37, 162.99) (213.54, 162.64)} 
    NET {} {} {} {} {} {n_2025} {} {0.000} {0.000} {0.006} {0.001} {0.057} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.011} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.031} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.032} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.001} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[1]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[1]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[1]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00185} {A} {v} {Y} {^} {} {CLKINVX6} {0.013} {0.000} {0.017} {} {-0.049} {-0.102} {} {2} {(174.90, 43.04) (175.77, 42.90)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.017} {0.015} {-0.048} {-0.101} {} {} {} 
    INST {CTS_ccl_a_inv_00172} {A} {^} {Y} {v} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.038} {-0.090} {} {2} {(264.30, 39.62) (265.17, 39.48)} 
    NET {} {} {} {} {} {CTS_21} {} {0.000} {0.000} {0.013} {0.008} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00081} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.023} {} {-0.018} {-0.071} {} {90} {(270.31, 39.77) (270.90, 40.31)} 
    NET {} {} {} {} {} {CTS_22} {} {0.002} {0.000} {0.024} {0.055} {-0.016} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[1]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {-0.000} {0.007} {} {0.027} {-0.026} {} {2} {(246.30, 46.65) (246.14, 46.95)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1[1]} {} {0.000} {0.000} {0.007} {0.001} {0.027} {-0.026} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84969} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.055} {0.002} {} {1} {(246.16, 44.87) (246.34, 45.22)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_80296} {} {0.000} {0.000} {0.007} {0.001} {0.055} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00185} {A} {v} {Y} {^} {} {CLKINVX6} {0.016} {0.000} {0.023} {} {-0.041} {0.012} {} {2} {(174.90, 43.04) (175.77, 42.90)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.023} {0.020} {-0.040} {0.013} {} {} {} 
    INST {CTS_ccl_a_inv_00172} {A} {^} {Y} {v} {} {CLKINVX6} {0.018} {0.000} {0.024} {} {-0.023} {0.030} {} {2} {(264.30, 39.62) (265.17, 39.48)} 
    NET {} {} {} {} {} {CTS_21} {} {0.000} {0.000} {0.024} {0.019} {-0.022} {0.030} {} {} {} 
    INST {CTS_ccl_a_inv_00081} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.002} {0.050} {} {90} {(270.31, 39.77) (270.90, 40.31)} 
    NET {} {} {} {} {} {CTS_22} {} {0.002} {0.000} {0.025} {0.058} {-0.000} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {dmem/u_mem} {CK}
  ENDPT {dmem/u_mem} {D[5]} {MEM1_256X32} {^} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uRAM_IF_buf_data_reg[5]} {Q} {EDFFHQX1} {^} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {-0.001}
    {+} {Hold} {0.000}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {-0.001}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.052}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.070} {} {86} {(194.11, 104.75) (194.70, 105.29)} 
    NET {} {} {} {} {} {CTS_36} {} {0.002} {0.000} {0.023} {0.056} {-0.016} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uRAM_IF_buf_data_reg[5]} {CK} {^} {Q} {^} {} {EDFFHQX1} {0.042} {0.000} {0.012} {} {0.026} {-0.027} {} {2} {(228.50, 137.28) (231.38, 137.04)} 
    NET {} {} {} {} {} {uRAM_IF_buf_data[5]} {} {0.000} {0.000} {0.012} {0.002} {0.026} {-0.027} {} {} {} 
    INST {g64683__9906} {B} {^} {Y} {^} {} {MX2XL} {0.027} {0.000} {0.014} {} {0.053} {0.000} {} {1} {(233.10, 130.62) (233.34, 130.75)} 
    NET {} {} {} {} {} {ram_D[5]} {} {-0.001} {0.000} {0.012} {0.001} {0.052} {-0.001} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.056} {-0.003} {} {} {} 
    INST {CTS_ccl_a_inv_00183} {A} {v} {Y} {^} {} {CLKINVX16} {0.018} {0.000} {0.025} {} {-0.038} {0.015} {} {4} {(177.81, 203.94) (177.97, 204.10)} 
    NET {} {} {} {} {} {CTS_20} {} {0.003} {0.000} {0.026} {0.052} {-0.035} {0.017} {} {} {} 
    INST {CTS_ccl_a_inv_00168} {A} {^} {Y} {v} {} {CLKINVX12} {0.016} {0.000} {0.021} {} {-0.019} {0.034} {} {3} {(178.00, 282.45) (178.16, 282.73)} 
    NET {} {} {} {} {} {CTS_12} {} {0.001} {0.000} {0.021} {0.030} {-0.018} {0.035} {} {} {} 
    INST {CTS_ccl_a_inv_00135} {A} {v} {Y} {^} {} {CLKINVX20} {0.018} {0.000} {0.020} {} {-0.000} {0.053} {} {61} {(203.50, 294.63) (204.10, 294.09)} 
    NET {} {} {} {} {} {CTS_11} {} {-0.001} {0.000} {0.017} {0.043} {-0.001} {0.052} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[3]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[3]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[3]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.003}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.056}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.014} {0.019} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.018} {-0.071} {} {86} {(194.11, 104.75) (194.70, 105.29)} 
    NET {} {} {} {} {} {CTS_36} {} {0.002} {0.000} {0.023} {0.056} {-0.016} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[3]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.009} {} {0.028} {-0.025} {} {2} {(226.70, 123.59) (226.54, 123.29)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data3[3]} {} {0.000} {0.000} {0.009} {0.001} {0.028} {-0.025} {} {} {} 
    INST {g103410} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.056} {0.003} {} {1} {(228.16, 125.37) (228.34, 125.02)} 
    NET {} {} {} {} {} {n_2098} {} {0.000} {0.000} {0.007} {0.001} {0.056} {0.003} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.012} {} {} {} 
    INST {CTS_ccl_a_inv_00176} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.025} {} {-0.023} {0.030} {} {4} {(194.81, 111.45) (194.97, 111.73)} 
    NET {} {} {} {} {} {CTS_37} {} {0.001} {0.000} {0.025} {0.041} {-0.022} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00103} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.025} {} {-0.001} {0.052} {} {86} {(194.11, 104.75) (194.70, 105.29)} 
    NET {} {} {} {} {} {CTS_36} {} {0.002} {0.000} {0.025} {0.059} {0.001} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[3]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[3]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[3]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.070} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.015} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[3]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.010} {} {0.029} {-0.024} {} {2} {(230.10, 140.69) (229.94, 140.39)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data1[3]} {} {0.000} {0.000} {0.010} {0.001} {0.029} {-0.024} {} {} {} 
    INST {g103477} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.057} {0.004} {} {1} {(231.77, 142.47) (231.94, 142.12)} 
    NET {} {} {} {} {} {n_2031} {} {0.000} {0.000} {0.007} {0.001} {0.057} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.012} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.031} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.032} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {uMIPS_IF_HADDRD_hold_reg[24]} {CK}
  ENDPT {uMIPS_IF_HADDRD_hold_reg[24]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {uMIPS_IF_HADDRD_hold_reg[24]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.058}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00101} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.026} {} {-0.016} {-0.069} {} {98} {(192.11, 168.09) (192.70, 167.55)} 
    NET {} {} {} {} {} {CTS_30} {} {0.002} {0.000} {0.026} {0.065} {-0.014} {-0.067} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {uMIPS_IF_HADDRD_hold_reg[24]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.009} {} {0.030} {-0.023} {} {2} {(191.70, 193.71) (191.54, 194.01)} 
    NET {} {} {} {} {} {uMIPS_IF_HADDRD_hold[24]} {} {0.000} {0.000} {0.009} {0.001} {0.030} {-0.023} {} {} {} 
    INST {g106832} {A} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.058} {0.005} {} {1} {(193.30, 190.28) (194.34, 190.00)} 
    NET {} {} {} {} {} {n_212} {} {0.000} {0.000} {0.007} {0.001} {0.058} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.012} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.031} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.032} {} {} {} 
    INST {CTS_ccl_a_inv_00101} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.028} {} {0.001} {0.054} {} {98} {(192.11, 168.09) (192.70, 167.55)} 
    NET {} {} {} {} {} {CTS_30} {} {0.002} {0.000} {0.028} {0.068} {0.003} {0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[12]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[12]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[12]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.128} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.070} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[12]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.009} {} {0.029} {-0.024} {} {2} {(201.10, 145.83) (200.94, 146.13)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data3[12]} {} {0.000} {0.000} {0.009} {0.001} {0.029} {-0.024} {} {} {} 
    INST {g103419} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.057} {0.004} {} {1} {(203.56, 147.47) (203.74, 147.82)} 
    NET {} {} {} {} {} {n_2089} {} {0.000} {0.000} {0.007} {0.001} {0.057} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.012} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.031} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.032} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[11]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[11]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[11]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.129} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.070} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data0_reg[11]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {-0.000} {0.009} {} {0.028} {-0.025} {} {2} {(208.30, 145.83) (208.14, 146.13)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data0[11]} {} {0.000} {0.000} {0.009} {0.001} {0.028} {-0.025} {} {} {} 
    INST {g103451} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.057} {0.004} {} {1} {(211.56, 149.31) (211.74, 148.96)} 
    NET {} {} {} {} {} {n_2057} {} {0.000} {0.000} {0.007} {0.001} {0.057} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.049} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.019} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.012} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.031} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.032} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.053} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[2]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[2]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[2]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.002}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.055}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.129} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00185} {A} {v} {Y} {^} {} {CLKINVX6} {0.013} {0.000} {0.017} {} {-0.049} {-0.102} {} {2} {(174.90, 43.04) (175.77, 42.90)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.017} {0.015} {-0.048} {-0.101} {} {} {} 
    INST {CTS_ccl_a_inv_00172} {A} {^} {Y} {v} {} {CLKINVX6} {0.011} {0.000} {0.013} {} {-0.038} {-0.091} {} {2} {(264.30, 39.62) (265.17, 39.48)} 
    NET {} {} {} {} {} {CTS_21} {} {0.000} {0.000} {0.013} {0.008} {-0.037} {-0.091} {} {} {} 
    INST {CTS_ccl_a_inv_00081} {A} {v} {Y} {^} {} {CLKINVX20} {0.019} {0.000} {0.023} {} {-0.018} {-0.072} {} {90} {(270.31, 39.77) (270.90, 40.31)} 
    NET {} {} {} {} {} {CTS_22} {} {0.002} {0.000} {0.024} {0.055} {-0.016} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1_reg[2]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.043} {0.000} {0.008} {} {0.028} {-0.026} {} {2} {(242.70, 46.65) (242.54, 46.95)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_key_en_pp1[2]} {} {0.000} {0.000} {0.008} {0.001} {0.028} {-0.026} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g84972} {B} {v} {Y} {v} {} {MX2X1} {0.028} {-0.000} {0.007} {} {0.055} {0.002} {} {1} {(243.16, 44.87) (243.34, 45.22)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_80302} {} {0.000} {0.000} {0.007} {0.001} {0.055} {0.002} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.048} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.018} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00185} {A} {v} {Y} {^} {} {CLKINVX6} {0.016} {0.000} {0.023} {} {-0.041} {0.012} {} {2} {(174.90, 43.04) (175.77, 42.90)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.023} {0.020} {-0.040} {0.013} {} {} {} 
    INST {CTS_ccl_a_inv_00172} {A} {^} {Y} {v} {} {CLKINVX6} {0.018} {0.000} {0.024} {} {-0.023} {0.030} {} {2} {(264.30, 39.62) (265.17, 39.48)} 
    NET {} {} {} {} {} {CTS_21} {} {0.000} {0.000} {0.024} {0.019} {-0.022} {0.031} {} {} {} 
    INST {CTS_ccl_a_inv_00081} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.025} {} {-0.002} {0.051} {} {90} {(270.31, 39.77) (270.90, 40.31)} 
    NET {} {} {} {} {} {CTS_22} {} {0.002} {0.000} {0.025} {0.058} {0.000} {0.053} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[12]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[12]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[12]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.001}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.129} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.070} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data1_reg[12]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {-0.000} {0.010} {} {0.029} {-0.025} {} {2} {(205.10, 161.22) (204.94, 160.91)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data1[12]} {} {0.000} {0.000} {0.010} {0.002} {0.029} {-0.025} {} {} {} 
    INST {g103486} {B} {v} {Y} {v} {} {MX2X1} {0.028} {-0.000} {0.007} {} {0.057} {0.004} {} {1} {(209.56, 161.15) (209.74, 161.50)} 
    NET {} {} {} {} {} {n_2022} {} {0.000} {0.000} {0.007} {0.001} {0.057} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.049} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.048} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.031} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.031} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.018} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.003} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.012} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.031} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.032} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.054} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.001} {0.054} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_1_reg[2][0]} {CK}
  ENDPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_1_reg[2][0]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_1_reg[2][0]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.003}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.005}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.058}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.129} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00185} {A} {v} {Y} {^} {} {CLKINVX6} {0.013} {0.000} {0.017} {} {-0.049} {-0.102} {} {2} {(174.90, 43.04) (175.77, 42.90)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.017} {0.015} {-0.048} {-0.102} {} {} {} 
    INST {CTS_ccl_a_inv_00174} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.036} {-0.089} {} {4} {(178.81, 36.36) (178.97, 36.52)} 
    NET {} {} {} {} {} {CTS_26} {} {0.001} {0.000} {0.014} {0.023} {-0.035} {-0.088} {} {} {} 
    INST {CTS_ccl_a_inv_00097} {A} {v} {Y} {^} {} {CLKINVX20} {0.021} {0.000} {0.023} {} {-0.014} {-0.067} {} {97} {(131.50, 32.93) (132.10, 33.47)} 
    NET {} {} {} {} {} {CTS_25} {} {0.001} {0.000} {0.023} {0.059} {-0.013} {-0.066} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_bkp_1_reg[2][0]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.044} {0.000} {0.008} {} {0.030} {-0.023} {} {2} {(129.70, 41.52) (129.54, 41.21)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_19765} {} {0.000} {0.000} {0.008} {0.001} {0.030} {-0.023} {} {} {} 
    INST {u_aes_AES_CORE_AES_CORE_DATAPATH_g82226} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.006} {} {0.058} {0.005} {} {1} {(131.97, 43.29) (132.14, 42.94)} 
    NET {} {} {} {} {} {u_aes_AES_CORE_AES_CORE_DATAPATH_n_76232} {} {0.000} {0.000} {0.006} {0.001} {0.058} {0.005} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.048} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.048} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.030} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.030} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.018} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.017} {0.030} {-0.057} {-0.004} {} {} {} 
    INST {CTS_ccl_a_inv_00185} {A} {v} {Y} {^} {} {CLKINVX6} {0.016} {0.000} {0.023} {} {-0.041} {0.012} {} {2} {(174.90, 43.04) (175.77, 42.90)} 
    NET {} {} {} {} {} {CTS_29} {} {0.001} {0.000} {0.023} {0.020} {-0.040} {0.013} {} {} {} 
    INST {CTS_ccl_a_inv_00174} {A} {^} {Y} {v} {} {CLKINVX16} {0.018} {0.000} {0.024} {} {-0.022} {0.031} {} {4} {(178.81, 36.36) (178.97, 36.52)} 
    NET {} {} {} {} {} {CTS_26} {} {0.002} {0.000} {0.024} {0.045} {-0.021} {0.033} {} {} {} 
    INST {CTS_ccl_a_inv_00097} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.026} {} {0.002} {0.055} {} {97} {(131.50, 32.93) (132.10, 33.47)} 
    NET {} {} {} {} {} {CTS_25} {} {0.001} {0.000} {0.026} {0.062} {0.003} {0.056} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[2]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[2]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[2]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.129} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.070} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[2]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {0.000} {0.010} {} {0.029} {-0.024} {} {2} {(217.30, 140.69) (217.14, 140.39)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data3[2]} {} {0.000} {0.000} {0.010} {0.002} {0.029} {-0.024} {} {} {} 
    INST {g103409} {B} {v} {Y} {v} {} {MX2X1} {0.028} {0.000} {0.007} {} {0.057} {0.004} {} {1} {(219.37, 139.05) (219.54, 138.70)} 
    NET {} {} {} {} {} {n_2099} {} {0.000} {0.000} {0.007} {0.001} {0.057} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.048} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.048} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.030} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.030} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.018} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.003} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.012} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.031} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.032} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.054} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  bc_view
  CHECK_TYPE {Hold Check}
  REF {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[9]} {CK}
  ENDPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[9]} {D} {DFFRHQX1} {v} {leading} {CLK} {CLK(C)(P)(bc_view)*}
  BEGINPT {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[9]} {Q} {DFFRHQX1} {v} {leading} {CLK} {CLK(D)(P)(bc_view)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.002}
    {+} {Hold} {0.003}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {=} {Required Time} {0.004}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.057}
    {} {Slack Time} {0.053}
  END_SLK_CLC
  SLK 0.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.057} {0.003} {-0.102} {-0.155} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.057} {0.003} {-0.102} {-0.155} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.017} {0.000} {0.018} {} {-0.085} {-0.138} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.018} {0.003} {-0.085} {-0.138} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.009} {0.000} {0.010} {} {-0.076} {-0.129} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.000} {0.000} {0.010} {0.006} {-0.076} {-0.129} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.012} {0.000} {0.014} {} {-0.063} {-0.116} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.001} {0.000} {0.014} {0.025} {-0.062} {-0.115} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.050} {-0.103} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.000} {0.000} {0.014} {0.011} {-0.050} {-0.103} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.012} {0.000} {0.014} {} {-0.038} {-0.091} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.014} {0.020} {-0.037} {-0.090} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.020} {0.000} {0.023} {} {-0.017} {-0.070} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.023} {0.056} {-0.016} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {u_int_ctrl_u_ahb_eg_slave_reg_data3_reg[9]} {CK} {^} {Q} {v} {} {DFFRHQX1} {0.045} {0.000} {0.010} {} {0.029} {-0.024} {} {2} {(204.70, 145.83) (204.54, 146.13)} 
    NET {} {} {} {} {} {u_int_ctrl_u_ahb_eg_slave_reg_data3[9]} {} {0.000} {0.000} {0.010} {0.002} {0.029} {-0.024} {} {} {} 
    INST {g103416} {B} {v} {Y} {v} {} {MX2X1} {0.028} {-0.000} {0.007} {} {0.057} {0.004} {} {1} {(208.56, 147.47) (208.74, 147.82)} 
    NET {} {} {} {} {} {n_2092} {} {0.000} {0.000} {0.007} {0.001} {0.057} {0.004} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.021}
    {+} {Source Insertion Delay} {-0.123}
    {=} {Beginpoint Arrival Time} {-0.102}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.058} {0.003} {-0.102} {-0.048} {} {1} {(164.10, 0.00) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.058} {0.003} {-0.102} {-0.048} {} {} {} 
    INST {CTS_csf_inv_00202} {A} {^} {Y} {v} {} {CLKINVX2} {0.018} {0.000} {0.020} {} {-0.084} {-0.030} {} {1} {(162.56, 26.07) (162.70, 25.94)} 
    NET {} {} {} {} {} {CTS_43} {} {0.000} {0.000} {0.020} {0.003} {-0.084} {-0.030} {} {} {} 
    INST {CTS_csf_inv_00200} {A} {v} {Y} {^} {} {CLKINVX6} {0.012} {0.000} {0.014} {} {-0.072} {-0.019} {} {1} {(163.90, 25.94) (164.77, 25.80)} 
    NET {} {} {} {} {} {CTS_42} {} {0.001} {0.000} {0.014} {0.011} {-0.072} {-0.018} {} {} {} 
    INST {CTS_ccl_inv_00199} {A} {^} {Y} {v} {} {CLKINVX16} {0.013} {0.000} {0.017} {} {-0.058} {-0.005} {} {3} {(174.41, 36.36) (174.57, 36.52)} 
    NET {} {} {} {} {} {CTS_41} {} {0.002} {0.000} {0.017} {0.030} {-0.057} {-0.003} {} {} {} 
    INST {CTS_ccl_a_inv_00187} {A} {v} {Y} {^} {} {CLKINVX6} {0.015} {0.000} {0.020} {} {-0.042} {0.011} {} {2} {(190.90, 111.44) (191.77, 111.30)} 
    NET {} {} {} {} {} {CTS_40} {} {0.001} {0.000} {0.020} {0.017} {-0.041} {0.012} {} {} {} 
    INST {CTS_ccl_a_inv_00162} {A} {^} {Y} {v} {} {CLKINVX12} {0.019} {0.000} {0.026} {} {-0.022} {0.031} {} {4} {(192.21, 152.50) (192.37, 152.77)} 
    NET {} {} {} {} {} {CTS_32} {} {0.001} {0.000} {0.026} {0.042} {-0.021} {0.032} {} {} {} 
    INST {CTS_ccl_a_inv_00105} {A} {v} {Y} {^} {} {CLKINVX20} {0.022} {0.000} {0.025} {} {0.001} {0.054} {} {92} {(202.71, 154.41) (203.30, 153.87)} 
    NET {} {} {} {} {} {CTS_31} {} {0.001} {0.000} {0.025} {0.059} {0.002} {0.055} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50

