# MIPS-32

MIPS (Microprocessor without Interlocked Pipelined Stages) is a reduced instruction set computer (RISC) instruction set architecture (ISA) developed by MIPS Computer Systems, now MIPS Technologies, based in the United States.

![Image of MIPS architecture](https://i.imgur.com/6R3Xz.png)

## Components
###   Combinational
- [x] MUX
- [x] Sign - Extender
- [ ] Adder
- [ ] ALU
- [ ] ALU Control
- [ ] PC updte Control

 ###  State
- [ ] Program Counter
- [  ]Register
- [ ] Program Memory 
- [ ] Data Memory

