<stg><name>hls_linear_combination</name>


<trans_list>

<trans id="1216" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln15_1" val="0"/>
<literal name="icmp_ln15_2" val="0"/>
<literal name="icmp_ln15_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="13" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="17" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="19" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="55" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="57" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="59" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph36:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph36:1 %len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %len

]]></Node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph36:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %vecs_V, void @empty_1, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.lr.ph36:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %vecs_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph36:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %coeffs_V, void @empty_1, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.lr.ph36:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %coeffs_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.lr.ph36:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %len

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph36:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty_7, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph36:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_V, void @empty_1, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.lr.ph36:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph36:10 %vec_l_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="vec_l_0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph36:11 %vec_l_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="vec_l_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph36:12 %vec_l_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="vec_l_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph36:13 %vec_l_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="vec_l_3"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph36:14 %vec_l_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="vec_l_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph36:15 %vec_l_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="vec_l_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph36:16 %coeffs_l = alloca i64 1

]]></Node>
<StgValue><ssdm name="coeffs_l"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="64">
<![CDATA[
.lr.ph36:17 %out_l = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_l"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph36:18 %zext_ln15 = zext i32 %len_read

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph36:19 %br_ln15 = br void

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %row_0 = phi i64 %add_ln15, void, i64 0, void %.lr.ph36

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="64">
<![CDATA[
:1 %trunc_ln18 = trunc i64 %row_0

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:2 %p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln18, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="64">
<![CDATA[
:3 %trunc_ln18_1 = trunc i64 %row_0

]]></Node>
<StgValue><ssdm name="trunc_ln18_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:4 %p_shl1_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln18_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln18 = add i10 %p_shl_cast, i10 %p_shl1_cast

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %icmp_ln15 = icmp_eq  i64 %row_0, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln15 = br i1 %icmp_ln15, void %.split12.0, void %._crit_edge37.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12.0:0 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.split12.0:1 %br_ln16 = br void

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %m_0 = phi i6 %add_ln16, void %.split10.0491, i6 0, void %.split12.0

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:1 %phi_mul = phi i13 %add_ln18_8, void %.split10.0491, i13 0, void %.split12.0

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %phi_urem = phi i6 %idx_urem, void %.split10.0491, i6 0, void %.split12.0

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %add_ln16 = add i6 %m_0, i6 1

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4 %icmp_ln16 = icmp_eq  i6 %m_0, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln16 = br i1 %icmp_ln16, void %.split10.0, void

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10.0:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10.0:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split10.0:2 %vecs_V_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %vecs_V

]]></Node>
<StgValue><ssdm name="vecs_V_read"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="16">
<![CDATA[
.split10.0:3 %trunc_ln17 = trunc i16 %vecs_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="6">
<![CDATA[
.split10.0:4 %trunc_ln18_4 = trunc i6 %phi_urem

]]></Node>
<StgValue><ssdm name="trunc_ln18_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split10.0:5 %add_ln18_8 = add i13 %phi_mul, i13 86

]]></Node>
<StgValue><ssdm name="add_ln18_8"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10.0:6 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %phi_mul, i32 9, i32 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="4">
<![CDATA[
.split10.0:7 %zext_ln18 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split10.0:8 %add_ln18_2 = add i10 %add_ln18, i10 %zext_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="10">
<![CDATA[
.split10.0:9 %zext_ln18_1 = zext i10 %add_ln18_2

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.0:10 %vec_l_0_addr = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="vec_l_0_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.0:11 %vec_l_1_addr = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="vec_l_1_addr"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.0:12 %vec_l_2_addr = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="vec_l_2_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.0:13 %vec_l_3_addr = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="vec_l_3_addr"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.0:14 %vec_l_4_addr = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="vec_l_4_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.0:15 %vec_l_5_addr = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="vec_l_5_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
.split10.0:16 %switch_ln18 = switch i3 %trunc_ln18_4, void %branch39, i3 0, void %branch34, i3 1, void %branch35, i3 2, void %branch36, i3 3, void %branch37, i3 4, void %branch38

]]></Node>
<StgValue><ssdm name="switch_ln18"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch38:0 %store_ln18 = store i8 %trunc_ln17, i10 %vec_l_4_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch38:1 %br_ln18 = br void %.split10.0491

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch37:0 %store_ln18 = store i8 %trunc_ln17, i10 %vec_l_3_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch37:1 %br_ln18 = br void %.split10.0491

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch36:0 %store_ln18 = store i8 %trunc_ln17, i10 %vec_l_2_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch36:1 %br_ln18 = br void %.split10.0491

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch35:0 %store_ln18 = store i8 %trunc_ln17, i10 %vec_l_1_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch35:1 %br_ln18 = br void %.split10.0491

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch34:0 %store_ln18 = store i8 %trunc_ln17, i10 %vec_l_0_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch34:1 %br_ln18 = br void %.split10.0491

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="!0"/>
<literal name="trunc_ln18_4" val="!1"/>
<literal name="trunc_ln18_4" val="!2"/>
<literal name="trunc_ln18_4" val="!3"/>
<literal name="trunc_ln18_4" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch39:0 %store_ln18 = store i8 %trunc_ln17, i10 %vec_l_5_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
<literal name="trunc_ln18_4" val="!0"/>
<literal name="trunc_ln18_4" val="!1"/>
<literal name="trunc_ln18_4" val="!2"/>
<literal name="trunc_ln18_4" val="!3"/>
<literal name="trunc_ln18_4" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch39:1 %br_ln18 = br void %.split10.0491

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10.0491:0 %next_urem = add i6 %phi_urem, i6 1

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10.0491:1 %empty_17 = icmp_ult  i6 %next_urem, i6 6

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10.0491:2 %idx_urem = select i1 %empty_17, i6 %next_urem, i6 0

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.split10.0491:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %or_ln15 = or i64 %row_0, i64 1

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="64">
<![CDATA[
:1 %trunc_ln18_2 = trunc i64 %or_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln18_2"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:2 %p_shl2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln18_2, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="64">
<![CDATA[
:3 %trunc_ln18_3 = trunc i64 %or_ln15

]]></Node>
<StgValue><ssdm name="trunc_ln18_3"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:4 %p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln18_3, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln18_1 = add i10 %p_shl2_cast, i10 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %icmp_ln15_1 = icmp_eq  i64 %or_ln15, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln15_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln15 = br i1 %icmp_ln15_1, void %.split12.1.preheader, void %._crit_edge37.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.split12.1.preheader:0 %br_ln16 = br void %.split12.1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.split12.1:0 %m_1 = phi i6 %add_ln16_1, void %.split10.1482, i6 0, void %.split12.1.preheader

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.split12.1:1 %phi_mul16 = phi i13 %add_ln18_9, void %.split10.1482, i13 0, void %.split12.1.preheader

]]></Node>
<StgValue><ssdm name="phi_mul16"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.split12.1:2 %phi_urem18 = phi i6 %idx_urem20, void %.split10.1482, i6 0, void %.split12.1.preheader

]]></Node>
<StgValue><ssdm name="phi_urem18"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split12.1:3 %add_ln16_1 = add i6 %m_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split12.1:4 %icmp_ln16_1 = icmp_eq  i6 %m_1, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln16_1"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split12.1:5 %empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split12.1:6 %br_ln16 = br i1 %icmp_ln16_1, void %.split10.1, void

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10.1:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10.1:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split10.1:2 %vecs_V_read_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %vecs_V

]]></Node>
<StgValue><ssdm name="vecs_V_read_1"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="16">
<![CDATA[
.split10.1:3 %trunc_ln17_1 = trunc i16 %vecs_V_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln17_1"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="6">
<![CDATA[
.split10.1:4 %trunc_ln18_7 = trunc i6 %phi_urem18

]]></Node>
<StgValue><ssdm name="trunc_ln18_7"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split10.1:5 %add_ln18_9 = add i13 %phi_mul16, i13 86

]]></Node>
<StgValue><ssdm name="add_ln18_9"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10.1:6 %tmp_17 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %phi_mul16, i32 9, i32 12

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="4">
<![CDATA[
.split10.1:7 %zext_ln18_2 = zext i4 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split10.1:8 %add_ln18_4 = add i10 %add_ln18_1, i10 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="add_ln18_4"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="10">
<![CDATA[
.split10.1:9 %zext_ln18_3 = zext i10 %add_ln18_4

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.1:10 %vec_l_0_addr_1 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.1:11 %vec_l_1_addr_1 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.1:12 %vec_l_2_addr_1 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.1:13 %vec_l_3_addr_1 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.1:14 %vec_l_4_addr_1 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.1:15 %vec_l_5_addr_1 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
.split10.1:16 %switch_ln18 = switch i3 %trunc_ln18_7, void %branch33, i3 0, void %branch28, i3 1, void %branch29, i3 2, void %branch30, i3 3, void %branch31, i3 4, void %branch32

]]></Node>
<StgValue><ssdm name="switch_ln18"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch32:0 %store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch32:1 %br_ln18 = br void %.split10.1482

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch31:0 %store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln18 = br void %.split10.1482

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch30:0 %store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln18 = br void %.split10.1482

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch29:0 %store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln18 = br void %.split10.1482

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch28:0 %store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln18 = br void %.split10.1482

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="!0"/>
<literal name="trunc_ln18_7" val="!1"/>
<literal name="trunc_ln18_7" val="!2"/>
<literal name="trunc_ln18_7" val="!3"/>
<literal name="trunc_ln18_7" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch33:0 %store_ln18 = store i8 %trunc_ln17_1, i10 %vec_l_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
<literal name="trunc_ln18_7" val="!0"/>
<literal name="trunc_ln18_7" val="!1"/>
<literal name="trunc_ln18_7" val="!2"/>
<literal name="trunc_ln18_7" val="!3"/>
<literal name="trunc_ln18_7" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch33:1 %br_ln18 = br void %.split10.1482

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10.1482:0 %next_urem19 = add i6 %phi_urem18, i6 1

]]></Node>
<StgValue><ssdm name="next_urem19"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10.1482:1 %empty_19 = icmp_ult  i6 %next_urem19, i6 6

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10.1482:2 %idx_urem20 = select i1 %empty_19, i6 %next_urem19, i6 0

]]></Node>
<StgValue><ssdm name="idx_urem20"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.split10.1482:3 %br_ln0 = br void %.split12.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %or_ln15_1 = or i64 %row_0, i64 2

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="64">
<![CDATA[
:1 %trunc_ln18_5 = trunc i64 %or_ln15_1

]]></Node>
<StgValue><ssdm name="trunc_ln18_5"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:2 %p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln18_5, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="64">
<![CDATA[
:3 %trunc_ln18_6 = trunc i64 %or_ln15_1

]]></Node>
<StgValue><ssdm name="trunc_ln18_6"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:4 %p_shl5_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln18_6, i1 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln18_3 = add i10 %p_shl4_cast, i10 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %icmp_ln15_2 = icmp_eq  i64 %or_ln15_1, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln15_2"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln15 = br i1 %icmp_ln15_2, void %.split12.2.preheader, void %._crit_edge37.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.split12.2.preheader:0 %br_ln16 = br void %.split12.2

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.split12.2:0 %m_2 = phi i6 %add_ln16_2, void %.split10.2473, i6 0, void %.split12.2.preheader

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.split12.2:1 %phi_mul21 = phi i13 %add_ln18_10, void %.split10.2473, i13 0, void %.split12.2.preheader

]]></Node>
<StgValue><ssdm name="phi_mul21"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.split12.2:2 %phi_urem23 = phi i6 %idx_urem25, void %.split10.2473, i6 0, void %.split12.2.preheader

]]></Node>
<StgValue><ssdm name="phi_urem23"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split12.2:3 %add_ln16_2 = add i6 %m_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln16_2"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split12.2:4 %icmp_ln16_2 = icmp_eq  i6 %m_2, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln16_2"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split12.2:5 %empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split12.2:6 %br_ln16 = br i1 %icmp_ln16_2, void %.split10.2, void

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10.2:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10.2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split10.2:2 %vecs_V_read_2 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %vecs_V

]]></Node>
<StgValue><ssdm name="vecs_V_read_2"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="16">
<![CDATA[
.split10.2:3 %trunc_ln17_2 = trunc i16 %vecs_V_read_2

]]></Node>
<StgValue><ssdm name="trunc_ln17_2"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="6">
<![CDATA[
.split10.2:4 %trunc_ln18_10 = trunc i6 %phi_urem23

]]></Node>
<StgValue><ssdm name="trunc_ln18_10"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split10.2:5 %add_ln18_10 = add i13 %phi_mul21, i13 86

]]></Node>
<StgValue><ssdm name="add_ln18_10"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="4" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10.2:6 %tmp_18 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %phi_mul21, i32 9, i32 12

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="4">
<![CDATA[
.split10.2:7 %zext_ln18_4 = zext i4 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split10.2:8 %add_ln18_6 = add i10 %add_ln18_3, i10 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="add_ln18_6"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="10">
<![CDATA[
.split10.2:9 %zext_ln18_5 = zext i10 %add_ln18_6

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.2:10 %vec_l_0_addr_2 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_2"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.2:11 %vec_l_1_addr_2 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_2"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.2:12 %vec_l_2_addr_2 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_2"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.2:13 %vec_l_3_addr_2 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_2"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.2:14 %vec_l_4_addr_2 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_2"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.2:15 %vec_l_5_addr_2 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_2"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
.split10.2:16 %switch_ln18 = switch i3 %trunc_ln18_10, void %branch27, i3 0, void %branch22, i3 1, void %branch23, i3 2, void %branch24, i3 3, void %branch25, i3 4, void %branch26

]]></Node>
<StgValue><ssdm name="switch_ln18"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch26:0 %store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_4_addr_2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln18 = br void %.split10.2473

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch25:0 %store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln18 = br void %.split10.2473

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch24:0 %store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln18 = br void %.split10.2473

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch23:0 %store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln18 = br void %.split10.2473

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch22:0 %store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln18 = br void %.split10.2473

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="!0"/>
<literal name="trunc_ln18_10" val="!1"/>
<literal name="trunc_ln18_10" val="!2"/>
<literal name="trunc_ln18_10" val="!3"/>
<literal name="trunc_ln18_10" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch27:0 %store_ln18 = store i8 %trunc_ln17_2, i10 %vec_l_5_addr_2

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
<literal name="trunc_ln18_10" val="!0"/>
<literal name="trunc_ln18_10" val="!1"/>
<literal name="trunc_ln18_10" val="!2"/>
<literal name="trunc_ln18_10" val="!3"/>
<literal name="trunc_ln18_10" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln18 = br void %.split10.2473

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10.2473:0 %next_urem24 = add i6 %phi_urem23, i6 1

]]></Node>
<StgValue><ssdm name="next_urem24"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10.2473:1 %empty_21 = icmp_ult  i6 %next_urem24, i6 6

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10.2473:2 %idx_urem25 = select i1 %empty_21, i6 %next_urem24, i6 0

]]></Node>
<StgValue><ssdm name="idx_urem25"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.split10.2473:3 %br_ln0 = br void %.split12.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln15_1" val="0"/>
<literal name="icmp_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %or_ln15_2 = or i64 %row_0, i64 3

]]></Node>
<StgValue><ssdm name="or_ln15_2"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln15_1" val="0"/>
<literal name="icmp_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="64">
<![CDATA[
:1 %trunc_ln18_8 = trunc i64 %or_ln15_2

]]></Node>
<StgValue><ssdm name="trunc_ln18_8"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln15_1" val="0"/>
<literal name="icmp_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
:2 %p_shl8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln18_8, i3 0

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln15_1" val="0"/>
<literal name="icmp_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="64">
<![CDATA[
:3 %trunc_ln18_9 = trunc i64 %or_ln15_2

]]></Node>
<StgValue><ssdm name="trunc_ln18_9"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln15_1" val="0"/>
<literal name="icmp_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:4 %p_shl9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln18_9, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln15_1" val="0"/>
<literal name="icmp_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5 %add_ln18_5 = add i10 %p_shl8_cast, i10 %p_shl9_cast

]]></Node>
<StgValue><ssdm name="add_ln18_5"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln15_1" val="0"/>
<literal name="icmp_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %icmp_ln15_3 = icmp_eq  i64 %or_ln15_2, i64 %zext_ln15

]]></Node>
<StgValue><ssdm name="icmp_ln15_3"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln15_1" val="0"/>
<literal name="icmp_ln15_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln15 = br i1 %icmp_ln15_3, void %.split12.3.preheader, void %._crit_edge37.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
<literal name="icmp_ln15_1" val="0"/>
<literal name="icmp_ln15_2" val="0"/>
<literal name="icmp_ln15_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
.split12.3.preheader:0 %br_ln16 = br void %.split12.3

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge37.loopexit.preheader:0 %br_ln22 = br void %._crit_edge37.loopexit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.split12.3:0 %m_3 = phi i6 %add_ln16_3, void %.split10.3464, i6 0, void %.split12.3.preheader

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.split12.3:1 %phi_mul26 = phi i13 %add_ln18_11, void %.split10.3464, i13 0, void %.split12.3.preheader

]]></Node>
<StgValue><ssdm name="phi_mul26"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.split12.3:2 %phi_urem28 = phi i6 %idx_urem30, void %.split10.3464, i6 0, void %.split12.3.preheader

]]></Node>
<StgValue><ssdm name="phi_urem28"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split12.3:3 %add_ln16_3 = add i6 %m_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln16_3"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split12.3:4 %icmp_ln16_3 = icmp_eq  i6 %m_3, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln16_3"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split12.3:5 %empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split12.3:6 %br_ln16 = br i1 %icmp_ln16_3, void %.split10.3, void

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10.3:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10.3:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split10.3:2 %vecs_V_read_3 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %vecs_V

]]></Node>
<StgValue><ssdm name="vecs_V_read_3"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="16">
<![CDATA[
.split10.3:3 %trunc_ln17_3 = trunc i16 %vecs_V_read_3

]]></Node>
<StgValue><ssdm name="trunc_ln17_3"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="6">
<![CDATA[
.split10.3:4 %trunc_ln18_11 = trunc i6 %phi_urem28

]]></Node>
<StgValue><ssdm name="trunc_ln18_11"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split10.3:5 %add_ln18_11 = add i13 %phi_mul26, i13 86

]]></Node>
<StgValue><ssdm name="add_ln18_11"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="4" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split10.3:6 %tmp_20 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %phi_mul26, i32 9, i32 12

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="4">
<![CDATA[
.split10.3:7 %zext_ln18_6 = zext i4 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln18_6"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split10.3:8 %add_ln18_7 = add i10 %add_ln18_5, i10 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="add_ln18_7"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="10">
<![CDATA[
.split10.3:9 %zext_ln18_7 = zext i10 %add_ln18_7

]]></Node>
<StgValue><ssdm name="zext_ln18_7"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.3:10 %vec_l_0_addr_3 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_3"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.3:11 %vec_l_1_addr_3 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_3"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.3:12 %vec_l_2_addr_3 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_3"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.3:13 %vec_l_3_addr_3 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_3"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.3:14 %vec_l_4_addr_3 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_3"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10.3:15 %vec_l_5_addr_3 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_3"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
.split10.3:16 %switch_ln18 = switch i3 %trunc_ln18_11, void %branch21, i3 0, void %branch16, i3 1, void %branch17, i3 2, void %branch18, i3 3, void %branch19, i3 4, void %branch20

]]></Node>
<StgValue><ssdm name="switch_ln18"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch20:0 %store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln18 = br void %.split10.3464

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch19:0 %store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln18 = br void %.split10.3464

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch18:0 %store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln18 = br void %.split10.3464

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch17:0 %store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln18 = br void %.split10.3464

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch16:0 %store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_0_addr_3

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln18 = br void %.split10.3464

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="!0"/>
<literal name="trunc_ln18_11" val="!1"/>
<literal name="trunc_ln18_11" val="!2"/>
<literal name="trunc_ln18_11" val="!3"/>
<literal name="trunc_ln18_11" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
branch21:0 %store_ln18 = store i8 %trunc_ln17_3, i10 %vec_l_5_addr_3

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
<literal name="trunc_ln18_11" val="!0"/>
<literal name="trunc_ln18_11" val="!1"/>
<literal name="trunc_ln18_11" val="!2"/>
<literal name="trunc_ln18_11" val="!3"/>
<literal name="trunc_ln18_11" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln18 = br void %.split10.3464

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10.3464:0 %next_urem29 = add i6 %phi_urem28, i6 1

]]></Node>
<StgValue><ssdm name="next_urem29"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split10.3464:1 %empty_23 = icmp_ult  i6 %next_urem29, i6 6

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split10.3464:2 %idx_urem30 = select i1 %empty_23, i6 %next_urem29, i6 0

]]></Node>
<StgValue><ssdm name="idx_urem30"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
.split10.3464:3 %br_ln0 = br void %.split12.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="279" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %add_ln15 = add i64 %row_0, i64 4

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
._crit_edge37.loopexit:0 %i = phi i6 %add_ln22, void %.split8, i6 0, void %._crit_edge37.loopexit.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge37.loopexit:1 %add_ln22 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge37.loopexit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge37.loopexit:3 %icmp_ln22 = icmp_eq  i6 %i, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge37.loopexit:4 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge37.loopexit:5 %br_ln22 = br i1 %icmp_ln22, void %.split8, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="6">
<![CDATA[
.split8:0 %i_cast = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split8:2 %tmp_19 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %coeffs_V

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="16">
<![CDATA[
.split8:3 %stream_l_data = trunc i16 %tmp_19

]]></Node>
<StgValue><ssdm name="stream_l_data"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:4 %coeffs_l_addr = getelementptr i8 %coeffs_l, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="coeffs_l_addr"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
.split8:5 %store_ln25 = store i8 %stream_l_data, i6 %coeffs_l_addr

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
.split8:6 %br_ln0 = br void %._crit_edge37.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i_1 = phi i32 %add_ln30, void %.split6, i32 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1 %add_ln30 = add i32 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3 %icmp_ln30 = icmp_eq  i32 %i_1, i32 %len_read

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:4 %br_ln30 = br i1 %icmp_ln30, void %.split6, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="32">
<![CDATA[
.split6:0 %i_1_cast = zext i32 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="32">
<![CDATA[
.split6:1 %trunc_ln32 = trunc i32 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.split6:2 %tmp_26_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln32, i3 0

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="32">
<![CDATA[
.split6:3 %trunc_ln32_1 = trunc i32 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln32_1"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.split6:4 %tmp_27_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln32_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:5 %add_ln32_60 = add i10 %tmp_26_cast, i10 %tmp_27_cast

]]></Node>
<StgValue><ssdm name="add_ln32_60"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
.split6:6 %zext_ln32_121 = zext i10 %add_ln32_60

]]></Node>
<StgValue><ssdm name="zext_ln32_121"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:7 %vec_l_0_addr_4 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_121

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_4"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:8 %or_ln32 = or i10 %add_ln32_60, i10 1

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="10">
<![CDATA[
.split6:9 %zext_ln32_122 = zext i10 %or_ln32

]]></Node>
<StgValue><ssdm name="zext_ln32_122"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:10 %vec_l_0_addr_5 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_122

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_5"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:11 %add_ln32_61 = add i10 %add_ln32_60, i10 2

]]></Node>
<StgValue><ssdm name="add_ln32_61"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="10">
<![CDATA[
.split6:12 %zext_ln32_123 = zext i10 %add_ln32_61

]]></Node>
<StgValue><ssdm name="zext_ln32_123"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:13 %vec_l_0_addr_6 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_123

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_6"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:14 %add_ln32_62 = add i10 %add_ln32_60, i10 3

]]></Node>
<StgValue><ssdm name="add_ln32_62"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="10">
<![CDATA[
.split6:15 %zext_ln32_124 = zext i10 %add_ln32_62

]]></Node>
<StgValue><ssdm name="zext_ln32_124"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:16 %vec_l_0_addr_7 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_124

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_7"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:17 %add_ln32_63 = add i10 %add_ln32_60, i10 4

]]></Node>
<StgValue><ssdm name="add_ln32_63"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10">
<![CDATA[
.split6:18 %zext_ln32_125 = zext i10 %add_ln32_63

]]></Node>
<StgValue><ssdm name="zext_ln32_125"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:19 %vec_l_0_addr_8 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_125

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_8"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:20 %add_ln32_64 = add i10 %add_ln32_60, i10 5

]]></Node>
<StgValue><ssdm name="add_ln32_64"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="10">
<![CDATA[
.split6:21 %zext_ln32_126 = zext i10 %add_ln32_64

]]></Node>
<StgValue><ssdm name="zext_ln32_126"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:22 %vec_l_0_addr_9 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_126

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_9"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:23 %add_ln32_65 = add i10 %add_ln32_60, i10 6

]]></Node>
<StgValue><ssdm name="add_ln32_65"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="10">
<![CDATA[
.split6:24 %zext_ln32_127 = zext i10 %add_ln32_65

]]></Node>
<StgValue><ssdm name="zext_ln32_127"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:25 %vec_l_0_addr_10 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_127

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_10"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:26 %add_ln32_66 = add i10 %add_ln32_60, i10 7

]]></Node>
<StgValue><ssdm name="add_ln32_66"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="10">
<![CDATA[
.split6:27 %zext_ln32_128 = zext i10 %add_ln32_66

]]></Node>
<StgValue><ssdm name="zext_ln32_128"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:28 %vec_l_0_addr_11 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_128

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_11"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:29 %add_ln32_67 = add i10 %add_ln32_60, i10 8

]]></Node>
<StgValue><ssdm name="add_ln32_67"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="10">
<![CDATA[
.split6:30 %zext_ln32_129 = zext i10 %add_ln32_67

]]></Node>
<StgValue><ssdm name="zext_ln32_129"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:31 %vec_l_0_addr_12 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_129

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_12"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:32 %add_ln32_68 = add i10 %add_ln32_60, i10 9

]]></Node>
<StgValue><ssdm name="add_ln32_68"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="10">
<![CDATA[
.split6:33 %zext_ln32_130 = zext i10 %add_ln32_68

]]></Node>
<StgValue><ssdm name="zext_ln32_130"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:34 %vec_l_0_addr_13 = getelementptr i8 %vec_l_0, i64 0, i64 %zext_ln32_130

]]></Node>
<StgValue><ssdm name="vec_l_0_addr_13"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:35 %vec_l_1_addr_4 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_121

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_4"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:36 %vec_l_1_addr_5 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_122

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_5"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:37 %vec_l_1_addr_6 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_123

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_6"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:38 %vec_l_1_addr_7 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_124

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_7"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:39 %vec_l_1_addr_8 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_125

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_8"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:40 %vec_l_1_addr_9 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_126

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_9"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:41 %vec_l_1_addr_10 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_127

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_10"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:42 %vec_l_1_addr_11 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_128

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_11"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:43 %vec_l_1_addr_12 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_129

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_12"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:44 %vec_l_1_addr_13 = getelementptr i8 %vec_l_1, i64 0, i64 %zext_ln32_130

]]></Node>
<StgValue><ssdm name="vec_l_1_addr_13"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:45 %vec_l_2_addr_4 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_121

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_4"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:46 %vec_l_2_addr_5 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_122

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_5"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:47 %vec_l_2_addr_6 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_123

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_6"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:48 %vec_l_2_addr_7 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_124

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_7"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:49 %vec_l_2_addr_8 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_125

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_8"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:50 %vec_l_2_addr_9 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_126

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_9"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:51 %vec_l_2_addr_10 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_127

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_10"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:52 %vec_l_2_addr_11 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_128

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_11"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:53 %vec_l_2_addr_12 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_129

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_12"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:54 %vec_l_2_addr_13 = getelementptr i8 %vec_l_2, i64 0, i64 %zext_ln32_130

]]></Node>
<StgValue><ssdm name="vec_l_2_addr_13"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:55 %vec_l_3_addr_4 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_121

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_4"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:56 %vec_l_3_addr_5 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_122

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_5"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:57 %vec_l_3_addr_6 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_123

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_6"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:58 %vec_l_3_addr_7 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_124

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_7"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:59 %vec_l_3_addr_8 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_125

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_8"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:60 %vec_l_3_addr_9 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_126

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_9"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:61 %vec_l_3_addr_10 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_127

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_10"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:62 %vec_l_3_addr_11 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_128

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_11"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:63 %vec_l_3_addr_12 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_129

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_12"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:64 %vec_l_3_addr_13 = getelementptr i8 %vec_l_3, i64 0, i64 %zext_ln32_130

]]></Node>
<StgValue><ssdm name="vec_l_3_addr_13"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:65 %vec_l_4_addr_4 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_121

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_4"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:66 %vec_l_4_addr_5 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_122

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_5"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:67 %vec_l_4_addr_6 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_123

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_6"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:68 %vec_l_4_addr_7 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_124

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_7"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:69 %vec_l_4_addr_8 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_125

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_8"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:70 %vec_l_4_addr_9 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_126

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_9"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:71 %vec_l_4_addr_10 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_127

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_10"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:72 %vec_l_4_addr_11 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_128

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_11"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:73 %vec_l_4_addr_12 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_129

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_12"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:74 %vec_l_4_addr_13 = getelementptr i8 %vec_l_4, i64 0, i64 %zext_ln32_130

]]></Node>
<StgValue><ssdm name="vec_l_4_addr_13"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:75 %vec_l_5_addr_4 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_121

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_4"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:76 %vec_l_5_addr_5 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_122

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_5"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:77 %vec_l_5_addr_6 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_123

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_6"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:78 %vec_l_5_addr_7 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_124

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_7"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:79 %vec_l_5_addr_8 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_125

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_8"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:80 %vec_l_5_addr_9 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_126

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_9"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:81 %vec_l_5_addr_10 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_127

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_10"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:82 %vec_l_5_addr_11 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_128

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_11"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:83 %vec_l_5_addr_12 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_129

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_12"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:84 %vec_l_5_addr_13 = getelementptr i8 %vec_l_5, i64 0, i64 %zext_ln32_130

]]></Node>
<StgValue><ssdm name="vec_l_5_addr_13"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:86 %coeffs_l_addr_1 = getelementptr i8 %coeffs_l, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="coeffs_l_addr_1"/></StgValue>
</operation>

<operation id="386" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="6">
<![CDATA[
.split6:87 %coeffs_l_load = load i6 %coeffs_l_addr_1

]]></Node>
<StgValue><ssdm name="coeffs_l_load"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="10">
<![CDATA[
.split6:89 %vec_l_0_load = load i10 %vec_l_0_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_0_load"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="10">
<![CDATA[
.split6:96 %vec_l_1_load = load i10 %vec_l_1_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_1_load"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="10">
<![CDATA[
.split6:103 %vec_l_2_load = load i10 %vec_l_2_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_2_load"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="10">
<![CDATA[
.split6:110 %vec_l_3_load = load i10 %vec_l_3_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_3_load"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="10">
<![CDATA[
.split6:117 %vec_l_4_load = load i10 %vec_l_4_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_4_load"/></StgValue>
</operation>

<operation id="392" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="10">
<![CDATA[
.split6:124 %vec_l_5_load = load i10 %vec_l_5_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_5_load"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="10">
<![CDATA[
.split6:131 %vec_l_0_load_1 = load i10 %vec_l_0_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_0_load_1"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="10">
<![CDATA[
.split6:138 %vec_l_1_load_1 = load i10 %vec_l_1_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_1_load_1"/></StgValue>
</operation>

<operation id="395" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="10">
<![CDATA[
.split6:145 %vec_l_2_load_1 = load i10 %vec_l_2_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_2_load_1"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="10">
<![CDATA[
.split6:152 %vec_l_3_load_1 = load i10 %vec_l_3_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_3_load_1"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="10">
<![CDATA[
.split6:159 %vec_l_4_load_1 = load i10 %vec_l_4_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_4_load_1"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="10">
<![CDATA[
.split6:166 %vec_l_5_load_1 = load i10 %vec_l_5_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_5_load_1"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="10">
<![CDATA[
.split6:173 %vec_l_0_load_2 = load i10 %vec_l_0_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_0_load_2"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="10">
<![CDATA[
.split6:180 %vec_l_1_load_2 = load i10 %vec_l_1_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_1_load_2"/></StgValue>
</operation>

<operation id="401" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="10">
<![CDATA[
.split6:187 %vec_l_2_load_2 = load i10 %vec_l_2_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_2_load_2"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="10">
<![CDATA[
.split6:194 %vec_l_3_load_2 = load i10 %vec_l_3_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_3_load_2"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="10">
<![CDATA[
.split6:201 %vec_l_4_load_2 = load i10 %vec_l_4_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_4_load_2"/></StgValue>
</operation>

<operation id="404" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="10">
<![CDATA[
.split6:208 %vec_l_5_load_2 = load i10 %vec_l_5_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_5_load_2"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="10">
<![CDATA[
.split6:215 %vec_l_0_load_3 = load i10 %vec_l_0_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_0_load_3"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="10">
<![CDATA[
.split6:222 %vec_l_1_load_3 = load i10 %vec_l_1_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_1_load_3"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="10">
<![CDATA[
.split6:229 %vec_l_2_load_3 = load i10 %vec_l_2_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_2_load_3"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="10">
<![CDATA[
.split6:236 %vec_l_3_load_3 = load i10 %vec_l_3_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_3_load_3"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="10">
<![CDATA[
.split6:243 %vec_l_4_load_3 = load i10 %vec_l_4_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_4_load_3"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="10">
<![CDATA[
.split6:250 %vec_l_5_load_3 = load i10 %vec_l_5_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_5_load_3"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="10">
<![CDATA[
.split6:257 %vec_l_0_load_4 = load i10 %vec_l_0_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_0_load_4"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="10">
<![CDATA[
.split6:264 %vec_l_1_load_4 = load i10 %vec_l_1_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_1_load_4"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="10">
<![CDATA[
.split6:271 %vec_l_2_load_4 = load i10 %vec_l_2_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_2_load_4"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="10">
<![CDATA[
.split6:278 %vec_l_3_load_4 = load i10 %vec_l_3_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_3_load_4"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="10">
<![CDATA[
.split6:285 %vec_l_4_load_4 = load i10 %vec_l_4_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_4_load_4"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="10">
<![CDATA[
.split6:292 %vec_l_5_load_4 = load i10 %vec_l_5_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_5_load_4"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="10">
<![CDATA[
.split6:299 %vec_l_0_load_5 = load i10 %vec_l_0_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_0_load_5"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="10">
<![CDATA[
.split6:306 %vec_l_1_load_5 = load i10 %vec_l_1_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_1_load_5"/></StgValue>
</operation>

<operation id="419" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="10">
<![CDATA[
.split6:313 %vec_l_2_load_5 = load i10 %vec_l_2_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_2_load_5"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="10">
<![CDATA[
.split6:320 %vec_l_3_load_5 = load i10 %vec_l_3_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_3_load_5"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="10">
<![CDATA[
.split6:327 %vec_l_4_load_5 = load i10 %vec_l_4_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_4_load_5"/></StgValue>
</operation>

<operation id="422" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="10">
<![CDATA[
.split6:334 %vec_l_5_load_5 = load i10 %vec_l_5_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_5_load_5"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="10">
<![CDATA[
.split6:341 %vec_l_0_load_6 = load i10 %vec_l_0_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_0_load_6"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="10">
<![CDATA[
.split6:348 %vec_l_1_load_6 = load i10 %vec_l_1_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_1_load_6"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="10">
<![CDATA[
.split6:355 %vec_l_2_load_6 = load i10 %vec_l_2_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_2_load_6"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="10">
<![CDATA[
.split6:362 %vec_l_3_load_6 = load i10 %vec_l_3_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_3_load_6"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="10">
<![CDATA[
.split6:369 %vec_l_4_load_6 = load i10 %vec_l_4_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_4_load_6"/></StgValue>
</operation>

<operation id="428" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="8" op_0_bw="10">
<![CDATA[
.split6:376 %vec_l_5_load_6 = load i10 %vec_l_5_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_5_load_6"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="10">
<![CDATA[
.split6:383 %vec_l_0_load_7 = load i10 %vec_l_0_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_0_load_7"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="10">
<![CDATA[
.split6:390 %vec_l_1_load_7 = load i10 %vec_l_1_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_1_load_7"/></StgValue>
</operation>

<operation id="431" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="10">
<![CDATA[
.split6:397 %vec_l_2_load_7 = load i10 %vec_l_2_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_2_load_7"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="10">
<![CDATA[
.split6:404 %vec_l_3_load_7 = load i10 %vec_l_3_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_3_load_7"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="10">
<![CDATA[
.split6:411 %vec_l_4_load_7 = load i10 %vec_l_4_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_4_load_7"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="10">
<![CDATA[
.split6:418 %vec_l_5_load_7 = load i10 %vec_l_5_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_5_load_7"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="10">
<![CDATA[
.split6:425 %vec_l_0_load_8 = load i10 %vec_l_0_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_0_load_8"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="10">
<![CDATA[
.split6:432 %vec_l_1_load_8 = load i10 %vec_l_1_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_1_load_8"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="10">
<![CDATA[
.split6:439 %vec_l_2_load_8 = load i10 %vec_l_2_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_2_load_8"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="10">
<![CDATA[
.split6:446 %vec_l_3_load_8 = load i10 %vec_l_3_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_3_load_8"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="10">
<![CDATA[
.split6:453 %vec_l_4_load_8 = load i10 %vec_l_4_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_4_load_8"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="10">
<![CDATA[
.split6:460 %vec_l_5_load_8 = load i10 %vec_l_5_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_5_load_8"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="10">
<![CDATA[
.split6:467 %vec_l_0_load_9 = load i10 %vec_l_0_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_0_load_9"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="10">
<![CDATA[
.split6:474 %vec_l_1_load_9 = load i10 %vec_l_1_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_1_load_9"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="10">
<![CDATA[
.split6:481 %vec_l_2_load_9 = load i10 %vec_l_2_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_2_load_9"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="10">
<![CDATA[
.split6:488 %vec_l_3_load_9 = load i10 %vec_l_3_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_3_load_9"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="10">
<![CDATA[
.split6:495 %vec_l_4_load_9 = load i10 %vec_l_4_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_4_load_9"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="10">
<![CDATA[
.split6:502 %vec_l_5_load_9 = load i10 %vec_l_5_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_5_load_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="447" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="6">
<![CDATA[
.split6:87 %coeffs_l_load = load i6 %coeffs_l_addr_1

]]></Node>
<StgValue><ssdm name="coeffs_l_load"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="8">
<![CDATA[
.split6:88 %zext_ln32 = zext i8 %coeffs_l_load

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="10">
<![CDATA[
.split6:89 %vec_l_0_load = load i10 %vec_l_0_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_0_load"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="8">
<![CDATA[
.split6:90 %zext_ln32_1 = zext i8 %vec_l_0_load

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:91 %mul_ln32 = mul i16 %zext_ln32_1, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="10">
<![CDATA[
.split6:96 %vec_l_1_load = load i10 %vec_l_1_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_1_load"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="8">
<![CDATA[
.split6:97 %zext_ln32_3 = zext i8 %vec_l_1_load

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:98 %mul_ln32_1 = mul i16 %zext_ln32_3, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_1"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="10">
<![CDATA[
.split6:103 %vec_l_2_load = load i10 %vec_l_2_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_2_load"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="8">
<![CDATA[
.split6:104 %zext_ln32_5 = zext i8 %vec_l_2_load

]]></Node>
<StgValue><ssdm name="zext_ln32_5"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:105 %mul_ln32_2 = mul i16 %zext_ln32_5, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_2"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="10">
<![CDATA[
.split6:110 %vec_l_3_load = load i10 %vec_l_3_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_3_load"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="8">
<![CDATA[
.split6:111 %zext_ln32_7 = zext i8 %vec_l_3_load

]]></Node>
<StgValue><ssdm name="zext_ln32_7"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:112 %mul_ln32_3 = mul i16 %zext_ln32_7, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_3"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="10">
<![CDATA[
.split6:117 %vec_l_4_load = load i10 %vec_l_4_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_4_load"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="8">
<![CDATA[
.split6:118 %zext_ln32_9 = zext i8 %vec_l_4_load

]]></Node>
<StgValue><ssdm name="zext_ln32_9"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:119 %mul_ln32_4 = mul i16 %zext_ln32_9, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_4"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="10">
<![CDATA[
.split6:124 %vec_l_5_load = load i10 %vec_l_5_addr_4

]]></Node>
<StgValue><ssdm name="vec_l_5_load"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="8">
<![CDATA[
.split6:125 %zext_ln32_11 = zext i8 %vec_l_5_load

]]></Node>
<StgValue><ssdm name="zext_ln32_11"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:126 %mul_ln32_5 = mul i16 %zext_ln32_11, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_5"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="10">
<![CDATA[
.split6:131 %vec_l_0_load_1 = load i10 %vec_l_0_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_0_load_1"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="8">
<![CDATA[
.split6:132 %zext_ln32_13 = zext i8 %vec_l_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln32_13"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:133 %mul_ln32_6 = mul i16 %zext_ln32_13, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_6"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="10">
<![CDATA[
.split6:138 %vec_l_1_load_1 = load i10 %vec_l_1_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_1_load_1"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="8">
<![CDATA[
.split6:139 %zext_ln32_15 = zext i8 %vec_l_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln32_15"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:140 %mul_ln32_7 = mul i16 %zext_ln32_15, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_7"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="10">
<![CDATA[
.split6:145 %vec_l_2_load_1 = load i10 %vec_l_2_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_2_load_1"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="8">
<![CDATA[
.split6:146 %zext_ln32_17 = zext i8 %vec_l_2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln32_17"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:147 %mul_ln32_8 = mul i16 %zext_ln32_17, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_8"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="10">
<![CDATA[
.split6:152 %vec_l_3_load_1 = load i10 %vec_l_3_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_3_load_1"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="8">
<![CDATA[
.split6:153 %zext_ln32_19 = zext i8 %vec_l_3_load_1

]]></Node>
<StgValue><ssdm name="zext_ln32_19"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:154 %mul_ln32_9 = mul i16 %zext_ln32_19, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_9"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="10">
<![CDATA[
.split6:159 %vec_l_4_load_1 = load i10 %vec_l_4_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_4_load_1"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="8">
<![CDATA[
.split6:160 %zext_ln32_21 = zext i8 %vec_l_4_load_1

]]></Node>
<StgValue><ssdm name="zext_ln32_21"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:161 %mul_ln32_10 = mul i16 %zext_ln32_21, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_10"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="10">
<![CDATA[
.split6:166 %vec_l_5_load_1 = load i10 %vec_l_5_addr_5

]]></Node>
<StgValue><ssdm name="vec_l_5_load_1"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="8">
<![CDATA[
.split6:167 %zext_ln32_23 = zext i8 %vec_l_5_load_1

]]></Node>
<StgValue><ssdm name="zext_ln32_23"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:168 %mul_ln32_11 = mul i16 %zext_ln32_23, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_11"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="10">
<![CDATA[
.split6:173 %vec_l_0_load_2 = load i10 %vec_l_0_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_0_load_2"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="8">
<![CDATA[
.split6:174 %zext_ln32_25 = zext i8 %vec_l_0_load_2

]]></Node>
<StgValue><ssdm name="zext_ln32_25"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:175 %mul_ln32_12 = mul i16 %zext_ln32_25, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_12"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="10">
<![CDATA[
.split6:180 %vec_l_1_load_2 = load i10 %vec_l_1_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_1_load_2"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="8">
<![CDATA[
.split6:181 %zext_ln32_27 = zext i8 %vec_l_1_load_2

]]></Node>
<StgValue><ssdm name="zext_ln32_27"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:182 %mul_ln32_13 = mul i16 %zext_ln32_27, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_13"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="10">
<![CDATA[
.split6:187 %vec_l_2_load_2 = load i10 %vec_l_2_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_2_load_2"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="8">
<![CDATA[
.split6:188 %zext_ln32_29 = zext i8 %vec_l_2_load_2

]]></Node>
<StgValue><ssdm name="zext_ln32_29"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:189 %mul_ln32_14 = mul i16 %zext_ln32_29, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_14"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="10">
<![CDATA[
.split6:194 %vec_l_3_load_2 = load i10 %vec_l_3_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_3_load_2"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="8">
<![CDATA[
.split6:195 %zext_ln32_31 = zext i8 %vec_l_3_load_2

]]></Node>
<StgValue><ssdm name="zext_ln32_31"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:196 %mul_ln32_15 = mul i16 %zext_ln32_31, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_15"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="10">
<![CDATA[
.split6:201 %vec_l_4_load_2 = load i10 %vec_l_4_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_4_load_2"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="8">
<![CDATA[
.split6:202 %zext_ln32_33 = zext i8 %vec_l_4_load_2

]]></Node>
<StgValue><ssdm name="zext_ln32_33"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:203 %mul_ln32_16 = mul i16 %zext_ln32_33, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_16"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="10">
<![CDATA[
.split6:208 %vec_l_5_load_2 = load i10 %vec_l_5_addr_6

]]></Node>
<StgValue><ssdm name="vec_l_5_load_2"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="8">
<![CDATA[
.split6:209 %zext_ln32_35 = zext i8 %vec_l_5_load_2

]]></Node>
<StgValue><ssdm name="zext_ln32_35"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:210 %mul_ln32_17 = mul i16 %zext_ln32_35, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_17"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="10">
<![CDATA[
.split6:215 %vec_l_0_load_3 = load i10 %vec_l_0_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_0_load_3"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="8">
<![CDATA[
.split6:216 %zext_ln32_37 = zext i8 %vec_l_0_load_3

]]></Node>
<StgValue><ssdm name="zext_ln32_37"/></StgValue>
</operation>

<operation id="505" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:217 %mul_ln32_18 = mul i16 %zext_ln32_37, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_18"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="10">
<![CDATA[
.split6:222 %vec_l_1_load_3 = load i10 %vec_l_1_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_1_load_3"/></StgValue>
</operation>

<operation id="507" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="8">
<![CDATA[
.split6:223 %zext_ln32_39 = zext i8 %vec_l_1_load_3

]]></Node>
<StgValue><ssdm name="zext_ln32_39"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:224 %mul_ln32_19 = mul i16 %zext_ln32_39, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_19"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="10">
<![CDATA[
.split6:229 %vec_l_2_load_3 = load i10 %vec_l_2_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_2_load_3"/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="8">
<![CDATA[
.split6:230 %zext_ln32_41 = zext i8 %vec_l_2_load_3

]]></Node>
<StgValue><ssdm name="zext_ln32_41"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:231 %mul_ln32_20 = mul i16 %zext_ln32_41, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_20"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="10">
<![CDATA[
.split6:236 %vec_l_3_load_3 = load i10 %vec_l_3_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_3_load_3"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="8">
<![CDATA[
.split6:237 %zext_ln32_43 = zext i8 %vec_l_3_load_3

]]></Node>
<StgValue><ssdm name="zext_ln32_43"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:238 %mul_ln32_21 = mul i16 %zext_ln32_43, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_21"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="10">
<![CDATA[
.split6:243 %vec_l_4_load_3 = load i10 %vec_l_4_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_4_load_3"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="8">
<![CDATA[
.split6:244 %zext_ln32_45 = zext i8 %vec_l_4_load_3

]]></Node>
<StgValue><ssdm name="zext_ln32_45"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:245 %mul_ln32_22 = mul i16 %zext_ln32_45, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_22"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="10">
<![CDATA[
.split6:250 %vec_l_5_load_3 = load i10 %vec_l_5_addr_7

]]></Node>
<StgValue><ssdm name="vec_l_5_load_3"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="8">
<![CDATA[
.split6:251 %zext_ln32_47 = zext i8 %vec_l_5_load_3

]]></Node>
<StgValue><ssdm name="zext_ln32_47"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:252 %mul_ln32_23 = mul i16 %zext_ln32_47, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_23"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="10">
<![CDATA[
.split6:257 %vec_l_0_load_4 = load i10 %vec_l_0_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_0_load_4"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="8">
<![CDATA[
.split6:258 %zext_ln32_49 = zext i8 %vec_l_0_load_4

]]></Node>
<StgValue><ssdm name="zext_ln32_49"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:259 %mul_ln32_24 = mul i16 %zext_ln32_49, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_24"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="10">
<![CDATA[
.split6:264 %vec_l_1_load_4 = load i10 %vec_l_1_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_1_load_4"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="8">
<![CDATA[
.split6:265 %zext_ln32_51 = zext i8 %vec_l_1_load_4

]]></Node>
<StgValue><ssdm name="zext_ln32_51"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:266 %mul_ln32_25 = mul i16 %zext_ln32_51, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_25"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="10">
<![CDATA[
.split6:271 %vec_l_2_load_4 = load i10 %vec_l_2_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_2_load_4"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="8">
<![CDATA[
.split6:272 %zext_ln32_53 = zext i8 %vec_l_2_load_4

]]></Node>
<StgValue><ssdm name="zext_ln32_53"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:273 %mul_ln32_26 = mul i16 %zext_ln32_53, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_26"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="10">
<![CDATA[
.split6:278 %vec_l_3_load_4 = load i10 %vec_l_3_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_3_load_4"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="8">
<![CDATA[
.split6:279 %zext_ln32_55 = zext i8 %vec_l_3_load_4

]]></Node>
<StgValue><ssdm name="zext_ln32_55"/></StgValue>
</operation>

<operation id="532" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:280 %mul_ln32_27 = mul i16 %zext_ln32_55, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_27"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="10">
<![CDATA[
.split6:285 %vec_l_4_load_4 = load i10 %vec_l_4_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_4_load_4"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="8">
<![CDATA[
.split6:286 %zext_ln32_57 = zext i8 %vec_l_4_load_4

]]></Node>
<StgValue><ssdm name="zext_ln32_57"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:287 %mul_ln32_28 = mul i16 %zext_ln32_57, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_28"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="10">
<![CDATA[
.split6:292 %vec_l_5_load_4 = load i10 %vec_l_5_addr_8

]]></Node>
<StgValue><ssdm name="vec_l_5_load_4"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="8">
<![CDATA[
.split6:293 %zext_ln32_59 = zext i8 %vec_l_5_load_4

]]></Node>
<StgValue><ssdm name="zext_ln32_59"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:294 %mul_ln32_29 = mul i16 %zext_ln32_59, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_29"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="10">
<![CDATA[
.split6:299 %vec_l_0_load_5 = load i10 %vec_l_0_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_0_load_5"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="8">
<![CDATA[
.split6:300 %zext_ln32_61 = zext i8 %vec_l_0_load_5

]]></Node>
<StgValue><ssdm name="zext_ln32_61"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:301 %mul_ln32_30 = mul i16 %zext_ln32_61, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_30"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="10">
<![CDATA[
.split6:306 %vec_l_1_load_5 = load i10 %vec_l_1_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_1_load_5"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="8">
<![CDATA[
.split6:307 %zext_ln32_63 = zext i8 %vec_l_1_load_5

]]></Node>
<StgValue><ssdm name="zext_ln32_63"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:308 %mul_ln32_31 = mul i16 %zext_ln32_63, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_31"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="10">
<![CDATA[
.split6:313 %vec_l_2_load_5 = load i10 %vec_l_2_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_2_load_5"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="8">
<![CDATA[
.split6:314 %zext_ln32_65 = zext i8 %vec_l_2_load_5

]]></Node>
<StgValue><ssdm name="zext_ln32_65"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:315 %mul_ln32_32 = mul i16 %zext_ln32_65, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_32"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="10">
<![CDATA[
.split6:320 %vec_l_3_load_5 = load i10 %vec_l_3_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_3_load_5"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="8">
<![CDATA[
.split6:321 %zext_ln32_67 = zext i8 %vec_l_3_load_5

]]></Node>
<StgValue><ssdm name="zext_ln32_67"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:322 %mul_ln32_33 = mul i16 %zext_ln32_67, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_33"/></StgValue>
</operation>

<operation id="551" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="10">
<![CDATA[
.split6:327 %vec_l_4_load_5 = load i10 %vec_l_4_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_4_load_5"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="8">
<![CDATA[
.split6:328 %zext_ln32_69 = zext i8 %vec_l_4_load_5

]]></Node>
<StgValue><ssdm name="zext_ln32_69"/></StgValue>
</operation>

<operation id="553" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:329 %mul_ln32_34 = mul i16 %zext_ln32_69, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_34"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="10">
<![CDATA[
.split6:334 %vec_l_5_load_5 = load i10 %vec_l_5_addr_9

]]></Node>
<StgValue><ssdm name="vec_l_5_load_5"/></StgValue>
</operation>

<operation id="555" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="8">
<![CDATA[
.split6:335 %zext_ln32_71 = zext i8 %vec_l_5_load_5

]]></Node>
<StgValue><ssdm name="zext_ln32_71"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:336 %mul_ln32_35 = mul i16 %zext_ln32_71, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_35"/></StgValue>
</operation>

<operation id="557" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="10">
<![CDATA[
.split6:341 %vec_l_0_load_6 = load i10 %vec_l_0_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_0_load_6"/></StgValue>
</operation>

<operation id="558" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="8">
<![CDATA[
.split6:342 %zext_ln32_73 = zext i8 %vec_l_0_load_6

]]></Node>
<StgValue><ssdm name="zext_ln32_73"/></StgValue>
</operation>

<operation id="559" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:343 %mul_ln32_36 = mul i16 %zext_ln32_73, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_36"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="8" op_0_bw="10">
<![CDATA[
.split6:348 %vec_l_1_load_6 = load i10 %vec_l_1_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_1_load_6"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="8">
<![CDATA[
.split6:349 %zext_ln32_75 = zext i8 %vec_l_1_load_6

]]></Node>
<StgValue><ssdm name="zext_ln32_75"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:350 %mul_ln32_37 = mul i16 %zext_ln32_75, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_37"/></StgValue>
</operation>

<operation id="563" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="10">
<![CDATA[
.split6:355 %vec_l_2_load_6 = load i10 %vec_l_2_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_2_load_6"/></StgValue>
</operation>

<operation id="564" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="8">
<![CDATA[
.split6:356 %zext_ln32_77 = zext i8 %vec_l_2_load_6

]]></Node>
<StgValue><ssdm name="zext_ln32_77"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:357 %mul_ln32_38 = mul i16 %zext_ln32_77, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_38"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="10">
<![CDATA[
.split6:362 %vec_l_3_load_6 = load i10 %vec_l_3_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_3_load_6"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="8">
<![CDATA[
.split6:363 %zext_ln32_79 = zext i8 %vec_l_3_load_6

]]></Node>
<StgValue><ssdm name="zext_ln32_79"/></StgValue>
</operation>

<operation id="568" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:364 %mul_ln32_39 = mul i16 %zext_ln32_79, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_39"/></StgValue>
</operation>

<operation id="569" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="10">
<![CDATA[
.split6:369 %vec_l_4_load_6 = load i10 %vec_l_4_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_4_load_6"/></StgValue>
</operation>

<operation id="570" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="8">
<![CDATA[
.split6:370 %zext_ln32_81 = zext i8 %vec_l_4_load_6

]]></Node>
<StgValue><ssdm name="zext_ln32_81"/></StgValue>
</operation>

<operation id="571" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:371 %mul_ln32_40 = mul i16 %zext_ln32_81, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_40"/></StgValue>
</operation>

<operation id="572" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="8" op_0_bw="10">
<![CDATA[
.split6:376 %vec_l_5_load_6 = load i10 %vec_l_5_addr_10

]]></Node>
<StgValue><ssdm name="vec_l_5_load_6"/></StgValue>
</operation>

<operation id="573" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="8">
<![CDATA[
.split6:377 %zext_ln32_83 = zext i8 %vec_l_5_load_6

]]></Node>
<StgValue><ssdm name="zext_ln32_83"/></StgValue>
</operation>

<operation id="574" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:378 %mul_ln32_41 = mul i16 %zext_ln32_83, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_41"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="10">
<![CDATA[
.split6:383 %vec_l_0_load_7 = load i10 %vec_l_0_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_0_load_7"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="8">
<![CDATA[
.split6:384 %zext_ln32_85 = zext i8 %vec_l_0_load_7

]]></Node>
<StgValue><ssdm name="zext_ln32_85"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:385 %mul_ln32_42 = mul i16 %zext_ln32_85, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_42"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="10">
<![CDATA[
.split6:390 %vec_l_1_load_7 = load i10 %vec_l_1_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_1_load_7"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="8">
<![CDATA[
.split6:391 %zext_ln32_87 = zext i8 %vec_l_1_load_7

]]></Node>
<StgValue><ssdm name="zext_ln32_87"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:392 %mul_ln32_43 = mul i16 %zext_ln32_87, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_43"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="10">
<![CDATA[
.split6:397 %vec_l_2_load_7 = load i10 %vec_l_2_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_2_load_7"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="8">
<![CDATA[
.split6:398 %zext_ln32_89 = zext i8 %vec_l_2_load_7

]]></Node>
<StgValue><ssdm name="zext_ln32_89"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:399 %mul_ln32_44 = mul i16 %zext_ln32_89, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_44"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="10">
<![CDATA[
.split6:404 %vec_l_3_load_7 = load i10 %vec_l_3_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_3_load_7"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="8">
<![CDATA[
.split6:405 %zext_ln32_91 = zext i8 %vec_l_3_load_7

]]></Node>
<StgValue><ssdm name="zext_ln32_91"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:406 %mul_ln32_45 = mul i16 %zext_ln32_91, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_45"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="10">
<![CDATA[
.split6:411 %vec_l_4_load_7 = load i10 %vec_l_4_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_4_load_7"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="8">
<![CDATA[
.split6:412 %zext_ln32_93 = zext i8 %vec_l_4_load_7

]]></Node>
<StgValue><ssdm name="zext_ln32_93"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:413 %mul_ln32_46 = mul i16 %zext_ln32_93, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_46"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="10">
<![CDATA[
.split6:418 %vec_l_5_load_7 = load i10 %vec_l_5_addr_11

]]></Node>
<StgValue><ssdm name="vec_l_5_load_7"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="8">
<![CDATA[
.split6:419 %zext_ln32_95 = zext i8 %vec_l_5_load_7

]]></Node>
<StgValue><ssdm name="zext_ln32_95"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:420 %mul_ln32_47 = mul i16 %zext_ln32_95, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_47"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="10">
<![CDATA[
.split6:425 %vec_l_0_load_8 = load i10 %vec_l_0_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_0_load_8"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="8">
<![CDATA[
.split6:426 %zext_ln32_97 = zext i8 %vec_l_0_load_8

]]></Node>
<StgValue><ssdm name="zext_ln32_97"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:427 %mul_ln32_48 = mul i16 %zext_ln32_97, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_48"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="8" op_0_bw="10">
<![CDATA[
.split6:432 %vec_l_1_load_8 = load i10 %vec_l_1_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_1_load_8"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="8">
<![CDATA[
.split6:433 %zext_ln32_99 = zext i8 %vec_l_1_load_8

]]></Node>
<StgValue><ssdm name="zext_ln32_99"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:434 %mul_ln32_49 = mul i16 %zext_ln32_99, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_49"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="10">
<![CDATA[
.split6:439 %vec_l_2_load_8 = load i10 %vec_l_2_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_2_load_8"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="8">
<![CDATA[
.split6:440 %zext_ln32_101 = zext i8 %vec_l_2_load_8

]]></Node>
<StgValue><ssdm name="zext_ln32_101"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:441 %mul_ln32_50 = mul i16 %zext_ln32_101, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_50"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="8" op_0_bw="10">
<![CDATA[
.split6:446 %vec_l_3_load_8 = load i10 %vec_l_3_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_3_load_8"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="8">
<![CDATA[
.split6:447 %zext_ln32_103 = zext i8 %vec_l_3_load_8

]]></Node>
<StgValue><ssdm name="zext_ln32_103"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:448 %mul_ln32_51 = mul i16 %zext_ln32_103, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_51"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="10">
<![CDATA[
.split6:453 %vec_l_4_load_8 = load i10 %vec_l_4_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_4_load_8"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="8">
<![CDATA[
.split6:454 %zext_ln32_105 = zext i8 %vec_l_4_load_8

]]></Node>
<StgValue><ssdm name="zext_ln32_105"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:455 %mul_ln32_52 = mul i16 %zext_ln32_105, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_52"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="8" op_0_bw="10">
<![CDATA[
.split6:460 %vec_l_5_load_8 = load i10 %vec_l_5_addr_12

]]></Node>
<StgValue><ssdm name="vec_l_5_load_8"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="8">
<![CDATA[
.split6:461 %zext_ln32_107 = zext i8 %vec_l_5_load_8

]]></Node>
<StgValue><ssdm name="zext_ln32_107"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:462 %mul_ln32_53 = mul i16 %zext_ln32_107, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_53"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="10">
<![CDATA[
.split6:467 %vec_l_0_load_9 = load i10 %vec_l_0_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_0_load_9"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="8">
<![CDATA[
.split6:468 %zext_ln32_109 = zext i8 %vec_l_0_load_9

]]></Node>
<StgValue><ssdm name="zext_ln32_109"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:469 %mul_ln32_54 = mul i16 %zext_ln32_109, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_54"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="10">
<![CDATA[
.split6:474 %vec_l_1_load_9 = load i10 %vec_l_1_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_1_load_9"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="8">
<![CDATA[
.split6:475 %zext_ln32_111 = zext i8 %vec_l_1_load_9

]]></Node>
<StgValue><ssdm name="zext_ln32_111"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:476 %mul_ln32_55 = mul i16 %zext_ln32_111, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_55"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="10">
<![CDATA[
.split6:481 %vec_l_2_load_9 = load i10 %vec_l_2_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_2_load_9"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="8">
<![CDATA[
.split6:482 %zext_ln32_113 = zext i8 %vec_l_2_load_9

]]></Node>
<StgValue><ssdm name="zext_ln32_113"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:483 %mul_ln32_56 = mul i16 %zext_ln32_113, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_56"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="10">
<![CDATA[
.split6:488 %vec_l_3_load_9 = load i10 %vec_l_3_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_3_load_9"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="8">
<![CDATA[
.split6:489 %zext_ln32_115 = zext i8 %vec_l_3_load_9

]]></Node>
<StgValue><ssdm name="zext_ln32_115"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:490 %mul_ln32_57 = mul i16 %zext_ln32_115, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_57"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="8" op_0_bw="10">
<![CDATA[
.split6:495 %vec_l_4_load_9 = load i10 %vec_l_4_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_4_load_9"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="8">
<![CDATA[
.split6:496 %zext_ln32_117 = zext i8 %vec_l_4_load_9

]]></Node>
<StgValue><ssdm name="zext_ln32_117"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:497 %mul_ln32_58 = mul i16 %zext_ln32_117, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_58"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="8" op_0_bw="10">
<![CDATA[
.split6:502 %vec_l_5_load_9 = load i10 %vec_l_5_addr_13

]]></Node>
<StgValue><ssdm name="vec_l_5_load_9"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="8">
<![CDATA[
.split6:503 %zext_ln32_119 = zext i8 %vec_l_5_load_9

]]></Node>
<StgValue><ssdm name="zext_ln32_119"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:504 %mul_ln32_59 = mul i16 %zext_ln32_119, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_59"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="629" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:91 %mul_ln32 = mul i16 %zext_ln32_1, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="630" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:98 %mul_ln32_1 = mul i16 %zext_ln32_3, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_1"/></StgValue>
</operation>

<operation id="631" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:105 %mul_ln32_2 = mul i16 %zext_ln32_5, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_2"/></StgValue>
</operation>

<operation id="632" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:112 %mul_ln32_3 = mul i16 %zext_ln32_7, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_3"/></StgValue>
</operation>

<operation id="633" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:119 %mul_ln32_4 = mul i16 %zext_ln32_9, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_4"/></StgValue>
</operation>

<operation id="634" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:126 %mul_ln32_5 = mul i16 %zext_ln32_11, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_5"/></StgValue>
</operation>

<operation id="635" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:133 %mul_ln32_6 = mul i16 %zext_ln32_13, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_6"/></StgValue>
</operation>

<operation id="636" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:140 %mul_ln32_7 = mul i16 %zext_ln32_15, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_7"/></StgValue>
</operation>

<operation id="637" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:147 %mul_ln32_8 = mul i16 %zext_ln32_17, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_8"/></StgValue>
</operation>

<operation id="638" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:154 %mul_ln32_9 = mul i16 %zext_ln32_19, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_9"/></StgValue>
</operation>

<operation id="639" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:161 %mul_ln32_10 = mul i16 %zext_ln32_21, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_10"/></StgValue>
</operation>

<operation id="640" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:168 %mul_ln32_11 = mul i16 %zext_ln32_23, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_11"/></StgValue>
</operation>

<operation id="641" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:175 %mul_ln32_12 = mul i16 %zext_ln32_25, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_12"/></StgValue>
</operation>

<operation id="642" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:182 %mul_ln32_13 = mul i16 %zext_ln32_27, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_13"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:189 %mul_ln32_14 = mul i16 %zext_ln32_29, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_14"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:196 %mul_ln32_15 = mul i16 %zext_ln32_31, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_15"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:203 %mul_ln32_16 = mul i16 %zext_ln32_33, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_16"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:210 %mul_ln32_17 = mul i16 %zext_ln32_35, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_17"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:217 %mul_ln32_18 = mul i16 %zext_ln32_37, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_18"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:224 %mul_ln32_19 = mul i16 %zext_ln32_39, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_19"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:231 %mul_ln32_20 = mul i16 %zext_ln32_41, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_20"/></StgValue>
</operation>

<operation id="650" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:238 %mul_ln32_21 = mul i16 %zext_ln32_43, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_21"/></StgValue>
</operation>

<operation id="651" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:245 %mul_ln32_22 = mul i16 %zext_ln32_45, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_22"/></StgValue>
</operation>

<operation id="652" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:252 %mul_ln32_23 = mul i16 %zext_ln32_47, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_23"/></StgValue>
</operation>

<operation id="653" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:259 %mul_ln32_24 = mul i16 %zext_ln32_49, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_24"/></StgValue>
</operation>

<operation id="654" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:266 %mul_ln32_25 = mul i16 %zext_ln32_51, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_25"/></StgValue>
</operation>

<operation id="655" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:273 %mul_ln32_26 = mul i16 %zext_ln32_53, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_26"/></StgValue>
</operation>

<operation id="656" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:280 %mul_ln32_27 = mul i16 %zext_ln32_55, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_27"/></StgValue>
</operation>

<operation id="657" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:287 %mul_ln32_28 = mul i16 %zext_ln32_57, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_28"/></StgValue>
</operation>

<operation id="658" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:294 %mul_ln32_29 = mul i16 %zext_ln32_59, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_29"/></StgValue>
</operation>

<operation id="659" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:301 %mul_ln32_30 = mul i16 %zext_ln32_61, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_30"/></StgValue>
</operation>

<operation id="660" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:308 %mul_ln32_31 = mul i16 %zext_ln32_63, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_31"/></StgValue>
</operation>

<operation id="661" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:315 %mul_ln32_32 = mul i16 %zext_ln32_65, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_32"/></StgValue>
</operation>

<operation id="662" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:322 %mul_ln32_33 = mul i16 %zext_ln32_67, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_33"/></StgValue>
</operation>

<operation id="663" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:329 %mul_ln32_34 = mul i16 %zext_ln32_69, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_34"/></StgValue>
</operation>

<operation id="664" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:336 %mul_ln32_35 = mul i16 %zext_ln32_71, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_35"/></StgValue>
</operation>

<operation id="665" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:343 %mul_ln32_36 = mul i16 %zext_ln32_73, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_36"/></StgValue>
</operation>

<operation id="666" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:350 %mul_ln32_37 = mul i16 %zext_ln32_75, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_37"/></StgValue>
</operation>

<operation id="667" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:357 %mul_ln32_38 = mul i16 %zext_ln32_77, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_38"/></StgValue>
</operation>

<operation id="668" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:364 %mul_ln32_39 = mul i16 %zext_ln32_79, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_39"/></StgValue>
</operation>

<operation id="669" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:371 %mul_ln32_40 = mul i16 %zext_ln32_81, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_40"/></StgValue>
</operation>

<operation id="670" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:378 %mul_ln32_41 = mul i16 %zext_ln32_83, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_41"/></StgValue>
</operation>

<operation id="671" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:385 %mul_ln32_42 = mul i16 %zext_ln32_85, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_42"/></StgValue>
</operation>

<operation id="672" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:392 %mul_ln32_43 = mul i16 %zext_ln32_87, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_43"/></StgValue>
</operation>

<operation id="673" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:399 %mul_ln32_44 = mul i16 %zext_ln32_89, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_44"/></StgValue>
</operation>

<operation id="674" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:406 %mul_ln32_45 = mul i16 %zext_ln32_91, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_45"/></StgValue>
</operation>

<operation id="675" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:413 %mul_ln32_46 = mul i16 %zext_ln32_93, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_46"/></StgValue>
</operation>

<operation id="676" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:420 %mul_ln32_47 = mul i16 %zext_ln32_95, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_47"/></StgValue>
</operation>

<operation id="677" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:427 %mul_ln32_48 = mul i16 %zext_ln32_97, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_48"/></StgValue>
</operation>

<operation id="678" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:434 %mul_ln32_49 = mul i16 %zext_ln32_99, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_49"/></StgValue>
</operation>

<operation id="679" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:441 %mul_ln32_50 = mul i16 %zext_ln32_101, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_50"/></StgValue>
</operation>

<operation id="680" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:448 %mul_ln32_51 = mul i16 %zext_ln32_103, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_51"/></StgValue>
</operation>

<operation id="681" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:455 %mul_ln32_52 = mul i16 %zext_ln32_105, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_52"/></StgValue>
</operation>

<operation id="682" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:462 %mul_ln32_53 = mul i16 %zext_ln32_107, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_53"/></StgValue>
</operation>

<operation id="683" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:469 %mul_ln32_54 = mul i16 %zext_ln32_109, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_54"/></StgValue>
</operation>

<operation id="684" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:476 %mul_ln32_55 = mul i16 %zext_ln32_111, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_55"/></StgValue>
</operation>

<operation id="685" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:483 %mul_ln32_56 = mul i16 %zext_ln32_113, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_56"/></StgValue>
</operation>

<operation id="686" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:490 %mul_ln32_57 = mul i16 %zext_ln32_115, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_57"/></StgValue>
</operation>

<operation id="687" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:497 %mul_ln32_58 = mul i16 %zext_ln32_117, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_58"/></StgValue>
</operation>

<operation id="688" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:504 %mul_ln32_59 = mul i16 %zext_ln32_119, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_59"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="689" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:91 %mul_ln32 = mul i16 %zext_ln32_1, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="16">
<![CDATA[
.split6:92 %zext_ln32_2 = zext i16 %mul_ln32

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="691" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32">
<![CDATA[
.split6:93 %accumulators_0_0_load = load i32 %accumulators_0_0

]]></Node>
<StgValue><ssdm name="accumulators_0_0_load"/></StgValue>
</operation>

<operation id="692" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:94 %add_ln32 = add i32 %accumulators_0_0_load, i32 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="693" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:98 %mul_ln32_1 = mul i16 %zext_ln32_3, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_1"/></StgValue>
</operation>

<operation id="694" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="16">
<![CDATA[
.split6:99 %zext_ln32_4 = zext i16 %mul_ln32_1

]]></Node>
<StgValue><ssdm name="zext_ln32_4"/></StgValue>
</operation>

<operation id="695" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
.split6:100 %accumulators_1_0_load = load i32 %accumulators_1_0

]]></Node>
<StgValue><ssdm name="accumulators_1_0_load"/></StgValue>
</operation>

<operation id="696" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:101 %add_ln32_1 = add i32 %accumulators_1_0_load, i32 %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="697" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:105 %mul_ln32_2 = mul i16 %zext_ln32_5, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_2"/></StgValue>
</operation>

<operation id="698" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="16">
<![CDATA[
.split6:106 %zext_ln32_6 = zext i16 %mul_ln32_2

]]></Node>
<StgValue><ssdm name="zext_ln32_6"/></StgValue>
</operation>

<operation id="699" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32">
<![CDATA[
.split6:107 %accumulators_2_0_load = load i32 %accumulators_2_0

]]></Node>
<StgValue><ssdm name="accumulators_2_0_load"/></StgValue>
</operation>

<operation id="700" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:108 %add_ln32_2 = add i32 %accumulators_2_0_load, i32 %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="701" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:112 %mul_ln32_3 = mul i16 %zext_ln32_7, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_3"/></StgValue>
</operation>

<operation id="702" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="16">
<![CDATA[
.split6:113 %zext_ln32_8 = zext i16 %mul_ln32_3

]]></Node>
<StgValue><ssdm name="zext_ln32_8"/></StgValue>
</operation>

<operation id="703" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32">
<![CDATA[
.split6:114 %accumulators_3_0_load = load i32 %accumulators_3_0

]]></Node>
<StgValue><ssdm name="accumulators_3_0_load"/></StgValue>
</operation>

<operation id="704" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:115 %add_ln32_3 = add i32 %accumulators_3_0_load, i32 %zext_ln32_8

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>

<operation id="705" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:119 %mul_ln32_4 = mul i16 %zext_ln32_9, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_4"/></StgValue>
</operation>

<operation id="706" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="16">
<![CDATA[
.split6:120 %zext_ln32_10 = zext i16 %mul_ln32_4

]]></Node>
<StgValue><ssdm name="zext_ln32_10"/></StgValue>
</operation>

<operation id="707" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32">
<![CDATA[
.split6:121 %accumulators_4_0_load = load i32 %accumulators_4_0

]]></Node>
<StgValue><ssdm name="accumulators_4_0_load"/></StgValue>
</operation>

<operation id="708" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:122 %add_ln32_4 = add i32 %accumulators_4_0_load, i32 %zext_ln32_10

]]></Node>
<StgValue><ssdm name="add_ln32_4"/></StgValue>
</operation>

<operation id="709" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:126 %mul_ln32_5 = mul i16 %zext_ln32_11, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_5"/></StgValue>
</operation>

<operation id="710" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="16">
<![CDATA[
.split6:127 %zext_ln32_12 = zext i16 %mul_ln32_5

]]></Node>
<StgValue><ssdm name="zext_ln32_12"/></StgValue>
</operation>

<operation id="711" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32">
<![CDATA[
.split6:128 %accumulators_5_0_load = load i32 %accumulators_5_0

]]></Node>
<StgValue><ssdm name="accumulators_5_0_load"/></StgValue>
</operation>

<operation id="712" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:129 %add_ln32_5 = add i32 %accumulators_5_0_load, i32 %zext_ln32_12

]]></Node>
<StgValue><ssdm name="add_ln32_5"/></StgValue>
</operation>

<operation id="713" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:133 %mul_ln32_6 = mul i16 %zext_ln32_13, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_6"/></StgValue>
</operation>

<operation id="714" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="16">
<![CDATA[
.split6:134 %zext_ln32_14 = zext i16 %mul_ln32_6

]]></Node>
<StgValue><ssdm name="zext_ln32_14"/></StgValue>
</operation>

<operation id="715" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32">
<![CDATA[
.split6:135 %accumulators_6_0_load = load i32 %accumulators_6_0

]]></Node>
<StgValue><ssdm name="accumulators_6_0_load"/></StgValue>
</operation>

<operation id="716" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:136 %add_ln32_6 = add i32 %accumulators_6_0_load, i32 %zext_ln32_14

]]></Node>
<StgValue><ssdm name="add_ln32_6"/></StgValue>
</operation>

<operation id="717" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:140 %mul_ln32_7 = mul i16 %zext_ln32_15, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_7"/></StgValue>
</operation>

<operation id="718" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="16">
<![CDATA[
.split6:141 %zext_ln32_16 = zext i16 %mul_ln32_7

]]></Node>
<StgValue><ssdm name="zext_ln32_16"/></StgValue>
</operation>

<operation id="719" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
.split6:142 %accumulators_7_0_load = load i32 %accumulators_7_0

]]></Node>
<StgValue><ssdm name="accumulators_7_0_load"/></StgValue>
</operation>

<operation id="720" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:143 %add_ln32_7 = add i32 %accumulators_7_0_load, i32 %zext_ln32_16

]]></Node>
<StgValue><ssdm name="add_ln32_7"/></StgValue>
</operation>

<operation id="721" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:147 %mul_ln32_8 = mul i16 %zext_ln32_17, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_8"/></StgValue>
</operation>

<operation id="722" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="16">
<![CDATA[
.split6:148 %zext_ln32_18 = zext i16 %mul_ln32_8

]]></Node>
<StgValue><ssdm name="zext_ln32_18"/></StgValue>
</operation>

<operation id="723" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32">
<![CDATA[
.split6:149 %accumulators_8_0_load = load i32 %accumulators_8_0

]]></Node>
<StgValue><ssdm name="accumulators_8_0_load"/></StgValue>
</operation>

<operation id="724" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:150 %add_ln32_8 = add i32 %accumulators_8_0_load, i32 %zext_ln32_18

]]></Node>
<StgValue><ssdm name="add_ln32_8"/></StgValue>
</operation>

<operation id="725" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:154 %mul_ln32_9 = mul i16 %zext_ln32_19, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_9"/></StgValue>
</operation>

<operation id="726" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="16">
<![CDATA[
.split6:155 %zext_ln32_20 = zext i16 %mul_ln32_9

]]></Node>
<StgValue><ssdm name="zext_ln32_20"/></StgValue>
</operation>

<operation id="727" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32">
<![CDATA[
.split6:156 %accumulators_9_0_load = load i32 %accumulators_9_0

]]></Node>
<StgValue><ssdm name="accumulators_9_0_load"/></StgValue>
</operation>

<operation id="728" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:157 %add_ln32_9 = add i32 %accumulators_9_0_load, i32 %zext_ln32_20

]]></Node>
<StgValue><ssdm name="add_ln32_9"/></StgValue>
</operation>

<operation id="729" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:161 %mul_ln32_10 = mul i16 %zext_ln32_21, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_10"/></StgValue>
</operation>

<operation id="730" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="16">
<![CDATA[
.split6:162 %zext_ln32_22 = zext i16 %mul_ln32_10

]]></Node>
<StgValue><ssdm name="zext_ln32_22"/></StgValue>
</operation>

<operation id="731" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32">
<![CDATA[
.split6:163 %accumulators_10_0_load = load i32 %accumulators_10_0

]]></Node>
<StgValue><ssdm name="accumulators_10_0_load"/></StgValue>
</operation>

<operation id="732" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:164 %add_ln32_10 = add i32 %accumulators_10_0_load, i32 %zext_ln32_22

]]></Node>
<StgValue><ssdm name="add_ln32_10"/></StgValue>
</operation>

<operation id="733" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:168 %mul_ln32_11 = mul i16 %zext_ln32_23, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_11"/></StgValue>
</operation>

<operation id="734" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="16">
<![CDATA[
.split6:169 %zext_ln32_24 = zext i16 %mul_ln32_11

]]></Node>
<StgValue><ssdm name="zext_ln32_24"/></StgValue>
</operation>

<operation id="735" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32">
<![CDATA[
.split6:170 %accumulators_11_0_load = load i32 %accumulators_11_0

]]></Node>
<StgValue><ssdm name="accumulators_11_0_load"/></StgValue>
</operation>

<operation id="736" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:171 %add_ln32_11 = add i32 %accumulators_11_0_load, i32 %zext_ln32_24

]]></Node>
<StgValue><ssdm name="add_ln32_11"/></StgValue>
</operation>

<operation id="737" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:175 %mul_ln32_12 = mul i16 %zext_ln32_25, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_12"/></StgValue>
</operation>

<operation id="738" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="16">
<![CDATA[
.split6:176 %zext_ln32_26 = zext i16 %mul_ln32_12

]]></Node>
<StgValue><ssdm name="zext_ln32_26"/></StgValue>
</operation>

<operation id="739" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32">
<![CDATA[
.split6:177 %accumulators_12_0_load = load i32 %accumulators_12_0

]]></Node>
<StgValue><ssdm name="accumulators_12_0_load"/></StgValue>
</operation>

<operation id="740" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:178 %add_ln32_12 = add i32 %accumulators_12_0_load, i32 %zext_ln32_26

]]></Node>
<StgValue><ssdm name="add_ln32_12"/></StgValue>
</operation>

<operation id="741" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:182 %mul_ln32_13 = mul i16 %zext_ln32_27, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_13"/></StgValue>
</operation>

<operation id="742" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="16">
<![CDATA[
.split6:183 %zext_ln32_28 = zext i16 %mul_ln32_13

]]></Node>
<StgValue><ssdm name="zext_ln32_28"/></StgValue>
</operation>

<operation id="743" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
.split6:184 %accumulators_13_0_load = load i32 %accumulators_13_0

]]></Node>
<StgValue><ssdm name="accumulators_13_0_load"/></StgValue>
</operation>

<operation id="744" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:185 %add_ln32_13 = add i32 %accumulators_13_0_load, i32 %zext_ln32_28

]]></Node>
<StgValue><ssdm name="add_ln32_13"/></StgValue>
</operation>

<operation id="745" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:189 %mul_ln32_14 = mul i16 %zext_ln32_29, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_14"/></StgValue>
</operation>

<operation id="746" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="16">
<![CDATA[
.split6:190 %zext_ln32_30 = zext i16 %mul_ln32_14

]]></Node>
<StgValue><ssdm name="zext_ln32_30"/></StgValue>
</operation>

<operation id="747" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32">
<![CDATA[
.split6:191 %accumulators_14_0_load = load i32 %accumulators_14_0

]]></Node>
<StgValue><ssdm name="accumulators_14_0_load"/></StgValue>
</operation>

<operation id="748" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:192 %add_ln32_14 = add i32 %accumulators_14_0_load, i32 %zext_ln32_30

]]></Node>
<StgValue><ssdm name="add_ln32_14"/></StgValue>
</operation>

<operation id="749" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:196 %mul_ln32_15 = mul i16 %zext_ln32_31, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_15"/></StgValue>
</operation>

<operation id="750" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="16">
<![CDATA[
.split6:197 %zext_ln32_32 = zext i16 %mul_ln32_15

]]></Node>
<StgValue><ssdm name="zext_ln32_32"/></StgValue>
</operation>

<operation id="751" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32">
<![CDATA[
.split6:198 %accumulators_15_0_load = load i32 %accumulators_15_0

]]></Node>
<StgValue><ssdm name="accumulators_15_0_load"/></StgValue>
</operation>

<operation id="752" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:199 %add_ln32_15 = add i32 %accumulators_15_0_load, i32 %zext_ln32_32

]]></Node>
<StgValue><ssdm name="add_ln32_15"/></StgValue>
</operation>

<operation id="753" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:203 %mul_ln32_16 = mul i16 %zext_ln32_33, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_16"/></StgValue>
</operation>

<operation id="754" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="16">
<![CDATA[
.split6:204 %zext_ln32_34 = zext i16 %mul_ln32_16

]]></Node>
<StgValue><ssdm name="zext_ln32_34"/></StgValue>
</operation>

<operation id="755" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32">
<![CDATA[
.split6:205 %accumulators_0_1_load = load i32 %accumulators_0_1

]]></Node>
<StgValue><ssdm name="accumulators_0_1_load"/></StgValue>
</operation>

<operation id="756" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:206 %add_ln32_16 = add i32 %accumulators_0_1_load, i32 %zext_ln32_34

]]></Node>
<StgValue><ssdm name="add_ln32_16"/></StgValue>
</operation>

<operation id="757" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:210 %mul_ln32_17 = mul i16 %zext_ln32_35, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_17"/></StgValue>
</operation>

<operation id="758" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="16">
<![CDATA[
.split6:211 %zext_ln32_36 = zext i16 %mul_ln32_17

]]></Node>
<StgValue><ssdm name="zext_ln32_36"/></StgValue>
</operation>

<operation id="759" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32">
<![CDATA[
.split6:212 %accumulators_1_1_load = load i32 %accumulators_1_1

]]></Node>
<StgValue><ssdm name="accumulators_1_1_load"/></StgValue>
</operation>

<operation id="760" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:213 %add_ln32_17 = add i32 %accumulators_1_1_load, i32 %zext_ln32_36

]]></Node>
<StgValue><ssdm name="add_ln32_17"/></StgValue>
</operation>

<operation id="761" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:217 %mul_ln32_18 = mul i16 %zext_ln32_37, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_18"/></StgValue>
</operation>

<operation id="762" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="16">
<![CDATA[
.split6:218 %zext_ln32_38 = zext i16 %mul_ln32_18

]]></Node>
<StgValue><ssdm name="zext_ln32_38"/></StgValue>
</operation>

<operation id="763" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32">
<![CDATA[
.split6:219 %accumulators_2_1_load = load i32 %accumulators_2_1

]]></Node>
<StgValue><ssdm name="accumulators_2_1_load"/></StgValue>
</operation>

<operation id="764" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:220 %add_ln32_18 = add i32 %accumulators_2_1_load, i32 %zext_ln32_38

]]></Node>
<StgValue><ssdm name="add_ln32_18"/></StgValue>
</operation>

<operation id="765" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:224 %mul_ln32_19 = mul i16 %zext_ln32_39, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_19"/></StgValue>
</operation>

<operation id="766" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="16">
<![CDATA[
.split6:225 %zext_ln32_40 = zext i16 %mul_ln32_19

]]></Node>
<StgValue><ssdm name="zext_ln32_40"/></StgValue>
</operation>

<operation id="767" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32">
<![CDATA[
.split6:226 %accumulators_3_1_load = load i32 %accumulators_3_1

]]></Node>
<StgValue><ssdm name="accumulators_3_1_load"/></StgValue>
</operation>

<operation id="768" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:227 %add_ln32_19 = add i32 %accumulators_3_1_load, i32 %zext_ln32_40

]]></Node>
<StgValue><ssdm name="add_ln32_19"/></StgValue>
</operation>

<operation id="769" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:231 %mul_ln32_20 = mul i16 %zext_ln32_41, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_20"/></StgValue>
</operation>

<operation id="770" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="16">
<![CDATA[
.split6:232 %zext_ln32_42 = zext i16 %mul_ln32_20

]]></Node>
<StgValue><ssdm name="zext_ln32_42"/></StgValue>
</operation>

<operation id="771" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32">
<![CDATA[
.split6:233 %accumulators_4_1_load = load i32 %accumulators_4_1

]]></Node>
<StgValue><ssdm name="accumulators_4_1_load"/></StgValue>
</operation>

<operation id="772" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:234 %add_ln32_20 = add i32 %accumulators_4_1_load, i32 %zext_ln32_42

]]></Node>
<StgValue><ssdm name="add_ln32_20"/></StgValue>
</operation>

<operation id="773" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:238 %mul_ln32_21 = mul i16 %zext_ln32_43, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_21"/></StgValue>
</operation>

<operation id="774" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="16">
<![CDATA[
.split6:239 %zext_ln32_44 = zext i16 %mul_ln32_21

]]></Node>
<StgValue><ssdm name="zext_ln32_44"/></StgValue>
</operation>

<operation id="775" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32">
<![CDATA[
.split6:240 %accumulators_5_1_load = load i32 %accumulators_5_1

]]></Node>
<StgValue><ssdm name="accumulators_5_1_load"/></StgValue>
</operation>

<operation id="776" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:241 %add_ln32_21 = add i32 %accumulators_5_1_load, i32 %zext_ln32_44

]]></Node>
<StgValue><ssdm name="add_ln32_21"/></StgValue>
</operation>

<operation id="777" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:245 %mul_ln32_22 = mul i16 %zext_ln32_45, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_22"/></StgValue>
</operation>

<operation id="778" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="16">
<![CDATA[
.split6:246 %zext_ln32_46 = zext i16 %mul_ln32_22

]]></Node>
<StgValue><ssdm name="zext_ln32_46"/></StgValue>
</operation>

<operation id="779" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32">
<![CDATA[
.split6:247 %accumulators_6_1_load = load i32 %accumulators_6_1

]]></Node>
<StgValue><ssdm name="accumulators_6_1_load"/></StgValue>
</operation>

<operation id="780" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:248 %add_ln32_22 = add i32 %accumulators_6_1_load, i32 %zext_ln32_46

]]></Node>
<StgValue><ssdm name="add_ln32_22"/></StgValue>
</operation>

<operation id="781" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:252 %mul_ln32_23 = mul i16 %zext_ln32_47, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_23"/></StgValue>
</operation>

<operation id="782" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="16">
<![CDATA[
.split6:253 %zext_ln32_48 = zext i16 %mul_ln32_23

]]></Node>
<StgValue><ssdm name="zext_ln32_48"/></StgValue>
</operation>

<operation id="783" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32">
<![CDATA[
.split6:254 %accumulators_7_1_load = load i32 %accumulators_7_1

]]></Node>
<StgValue><ssdm name="accumulators_7_1_load"/></StgValue>
</operation>

<operation id="784" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:255 %add_ln32_23 = add i32 %accumulators_7_1_load, i32 %zext_ln32_48

]]></Node>
<StgValue><ssdm name="add_ln32_23"/></StgValue>
</operation>

<operation id="785" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:259 %mul_ln32_24 = mul i16 %zext_ln32_49, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_24"/></StgValue>
</operation>

<operation id="786" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="16">
<![CDATA[
.split6:260 %zext_ln32_50 = zext i16 %mul_ln32_24

]]></Node>
<StgValue><ssdm name="zext_ln32_50"/></StgValue>
</operation>

<operation id="787" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32">
<![CDATA[
.split6:261 %accumulators_8_1_load = load i32 %accumulators_8_1

]]></Node>
<StgValue><ssdm name="accumulators_8_1_load"/></StgValue>
</operation>

<operation id="788" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:262 %add_ln32_24 = add i32 %accumulators_8_1_load, i32 %zext_ln32_50

]]></Node>
<StgValue><ssdm name="add_ln32_24"/></StgValue>
</operation>

<operation id="789" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:266 %mul_ln32_25 = mul i16 %zext_ln32_51, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_25"/></StgValue>
</operation>

<operation id="790" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="16">
<![CDATA[
.split6:267 %zext_ln32_52 = zext i16 %mul_ln32_25

]]></Node>
<StgValue><ssdm name="zext_ln32_52"/></StgValue>
</operation>

<operation id="791" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32">
<![CDATA[
.split6:268 %accumulators_9_1_load = load i32 %accumulators_9_1

]]></Node>
<StgValue><ssdm name="accumulators_9_1_load"/></StgValue>
</operation>

<operation id="792" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:269 %add_ln32_25 = add i32 %accumulators_9_1_load, i32 %zext_ln32_52

]]></Node>
<StgValue><ssdm name="add_ln32_25"/></StgValue>
</operation>

<operation id="793" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:273 %mul_ln32_26 = mul i16 %zext_ln32_53, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_26"/></StgValue>
</operation>

<operation id="794" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="16">
<![CDATA[
.split6:274 %zext_ln32_54 = zext i16 %mul_ln32_26

]]></Node>
<StgValue><ssdm name="zext_ln32_54"/></StgValue>
</operation>

<operation id="795" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32">
<![CDATA[
.split6:275 %accumulators_10_1_load = load i32 %accumulators_10_1

]]></Node>
<StgValue><ssdm name="accumulators_10_1_load"/></StgValue>
</operation>

<operation id="796" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:276 %add_ln32_26 = add i32 %accumulators_10_1_load, i32 %zext_ln32_54

]]></Node>
<StgValue><ssdm name="add_ln32_26"/></StgValue>
</operation>

<operation id="797" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:280 %mul_ln32_27 = mul i16 %zext_ln32_55, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_27"/></StgValue>
</operation>

<operation id="798" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="16">
<![CDATA[
.split6:281 %zext_ln32_56 = zext i16 %mul_ln32_27

]]></Node>
<StgValue><ssdm name="zext_ln32_56"/></StgValue>
</operation>

<operation id="799" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32">
<![CDATA[
.split6:282 %accumulators_11_1_load = load i32 %accumulators_11_1

]]></Node>
<StgValue><ssdm name="accumulators_11_1_load"/></StgValue>
</operation>

<operation id="800" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:283 %add_ln32_27 = add i32 %accumulators_11_1_load, i32 %zext_ln32_56

]]></Node>
<StgValue><ssdm name="add_ln32_27"/></StgValue>
</operation>

<operation id="801" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:287 %mul_ln32_28 = mul i16 %zext_ln32_57, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_28"/></StgValue>
</operation>

<operation id="802" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="16">
<![CDATA[
.split6:288 %zext_ln32_58 = zext i16 %mul_ln32_28

]]></Node>
<StgValue><ssdm name="zext_ln32_58"/></StgValue>
</operation>

<operation id="803" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32">
<![CDATA[
.split6:289 %accumulators_12_1_load = load i32 %accumulators_12_1

]]></Node>
<StgValue><ssdm name="accumulators_12_1_load"/></StgValue>
</operation>

<operation id="804" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:290 %add_ln32_28 = add i32 %accumulators_12_1_load, i32 %zext_ln32_58

]]></Node>
<StgValue><ssdm name="add_ln32_28"/></StgValue>
</operation>

<operation id="805" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:294 %mul_ln32_29 = mul i16 %zext_ln32_59, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_29"/></StgValue>
</operation>

<operation id="806" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="16">
<![CDATA[
.split6:295 %zext_ln32_60 = zext i16 %mul_ln32_29

]]></Node>
<StgValue><ssdm name="zext_ln32_60"/></StgValue>
</operation>

<operation id="807" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32">
<![CDATA[
.split6:296 %accumulators_13_1_load = load i32 %accumulators_13_1

]]></Node>
<StgValue><ssdm name="accumulators_13_1_load"/></StgValue>
</operation>

<operation id="808" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:297 %add_ln32_29 = add i32 %accumulators_13_1_load, i32 %zext_ln32_60

]]></Node>
<StgValue><ssdm name="add_ln32_29"/></StgValue>
</operation>

<operation id="809" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:301 %mul_ln32_30 = mul i16 %zext_ln32_61, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_30"/></StgValue>
</operation>

<operation id="810" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="16">
<![CDATA[
.split6:302 %zext_ln32_62 = zext i16 %mul_ln32_30

]]></Node>
<StgValue><ssdm name="zext_ln32_62"/></StgValue>
</operation>

<operation id="811" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32">
<![CDATA[
.split6:303 %accumulators_14_1_load = load i32 %accumulators_14_1

]]></Node>
<StgValue><ssdm name="accumulators_14_1_load"/></StgValue>
</operation>

<operation id="812" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:304 %add_ln32_30 = add i32 %accumulators_14_1_load, i32 %zext_ln32_62

]]></Node>
<StgValue><ssdm name="add_ln32_30"/></StgValue>
</operation>

<operation id="813" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:308 %mul_ln32_31 = mul i16 %zext_ln32_63, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_31"/></StgValue>
</operation>

<operation id="814" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="16">
<![CDATA[
.split6:309 %zext_ln32_64 = zext i16 %mul_ln32_31

]]></Node>
<StgValue><ssdm name="zext_ln32_64"/></StgValue>
</operation>

<operation id="815" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32">
<![CDATA[
.split6:310 %accumulators_15_1_load = load i32 %accumulators_15_1

]]></Node>
<StgValue><ssdm name="accumulators_15_1_load"/></StgValue>
</operation>

<operation id="816" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:311 %add_ln32_31 = add i32 %accumulators_15_1_load, i32 %zext_ln32_64

]]></Node>
<StgValue><ssdm name="add_ln32_31"/></StgValue>
</operation>

<operation id="817" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:315 %mul_ln32_32 = mul i16 %zext_ln32_65, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_32"/></StgValue>
</operation>

<operation id="818" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="16">
<![CDATA[
.split6:316 %zext_ln32_66 = zext i16 %mul_ln32_32

]]></Node>
<StgValue><ssdm name="zext_ln32_66"/></StgValue>
</operation>

<operation id="819" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32">
<![CDATA[
.split6:317 %accumulators_0_2_load = load i32 %accumulators_0_2

]]></Node>
<StgValue><ssdm name="accumulators_0_2_load"/></StgValue>
</operation>

<operation id="820" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:318 %add_ln32_32 = add i32 %accumulators_0_2_load, i32 %zext_ln32_66

]]></Node>
<StgValue><ssdm name="add_ln32_32"/></StgValue>
</operation>

<operation id="821" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:322 %mul_ln32_33 = mul i16 %zext_ln32_67, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_33"/></StgValue>
</operation>

<operation id="822" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="16">
<![CDATA[
.split6:323 %zext_ln32_68 = zext i16 %mul_ln32_33

]]></Node>
<StgValue><ssdm name="zext_ln32_68"/></StgValue>
</operation>

<operation id="823" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32">
<![CDATA[
.split6:324 %accumulators_1_2_load = load i32 %accumulators_1_2

]]></Node>
<StgValue><ssdm name="accumulators_1_2_load"/></StgValue>
</operation>

<operation id="824" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:325 %add_ln32_33 = add i32 %accumulators_1_2_load, i32 %zext_ln32_68

]]></Node>
<StgValue><ssdm name="add_ln32_33"/></StgValue>
</operation>

<operation id="825" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:329 %mul_ln32_34 = mul i16 %zext_ln32_69, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_34"/></StgValue>
</operation>

<operation id="826" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="16">
<![CDATA[
.split6:330 %zext_ln32_70 = zext i16 %mul_ln32_34

]]></Node>
<StgValue><ssdm name="zext_ln32_70"/></StgValue>
</operation>

<operation id="827" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32">
<![CDATA[
.split6:331 %accumulators_2_2_load = load i32 %accumulators_2_2

]]></Node>
<StgValue><ssdm name="accumulators_2_2_load"/></StgValue>
</operation>

<operation id="828" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:332 %add_ln32_34 = add i32 %accumulators_2_2_load, i32 %zext_ln32_70

]]></Node>
<StgValue><ssdm name="add_ln32_34"/></StgValue>
</operation>

<operation id="829" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:336 %mul_ln32_35 = mul i16 %zext_ln32_71, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_35"/></StgValue>
</operation>

<operation id="830" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="16">
<![CDATA[
.split6:337 %zext_ln32_72 = zext i16 %mul_ln32_35

]]></Node>
<StgValue><ssdm name="zext_ln32_72"/></StgValue>
</operation>

<operation id="831" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32">
<![CDATA[
.split6:338 %accumulators_3_2_load = load i32 %accumulators_3_2

]]></Node>
<StgValue><ssdm name="accumulators_3_2_load"/></StgValue>
</operation>

<operation id="832" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:339 %add_ln32_35 = add i32 %accumulators_3_2_load, i32 %zext_ln32_72

]]></Node>
<StgValue><ssdm name="add_ln32_35"/></StgValue>
</operation>

<operation id="833" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:343 %mul_ln32_36 = mul i16 %zext_ln32_73, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_36"/></StgValue>
</operation>

<operation id="834" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="16">
<![CDATA[
.split6:344 %zext_ln32_74 = zext i16 %mul_ln32_36

]]></Node>
<StgValue><ssdm name="zext_ln32_74"/></StgValue>
</operation>

<operation id="835" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32">
<![CDATA[
.split6:345 %accumulators_4_2_load = load i32 %accumulators_4_2

]]></Node>
<StgValue><ssdm name="accumulators_4_2_load"/></StgValue>
</operation>

<operation id="836" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:346 %add_ln32_36 = add i32 %accumulators_4_2_load, i32 %zext_ln32_74

]]></Node>
<StgValue><ssdm name="add_ln32_36"/></StgValue>
</operation>

<operation id="837" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:350 %mul_ln32_37 = mul i16 %zext_ln32_75, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_37"/></StgValue>
</operation>

<operation id="838" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="16">
<![CDATA[
.split6:351 %zext_ln32_76 = zext i16 %mul_ln32_37

]]></Node>
<StgValue><ssdm name="zext_ln32_76"/></StgValue>
</operation>

<operation id="839" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32">
<![CDATA[
.split6:352 %accumulators_5_2_load = load i32 %accumulators_5_2

]]></Node>
<StgValue><ssdm name="accumulators_5_2_load"/></StgValue>
</operation>

<operation id="840" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:353 %add_ln32_37 = add i32 %accumulators_5_2_load, i32 %zext_ln32_76

]]></Node>
<StgValue><ssdm name="add_ln32_37"/></StgValue>
</operation>

<operation id="841" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:357 %mul_ln32_38 = mul i16 %zext_ln32_77, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_38"/></StgValue>
</operation>

<operation id="842" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="16">
<![CDATA[
.split6:358 %zext_ln32_78 = zext i16 %mul_ln32_38

]]></Node>
<StgValue><ssdm name="zext_ln32_78"/></StgValue>
</operation>

<operation id="843" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32">
<![CDATA[
.split6:359 %accumulators_6_2_load = load i32 %accumulators_6_2

]]></Node>
<StgValue><ssdm name="accumulators_6_2_load"/></StgValue>
</operation>

<operation id="844" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:360 %add_ln32_38 = add i32 %accumulators_6_2_load, i32 %zext_ln32_78

]]></Node>
<StgValue><ssdm name="add_ln32_38"/></StgValue>
</operation>

<operation id="845" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:364 %mul_ln32_39 = mul i16 %zext_ln32_79, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_39"/></StgValue>
</operation>

<operation id="846" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="16">
<![CDATA[
.split6:365 %zext_ln32_80 = zext i16 %mul_ln32_39

]]></Node>
<StgValue><ssdm name="zext_ln32_80"/></StgValue>
</operation>

<operation id="847" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32">
<![CDATA[
.split6:366 %accumulators_7_2_load = load i32 %accumulators_7_2

]]></Node>
<StgValue><ssdm name="accumulators_7_2_load"/></StgValue>
</operation>

<operation id="848" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:367 %add_ln32_39 = add i32 %accumulators_7_2_load, i32 %zext_ln32_80

]]></Node>
<StgValue><ssdm name="add_ln32_39"/></StgValue>
</operation>

<operation id="849" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:371 %mul_ln32_40 = mul i16 %zext_ln32_81, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_40"/></StgValue>
</operation>

<operation id="850" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="16">
<![CDATA[
.split6:372 %zext_ln32_82 = zext i16 %mul_ln32_40

]]></Node>
<StgValue><ssdm name="zext_ln32_82"/></StgValue>
</operation>

<operation id="851" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32">
<![CDATA[
.split6:373 %accumulators_8_2_load = load i32 %accumulators_8_2

]]></Node>
<StgValue><ssdm name="accumulators_8_2_load"/></StgValue>
</operation>

<operation id="852" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:374 %add_ln32_40 = add i32 %accumulators_8_2_load, i32 %zext_ln32_82

]]></Node>
<StgValue><ssdm name="add_ln32_40"/></StgValue>
</operation>

<operation id="853" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:378 %mul_ln32_41 = mul i16 %zext_ln32_83, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_41"/></StgValue>
</operation>

<operation id="854" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="16">
<![CDATA[
.split6:379 %zext_ln32_84 = zext i16 %mul_ln32_41

]]></Node>
<StgValue><ssdm name="zext_ln32_84"/></StgValue>
</operation>

<operation id="855" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32">
<![CDATA[
.split6:380 %accumulators_9_2_load = load i32 %accumulators_9_2

]]></Node>
<StgValue><ssdm name="accumulators_9_2_load"/></StgValue>
</operation>

<operation id="856" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:381 %add_ln32_41 = add i32 %accumulators_9_2_load, i32 %zext_ln32_84

]]></Node>
<StgValue><ssdm name="add_ln32_41"/></StgValue>
</operation>

<operation id="857" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:385 %mul_ln32_42 = mul i16 %zext_ln32_85, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_42"/></StgValue>
</operation>

<operation id="858" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="16">
<![CDATA[
.split6:386 %zext_ln32_86 = zext i16 %mul_ln32_42

]]></Node>
<StgValue><ssdm name="zext_ln32_86"/></StgValue>
</operation>

<operation id="859" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32">
<![CDATA[
.split6:387 %accumulators_10_2_load = load i32 %accumulators_10_2

]]></Node>
<StgValue><ssdm name="accumulators_10_2_load"/></StgValue>
</operation>

<operation id="860" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:388 %add_ln32_42 = add i32 %accumulators_10_2_load, i32 %zext_ln32_86

]]></Node>
<StgValue><ssdm name="add_ln32_42"/></StgValue>
</operation>

<operation id="861" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:392 %mul_ln32_43 = mul i16 %zext_ln32_87, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_43"/></StgValue>
</operation>

<operation id="862" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="16">
<![CDATA[
.split6:393 %zext_ln32_88 = zext i16 %mul_ln32_43

]]></Node>
<StgValue><ssdm name="zext_ln32_88"/></StgValue>
</operation>

<operation id="863" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32">
<![CDATA[
.split6:394 %accumulators_11_2_load = load i32 %accumulators_11_2

]]></Node>
<StgValue><ssdm name="accumulators_11_2_load"/></StgValue>
</operation>

<operation id="864" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:395 %add_ln32_43 = add i32 %accumulators_11_2_load, i32 %zext_ln32_88

]]></Node>
<StgValue><ssdm name="add_ln32_43"/></StgValue>
</operation>

<operation id="865" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:399 %mul_ln32_44 = mul i16 %zext_ln32_89, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_44"/></StgValue>
</operation>

<operation id="866" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="16">
<![CDATA[
.split6:400 %zext_ln32_90 = zext i16 %mul_ln32_44

]]></Node>
<StgValue><ssdm name="zext_ln32_90"/></StgValue>
</operation>

<operation id="867" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32">
<![CDATA[
.split6:401 %accumulators_12_2_load = load i32 %accumulators_12_2

]]></Node>
<StgValue><ssdm name="accumulators_12_2_load"/></StgValue>
</operation>

<operation id="868" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:402 %add_ln32_44 = add i32 %accumulators_12_2_load, i32 %zext_ln32_90

]]></Node>
<StgValue><ssdm name="add_ln32_44"/></StgValue>
</operation>

<operation id="869" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:406 %mul_ln32_45 = mul i16 %zext_ln32_91, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_45"/></StgValue>
</operation>

<operation id="870" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="16">
<![CDATA[
.split6:407 %zext_ln32_92 = zext i16 %mul_ln32_45

]]></Node>
<StgValue><ssdm name="zext_ln32_92"/></StgValue>
</operation>

<operation id="871" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32">
<![CDATA[
.split6:408 %accumulators_13_2_load = load i32 %accumulators_13_2

]]></Node>
<StgValue><ssdm name="accumulators_13_2_load"/></StgValue>
</operation>

<operation id="872" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:409 %add_ln32_45 = add i32 %accumulators_13_2_load, i32 %zext_ln32_92

]]></Node>
<StgValue><ssdm name="add_ln32_45"/></StgValue>
</operation>

<operation id="873" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:413 %mul_ln32_46 = mul i16 %zext_ln32_93, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_46"/></StgValue>
</operation>

<operation id="874" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="16">
<![CDATA[
.split6:414 %zext_ln32_94 = zext i16 %mul_ln32_46

]]></Node>
<StgValue><ssdm name="zext_ln32_94"/></StgValue>
</operation>

<operation id="875" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32">
<![CDATA[
.split6:415 %accumulators_14_2_load = load i32 %accumulators_14_2

]]></Node>
<StgValue><ssdm name="accumulators_14_2_load"/></StgValue>
</operation>

<operation id="876" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:416 %add_ln32_46 = add i32 %accumulators_14_2_load, i32 %zext_ln32_94

]]></Node>
<StgValue><ssdm name="add_ln32_46"/></StgValue>
</operation>

<operation id="877" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:420 %mul_ln32_47 = mul i16 %zext_ln32_95, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_47"/></StgValue>
</operation>

<operation id="878" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="16">
<![CDATA[
.split6:421 %zext_ln32_96 = zext i16 %mul_ln32_47

]]></Node>
<StgValue><ssdm name="zext_ln32_96"/></StgValue>
</operation>

<operation id="879" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32">
<![CDATA[
.split6:422 %accumulators_15_2_load = load i32 %accumulators_15_2

]]></Node>
<StgValue><ssdm name="accumulators_15_2_load"/></StgValue>
</operation>

<operation id="880" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:423 %add_ln32_47 = add i32 %accumulators_15_2_load, i32 %zext_ln32_96

]]></Node>
<StgValue><ssdm name="add_ln32_47"/></StgValue>
</operation>

<operation id="881" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:427 %mul_ln32_48 = mul i16 %zext_ln32_97, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_48"/></StgValue>
</operation>

<operation id="882" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="16">
<![CDATA[
.split6:428 %zext_ln32_98 = zext i16 %mul_ln32_48

]]></Node>
<StgValue><ssdm name="zext_ln32_98"/></StgValue>
</operation>

<operation id="883" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32">
<![CDATA[
.split6:429 %accumulators_0_3_load = load i32 %accumulators_0_3

]]></Node>
<StgValue><ssdm name="accumulators_0_3_load"/></StgValue>
</operation>

<operation id="884" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:430 %add_ln32_48 = add i32 %accumulators_0_3_load, i32 %zext_ln32_98

]]></Node>
<StgValue><ssdm name="add_ln32_48"/></StgValue>
</operation>

<operation id="885" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:434 %mul_ln32_49 = mul i16 %zext_ln32_99, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_49"/></StgValue>
</operation>

<operation id="886" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="16">
<![CDATA[
.split6:435 %zext_ln32_100 = zext i16 %mul_ln32_49

]]></Node>
<StgValue><ssdm name="zext_ln32_100"/></StgValue>
</operation>

<operation id="887" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32">
<![CDATA[
.split6:436 %accumulators_1_3_load = load i32 %accumulators_1_3

]]></Node>
<StgValue><ssdm name="accumulators_1_3_load"/></StgValue>
</operation>

<operation id="888" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:437 %add_ln32_49 = add i32 %accumulators_1_3_load, i32 %zext_ln32_100

]]></Node>
<StgValue><ssdm name="add_ln32_49"/></StgValue>
</operation>

<operation id="889" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:441 %mul_ln32_50 = mul i16 %zext_ln32_101, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_50"/></StgValue>
</operation>

<operation id="890" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="16">
<![CDATA[
.split6:442 %zext_ln32_102 = zext i16 %mul_ln32_50

]]></Node>
<StgValue><ssdm name="zext_ln32_102"/></StgValue>
</operation>

<operation id="891" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32">
<![CDATA[
.split6:443 %accumulators_2_3_load = load i32 %accumulators_2_3

]]></Node>
<StgValue><ssdm name="accumulators_2_3_load"/></StgValue>
</operation>

<operation id="892" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:444 %add_ln32_50 = add i32 %accumulators_2_3_load, i32 %zext_ln32_102

]]></Node>
<StgValue><ssdm name="add_ln32_50"/></StgValue>
</operation>

<operation id="893" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:448 %mul_ln32_51 = mul i16 %zext_ln32_103, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_51"/></StgValue>
</operation>

<operation id="894" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="16">
<![CDATA[
.split6:449 %zext_ln32_104 = zext i16 %mul_ln32_51

]]></Node>
<StgValue><ssdm name="zext_ln32_104"/></StgValue>
</operation>

<operation id="895" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32">
<![CDATA[
.split6:450 %accumulators_3_3_load = load i32 %accumulators_3_3

]]></Node>
<StgValue><ssdm name="accumulators_3_3_load"/></StgValue>
</operation>

<operation id="896" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:451 %add_ln32_51 = add i32 %accumulators_3_3_load, i32 %zext_ln32_104

]]></Node>
<StgValue><ssdm name="add_ln32_51"/></StgValue>
</operation>

<operation id="897" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:455 %mul_ln32_52 = mul i16 %zext_ln32_105, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_52"/></StgValue>
</operation>

<operation id="898" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="16">
<![CDATA[
.split6:456 %zext_ln32_106 = zext i16 %mul_ln32_52

]]></Node>
<StgValue><ssdm name="zext_ln32_106"/></StgValue>
</operation>

<operation id="899" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32">
<![CDATA[
.split6:457 %accumulators_4_3_load = load i32 %accumulators_4_3

]]></Node>
<StgValue><ssdm name="accumulators_4_3_load"/></StgValue>
</operation>

<operation id="900" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:458 %add_ln32_52 = add i32 %accumulators_4_3_load, i32 %zext_ln32_106

]]></Node>
<StgValue><ssdm name="add_ln32_52"/></StgValue>
</operation>

<operation id="901" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:462 %mul_ln32_53 = mul i16 %zext_ln32_107, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_53"/></StgValue>
</operation>

<operation id="902" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="16">
<![CDATA[
.split6:463 %zext_ln32_108 = zext i16 %mul_ln32_53

]]></Node>
<StgValue><ssdm name="zext_ln32_108"/></StgValue>
</operation>

<operation id="903" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32">
<![CDATA[
.split6:464 %accumulators_5_3_load = load i32 %accumulators_5_3

]]></Node>
<StgValue><ssdm name="accumulators_5_3_load"/></StgValue>
</operation>

<operation id="904" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:465 %add_ln32_53 = add i32 %accumulators_5_3_load, i32 %zext_ln32_108

]]></Node>
<StgValue><ssdm name="add_ln32_53"/></StgValue>
</operation>

<operation id="905" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:469 %mul_ln32_54 = mul i16 %zext_ln32_109, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_54"/></StgValue>
</operation>

<operation id="906" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="16">
<![CDATA[
.split6:470 %zext_ln32_110 = zext i16 %mul_ln32_54

]]></Node>
<StgValue><ssdm name="zext_ln32_110"/></StgValue>
</operation>

<operation id="907" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32">
<![CDATA[
.split6:471 %accumulators_6_3_load = load i32 %accumulators_6_3

]]></Node>
<StgValue><ssdm name="accumulators_6_3_load"/></StgValue>
</operation>

<operation id="908" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:472 %add_ln32_54 = add i32 %accumulators_6_3_load, i32 %zext_ln32_110

]]></Node>
<StgValue><ssdm name="add_ln32_54"/></StgValue>
</operation>

<operation id="909" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:476 %mul_ln32_55 = mul i16 %zext_ln32_111, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_55"/></StgValue>
</operation>

<operation id="910" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="16">
<![CDATA[
.split6:477 %zext_ln32_112 = zext i16 %mul_ln32_55

]]></Node>
<StgValue><ssdm name="zext_ln32_112"/></StgValue>
</operation>

<operation id="911" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="32">
<![CDATA[
.split6:478 %accumulators_7_3_load = load i32 %accumulators_7_3

]]></Node>
<StgValue><ssdm name="accumulators_7_3_load"/></StgValue>
</operation>

<operation id="912" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:479 %add_ln32_55 = add i32 %accumulators_7_3_load, i32 %zext_ln32_112

]]></Node>
<StgValue><ssdm name="add_ln32_55"/></StgValue>
</operation>

<operation id="913" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:483 %mul_ln32_56 = mul i16 %zext_ln32_113, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_56"/></StgValue>
</operation>

<operation id="914" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="16">
<![CDATA[
.split6:484 %zext_ln32_114 = zext i16 %mul_ln32_56

]]></Node>
<StgValue><ssdm name="zext_ln32_114"/></StgValue>
</operation>

<operation id="915" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32">
<![CDATA[
.split6:485 %accumulators_8_3_load = load i32 %accumulators_8_3

]]></Node>
<StgValue><ssdm name="accumulators_8_3_load"/></StgValue>
</operation>

<operation id="916" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:486 %add_ln32_56 = add i32 %accumulators_8_3_load, i32 %zext_ln32_114

]]></Node>
<StgValue><ssdm name="add_ln32_56"/></StgValue>
</operation>

<operation id="917" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:490 %mul_ln32_57 = mul i16 %zext_ln32_115, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_57"/></StgValue>
</operation>

<operation id="918" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="32" op_0_bw="16">
<![CDATA[
.split6:491 %zext_ln32_116 = zext i16 %mul_ln32_57

]]></Node>
<StgValue><ssdm name="zext_ln32_116"/></StgValue>
</operation>

<operation id="919" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32">
<![CDATA[
.split6:492 %accumulators_9_3_load = load i32 %accumulators_9_3

]]></Node>
<StgValue><ssdm name="accumulators_9_3_load"/></StgValue>
</operation>

<operation id="920" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:493 %add_ln32_57 = add i32 %accumulators_9_3_load, i32 %zext_ln32_116

]]></Node>
<StgValue><ssdm name="add_ln32_57"/></StgValue>
</operation>

<operation id="921" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:497 %mul_ln32_58 = mul i16 %zext_ln32_117, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_58"/></StgValue>
</operation>

<operation id="922" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="16">
<![CDATA[
.split6:498 %zext_ln32_118 = zext i16 %mul_ln32_58

]]></Node>
<StgValue><ssdm name="zext_ln32_118"/></StgValue>
</operation>

<operation id="923" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32">
<![CDATA[
.split6:499 %accumulators_10_3_load = load i32 %accumulators_10_3

]]></Node>
<StgValue><ssdm name="accumulators_10_3_load"/></StgValue>
</operation>

<operation id="924" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:500 %add_ln32_58 = add i32 %accumulators_10_3_load, i32 %zext_ln32_118

]]></Node>
<StgValue><ssdm name="add_ln32_58"/></StgValue>
</operation>

<operation id="925" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split6:504 %mul_ln32_59 = mul i16 %zext_ln32_119, i16 %zext_ln32

]]></Node>
<StgValue><ssdm name="mul_ln32_59"/></StgValue>
</operation>

<operation id="926" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="16">
<![CDATA[
.split6:505 %zext_ln32_120 = zext i16 %mul_ln32_59

]]></Node>
<StgValue><ssdm name="zext_ln32_120"/></StgValue>
</operation>

<operation id="927" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32">
<![CDATA[
.split6:506 %accumulators_11_3_load = load i32 %accumulators_11_3

]]></Node>
<StgValue><ssdm name="accumulators_11_3_load"/></StgValue>
</operation>

<operation id="928" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:507 %add_ln32_59 = add i32 %accumulators_11_3_load, i32 %zext_ln32_120

]]></Node>
<StgValue><ssdm name="add_ln32_59"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="929" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:85 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="930" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:94 %add_ln32 = add i32 %accumulators_0_0_load, i32 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="931" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:95 %store_ln32 = store i32 %add_ln32, i32 %accumulators_0_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="932" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:101 %add_ln32_1 = add i32 %accumulators_1_0_load, i32 %zext_ln32_4

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="933" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:102 %store_ln32 = store i32 %add_ln32_1, i32 %accumulators_1_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="934" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:108 %add_ln32_2 = add i32 %accumulators_2_0_load, i32 %zext_ln32_6

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="935" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:109 %store_ln32 = store i32 %add_ln32_2, i32 %accumulators_2_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="936" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:115 %add_ln32_3 = add i32 %accumulators_3_0_load, i32 %zext_ln32_8

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>

<operation id="937" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:116 %store_ln32 = store i32 %add_ln32_3, i32 %accumulators_3_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="938" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:122 %add_ln32_4 = add i32 %accumulators_4_0_load, i32 %zext_ln32_10

]]></Node>
<StgValue><ssdm name="add_ln32_4"/></StgValue>
</operation>

<operation id="939" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:123 %store_ln32 = store i32 %add_ln32_4, i32 %accumulators_4_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="940" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:129 %add_ln32_5 = add i32 %accumulators_5_0_load, i32 %zext_ln32_12

]]></Node>
<StgValue><ssdm name="add_ln32_5"/></StgValue>
</operation>

<operation id="941" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:130 %store_ln32 = store i32 %add_ln32_5, i32 %accumulators_5_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="942" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:136 %add_ln32_6 = add i32 %accumulators_6_0_load, i32 %zext_ln32_14

]]></Node>
<StgValue><ssdm name="add_ln32_6"/></StgValue>
</operation>

<operation id="943" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:137 %store_ln32 = store i32 %add_ln32_6, i32 %accumulators_6_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="944" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:143 %add_ln32_7 = add i32 %accumulators_7_0_load, i32 %zext_ln32_16

]]></Node>
<StgValue><ssdm name="add_ln32_7"/></StgValue>
</operation>

<operation id="945" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:144 %store_ln32 = store i32 %add_ln32_7, i32 %accumulators_7_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="946" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:150 %add_ln32_8 = add i32 %accumulators_8_0_load, i32 %zext_ln32_18

]]></Node>
<StgValue><ssdm name="add_ln32_8"/></StgValue>
</operation>

<operation id="947" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:151 %store_ln32 = store i32 %add_ln32_8, i32 %accumulators_8_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="948" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:157 %add_ln32_9 = add i32 %accumulators_9_0_load, i32 %zext_ln32_20

]]></Node>
<StgValue><ssdm name="add_ln32_9"/></StgValue>
</operation>

<operation id="949" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:158 %store_ln32 = store i32 %add_ln32_9, i32 %accumulators_9_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="950" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:164 %add_ln32_10 = add i32 %accumulators_10_0_load, i32 %zext_ln32_22

]]></Node>
<StgValue><ssdm name="add_ln32_10"/></StgValue>
</operation>

<operation id="951" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:165 %store_ln32 = store i32 %add_ln32_10, i32 %accumulators_10_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="952" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:171 %add_ln32_11 = add i32 %accumulators_11_0_load, i32 %zext_ln32_24

]]></Node>
<StgValue><ssdm name="add_ln32_11"/></StgValue>
</operation>

<operation id="953" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:172 %store_ln32 = store i32 %add_ln32_11, i32 %accumulators_11_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="954" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:178 %add_ln32_12 = add i32 %accumulators_12_0_load, i32 %zext_ln32_26

]]></Node>
<StgValue><ssdm name="add_ln32_12"/></StgValue>
</operation>

<operation id="955" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:179 %store_ln32 = store i32 %add_ln32_12, i32 %accumulators_12_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="956" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:185 %add_ln32_13 = add i32 %accumulators_13_0_load, i32 %zext_ln32_28

]]></Node>
<StgValue><ssdm name="add_ln32_13"/></StgValue>
</operation>

<operation id="957" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:186 %store_ln32 = store i32 %add_ln32_13, i32 %accumulators_13_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="958" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:192 %add_ln32_14 = add i32 %accumulators_14_0_load, i32 %zext_ln32_30

]]></Node>
<StgValue><ssdm name="add_ln32_14"/></StgValue>
</operation>

<operation id="959" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:193 %store_ln32 = store i32 %add_ln32_14, i32 %accumulators_14_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="960" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:199 %add_ln32_15 = add i32 %accumulators_15_0_load, i32 %zext_ln32_32

]]></Node>
<StgValue><ssdm name="add_ln32_15"/></StgValue>
</operation>

<operation id="961" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:200 %store_ln32 = store i32 %add_ln32_15, i32 %accumulators_15_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="962" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:206 %add_ln32_16 = add i32 %accumulators_0_1_load, i32 %zext_ln32_34

]]></Node>
<StgValue><ssdm name="add_ln32_16"/></StgValue>
</operation>

<operation id="963" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:207 %store_ln32 = store i32 %add_ln32_16, i32 %accumulators_0_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="964" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:213 %add_ln32_17 = add i32 %accumulators_1_1_load, i32 %zext_ln32_36

]]></Node>
<StgValue><ssdm name="add_ln32_17"/></StgValue>
</operation>

<operation id="965" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:214 %store_ln32 = store i32 %add_ln32_17, i32 %accumulators_1_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="966" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:220 %add_ln32_18 = add i32 %accumulators_2_1_load, i32 %zext_ln32_38

]]></Node>
<StgValue><ssdm name="add_ln32_18"/></StgValue>
</operation>

<operation id="967" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:221 %store_ln32 = store i32 %add_ln32_18, i32 %accumulators_2_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="968" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:227 %add_ln32_19 = add i32 %accumulators_3_1_load, i32 %zext_ln32_40

]]></Node>
<StgValue><ssdm name="add_ln32_19"/></StgValue>
</operation>

<operation id="969" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:228 %store_ln32 = store i32 %add_ln32_19, i32 %accumulators_3_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="970" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:234 %add_ln32_20 = add i32 %accumulators_4_1_load, i32 %zext_ln32_42

]]></Node>
<StgValue><ssdm name="add_ln32_20"/></StgValue>
</operation>

<operation id="971" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:235 %store_ln32 = store i32 %add_ln32_20, i32 %accumulators_4_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="972" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:241 %add_ln32_21 = add i32 %accumulators_5_1_load, i32 %zext_ln32_44

]]></Node>
<StgValue><ssdm name="add_ln32_21"/></StgValue>
</operation>

<operation id="973" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:242 %store_ln32 = store i32 %add_ln32_21, i32 %accumulators_5_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="974" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:248 %add_ln32_22 = add i32 %accumulators_6_1_load, i32 %zext_ln32_46

]]></Node>
<StgValue><ssdm name="add_ln32_22"/></StgValue>
</operation>

<operation id="975" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:249 %store_ln32 = store i32 %add_ln32_22, i32 %accumulators_6_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="976" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:255 %add_ln32_23 = add i32 %accumulators_7_1_load, i32 %zext_ln32_48

]]></Node>
<StgValue><ssdm name="add_ln32_23"/></StgValue>
</operation>

<operation id="977" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:256 %store_ln32 = store i32 %add_ln32_23, i32 %accumulators_7_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="978" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:262 %add_ln32_24 = add i32 %accumulators_8_1_load, i32 %zext_ln32_50

]]></Node>
<StgValue><ssdm name="add_ln32_24"/></StgValue>
</operation>

<operation id="979" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:263 %store_ln32 = store i32 %add_ln32_24, i32 %accumulators_8_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="980" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:269 %add_ln32_25 = add i32 %accumulators_9_1_load, i32 %zext_ln32_52

]]></Node>
<StgValue><ssdm name="add_ln32_25"/></StgValue>
</operation>

<operation id="981" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:270 %store_ln32 = store i32 %add_ln32_25, i32 %accumulators_9_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="982" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:276 %add_ln32_26 = add i32 %accumulators_10_1_load, i32 %zext_ln32_54

]]></Node>
<StgValue><ssdm name="add_ln32_26"/></StgValue>
</operation>

<operation id="983" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:277 %store_ln32 = store i32 %add_ln32_26, i32 %accumulators_10_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="984" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:283 %add_ln32_27 = add i32 %accumulators_11_1_load, i32 %zext_ln32_56

]]></Node>
<StgValue><ssdm name="add_ln32_27"/></StgValue>
</operation>

<operation id="985" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:284 %store_ln32 = store i32 %add_ln32_27, i32 %accumulators_11_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="986" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:290 %add_ln32_28 = add i32 %accumulators_12_1_load, i32 %zext_ln32_58

]]></Node>
<StgValue><ssdm name="add_ln32_28"/></StgValue>
</operation>

<operation id="987" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:291 %store_ln32 = store i32 %add_ln32_28, i32 %accumulators_12_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="988" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:297 %add_ln32_29 = add i32 %accumulators_13_1_load, i32 %zext_ln32_60

]]></Node>
<StgValue><ssdm name="add_ln32_29"/></StgValue>
</operation>

<operation id="989" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:298 %store_ln32 = store i32 %add_ln32_29, i32 %accumulators_13_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="990" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:304 %add_ln32_30 = add i32 %accumulators_14_1_load, i32 %zext_ln32_62

]]></Node>
<StgValue><ssdm name="add_ln32_30"/></StgValue>
</operation>

<operation id="991" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:305 %store_ln32 = store i32 %add_ln32_30, i32 %accumulators_14_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="992" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:311 %add_ln32_31 = add i32 %accumulators_15_1_load, i32 %zext_ln32_64

]]></Node>
<StgValue><ssdm name="add_ln32_31"/></StgValue>
</operation>

<operation id="993" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:312 %store_ln32 = store i32 %add_ln32_31, i32 %accumulators_15_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="994" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:318 %add_ln32_32 = add i32 %accumulators_0_2_load, i32 %zext_ln32_66

]]></Node>
<StgValue><ssdm name="add_ln32_32"/></StgValue>
</operation>

<operation id="995" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:319 %store_ln32 = store i32 %add_ln32_32, i32 %accumulators_0_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="996" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:325 %add_ln32_33 = add i32 %accumulators_1_2_load, i32 %zext_ln32_68

]]></Node>
<StgValue><ssdm name="add_ln32_33"/></StgValue>
</operation>

<operation id="997" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:326 %store_ln32 = store i32 %add_ln32_33, i32 %accumulators_1_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="998" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:332 %add_ln32_34 = add i32 %accumulators_2_2_load, i32 %zext_ln32_70

]]></Node>
<StgValue><ssdm name="add_ln32_34"/></StgValue>
</operation>

<operation id="999" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:333 %store_ln32 = store i32 %add_ln32_34, i32 %accumulators_2_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1000" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:339 %add_ln32_35 = add i32 %accumulators_3_2_load, i32 %zext_ln32_72

]]></Node>
<StgValue><ssdm name="add_ln32_35"/></StgValue>
</operation>

<operation id="1001" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:340 %store_ln32 = store i32 %add_ln32_35, i32 %accumulators_3_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1002" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:346 %add_ln32_36 = add i32 %accumulators_4_2_load, i32 %zext_ln32_74

]]></Node>
<StgValue><ssdm name="add_ln32_36"/></StgValue>
</operation>

<operation id="1003" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:347 %store_ln32 = store i32 %add_ln32_36, i32 %accumulators_4_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1004" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:353 %add_ln32_37 = add i32 %accumulators_5_2_load, i32 %zext_ln32_76

]]></Node>
<StgValue><ssdm name="add_ln32_37"/></StgValue>
</operation>

<operation id="1005" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:354 %store_ln32 = store i32 %add_ln32_37, i32 %accumulators_5_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1006" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:360 %add_ln32_38 = add i32 %accumulators_6_2_load, i32 %zext_ln32_78

]]></Node>
<StgValue><ssdm name="add_ln32_38"/></StgValue>
</operation>

<operation id="1007" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:361 %store_ln32 = store i32 %add_ln32_38, i32 %accumulators_6_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1008" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:367 %add_ln32_39 = add i32 %accumulators_7_2_load, i32 %zext_ln32_80

]]></Node>
<StgValue><ssdm name="add_ln32_39"/></StgValue>
</operation>

<operation id="1009" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:368 %store_ln32 = store i32 %add_ln32_39, i32 %accumulators_7_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1010" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:374 %add_ln32_40 = add i32 %accumulators_8_2_load, i32 %zext_ln32_82

]]></Node>
<StgValue><ssdm name="add_ln32_40"/></StgValue>
</operation>

<operation id="1011" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:375 %store_ln32 = store i32 %add_ln32_40, i32 %accumulators_8_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1012" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:381 %add_ln32_41 = add i32 %accumulators_9_2_load, i32 %zext_ln32_84

]]></Node>
<StgValue><ssdm name="add_ln32_41"/></StgValue>
</operation>

<operation id="1013" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:382 %store_ln32 = store i32 %add_ln32_41, i32 %accumulators_9_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1014" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:388 %add_ln32_42 = add i32 %accumulators_10_2_load, i32 %zext_ln32_86

]]></Node>
<StgValue><ssdm name="add_ln32_42"/></StgValue>
</operation>

<operation id="1015" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:389 %store_ln32 = store i32 %add_ln32_42, i32 %accumulators_10_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1016" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:395 %add_ln32_43 = add i32 %accumulators_11_2_load, i32 %zext_ln32_88

]]></Node>
<StgValue><ssdm name="add_ln32_43"/></StgValue>
</operation>

<operation id="1017" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:396 %store_ln32 = store i32 %add_ln32_43, i32 %accumulators_11_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1018" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:402 %add_ln32_44 = add i32 %accumulators_12_2_load, i32 %zext_ln32_90

]]></Node>
<StgValue><ssdm name="add_ln32_44"/></StgValue>
</operation>

<operation id="1019" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:403 %store_ln32 = store i32 %add_ln32_44, i32 %accumulators_12_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1020" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:409 %add_ln32_45 = add i32 %accumulators_13_2_load, i32 %zext_ln32_92

]]></Node>
<StgValue><ssdm name="add_ln32_45"/></StgValue>
</operation>

<operation id="1021" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:410 %store_ln32 = store i32 %add_ln32_45, i32 %accumulators_13_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:416 %add_ln32_46 = add i32 %accumulators_14_2_load, i32 %zext_ln32_94

]]></Node>
<StgValue><ssdm name="add_ln32_46"/></StgValue>
</operation>

<operation id="1023" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:417 %store_ln32 = store i32 %add_ln32_46, i32 %accumulators_14_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1024" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:423 %add_ln32_47 = add i32 %accumulators_15_2_load, i32 %zext_ln32_96

]]></Node>
<StgValue><ssdm name="add_ln32_47"/></StgValue>
</operation>

<operation id="1025" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:424 %store_ln32 = store i32 %add_ln32_47, i32 %accumulators_15_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1026" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:430 %add_ln32_48 = add i32 %accumulators_0_3_load, i32 %zext_ln32_98

]]></Node>
<StgValue><ssdm name="add_ln32_48"/></StgValue>
</operation>

<operation id="1027" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:431 %store_ln32 = store i32 %add_ln32_48, i32 %accumulators_0_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1028" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:437 %add_ln32_49 = add i32 %accumulators_1_3_load, i32 %zext_ln32_100

]]></Node>
<StgValue><ssdm name="add_ln32_49"/></StgValue>
</operation>

<operation id="1029" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:438 %store_ln32 = store i32 %add_ln32_49, i32 %accumulators_1_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1030" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:444 %add_ln32_50 = add i32 %accumulators_2_3_load, i32 %zext_ln32_102

]]></Node>
<StgValue><ssdm name="add_ln32_50"/></StgValue>
</operation>

<operation id="1031" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:445 %store_ln32 = store i32 %add_ln32_50, i32 %accumulators_2_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1032" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:451 %add_ln32_51 = add i32 %accumulators_3_3_load, i32 %zext_ln32_104

]]></Node>
<StgValue><ssdm name="add_ln32_51"/></StgValue>
</operation>

<operation id="1033" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:452 %store_ln32 = store i32 %add_ln32_51, i32 %accumulators_3_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1034" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:458 %add_ln32_52 = add i32 %accumulators_4_3_load, i32 %zext_ln32_106

]]></Node>
<StgValue><ssdm name="add_ln32_52"/></StgValue>
</operation>

<operation id="1035" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:459 %store_ln32 = store i32 %add_ln32_52, i32 %accumulators_4_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1036" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:465 %add_ln32_53 = add i32 %accumulators_5_3_load, i32 %zext_ln32_108

]]></Node>
<StgValue><ssdm name="add_ln32_53"/></StgValue>
</operation>

<operation id="1037" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:466 %store_ln32 = store i32 %add_ln32_53, i32 %accumulators_5_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1038" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:472 %add_ln32_54 = add i32 %accumulators_6_3_load, i32 %zext_ln32_110

]]></Node>
<StgValue><ssdm name="add_ln32_54"/></StgValue>
</operation>

<operation id="1039" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:473 %store_ln32 = store i32 %add_ln32_54, i32 %accumulators_6_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1040" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:479 %add_ln32_55 = add i32 %accumulators_7_3_load, i32 %zext_ln32_112

]]></Node>
<StgValue><ssdm name="add_ln32_55"/></StgValue>
</operation>

<operation id="1041" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:480 %store_ln32 = store i32 %add_ln32_55, i32 %accumulators_7_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1042" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:486 %add_ln32_56 = add i32 %accumulators_8_3_load, i32 %zext_ln32_114

]]></Node>
<StgValue><ssdm name="add_ln32_56"/></StgValue>
</operation>

<operation id="1043" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:487 %store_ln32 = store i32 %add_ln32_56, i32 %accumulators_8_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1044" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:493 %add_ln32_57 = add i32 %accumulators_9_3_load, i32 %zext_ln32_116

]]></Node>
<StgValue><ssdm name="add_ln32_57"/></StgValue>
</operation>

<operation id="1045" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:494 %store_ln32 = store i32 %add_ln32_57, i32 %accumulators_9_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1046" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:500 %add_ln32_58 = add i32 %accumulators_10_3_load, i32 %zext_ln32_118

]]></Node>
<StgValue><ssdm name="add_ln32_58"/></StgValue>
</operation>

<operation id="1047" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:501 %store_ln32 = store i32 %add_ln32_58, i32 %accumulators_10_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1048" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:507 %add_ln32_59 = add i32 %accumulators_11_3_load, i32 %zext_ln32_120

]]></Node>
<StgValue><ssdm name="add_ln32_59"/></StgValue>
</operation>

<operation id="1049" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:508 %store_ln32 = store i32 %add_ln32_59, i32 %accumulators_11_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="1050" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
.split6:509 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1051" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:0 %accumulators_15_0_load_1 = load i32 %accumulators_15_0

]]></Node>
<StgValue><ssdm name="accumulators_15_0_load_1"/></StgValue>
</operation>

<operation id="1052" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:1 %accumulators_15_1_load_1 = load i32 %accumulators_15_1

]]></Node>
<StgValue><ssdm name="accumulators_15_1_load_1"/></StgValue>
</operation>

<operation id="1053" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:2 %accumulators_15_2_load_1 = load i32 %accumulators_15_2

]]></Node>
<StgValue><ssdm name="accumulators_15_2_load_1"/></StgValue>
</operation>

<operation id="1054" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:3 %accumulators_0_0_load_1 = load i32 %accumulators_0_0

]]></Node>
<StgValue><ssdm name="accumulators_0_0_load_1"/></StgValue>
</operation>

<operation id="1055" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:4 %accumulators_0_1_load_1 = load i32 %accumulators_0_1

]]></Node>
<StgValue><ssdm name="accumulators_0_1_load_1"/></StgValue>
</operation>

<operation id="1056" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:5 %accumulators_0_2_load_1 = load i32 %accumulators_0_2

]]></Node>
<StgValue><ssdm name="accumulators_0_2_load_1"/></StgValue>
</operation>

<operation id="1057" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:6 %accumulators_0_3_load_1 = load i32 %accumulators_0_3

]]></Node>
<StgValue><ssdm name="accumulators_0_3_load_1"/></StgValue>
</operation>

<operation id="1058" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:7 %accumulators_1_0_load_1 = load i32 %accumulators_1_0

]]></Node>
<StgValue><ssdm name="accumulators_1_0_load_1"/></StgValue>
</operation>

<operation id="1059" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:8 %accumulators_1_1_load_1 = load i32 %accumulators_1_1

]]></Node>
<StgValue><ssdm name="accumulators_1_1_load_1"/></StgValue>
</operation>

<operation id="1060" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:9 %accumulators_1_2_load_1 = load i32 %accumulators_1_2

]]></Node>
<StgValue><ssdm name="accumulators_1_2_load_1"/></StgValue>
</operation>

<operation id="1061" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:10 %accumulators_1_3_load_1 = load i32 %accumulators_1_3

]]></Node>
<StgValue><ssdm name="accumulators_1_3_load_1"/></StgValue>
</operation>

<operation id="1062" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:11 %accumulators_2_0_load_1 = load i32 %accumulators_2_0

]]></Node>
<StgValue><ssdm name="accumulators_2_0_load_1"/></StgValue>
</operation>

<operation id="1063" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:12 %accumulators_2_1_load_1 = load i32 %accumulators_2_1

]]></Node>
<StgValue><ssdm name="accumulators_2_1_load_1"/></StgValue>
</operation>

<operation id="1064" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:13 %accumulators_2_2_load_1 = load i32 %accumulators_2_2

]]></Node>
<StgValue><ssdm name="accumulators_2_2_load_1"/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:14 %accumulators_2_3_load_1 = load i32 %accumulators_2_3

]]></Node>
<StgValue><ssdm name="accumulators_2_3_load_1"/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:15 %accumulators_3_0_load_1 = load i32 %accumulators_3_0

]]></Node>
<StgValue><ssdm name="accumulators_3_0_load_1"/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:16 %accumulators_3_1_load_1 = load i32 %accumulators_3_1

]]></Node>
<StgValue><ssdm name="accumulators_3_1_load_1"/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:17 %accumulators_3_2_load_1 = load i32 %accumulators_3_2

]]></Node>
<StgValue><ssdm name="accumulators_3_2_load_1"/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:18 %accumulators_3_3_load_1 = load i32 %accumulators_3_3

]]></Node>
<StgValue><ssdm name="accumulators_3_3_load_1"/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:19 %accumulators_4_0_load_1 = load i32 %accumulators_4_0

]]></Node>
<StgValue><ssdm name="accumulators_4_0_load_1"/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:20 %accumulators_4_1_load_1 = load i32 %accumulators_4_1

]]></Node>
<StgValue><ssdm name="accumulators_4_1_load_1"/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:21 %accumulators_4_2_load_1 = load i32 %accumulators_4_2

]]></Node>
<StgValue><ssdm name="accumulators_4_2_load_1"/></StgValue>
</operation>

<operation id="1073" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:22 %accumulators_4_3_load_1 = load i32 %accumulators_4_3

]]></Node>
<StgValue><ssdm name="accumulators_4_3_load_1"/></StgValue>
</operation>

<operation id="1074" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:23 %accumulators_5_0_load_1 = load i32 %accumulators_5_0

]]></Node>
<StgValue><ssdm name="accumulators_5_0_load_1"/></StgValue>
</operation>

<operation id="1075" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:24 %accumulators_5_1_load_1 = load i32 %accumulators_5_1

]]></Node>
<StgValue><ssdm name="accumulators_5_1_load_1"/></StgValue>
</operation>

<operation id="1076" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:25 %accumulators_5_2_load_1 = load i32 %accumulators_5_2

]]></Node>
<StgValue><ssdm name="accumulators_5_2_load_1"/></StgValue>
</operation>

<operation id="1077" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:26 %accumulators_5_3_load_1 = load i32 %accumulators_5_3

]]></Node>
<StgValue><ssdm name="accumulators_5_3_load_1"/></StgValue>
</operation>

<operation id="1078" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:27 %accumulators_6_0_load_1 = load i32 %accumulators_6_0

]]></Node>
<StgValue><ssdm name="accumulators_6_0_load_1"/></StgValue>
</operation>

<operation id="1079" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:28 %accumulators_6_1_load_1 = load i32 %accumulators_6_1

]]></Node>
<StgValue><ssdm name="accumulators_6_1_load_1"/></StgValue>
</operation>

<operation id="1080" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:29 %accumulators_6_2_load_1 = load i32 %accumulators_6_2

]]></Node>
<StgValue><ssdm name="accumulators_6_2_load_1"/></StgValue>
</operation>

<operation id="1081" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:30 %accumulators_6_3_load_1 = load i32 %accumulators_6_3

]]></Node>
<StgValue><ssdm name="accumulators_6_3_load_1"/></StgValue>
</operation>

<operation id="1082" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:31 %accumulators_7_0_load_1 = load i32 %accumulators_7_0

]]></Node>
<StgValue><ssdm name="accumulators_7_0_load_1"/></StgValue>
</operation>

<operation id="1083" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:32 %accumulators_7_1_load_1 = load i32 %accumulators_7_1

]]></Node>
<StgValue><ssdm name="accumulators_7_1_load_1"/></StgValue>
</operation>

<operation id="1084" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:33 %accumulators_7_2_load_1 = load i32 %accumulators_7_2

]]></Node>
<StgValue><ssdm name="accumulators_7_2_load_1"/></StgValue>
</operation>

<operation id="1085" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:34 %accumulators_7_3_load_1 = load i32 %accumulators_7_3

]]></Node>
<StgValue><ssdm name="accumulators_7_3_load_1"/></StgValue>
</operation>

<operation id="1086" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:35 %accumulators_8_0_load_1 = load i32 %accumulators_8_0

]]></Node>
<StgValue><ssdm name="accumulators_8_0_load_1"/></StgValue>
</operation>

<operation id="1087" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:36 %accumulators_8_1_load_1 = load i32 %accumulators_8_1

]]></Node>
<StgValue><ssdm name="accumulators_8_1_load_1"/></StgValue>
</operation>

<operation id="1088" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:37 %accumulators_8_2_load_1 = load i32 %accumulators_8_2

]]></Node>
<StgValue><ssdm name="accumulators_8_2_load_1"/></StgValue>
</operation>

<operation id="1089" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:38 %accumulators_8_3_load_1 = load i32 %accumulators_8_3

]]></Node>
<StgValue><ssdm name="accumulators_8_3_load_1"/></StgValue>
</operation>

<operation id="1090" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:39 %accumulators_9_0_load_1 = load i32 %accumulators_9_0

]]></Node>
<StgValue><ssdm name="accumulators_9_0_load_1"/></StgValue>
</operation>

<operation id="1091" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:40 %accumulators_9_1_load_1 = load i32 %accumulators_9_1

]]></Node>
<StgValue><ssdm name="accumulators_9_1_load_1"/></StgValue>
</operation>

<operation id="1092" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:41 %accumulators_9_2_load_1 = load i32 %accumulators_9_2

]]></Node>
<StgValue><ssdm name="accumulators_9_2_load_1"/></StgValue>
</operation>

<operation id="1093" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:42 %accumulators_9_3_load_1 = load i32 %accumulators_9_3

]]></Node>
<StgValue><ssdm name="accumulators_9_3_load_1"/></StgValue>
</operation>

<operation id="1094" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:43 %accumulators_10_0_load_1 = load i32 %accumulators_10_0

]]></Node>
<StgValue><ssdm name="accumulators_10_0_load_1"/></StgValue>
</operation>

<operation id="1095" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:44 %accumulators_10_1_load_1 = load i32 %accumulators_10_1

]]></Node>
<StgValue><ssdm name="accumulators_10_1_load_1"/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:45 %accumulators_10_2_load_1 = load i32 %accumulators_10_2

]]></Node>
<StgValue><ssdm name="accumulators_10_2_load_1"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:46 %accumulators_10_3_load_1 = load i32 %accumulators_10_3

]]></Node>
<StgValue><ssdm name="accumulators_10_3_load_1"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:47 %accumulators_11_0_load_1 = load i32 %accumulators_11_0

]]></Node>
<StgValue><ssdm name="accumulators_11_0_load_1"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:48 %accumulators_11_1_load_1 = load i32 %accumulators_11_1

]]></Node>
<StgValue><ssdm name="accumulators_11_1_load_1"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:49 %accumulators_11_2_load_1 = load i32 %accumulators_11_2

]]></Node>
<StgValue><ssdm name="accumulators_11_2_load_1"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:50 %accumulators_11_3_load_1 = load i32 %accumulators_11_3

]]></Node>
<StgValue><ssdm name="accumulators_11_3_load_1"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:51 %accumulators_12_0_load_1 = load i32 %accumulators_12_0

]]></Node>
<StgValue><ssdm name="accumulators_12_0_load_1"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:52 %accumulators_12_1_load_1 = load i32 %accumulators_12_1

]]></Node>
<StgValue><ssdm name="accumulators_12_1_load_1"/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:53 %accumulators_12_2_load_1 = load i32 %accumulators_12_2

]]></Node>
<StgValue><ssdm name="accumulators_12_2_load_1"/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:54 %accumulators_13_0_load_1 = load i32 %accumulators_13_0

]]></Node>
<StgValue><ssdm name="accumulators_13_0_load_1"/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:55 %accumulators_13_1_load_1 = load i32 %accumulators_13_1

]]></Node>
<StgValue><ssdm name="accumulators_13_1_load_1"/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:56 %accumulators_13_2_load_1 = load i32 %accumulators_13_2

]]></Node>
<StgValue><ssdm name="accumulators_13_2_load_1"/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:57 %accumulators_14_0_load_1 = load i32 %accumulators_14_0

]]></Node>
<StgValue><ssdm name="accumulators_14_0_load_1"/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:58 %accumulators_14_1_load_1 = load i32 %accumulators_14_1

]]></Node>
<StgValue><ssdm name="accumulators_14_1_load_1"/></StgValue>
</operation>

<operation id="1110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:59 %accumulators_14_2_load_1 = load i32 %accumulators_14_2

]]></Node>
<StgValue><ssdm name="accumulators_14_2_load_1"/></StgValue>
</operation>

<operation id="1111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:60 %br_ln0 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1112" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %i_2 = phi i6 %add_ln36, void %.split219, i6 0, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1113" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.loopexit:1 %add_ln36 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="1114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1115" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.loopexit:3 %icmp_ln36 = icmp_eq  i6 %i_2, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="1116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit:4 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:5 %br_ln36 = br i1 %icmp_ln36, void %.split2, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="1118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="4" op_0_bw="6">
<![CDATA[
.split2:2 %trunc_ln41 = trunc i6 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="1119" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:3 %trunc_ln41_2 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %i_2, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="1120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split2:4 %switch_ln41 = switch i4 %trunc_ln41, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln41"/></StgValue>
</operation>

<operation id="1121" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
branch14:0 %tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_14_0_load_1, i32 %accumulators_14_1_load_1, i32 %accumulators_14_2_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1123" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
branch13:0 %tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_13_0_load_1, i32 %accumulators_13_1_load_1, i32 %accumulators_13_2_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1125" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
branch12:0 %tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_12_0_load_1, i32 %accumulators_12_1_load_1, i32 %accumulators_12_2_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1127" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch11:0 %tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_11_0_load_1, i32 %accumulators_11_1_load_1, i32 %accumulators_11_2_load_1, i32 %accumulators_11_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1128" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1129" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch10:0 %tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_10_0_load_1, i32 %accumulators_10_1_load_1, i32 %accumulators_10_2_load_1, i32 %accumulators_10_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1131" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch9:0 %tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_9_0_load_1, i32 %accumulators_9_1_load_1, i32 %accumulators_9_2_load_1, i32 %accumulators_9_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1133" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch8:0 %tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_8_0_load_1, i32 %accumulators_8_1_load_1, i32 %accumulators_8_2_load_1, i32 %accumulators_8_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1135" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch7:0 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_7_0_load_1, i32 %accumulators_7_1_load_1, i32 %accumulators_7_2_load_1, i32 %accumulators_7_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1137" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch6:0 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_6_0_load_1, i32 %accumulators_6_1_load_1, i32 %accumulators_6_2_load_1, i32 %accumulators_6_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1139" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch5:0 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_5_0_load_1, i32 %accumulators_5_1_load_1, i32 %accumulators_5_2_load_1, i32 %accumulators_5_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1141" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch4:0 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_4_0_load_1, i32 %accumulators_4_1_load_1, i32 %accumulators_4_2_load_1, i32 %accumulators_4_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1143" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch3:0 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_3_0_load_1, i32 %accumulators_3_1_load_1, i32 %accumulators_3_2_load_1, i32 %accumulators_3_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1145" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch2:0 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_2_0_load_1, i32 %accumulators_2_1_load_1, i32 %accumulators_2_2_load_1, i32 %accumulators_2_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1147" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch1:0 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_1_0_load_1, i32 %accumulators_1_1_load_1, i32 %accumulators_1_2_load_1, i32 %accumulators_1_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1149" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
branch0:0 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %accumulators_0_0_load_1, i32 %accumulators_0_1_load_1, i32 %accumulators_0_2_load_1, i32 %accumulators_0_3_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1150" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="1151" st_id="19" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
branch15:0 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %accumulators_15_0_load_1, i32 %accumulators_15_1_load_1, i32 %accumulators_15_2_load_1, i2 %trunc_ln41_2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="trunc_ln41" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln41 = br void %.split219

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
.split219:0 %phi_ln41 = phi i32 %tmp_3, void %branch0, i32 %tmp_4, void %branch1, i32 %tmp_5, void %branch2, i32 %tmp_6, void %branch3, i32 %tmp_7, void %branch4, i32 %tmp_8, void %branch5, i32 %tmp_9, void %branch6, i32 %tmp_s, void %branch7, i32 %tmp_10, void %branch8, i32 %tmp_11, void %branch9, i32 %tmp_12, void %branch10, i32 %tmp_13, void %branch11, i32 %tmp_14, void %branch12, i32 %tmp_15, void %branch13, i32 %tmp_16, void %branch14, i32 %tmp_2, void %branch15

]]></Node>
<StgValue><ssdm name="phi_ln41"/></StgValue>
</operation>

<operation id="1154" st_id="20" stage="36" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1155" st_id="21" stage="35" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1156" st_id="22" stage="34" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1157" st_id="23" stage="33" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1158" st_id="24" stage="32" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1159" st_id="25" stage="31" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1160" st_id="26" stage="30" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1161" st_id="27" stage="29" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1162" st_id="28" stage="28" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1163" st_id="29" stage="27" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1164" st_id="30" stage="26" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1165" st_id="31" stage="25" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1166" st_id="32" stage="24" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1167" st_id="33" stage="23" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1168" st_id="34" stage="22" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1169" st_id="35" stage="21" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1170" st_id="36" stage="20" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1171" st_id="37" stage="19" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1172" st_id="38" stage="18" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1173" st_id="39" stage="17" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1174" st_id="40" stage="16" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1175" st_id="41" stage="15" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1176" st_id="42" stage="14" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1177" st_id="43" stage="13" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1178" st_id="44" stage="12" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1179" st_id="45" stage="11" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1180" st_id="46" stage="10" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1181" st_id="47" stage="9" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1182" st_id="48" stage="8" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1183" st_id="49" stage="7" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1184" st_id="50" stage="6" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1185" st_id="51" stage="5" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1186" st_id="52" stage="4" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1187" st_id="53" stage="3" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1188" st_id="54" stage="2" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1189" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="6">
<![CDATA[
.split2:0 %i_2_cast = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="1190" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="1191" st_id="55" stage="1" lat="36">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split219:1 %urem_ln41 = urem i32 %phi_ln41, i32 31

]]></Node>
<StgValue><ssdm name="urem_ln41"/></StgValue>
</operation>

<operation id="1192" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="5">
<![CDATA[
.split219:2 %trunc_ln41_1 = trunc i5 %urem_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="1193" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split219:3 %out_l_addr = getelementptr i5 %out_l, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="out_l_addr"/></StgValue>
</operation>

<operation id="1194" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="5" op_1_bw="6">
<![CDATA[
.split219:4 %store_ln41 = store i5 %trunc_ln41_1, i6 %out_l_addr

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="1195" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
.split219:5 %br_ln0 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1196" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1197" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:0 %i_3 = phi i6 %add_ln47, void %.split, i6 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1198" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1 %add_ln47 = add i6 %i_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="1199" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1200" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln47 = icmp_eq  i6 %i_3, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="1201" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1202" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln47 = br i1 %icmp_ln47, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="1203" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="6">
<![CDATA[
.split:0 %i_3_cast = zext i6 %i_3

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="1204" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %out_l_addr_1 = getelementptr i5 %out_l, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="out_l_addr_1"/></StgValue>
</operation>

<operation id="1205" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="5" op_0_bw="6">
<![CDATA[
.split:3 %stream_l_data_1 = load i6 %out_l_addr_1

]]></Node>
<StgValue><ssdm name="stream_l_data_1"/></StgValue>
</operation>

<operation id="1206" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:5 %stream_l_last_V = icmp_eq  i6 %i_3, i6 59

]]></Node>
<StgValue><ssdm name="stream_l_last_V"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1207" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="5" op_0_bw="6">
<![CDATA[
.split:3 %stream_l_data_1 = load i6 %out_l_addr_1

]]></Node>
<StgValue><ssdm name="stream_l_data_1"/></StgValue>
</operation>

<operation id="1208" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="5">
<![CDATA[
.split:4 %zext_ln11 = zext i5 %stream_l_data_1

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="1209" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split:6 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %stream_l_last_V, i8 %zext_ln11

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1210" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="9">
<![CDATA[
.split:7 %zext_ln174 = zext i9 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="1211" st_id="58" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split:8 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_V, i16 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1212" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="1213" st_id="59" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split:8 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %out_V, i16 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="1214" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1215" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="0">
<![CDATA[
:0 %ret_ln57 = ret

]]></Node>
<StgValue><ssdm name="ret_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
