
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.085407                       # Number of seconds simulated
sim_ticks                                 85406978000                       # Number of ticks simulated
final_tick                                85406978000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 276598                       # Simulator instruction rate (inst/s)
host_op_rate                                   280395                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              141576121                       # Simulator tick rate (ticks/s)
host_mem_usage                                 672160                       # Number of bytes of host memory used
host_seconds                                   603.26                       # Real time elapsed on the host
sim_insts                                   166859843                       # Number of instructions simulated
sim_ops                                     169150489                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           26880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              41536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        26880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26880                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 649                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             314728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             135633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         35969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                486330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        314728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           314728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            314728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            135633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        35969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               486330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         649                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       649                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  41536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   41536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   85406910500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   649                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.980645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.665089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.197056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           69     44.52%     44.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           36     23.23%     67.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     14.19%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      1.94%     83.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      3.23%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.29%     88.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.87%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.65%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      7.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          155                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     27395750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                39564500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42212.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60962.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      484                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  131597704.93                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   478380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   235290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 2220540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              7810710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1588800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        45951690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        34669440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      20453344380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            20569655550                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.842796                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          85385644000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3259000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       9952000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  85194655000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     90285250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       8055750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    100771000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2413320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             10293060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1865280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        51042360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        40386720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      20446716960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            20580814515                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.973452                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          85379514507                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3889000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11524000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  85162442500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    105177250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      12008743                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    111936507                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                42936699                       # Number of BP lookups
system.cpu.branchPred.condPredicted          39282425                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4689256                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23029843                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                23020740                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.960473                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1733225                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             803                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              529                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          183                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      3086019                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu.branchPred.allExpertsSame          9273996                       # Number of times all experts voted in the same direction.
system.cpu.branchPred.lowWeightExpertsWon       698768                       # Number of times where lower weighted experts overrode the highest weight expert.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        170813957                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4600110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      332793500                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    42936699                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           24754239                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     161480107                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9383116                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  510                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          524                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  92487964                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   268                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          170772809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.970554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.072784                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9306188      5.45%      5.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 72938059     42.71%     48.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2006654      1.18%     49.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 86521908     50.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            170772809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.251365                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.948280                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 14070786                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              14711124                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 129995185                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7304357                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4691357                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             20319692                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   244                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              301497300                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              17496501                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                4691357                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 28361382                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10330244                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12256                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 122950456                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4427114                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              282822983                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               8228888                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                610090                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     46                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3601993                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   5648                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              764                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           319179995                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             396207981                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        298145468                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups             8930                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             187092159                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                132087836                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                523                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            404                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7637564                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            109576282                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27448262                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          12506832                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           902059                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  272816399                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 380                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 232637734                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2538036                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       103666289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     79961153                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            152                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     170772809                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.362264                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.057238                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            46758112     27.38%     27.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            43497807     25.47%     52.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            53260588     31.19%     84.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            26406457     15.46%     99.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              849845      0.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       170772809                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2932549      5.09%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     80      0.00%      5.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    174      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               48216016     83.77%     88.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6410691     11.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               224      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             108701566     46.73%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  282      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     6      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  511      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  908      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  896      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 707      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            100553104     43.22%     89.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            23379530     10.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              232637734                       # Type of FU issued
system.cpu.iq.rate                           1.361936                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    57559510                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.247421                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          696130524                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         376476098                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    218328737                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              290188859                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         21161759                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     43843827                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       370638                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2511                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      8848104                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          239                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            60                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4691357                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                10456067                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   195                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           274317037                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             109576282                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             27448262                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                379                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   195                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2511                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3263110                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1602006                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              4865116                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             223604986                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              93801058                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           9032748                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1500258                       # number of nop insts executed
system.cpu.iew.exec_refs                    115737272                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 26844931                       # Number of branches executed
system.cpu.iew.exec_stores                   21936214                       # Number of stores executed
system.cpu.iew.exec_rate                     1.309056                       # Inst execution rate
system.cpu.iew.wb_sent                      219685679                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     218334017                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 165328136                       # num instructions producing a value
system.cpu.iew.wb_consumers                 220836144                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.278198                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.748646                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        96691523                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4689055                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    155625506                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.090571                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.868866                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     77893402     50.05%     50.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     47816788     30.73%     80.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14785402      9.50%     90.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2734760      1.76%     92.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1647609      1.06%     93.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       469947      0.30%     93.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3337472      2.14%     95.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       357294      0.23%     95.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6582832      4.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    155625506                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            167429943                       # Number of instructions committed
system.cpu.commit.committedOps              169720589                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       84332613                       # Number of memory references committed
system.cpu.commit.loads                      65732455                       # Number of loads committed
system.cpu.commit.membars                         216                       # Number of memory barriers committed
system.cpu.commit.branches                   21062830                       # Number of branches committed
system.cpu.commit.vec_insts                      5148                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 149232932                       # Number of committed integer instructions.
system.cpu.commit.function_calls               571192                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          202      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         85384641     50.31%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             196      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             511      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             908      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             808      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            707      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        65732455     38.73%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       18600158     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         169720589                       # Class of committed instruction
system.cpu.commit.bw_lim_events               6582832                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    415454643                       # The number of ROB reads
system.cpu.rob.rob_writes                   548015528                       # The number of ROB writes
system.cpu.timesIdled                             309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           41148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   166859843                       # Number of Instructions Simulated
system.cpu.committedOps                     169150489                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.023697                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.023697                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.976851                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.976851                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                237695848                       # number of integer regfile reads
system.cpu.int_regfile_writes               172821807                       # number of integer regfile writes
system.cpu.vec_regfile_reads                     6723                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3591                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  71676693                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73030377                       # number of cc regfile writes
system.cpu.misc_regfile_reads               248745029                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    431                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           199.265296                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            91238732                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          416615.214612                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   199.265296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.194595                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.194595                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         182479083                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        182479083                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     72638898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        72638898                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     18599402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18599402                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          217                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          217                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          215                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          215                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      91238300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         91238300                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     91238300                       # number of overall hits
system.cpu.dcache.overall_hits::total        91238300                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           156                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          542                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          698                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            698                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          698                       # number of overall misses
system.cpu.dcache.overall_misses::total           698                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     14429000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14429000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     33665468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33665468                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     48094468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     48094468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     48094468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     48094468                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     72639054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     72639054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     18599944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18599944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          215                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     91238998                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     91238998                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     91238998                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     91238998                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000029                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.009132                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.009132                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000008                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000008                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 92493.589744                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92493.589744                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62113.409594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62113.409594                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        80750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        80750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68903.249284                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68903.249284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68903.249284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68903.249284                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2392                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              42                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.952381                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           54                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          426                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          480                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          480                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          480                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          218                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          218                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     10782469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10782469                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     21404969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21404969                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     21404969                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21404969                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004566                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004566                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 104142.156863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 104142.156863                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 92952.318966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92952.318966                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 98187.931193                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98187.931193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 98187.931193                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98187.931193                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               122                       # number of replacements
system.cpu.icache.tags.tagsinuse           320.060893                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            92487404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               469                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          197201.287846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   320.060893                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.625119                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.625119                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          291                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         184976389                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        184976389                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     92487404                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        92487404                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      92487404                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         92487404                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     92487404                       # number of overall hits
system.cpu.icache.overall_hits::total        92487404                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           556                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          556                       # number of overall misses
system.cpu.icache.overall_misses::total           556                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     50049988                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50049988                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     50049988                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50049988                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     50049988                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50049988                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     92487960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     92487960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     92487960                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     92487960                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     92487960                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     92487960                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 90017.964029                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90017.964029                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 90017.964029                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90017.964029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 90017.964029                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90017.964029                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        19057                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               123                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   154.934959                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          122                       # number of writebacks
system.cpu.icache.writebacks::total               122                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           86                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           86                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          470                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          470                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          470                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          470                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          470                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     43801490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43801490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     43801490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43801490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     43801490                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43801490                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 93194.659574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93194.659574                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 93194.659574                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93194.659574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 93194.659574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93194.659574                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              239                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 257                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    23                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    52.743542                       # Cycle average of tags in use
system.l2.tags.total_refs                          24                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        84                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.285714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       40.714452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    12.029090                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.001610                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000366                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.002197                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6649                       # Number of tag accesses
system.l2.tags.data_accesses                     6649                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks          121                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              121                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 29                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    29                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 49                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    32                       # number of demand (read+write) hits
system.l2.demand_hits::total                       81                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   49                       # number of overall hits
system.l2.overall_hits::cpu.data                   32                       # number of overall hits
system.l2.overall_hits::total                      81                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               87                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  87                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             100                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 421                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 187                       # number of demand (read+write) misses
system.l2.demand_misses::total                    608                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                421                       # number of overall misses
system.l2.overall_misses::cpu.data                187                       # number of overall misses
system.l2.overall_misses::total                   608                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     10394500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10394500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     43002500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43002500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     10521500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10521500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      43002500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      20916000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         63918500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     43002500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     20916000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        63918500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks          121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          121                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               470                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               219                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  689                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              470                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              219                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 689                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.750000                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.895745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.895745                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.970874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970874                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.895745                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.853881                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882438                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.895745                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.853881                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882438                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 119477.011494                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 119477.011494                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 102143.705463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102143.705463                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data       105215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       105215                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 102143.705463                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 111850.267380                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105129.111842                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 102143.705463                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 111850.267380                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105129.111842                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           69                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             69                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           86                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             86                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           95                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           95                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               602                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              671                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      3517832                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      3517832                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      9863000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9863000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     40482500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40482500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      9577000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9577000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     40482500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     19440000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     59922500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     40482500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     19440000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      3517832                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     63440332                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.741379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.741379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.895745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.895745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.922330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.922330                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.895745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.826484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.873730                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.895745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.826484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.973875                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 50983.072464                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 50983.072464                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 114686.046512                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114686.046512                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 96157.957245                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96157.957245                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 100810.526316                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100810.526316                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 96157.957245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 107403.314917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99539.036545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 96157.957245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 107403.314917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 50983.072464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94545.949329                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           649                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           13                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                563                       # Transaction distribution
system.membus.trans_dist::ReadExReq                86                       # Transaction distribution
system.membus.trans_dist::ReadExResp               86                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           563                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        41536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   41536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               649                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 649                       # Request fanout histogram
system.membus.reqLayer0.occupancy              792360                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3441750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          811                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          136                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85406978000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               572                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          122                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               93                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             116                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           470                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          103                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        14016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  51840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              93                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              782                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.046036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.209697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    746     95.40%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      4.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                782                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             527500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            703500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            329498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
