// Seed: 568751724
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output logic id_6,
    input id_7,
    output logic id_8,
    input logic id_9,
    input reg id_10,
    input id_11,
    input id_12
);
  logic id_13 (
      1,
      id_2[1],
      id_6 + id_8 - 1
  );
  reg id_14;
  always @(posedge id_9) id_14 <= id_10;
  type_0 id_15 (
      .id_0(id_2[1]),
      .id_1(id_14),
      .id_2(id_9),
      .id_3(1 - id_9),
      .id_4(1),
      .id_5(1)
  );
endmodule
