GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer_wrap.v'
Analyzing included file 'define.vh'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer_wrap.v":1)
Back to file 'E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer_wrap.v'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer_wrap.v":1)
Analyzing included file 'E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\static_macro_define.v'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer_wrap.v":2)
Back to file 'E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer_wrap.v'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer_wrap.v":2)
Analyzing included file 'parameter.vh'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer_wrap.v":21)
Back to file 'E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer_wrap.v'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer_wrap.v":21)
Analyzing Verilog file 'E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v'
Analyzing included file 'define.vh'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":544)
Back to file 'E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":544)
Analyzing included file 'E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\static_macro_define.v'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":544)
Back to file 'E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":544)
Undeclared symbol '**', assumed default net type '**'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
Compiling module 'Equalizer_Po'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer_wrap.v":3)
Compiling module '**'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
Compiling module '**'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
Compiling module '**'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
Compiling module '**'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
Extracting RAM for identifier '**'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
Compiling module '**'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
Extracting RAM for identifier '**'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
Compiling module '**'("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
NOTE  (EX0101) : Current top module is "Equalizer_Po"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "(delay)/(Equalizer_Po)(DATA_WIDTH=1)" instantiated to "delay_gainwe" is swept in optimizing("E:\Gowin\Gowin_V1.9.9_x64\IDE\ipcore\EQUALIZER\data\Equalizer.v":0)
[95%] Generate netlist file "E:\FPGA\sound_test\src\equalizer_po\temp\equalizer\equalizer_po.vg" completed
Generate template file "E:\FPGA\sound_test\src\equalizer_po\temp\equalizer\equalizer_po_tmp.v" completed
[100%] Generate report file "E:\FPGA\sound_test\src\equalizer_po\temp\equalizer\equalizer_po_syn.rpt.html" completed
GowinSynthesis finish
