
Banaszek_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dc4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  08007f94  08007f94  00008f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081a4  080081a4  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080081a4  080081a4  000091a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081ac  080081ac  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081ac  080081ac  000091ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081b0  080081b0  000091b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080081b4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002c5c  2000006c  08008220  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002cc8  08008220  0000acc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d68f  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f1c  00000000  00000000  0001772b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bb0  00000000  00000000  00019648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000098b  00000000  00000000  0001a1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021aa5  00000000  00000000  0001ab83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f718  00000000  00000000  0003c628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbc98  00000000  00000000  0004bd40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001179d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003648  00000000  00000000  00117a1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0011b064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007f7c 	.word	0x08007f7c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08007f7c 	.word	0x08007f7c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <USART_kbhit>:
#define MEASUREMENT_BUFFER_SIZE 1000
static measurement_entry_t measurement_buffer[MEASUREMENT_BUFFER_SIZE];
static uint16_t measurement_write_index = 0;  // Indeks do zapisu (head)
static uint16_t measurement_count = 0;       // Liczba zapisanych pomiarów (max 1000)

uint8_t USART_kbhit() {
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
	if (USART_RX_Empty == USART_RX_Busy) {
 80005f0:	4b06      	ldr	r3, [pc, #24]	@ (800060c <USART_kbhit+0x20>)
 80005f2:	681a      	ldr	r2, [r3, #0]
 80005f4:	4b06      	ldr	r3, [pc, #24]	@ (8000610 <USART_kbhit+0x24>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	429a      	cmp	r2, r3
 80005fa:	d101      	bne.n	8000600 <USART_kbhit+0x14>
		return 0; //Buffer is empty
 80005fc:	2300      	movs	r3, #0
 80005fe:	e000      	b.n	8000602 <USART_kbhit+0x16>
	} else {
		return 1; //Buffer has data
 8000600:	2301      	movs	r3, #1
	}
} //USART_kbhit
 8000602:	4618      	mov	r0, r3
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	200009f8 	.word	0x200009f8
 8000610:	200009fc 	.word	0x200009fc

08000614 <USART_getchar>:

int16_t USART_getchar() {
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (USART_RX_Empty != USART_RX_Busy) {
 800061a:	4b11      	ldr	r3, [pc, #68]	@ (8000660 <USART_getchar+0x4c>)
 800061c:	681a      	ldr	r2, [r3, #0]
 800061e:	4b11      	ldr	r3, [pc, #68]	@ (8000664 <USART_getchar+0x50>)
 8000620:	681b      	ldr	r3, [r3, #0]
 8000622:	429a      	cmp	r2, r3
 8000624:	d013      	beq.n	800064e <USART_getchar+0x3a>
		tmp = USART_RxBuf[USART_RX_Busy];
 8000626:	4b0f      	ldr	r3, [pc, #60]	@ (8000664 <USART_getchar+0x50>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a0f      	ldr	r2, [pc, #60]	@ (8000668 <USART_getchar+0x54>)
 800062c:	5cd3      	ldrb	r3, [r2, r3]
 800062e:	80fb      	strh	r3, [r7, #6]
		USART_RX_Busy++;
 8000630:	4b0c      	ldr	r3, [pc, #48]	@ (8000664 <USART_getchar+0x50>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	3301      	adds	r3, #1
 8000636:	4a0b      	ldr	r2, [pc, #44]	@ (8000664 <USART_getchar+0x50>)
 8000638:	6013      	str	r3, [r2, #0]
		if (USART_RX_Busy >= USART_RXBUF_LEN)
 800063a:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <USART_getchar+0x50>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000640:	dd02      	ble.n	8000648 <USART_getchar+0x34>
			USART_RX_Busy = 0;
 8000642:	4b08      	ldr	r3, [pc, #32]	@ (8000664 <USART_getchar+0x50>)
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
		return tmp;
 8000648:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800064c:	e001      	b.n	8000652 <USART_getchar+0x3e>
	} else
		return -1;
 800064e:	f04f 33ff 	mov.w	r3, #4294967295
} //USART_getchar
 8000652:	4618      	mov	r0, r3
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	200009f8 	.word	0x200009f8
 8000664:	200009fc 	.word	0x200009fc
 8000668:	20000970 	.word	0x20000970

0800066c <USART_fsend>:
		}
	}
	return 0;
} //USART_getline

void USART_fsend(char *format, ...) {
 800066c:	b40f      	push	{r0, r1, r2, r3}
 800066e:	b580      	push	{r7, lr}
 8000670:	b0d0      	sub	sp, #320	@ 0x140
 8000672:	af00      	add	r7, sp, #0
	char tmp_rs[300];  // Zwiększone dla maksymalnej ramki (271) + margines
	int i;
	__IO int idx;
	va_list arglist;
	va_start(arglist, format);
 8000674:	f507 72a6 	add.w	r2, r7, #332	@ 0x14c
 8000678:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800067c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8000680:	601a      	str	r2, [r3, #0]
	vsprintf(tmp_rs, format, arglist);
 8000682:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000686:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800068a:	f107 0010 	add.w	r0, r7, #16
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	f8d7 1148 	ldr.w	r1, [r7, #328]	@ 0x148
 8000694:	f006 ffea 	bl	800766c <vsiprintf>
	va_end(arglist);
	idx = USART_TX_Empty;
 8000698:	4b42      	ldr	r3, [pc, #264]	@ (80007a4 <USART_fsend+0x138>)
 800069a:	681a      	ldr	r2, [r3, #0]
 800069c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80006a0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006a4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006a6:	2300      	movs	r3, #0
 80006a8:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80006ac:	e02c      	b.n	8000708 <USART_fsend+0x9c>
		USART_TxBuf[idx] = tmp_rs[i];
 80006ae:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80006b2:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80006bc:	f5a2 7198 	sub.w	r1, r2, #304	@ 0x130
 80006c0:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 80006c4:	440a      	add	r2, r1
 80006c6:	7811      	ldrb	r1, [r2, #0]
 80006c8:	4a37      	ldr	r2, [pc, #220]	@ (80007a8 <USART_fsend+0x13c>)
 80006ca:	54d1      	strb	r1, [r2, r3]
		idx++;
 80006cc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80006d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	1c5a      	adds	r2, r3, #1
 80006d8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80006dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006e0:	601a      	str	r2, [r3, #0]
		if (idx >= USART_TXBUF_LEN)
 80006e2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80006e6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80006f0:	db05      	blt.n	80006fe <USART_fsend+0x92>
			idx = 0;
 80006f2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80006f6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < strlen(tmp_rs); i++) {
 80006fe:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000702:	3301      	adds	r3, #1
 8000704:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8000708:	f107 0310 	add.w	r3, r7, #16
 800070c:	4618      	mov	r0, r3
 800070e:	f7ff fd7f 	bl	8000210 <strlen>
 8000712:	4602      	mov	r2, r0
 8000714:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8000718:	429a      	cmp	r2, r3
 800071a:	d8c8      	bhi.n	80006ae <USART_fsend+0x42>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800071c:	b672      	cpsid	i
}
 800071e:	bf00      	nop
	}
	__disable_irq();
	if ((USART_TX_Empty == USART_TX_Busy)
 8000720:	4b20      	ldr	r3, [pc, #128]	@ (80007a4 <USART_fsend+0x138>)
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	4b21      	ldr	r3, [pc, #132]	@ (80007ac <USART_fsend+0x140>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	429a      	cmp	r2, r3
 800072a:	d12a      	bne.n	8000782 <USART_fsend+0x116>
			&& (__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE) == SET)) { //sprawdzic dodatkowo zajetosc bufora nadajnika
 800072c:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <USART_fsend+0x144>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000736:	2b80      	cmp	r3, #128	@ 0x80
 8000738:	d123      	bne.n	8000782 <USART_fsend+0x116>
		USART_TX_Empty = idx;
 800073a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800073e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a17      	ldr	r2, [pc, #92]	@ (80007a4 <USART_fsend+0x138>)
 8000746:	6013      	str	r3, [r2, #0]
		uint8_t tmp = USART_TxBuf[USART_TX_Busy];
 8000748:	4b18      	ldr	r3, [pc, #96]	@ (80007ac <USART_fsend+0x140>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a16      	ldr	r2, [pc, #88]	@ (80007a8 <USART_fsend+0x13c>)
 800074e:	5cd2      	ldrb	r2, [r2, r3]
 8000750:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000754:	f2a3 1339 	subw	r3, r3, #313	@ 0x139
 8000758:	701a      	strb	r2, [r3, #0]
		USART_TX_Busy++;
 800075a:	4b14      	ldr	r3, [pc, #80]	@ (80007ac <USART_fsend+0x140>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	3301      	adds	r3, #1
 8000760:	4a12      	ldr	r2, [pc, #72]	@ (80007ac <USART_fsend+0x140>)
 8000762:	6013      	str	r3, [r2, #0]
		if (USART_TX_Busy >= USART_TXBUF_LEN)
 8000764:	4b11      	ldr	r3, [pc, #68]	@ (80007ac <USART_fsend+0x140>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 800076c:	db02      	blt.n	8000774 <USART_fsend+0x108>
			USART_TX_Busy = 0;
 800076e:	4b0f      	ldr	r3, [pc, #60]	@ (80007ac <USART_fsend+0x140>)
 8000770:	2200      	movs	r2, #0
 8000772:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000774:	1dfb      	adds	r3, r7, #7
 8000776:	2201      	movs	r2, #1
 8000778:	4619      	mov	r1, r3
 800077a:	480d      	ldr	r0, [pc, #52]	@ (80007b0 <USART_fsend+0x144>)
 800077c:	f005 ff74 	bl	8006668 <HAL_UART_Transmit_IT>
			&& (__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE) == SET)) { //sprawdzic dodatkowo zajetosc bufora nadajnika
 8000780:	e006      	b.n	8000790 <USART_fsend+0x124>
	} else {
		USART_TX_Empty = idx;
 8000782:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8000786:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a05      	ldr	r2, [pc, #20]	@ (80007a4 <USART_fsend+0x138>)
 800078e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000790:	b662      	cpsie	i
}
 8000792:	bf00      	nop
	}
	__enable_irq();
} //fsend
 8000794:	bf00      	nop
 8000796:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 800079a:	46bd      	mov	sp, r7
 800079c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80007a0:	b004      	add	sp, #16
 80007a2:	4770      	bx	lr
 80007a4:	200009f0 	.word	0x200009f0
 80007a8:	20000388 	.word	0x20000388
 80007ac:	200009f4 	.word	0x200009f4
 80007b0:	200000dc 	.word	0x200000dc

080007b4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b084      	sub	sp, #16
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	4a13      	ldr	r2, [pc, #76]	@ (800080c <HAL_UART_TxCpltCallback+0x58>)
 80007c0:	4293      	cmp	r3, r2
 80007c2:	d11e      	bne.n	8000802 <HAL_UART_TxCpltCallback+0x4e>
		if (USART_TX_Empty != USART_TX_Busy) {
 80007c4:	4b12      	ldr	r3, [pc, #72]	@ (8000810 <HAL_UART_TxCpltCallback+0x5c>)
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	4b12      	ldr	r3, [pc, #72]	@ (8000814 <HAL_UART_TxCpltCallback+0x60>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	429a      	cmp	r2, r3
 80007ce:	d018      	beq.n	8000802 <HAL_UART_TxCpltCallback+0x4e>
			uint8_t tmp = USART_TxBuf[USART_TX_Busy];
 80007d0:	4b10      	ldr	r3, [pc, #64]	@ (8000814 <HAL_UART_TxCpltCallback+0x60>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a10      	ldr	r2, [pc, #64]	@ (8000818 <HAL_UART_TxCpltCallback+0x64>)
 80007d6:	5cd3      	ldrb	r3, [r2, r3]
 80007d8:	73fb      	strb	r3, [r7, #15]
			USART_TX_Busy++;
 80007da:	4b0e      	ldr	r3, [pc, #56]	@ (8000814 <HAL_UART_TxCpltCallback+0x60>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	3301      	adds	r3, #1
 80007e0:	4a0c      	ldr	r2, [pc, #48]	@ (8000814 <HAL_UART_TxCpltCallback+0x60>)
 80007e2:	6013      	str	r3, [r2, #0]
			if (USART_TX_Busy >= USART_TXBUF_LEN)
 80007e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000814 <HAL_UART_TxCpltCallback+0x60>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80007ec:	db02      	blt.n	80007f4 <HAL_UART_TxCpltCallback+0x40>
				USART_TX_Busy = 0;
 80007ee:	4b09      	ldr	r3, [pc, #36]	@ (8000814 <HAL_UART_TxCpltCallback+0x60>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 80007f4:	f107 030f 	add.w	r3, r7, #15
 80007f8:	2201      	movs	r2, #1
 80007fa:	4619      	mov	r1, r3
 80007fc:	4803      	ldr	r0, [pc, #12]	@ (800080c <HAL_UART_TxCpltCallback+0x58>)
 80007fe:	f005 ff33 	bl	8006668 <HAL_UART_Transmit_IT>
		}
	}
}
 8000802:	bf00      	nop
 8000804:	3710      	adds	r7, #16
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	200000dc 	.word	0x200000dc
 8000810:	200009f0 	.word	0x200009f0
 8000814:	200009f4 	.word	0x200009f4
 8000818:	20000388 	.word	0x20000388

0800081c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	4a14      	ldr	r2, [pc, #80]	@ (8000878 <HAL_UART_RxCpltCallback+0x5c>)
 8000828:	4293      	cmp	r3, r2
 800082a:	d121      	bne.n	8000870 <HAL_UART_RxCpltCallback+0x54>
		int next_head = (USART_RX_Empty + 1) % USART_RXBUF_LEN;
 800082c:	4b13      	ldr	r3, [pc, #76]	@ (800087c <HAL_UART_RxCpltCallback+0x60>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	3301      	adds	r3, #1
 8000832:	425a      	negs	r2, r3
 8000834:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000838:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800083c:	bf58      	it	pl
 800083e:	4253      	negpl	r3, r2
 8000840:	60fb      	str	r3, [r7, #12]
		if (next_head == USART_RX_Busy) {
 8000842:	4b0f      	ldr	r3, [pc, #60]	@ (8000880 <HAL_UART_RxCpltCallback+0x64>)
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	68fa      	ldr	r2, [r7, #12]
 8000848:	429a      	cmp	r2, r3
 800084a:	d103      	bne.n	8000854 <HAL_UART_RxCpltCallback+0x38>
			USART_RxBufOverflow = 1;
 800084c:	4b0d      	ldr	r3, [pc, #52]	@ (8000884 <HAL_UART_RxCpltCallback+0x68>)
 800084e:	2201      	movs	r2, #1
 8000850:	701a      	strb	r2, [r3, #0]
 8000852:	e008      	b.n	8000866 <HAL_UART_RxCpltCallback+0x4a>
		} else {
			USART_RxBuf[USART_RX_Empty] = rx_byte;
 8000854:	4b09      	ldr	r3, [pc, #36]	@ (800087c <HAL_UART_RxCpltCallback+0x60>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a0b      	ldr	r2, [pc, #44]	@ (8000888 <HAL_UART_RxCpltCallback+0x6c>)
 800085a:	7811      	ldrb	r1, [r2, #0]
 800085c:	4a0b      	ldr	r2, [pc, #44]	@ (800088c <HAL_UART_RxCpltCallback+0x70>)
 800085e:	54d1      	strb	r1, [r2, r3]
			USART_RX_Empty = next_head;
 8000860:	4a06      	ldr	r2, [pc, #24]	@ (800087c <HAL_UART_RxCpltCallback+0x60>)
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	6013      	str	r3, [r2, #0]
		}
		HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000866:	2201      	movs	r2, #1
 8000868:	4907      	ldr	r1, [pc, #28]	@ (8000888 <HAL_UART_RxCpltCallback+0x6c>)
 800086a:	4803      	ldr	r0, [pc, #12]	@ (8000878 <HAL_UART_RxCpltCallback+0x5c>)
 800086c:	f005 ff32 	bl	80066d4 <HAL_UART_Receive_IT>
	}
}
 8000870:	bf00      	nop
 8000872:	3710      	adds	r7, #16
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	200000dc 	.word	0x200000dc
 800087c:	200009f8 	.word	0x200009f8
 8000880:	200009fc 	.word	0x200009fc
 8000884:	20000a00 	.word	0x20000a00
 8000888:	20000124 	.word	0x20000124
 800088c:	20000970 	.word	0x20000970

08000890 <I2C_Transmit_IT>:
	}

}

// Funkcje obsługi buforów I2C
HAL_StatusTypeDef I2C_Transmit_IT(uint8_t address, uint8_t *data, uint16_t len) {
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	6039      	str	r1, [r7, #0]
 800089a:	71fb      	strb	r3, [r7, #7]
 800089c:	4613      	mov	r3, r2
 800089e:	80bb      	strh	r3, [r7, #4]
	if (i2c_op.pending) {
 80008a0:	4b28      	ldr	r3, [pc, #160]	@ (8000944 <I2C_Transmit_IT+0xb4>)
 80008a2:	7adb      	ldrb	r3, [r3, #11]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <I2C_Transmit_IT+0x1c>
		return HAL_BUSY; // Operacja w toku
 80008a8:	2302      	movs	r3, #2
 80008aa:	e047      	b.n	800093c <I2C_Transmit_IT+0xac>
	}
	
	if (len > I2C_TXBUF_LEN) {
 80008ac:	88bb      	ldrh	r3, [r7, #4]
 80008ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80008b2:	d901      	bls.n	80008b8 <I2C_Transmit_IT+0x28>
		return HAL_ERROR; // Zbyt duże dane
 80008b4:	2301      	movs	r3, #1
 80008b6:	e041      	b.n	800093c <I2C_Transmit_IT+0xac>
	}
	
	// Sprawdź stan HAL I2C
	HAL_I2C_StateTypeDef state = HAL_I2C_GetState(&hi2c1);
 80008b8:	4823      	ldr	r0, [pc, #140]	@ (8000948 <I2C_Transmit_IT+0xb8>)
 80008ba:	f003 fd4d 	bl	8004358 <HAL_I2C_GetState>
 80008be:	4603      	mov	r3, r0
 80008c0:	737b      	strb	r3, [r7, #13]
	if (state != HAL_I2C_STATE_READY) {
 80008c2:	7b7b      	ldrb	r3, [r7, #13]
 80008c4:	2b20      	cmp	r3, #32
 80008c6:	d007      	beq.n	80008d8 <I2C_Transmit_IT+0x48>
		// Próba resetu
		HAL_I2C_DeInit(&hi2c1);
 80008c8:	481f      	ldr	r0, [pc, #124]	@ (8000948 <I2C_Transmit_IT+0xb8>)
 80008ca:	f003 f825 	bl	8003918 <HAL_I2C_DeInit>
		HAL_I2C_Init(&hi2c1);
 80008ce:	481e      	ldr	r0, [pc, #120]	@ (8000948 <I2C_Transmit_IT+0xb8>)
 80008d0:	f002 fede 	bl	8003690 <HAL_I2C_Init>
		return HAL_ERROR;
 80008d4:	2301      	movs	r3, #1
 80008d6:	e031      	b.n	800093c <I2C_Transmit_IT+0xac>
	}
	
	
	// Kopiowanie danych do bufora
	for (uint16_t i = 0; i < len; i++) {
 80008d8:	2300      	movs	r3, #0
 80008da:	81fb      	strh	r3, [r7, #14]
 80008dc:	e009      	b.n	80008f2 <I2C_Transmit_IT+0x62>
		I2C_TxBuf[i] = data[i];
 80008de:	89fb      	ldrh	r3, [r7, #14]
 80008e0:	683a      	ldr	r2, [r7, #0]
 80008e2:	441a      	add	r2, r3
 80008e4:	89fb      	ldrh	r3, [r7, #14]
 80008e6:	7811      	ldrb	r1, [r2, #0]
 80008e8:	4a18      	ldr	r2, [pc, #96]	@ (800094c <I2C_Transmit_IT+0xbc>)
 80008ea:	54d1      	strb	r1, [r2, r3]
	for (uint16_t i = 0; i < len; i++) {
 80008ec:	89fb      	ldrh	r3, [r7, #14]
 80008ee:	3301      	adds	r3, #1
 80008f0:	81fb      	strh	r3, [r7, #14]
 80008f2:	89fa      	ldrh	r2, [r7, #14]
 80008f4:	88bb      	ldrh	r3, [r7, #4]
 80008f6:	429a      	cmp	r2, r3
 80008f8:	d3f1      	bcc.n	80008de <I2C_Transmit_IT+0x4e>
	}
	
	i2c_op.address = address;
 80008fa:	4a12      	ldr	r2, [pc, #72]	@ (8000944 <I2C_Transmit_IT+0xb4>)
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	7013      	strb	r3, [r2, #0]
	i2c_op.data = I2C_TxBuf;
 8000900:	4b10      	ldr	r3, [pc, #64]	@ (8000944 <I2C_Transmit_IT+0xb4>)
 8000902:	4a12      	ldr	r2, [pc, #72]	@ (800094c <I2C_Transmit_IT+0xbc>)
 8000904:	605a      	str	r2, [r3, #4]
	i2c_op.len = len;
 8000906:	4a0f      	ldr	r2, [pc, #60]	@ (8000944 <I2C_Transmit_IT+0xb4>)
 8000908:	88bb      	ldrh	r3, [r7, #4]
 800090a:	8113      	strh	r3, [r2, #8]
	i2c_op.operation = 0; // TX
 800090c:	4b0d      	ldr	r3, [pc, #52]	@ (8000944 <I2C_Transmit_IT+0xb4>)
 800090e:	2200      	movs	r2, #0
 8000910:	729a      	strb	r2, [r3, #10]
	i2c_op.pending = 1;
 8000912:	4b0c      	ldr	r3, [pc, #48]	@ (8000944 <I2C_Transmit_IT+0xb4>)
 8000914:	2201      	movs	r2, #1
 8000916:	72da      	strb	r2, [r3, #11]
	
	// Rozpoczęcie transmisji przez przerwania
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit_IT(&hi2c1, address << 1, I2C_TxBuf, len);
 8000918:	79fb      	ldrb	r3, [r7, #7]
 800091a:	b29b      	uxth	r3, r3
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	b299      	uxth	r1, r3
 8000920:	88bb      	ldrh	r3, [r7, #4]
 8000922:	4a0a      	ldr	r2, [pc, #40]	@ (800094c <I2C_Transmit_IT+0xbc>)
 8000924:	4808      	ldr	r0, [pc, #32]	@ (8000948 <I2C_Transmit_IT+0xb8>)
 8000926:	f003 f83b 	bl	80039a0 <HAL_I2C_Master_Transmit_IT>
 800092a:	4603      	mov	r3, r0
 800092c:	733b      	strb	r3, [r7, #12]
	
	if (status != HAL_OK) {
 800092e:	7b3b      	ldrb	r3, [r7, #12]
 8000930:	2b00      	cmp	r3, #0
 8000932:	d002      	beq.n	800093a <I2C_Transmit_IT+0xaa>
		i2c_op.pending = 0;
 8000934:	4b03      	ldr	r3, [pc, #12]	@ (8000944 <I2C_Transmit_IT+0xb4>)
 8000936:	2200      	movs	r2, #0
 8000938:	72da      	strb	r2, [r3, #11]
	}
	
	return status;
 800093a:	7b3b      	ldrb	r3, [r7, #12]
}
 800093c:	4618      	mov	r0, r3
 800093e:	3710      	adds	r7, #16
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20000c08 	.word	0x20000c08
 8000948:	20000088 	.word	0x20000088
 800094c:	20000a04 	.word	0x20000a04

08000950 <I2C_Receive_IT>:

HAL_StatusTypeDef I2C_Receive_IT(uint8_t address, uint8_t *data, uint16_t len) {
 8000950:	b580      	push	{r7, lr}
 8000952:	b084      	sub	sp, #16
 8000954:	af00      	add	r7, sp, #0
 8000956:	4603      	mov	r3, r0
 8000958:	6039      	str	r1, [r7, #0]
 800095a:	71fb      	strb	r3, [r7, #7]
 800095c:	4613      	mov	r3, r2
 800095e:	80bb      	strh	r3, [r7, #4]
	if (i2c_op.pending) {
 8000960:	4b1a      	ldr	r3, [pc, #104]	@ (80009cc <I2C_Receive_IT+0x7c>)
 8000962:	7adb      	ldrb	r3, [r3, #11]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <I2C_Receive_IT+0x1c>
		return HAL_BUSY; // Operacja w toku
 8000968:	2302      	movs	r3, #2
 800096a:	e02a      	b.n	80009c2 <I2C_Receive_IT+0x72>
	}
	
	if (len > I2C_RXBUF_LEN) {
 800096c:	88bb      	ldrh	r3, [r7, #4]
 800096e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000972:	d901      	bls.n	8000978 <I2C_Receive_IT+0x28>
		return HAL_ERROR; // Zbyt duże dane
 8000974:	2301      	movs	r3, #1
 8000976:	e024      	b.n	80009c2 <I2C_Receive_IT+0x72>
	}
	
	i2c_op.address = address;
 8000978:	4a14      	ldr	r2, [pc, #80]	@ (80009cc <I2C_Receive_IT+0x7c>)
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	7013      	strb	r3, [r2, #0]
	i2c_op.data = data;
 800097e:	4a13      	ldr	r2, [pc, #76]	@ (80009cc <I2C_Receive_IT+0x7c>)
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	6053      	str	r3, [r2, #4]
	i2c_op.len = len;
 8000984:	4a11      	ldr	r2, [pc, #68]	@ (80009cc <I2C_Receive_IT+0x7c>)
 8000986:	88bb      	ldrh	r3, [r7, #4]
 8000988:	8113      	strh	r3, [r2, #8]
	i2c_op.operation = 1; // RX
 800098a:	4b10      	ldr	r3, [pc, #64]	@ (80009cc <I2C_Receive_IT+0x7c>)
 800098c:	2201      	movs	r2, #1
 800098e:	729a      	strb	r2, [r3, #10]
	i2c_op.pending = 1;
 8000990:	4b0e      	ldr	r3, [pc, #56]	@ (80009cc <I2C_Receive_IT+0x7c>)
 8000992:	2201      	movs	r2, #1
 8000994:	72da      	strb	r2, [r3, #11]
	
	// Rozpoczęcie odbioru przez przerwania
	HAL_StatusTypeDef status = HAL_I2C_Master_Receive_IT(&hi2c1, (address << 1) | 0x01, I2C_RxBuf, len);
 8000996:	79fb      	ldrb	r3, [r7, #7]
 8000998:	b21b      	sxth	r3, r3
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	b21b      	sxth	r3, r3
 800099e:	f043 0301 	orr.w	r3, r3, #1
 80009a2:	b21b      	sxth	r3, r3
 80009a4:	b299      	uxth	r1, r3
 80009a6:	88bb      	ldrh	r3, [r7, #4]
 80009a8:	4a09      	ldr	r2, [pc, #36]	@ (80009d0 <I2C_Receive_IT+0x80>)
 80009aa:	480a      	ldr	r0, [pc, #40]	@ (80009d4 <I2C_Receive_IT+0x84>)
 80009ac:	f003 f89a 	bl	8003ae4 <HAL_I2C_Master_Receive_IT>
 80009b0:	4603      	mov	r3, r0
 80009b2:	73fb      	strb	r3, [r7, #15]
	
	if (status != HAL_OK) {
 80009b4:	7bfb      	ldrb	r3, [r7, #15]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d002      	beq.n	80009c0 <I2C_Receive_IT+0x70>
		i2c_op.pending = 0;
 80009ba:	4b04      	ldr	r3, [pc, #16]	@ (80009cc <I2C_Receive_IT+0x7c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	72da      	strb	r2, [r3, #11]
	}
	
	return status;
 80009c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3710      	adds	r7, #16
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000c08 	.word	0x20000c08
 80009d0:	20000b04 	.word	0x20000b04
 80009d4:	20000088 	.word	0x20000088

080009d8 <I2C_Scan_FirstAddress>:

// Prosty skan I2C - zwraca pierwszy znaleziony adres (7-bit)
uint8_t I2C_Scan_FirstAddress(uint8_t *found_addr) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
	if (!found_addr) {
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d101      	bne.n	80009ea <I2C_Scan_FirstAddress+0x12>
		return 0;
 80009e6:	2300      	movs	r3, #0
 80009e8:	e03e      	b.n	8000a68 <I2C_Scan_FirstAddress+0x90>
	}
	*found_addr = 0;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	2200      	movs	r2, #0
 80009ee:	701a      	strb	r2, [r3, #0]

	HAL_I2C_StateTypeDef state = HAL_I2C_GetState(&hi2c1);
 80009f0:	481f      	ldr	r0, [pc, #124]	@ (8000a70 <I2C_Scan_FirstAddress+0x98>)
 80009f2:	f003 fcb1 	bl	8004358 <HAL_I2C_GetState>
 80009f6:	4603      	mov	r3, r0
 80009f8:	73bb      	strb	r3, [r7, #14]

	// Upewnij się, że I2C jest gotowe
	if (state != HAL_I2C_STATE_READY) {
 80009fa:	7bbb      	ldrb	r3, [r7, #14]
 80009fc:	2b20      	cmp	r3, #32
 80009fe:	d00d      	beq.n	8000a1c <I2C_Scan_FirstAddress+0x44>
		HAL_I2C_DeInit(&hi2c1);
 8000a00:	481b      	ldr	r0, [pc, #108]	@ (8000a70 <I2C_Scan_FirstAddress+0x98>)
 8000a02:	f002 ff89 	bl	8003918 <HAL_I2C_DeInit>
		HAL_Delay(10);
 8000a06:	200a      	movs	r0, #10
 8000a08:	f002 f998 	bl	8002d3c <HAL_Delay>
		if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000a0c:	4818      	ldr	r0, [pc, #96]	@ (8000a70 <I2C_Scan_FirstAddress+0x98>)
 8000a0e:	f002 fe3f 	bl	8003690 <HAL_I2C_Init>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <I2C_Scan_FirstAddress+0x44>
			return 0;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	e025      	b.n	8000a68 <I2C_Scan_FirstAddress+0x90>
		}
	}

	uint8_t test_addrs[] = {0x23, 0x5C}; // BH1750 adresy
 8000a1c:	f645 4323 	movw	r3, #23587	@ 0x5c23
 8000a20:	813b      	strh	r3, [r7, #8]
	for (uint8_t i = 0; i < 2; i++) {
 8000a22:	2300      	movs	r3, #0
 8000a24:	73fb      	strb	r3, [r7, #15]
 8000a26:	e01b      	b.n	8000a60 <I2C_Scan_FirstAddress+0x88>
		uint8_t addr = test_addrs[i];
 8000a28:	7bfb      	ldrb	r3, [r7, #15]
 8000a2a:	3310      	adds	r3, #16
 8000a2c:	443b      	add	r3, r7
 8000a2e:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8000a32:	737b      	strb	r3, [r7, #13]
		HAL_StatusTypeDef result = HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 3, 100);
 8000a34:	7b7b      	ldrb	r3, [r7, #13]
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	005b      	lsls	r3, r3, #1
 8000a3a:	b299      	uxth	r1, r3
 8000a3c:	2364      	movs	r3, #100	@ 0x64
 8000a3e:	2203      	movs	r2, #3
 8000a40:	480b      	ldr	r0, [pc, #44]	@ (8000a70 <I2C_Scan_FirstAddress+0x98>)
 8000a42:	f003 f8f9 	bl	8003c38 <HAL_I2C_IsDeviceReady>
 8000a46:	4603      	mov	r3, r0
 8000a48:	733b      	strb	r3, [r7, #12]
		
		if (result == HAL_OK) {
 8000a4a:	7b3b      	ldrb	r3, [r7, #12]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d104      	bne.n	8000a5a <I2C_Scan_FirstAddress+0x82>
			*found_addr = addr;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	7b7a      	ldrb	r2, [r7, #13]
 8000a54:	701a      	strb	r2, [r3, #0]
			return 1;
 8000a56:	2301      	movs	r3, #1
 8000a58:	e006      	b.n	8000a68 <I2C_Scan_FirstAddress+0x90>
	for (uint8_t i = 0; i < 2; i++) {
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
 8000a5c:	3301      	adds	r3, #1
 8000a5e:	73fb      	strb	r3, [r7, #15]
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d9e0      	bls.n	8000a28 <I2C_Scan_FirstAddress+0x50>
		}
	}

	return 0;
 8000a66:	2300      	movs	r3, #0
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000088 	.word	0x20000088

08000a74 <hex2byte>:


// Konwersja dwóch znaków hex na bajt
uint8_t hex2byte(char hi, char lo) {
 8000a74:	b480      	push	{r7}
 8000a76:	b085      	sub	sp, #20
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	460a      	mov	r2, r1
 8000a7e:	71fb      	strb	r3, [r7, #7]
 8000a80:	4613      	mov	r3, r2
 8000a82:	71bb      	strb	r3, [r7, #6]
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 8000a84:	79fb      	ldrb	r3, [r7, #7]
 8000a86:	2b2f      	cmp	r3, #47	@ 0x2f
 8000a88:	d906      	bls.n	8000a98 <hex2byte+0x24>
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	2b39      	cmp	r3, #57	@ 0x39
 8000a8e:	d803      	bhi.n	8000a98 <hex2byte+0x24>
 8000a90:	79fb      	ldrb	r3, [r7, #7]
 8000a92:	3b30      	subs	r3, #48	@ 0x30
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	e014      	b.n	8000ac2 <hex2byte+0x4e>
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	2b40      	cmp	r3, #64	@ 0x40
 8000a9c:	d906      	bls.n	8000aac <hex2byte+0x38>
					(hi >= 'A' && hi <= 'F') ? hi - 'A' + 10 :
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	2b46      	cmp	r3, #70	@ 0x46
 8000aa2:	d803      	bhi.n	8000aac <hex2byte+0x38>
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	3b37      	subs	r3, #55	@ 0x37
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	e00a      	b.n	8000ac2 <hex2byte+0x4e>
 8000aac:	79fb      	ldrb	r3, [r7, #7]
 8000aae:	2b60      	cmp	r3, #96	@ 0x60
 8000ab0:	d906      	bls.n	8000ac0 <hex2byte+0x4c>
					(hi >= 'a' && hi <= 'f') ? hi - 'a' + 10 : 0;
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	2b66      	cmp	r3, #102	@ 0x66
 8000ab6:	d803      	bhi.n	8000ac0 <hex2byte+0x4c>
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 8000ab8:	79fb      	ldrb	r3, [r7, #7]
 8000aba:	3b57      	subs	r3, #87	@ 0x57
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	e000      	b.n	8000ac2 <hex2byte+0x4e>
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	73fb      	strb	r3, [r7, #15]
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 8000ac4:	79bb      	ldrb	r3, [r7, #6]
 8000ac6:	2b2f      	cmp	r3, #47	@ 0x2f
 8000ac8:	d906      	bls.n	8000ad8 <hex2byte+0x64>
 8000aca:	79bb      	ldrb	r3, [r7, #6]
 8000acc:	2b39      	cmp	r3, #57	@ 0x39
 8000ace:	d803      	bhi.n	8000ad8 <hex2byte+0x64>
 8000ad0:	79bb      	ldrb	r3, [r7, #6]
 8000ad2:	3b30      	subs	r3, #48	@ 0x30
 8000ad4:	b2db      	uxtb	r3, r3
 8000ad6:	e014      	b.n	8000b02 <hex2byte+0x8e>
 8000ad8:	79bb      	ldrb	r3, [r7, #6]
 8000ada:	2b40      	cmp	r3, #64	@ 0x40
 8000adc:	d906      	bls.n	8000aec <hex2byte+0x78>
					(lo >= 'A' && lo <= 'F') ? lo - 'A' + 10 :
 8000ade:	79bb      	ldrb	r3, [r7, #6]
 8000ae0:	2b46      	cmp	r3, #70	@ 0x46
 8000ae2:	d803      	bhi.n	8000aec <hex2byte+0x78>
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 8000ae4:	79bb      	ldrb	r3, [r7, #6]
 8000ae6:	3b37      	subs	r3, #55	@ 0x37
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	e00a      	b.n	8000b02 <hex2byte+0x8e>
 8000aec:	79bb      	ldrb	r3, [r7, #6]
 8000aee:	2b60      	cmp	r3, #96	@ 0x60
 8000af0:	d906      	bls.n	8000b00 <hex2byte+0x8c>
					(lo >= 'a' && lo <= 'f') ? lo - 'a' + 10 : 0;
 8000af2:	79bb      	ldrb	r3, [r7, #6]
 8000af4:	2b66      	cmp	r3, #102	@ 0x66
 8000af6:	d803      	bhi.n	8000b00 <hex2byte+0x8c>
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 8000af8:	79bb      	ldrb	r3, [r7, #6]
 8000afa:	3b57      	subs	r3, #87	@ 0x57
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	e000      	b.n	8000b02 <hex2byte+0x8e>
 8000b00:	2300      	movs	r3, #0
 8000b02:	73bb      	strb	r3, [r7, #14]
	return (high << 4) | low;
 8000b04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b08:	011b      	lsls	r3, r3, #4
 8000b0a:	b25a      	sxtb	r2, r3
 8000b0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	b25b      	sxtb	r3, r3
 8000b14:	b2db      	uxtb	r3, r3
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3714      	adds	r7, #20
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr

08000b22 <crc8>:

uint8_t crc8(uint8_t *data, uint16_t len) {
 8000b22:	b480      	push	{r7}
 8000b24:	b085      	sub	sp, #20
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
 8000b2a:	460b      	mov	r3, r1
 8000b2c:	807b      	strh	r3, [r7, #2]
	uint8_t crc = 0x00;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < len; i++) {
 8000b32:	2300      	movs	r3, #0
 8000b34:	81bb      	strh	r3, [r7, #12]
 8000b36:	e022      	b.n	8000b7e <crc8+0x5c>
		crc ^= data[i];
 8000b38:	89bb      	ldrh	r3, [r7, #12]
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	4413      	add	r3, r2
 8000b3e:	781a      	ldrb	r2, [r3, #0]
 8000b40:	7bfb      	ldrb	r3, [r7, #15]
 8000b42:	4053      	eors	r3, r2
 8000b44:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8000b46:	2300      	movs	r3, #0
 8000b48:	72fb      	strb	r3, [r7, #11]
 8000b4a:	e012      	b.n	8000b72 <crc8+0x50>
			if (crc & 0x80)
 8000b4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	da08      	bge.n	8000b66 <crc8+0x44>
				crc = (crc << 1) ^ 0x07;
 8000b54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	b25b      	sxtb	r3, r3
 8000b5c:	f083 0307 	eor.w	r3, r3, #7
 8000b60:	b25b      	sxtb	r3, r3
 8000b62:	73fb      	strb	r3, [r7, #15]
 8000b64:	e002      	b.n	8000b6c <crc8+0x4a>
			else
				crc <<= 1;
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8000b6c:	7afb      	ldrb	r3, [r7, #11]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	72fb      	strb	r3, [r7, #11]
 8000b72:	7afb      	ldrb	r3, [r7, #11]
 8000b74:	2b07      	cmp	r3, #7
 8000b76:	d9e9      	bls.n	8000b4c <crc8+0x2a>
	for (uint16_t i = 0; i < len; i++) {
 8000b78:	89bb      	ldrh	r3, [r7, #12]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	81bb      	strh	r3, [r7, #12]
 8000b7e:	89ba      	ldrh	r2, [r7, #12]
 8000b80:	887b      	ldrh	r3, [r7, #2]
 8000b82:	429a      	cmp	r2, r3
 8000b84:	d3d8      	bcc.n	8000b38 <crc8+0x16>
		}
	}
	return crc;
 8000b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3714      	adds	r7, #20
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <byte2hex>:

// Konwersja bajtu na dwa znaki hex
void byte2hex(uint8_t byte, char *hex) {
 8000b94:	b480      	push	{r7}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	6039      	str	r1, [r7, #0]
 8000b9e:	71fb      	strb	r3, [r7, #7]
	static const char hex_chars[] = "0123456789ABCDEF";
	hex[0] = hex_chars[(byte >> 4) & 0x0F];
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	091b      	lsrs	r3, r3, #4
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	f003 030f 	and.w	r3, r3, #15
 8000baa:	4a09      	ldr	r2, [pc, #36]	@ (8000bd0 <byte2hex+0x3c>)
 8000bac:	5cd2      	ldrb	r2, [r2, r3]
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	701a      	strb	r2, [r3, #0]
	hex[1] = hex_chars[byte & 0x0F];
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	f003 020f 	and.w	r2, r3, #15
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	4904      	ldr	r1, [pc, #16]	@ (8000bd0 <byte2hex+0x3c>)
 8000bbe:	5c8a      	ldrb	r2, [r1, r2]
 8000bc0:	701a      	strb	r2, [r3, #0]
}
 8000bc2:	bf00      	nop
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	0800801c 	.word	0x0800801c

08000bd4 <is_digits_only>:

// Funkcja sprawdzająca czy string zawiera tylko cyfry
uint8_t is_digits_only(const char *str, uint16_t len) {
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	460b      	mov	r3, r1
 8000bde:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < len; i++) {
 8000be0:	2300      	movs	r3, #0
 8000be2:	81fb      	strh	r3, [r7, #14]
 8000be4:	e010      	b.n	8000c08 <is_digits_only+0x34>
		if (str[i] < '0' || str[i] > '9') {
 8000be6:	89fb      	ldrh	r3, [r7, #14]
 8000be8:	687a      	ldr	r2, [r7, #4]
 8000bea:	4413      	add	r3, r2
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	2b2f      	cmp	r3, #47	@ 0x2f
 8000bf0:	d905      	bls.n	8000bfe <is_digits_only+0x2a>
 8000bf2:	89fb      	ldrh	r3, [r7, #14]
 8000bf4:	687a      	ldr	r2, [r7, #4]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	2b39      	cmp	r3, #57	@ 0x39
 8000bfc:	d901      	bls.n	8000c02 <is_digits_only+0x2e>
			return 0;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	e007      	b.n	8000c12 <is_digits_only+0x3e>
	for (uint16_t i = 0; i < len; i++) {
 8000c02:	89fb      	ldrh	r3, [r7, #14]
 8000c04:	3301      	adds	r3, #1
 8000c06:	81fb      	strh	r3, [r7, #14]
 8000c08:	89fa      	ldrh	r2, [r7, #14]
 8000c0a:	887b      	ldrh	r3, [r7, #2]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d3ea      	bcc.n	8000be6 <is_digits_only+0x12>
		}
	}
	return 1;
 8000c10:	2301      	movs	r3, #1
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3714      	adds	r7, #20
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <is_addr_char_valid>:

static uint8_t is_addr_char_valid(char c) {
 8000c1e:	b480      	push	{r7}
 8000c20:	b083      	sub	sp, #12
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	4603      	mov	r3, r0
 8000c26:	71fb      	strb	r3, [r7, #7]
	return (c >= 0x21 && c <= 0x7E && c != '&' && c != '*');
 8000c28:	79fb      	ldrb	r3, [r7, #7]
 8000c2a:	2b20      	cmp	r3, #32
 8000c2c:	d90a      	bls.n	8000c44 <is_addr_char_valid+0x26>
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	2b7e      	cmp	r3, #126	@ 0x7e
 8000c32:	d807      	bhi.n	8000c44 <is_addr_char_valid+0x26>
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	2b26      	cmp	r3, #38	@ 0x26
 8000c38:	d004      	beq.n	8000c44 <is_addr_char_valid+0x26>
 8000c3a:	79fb      	ldrb	r3, [r7, #7]
 8000c3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8000c3e:	d001      	beq.n	8000c44 <is_addr_char_valid+0x26>
 8000c40:	2301      	movs	r3, #1
 8000c42:	e000      	b.n	8000c46 <is_addr_char_valid+0x28>
 8000c44:	2300      	movs	r3, #0
 8000c46:	b2db      	uxtb	r3, r3
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	370c      	adds	r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr

08000c54 <is_data_char_valid>:

static uint8_t is_data_char_valid(char c) {
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	71fb      	strb	r3, [r7, #7]
	return (c >= 0x20 && c <= 0x7E && c != '&' && c != '*');
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	2b1f      	cmp	r3, #31
 8000c62:	d90a      	bls.n	8000c7a <is_data_char_valid+0x26>
 8000c64:	79fb      	ldrb	r3, [r7, #7]
 8000c66:	2b7e      	cmp	r3, #126	@ 0x7e
 8000c68:	d807      	bhi.n	8000c7a <is_data_char_valid+0x26>
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	2b26      	cmp	r3, #38	@ 0x26
 8000c6e:	d004      	beq.n	8000c7a <is_data_char_valid+0x26>
 8000c70:	79fb      	ldrb	r3, [r7, #7]
 8000c72:	2b2a      	cmp	r3, #42	@ 0x2a
 8000c74:	d001      	beq.n	8000c7a <is_data_char_valid+0x26>
 8000c76:	2301      	movs	r3, #1
 8000c78:	e000      	b.n	8000c7c <is_data_char_valid+0x28>
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	b2db      	uxtb	r3, r3
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	370c      	adds	r7, #12
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
	...

08000c8c <send_response_frame>:

// Funkcja do wysyłania ramki odpowiedzi
void send_response_frame(const char *src_addr, const char *dst_addr, const char *id, const char *data) {
 8000c8c:	b590      	push	{r4, r7, lr}
 8000c8e:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	f507 7418 	add.w	r4, r7, #608	@ 0x260
 8000c98:	f5a4 7415 	sub.w	r4, r4, #596	@ 0x254
 8000c9c:	6020      	str	r0, [r4, #0]
 8000c9e:	f507 7018 	add.w	r0, r7, #608	@ 0x260
 8000ca2:	f5a0 7016 	sub.w	r0, r0, #600	@ 0x258
 8000ca6:	6001      	str	r1, [r0, #0]
 8000ca8:	f507 7118 	add.w	r1, r7, #608	@ 0x260
 8000cac:	f5a1 7117 	sub.w	r1, r1, #604	@ 0x25c
 8000cb0:	600a      	str	r2, [r1, #0]
 8000cb2:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000cb6:	f5a2 7218 	sub.w	r2, r2, #608	@ 0x260
 8000cba:	6013      	str	r3, [r2, #0]
	char frame[271];
	uint16_t pos = 0;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	uint8_t crc_buf[300];
	uint16_t crc_pos = 0;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// Budowanie ramki: & SRC DST ID LEN DATA CRC *
	frame[pos++] = '&';
 8000cc8:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000ccc:	1c5a      	adds	r2, r3, #1
 8000cce:	f8a7 225e 	strh.w	r2, [r7, #606]	@ 0x25e
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000cd8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000cdc:	2126      	movs	r1, #38	@ 0x26
 8000cde:	5499      	strb	r1, [r3, r2]
	
	// SRC (3 znaki) - adres nadawcy odpowiedzi (był odbiorcą w ramce wejściowej)
	memcpy(&frame[pos], src_addr, 3);
 8000ce0:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000ce4:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000ce8:	18d0      	adds	r0, r2, r3
 8000cea:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000cee:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8000cf2:	2203      	movs	r2, #3
 8000cf4:	6819      	ldr	r1, [r3, #0]
 8000cf6:	f006 fcf7 	bl	80076e8 <memcpy>
	pos += 3;
 8000cfa:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000cfe:	3303      	adds	r3, #3
 8000d00:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], src_addr, 3);
 8000d04:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000d08:	f107 021c 	add.w	r2, r7, #28
 8000d0c:	18d0      	adds	r0, r2, r3
 8000d0e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000d12:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8000d16:	2203      	movs	r2, #3
 8000d18:	6819      	ldr	r1, [r3, #0]
 8000d1a:	f006 fce5 	bl	80076e8 <memcpy>
	crc_pos += 3;
 8000d1e:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000d22:	3303      	adds	r3, #3
 8000d24:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// DST (3 znaki) - adres odbiorcy odpowiedzi (był nadawcą w ramce wejściowej)
	memcpy(&frame[pos], dst_addr, 3);
 8000d28:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000d2c:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000d30:	18d0      	adds	r0, r2, r3
 8000d32:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000d36:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	6819      	ldr	r1, [r3, #0]
 8000d3e:	f006 fcd3 	bl	80076e8 <memcpy>
	pos += 3;
 8000d42:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000d46:	3303      	adds	r3, #3
 8000d48:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], dst_addr, 3);
 8000d4c:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000d50:	f107 021c 	add.w	r2, r7, #28
 8000d54:	18d0      	adds	r0, r2, r3
 8000d56:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000d5a:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 8000d5e:	2203      	movs	r2, #3
 8000d60:	6819      	ldr	r1, [r3, #0]
 8000d62:	f006 fcc1 	bl	80076e8 <memcpy>
	crc_pos += 3;
 8000d66:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000d6a:	3303      	adds	r3, #3
 8000d6c:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// ID (2 znaki)
	memcpy(&frame[pos], id, 2);
 8000d70:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000d74:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000d78:	4413      	add	r3, r2
 8000d7a:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000d7e:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8000d82:	6812      	ldr	r2, [r2, #0]
 8000d84:	8812      	ldrh	r2, [r2, #0]
 8000d86:	b292      	uxth	r2, r2
 8000d88:	801a      	strh	r2, [r3, #0]
	pos += 2;
 8000d8a:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000d8e:	3302      	adds	r3, #2
 8000d90:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], id, 2);
 8000d94:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000d98:	f107 021c 	add.w	r2, r7, #28
 8000d9c:	4413      	add	r3, r2
 8000d9e:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000da2:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8000da6:	6812      	ldr	r2, [r2, #0]
 8000da8:	8812      	ldrh	r2, [r2, #0]
 8000daa:	b292      	uxth	r2, r2
 8000dac:	801a      	strh	r2, [r3, #0]
	crc_pos += 2;
 8000dae:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000db2:	3302      	adds	r3, #2
 8000db4:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// LEN (3 znaki) - długość danych
	uint16_t data_len = strlen(data);
 8000db8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000dbc:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8000dc0:	6818      	ldr	r0, [r3, #0]
 8000dc2:	f7ff fa25 	bl	8000210 <strlen>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
	if (data_len > 256) {
 8000dcc:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000dd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000dd4:	f200 80da 	bhi.w	8000f8c <send_response_frame+0x300>
		return; // Przekroczony maksymalny rozmiar danych
	}
	char len_str[4];
	// Formatowanie długości na 3 cyfry bez snprintf
	len_str[0] = '0' + (data_len / 100) % 10;
 8000dd8:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000ddc:	4a6e      	ldr	r2, [pc, #440]	@ (8000f98 <send_response_frame+0x30c>)
 8000dde:	fba2 2303 	umull	r2, r3, r2, r3
 8000de2:	095b      	lsrs	r3, r3, #5
 8000de4:	b29a      	uxth	r2, r3
 8000de6:	4b6d      	ldr	r3, [pc, #436]	@ (8000f9c <send_response_frame+0x310>)
 8000de8:	fba3 1302 	umull	r1, r3, r3, r2
 8000dec:	08d9      	lsrs	r1, r3, #3
 8000dee:	460b      	mov	r3, r1
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	440b      	add	r3, r1
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	3330      	adds	r3, #48	@ 0x30
 8000dfe:	b2da      	uxtb	r2, r3
 8000e00:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e04:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e08:	701a      	strb	r2, [r3, #0]
	len_str[1] = '0' + (data_len / 10) % 10;
 8000e0a:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000e0e:	4a63      	ldr	r2, [pc, #396]	@ (8000f9c <send_response_frame+0x310>)
 8000e10:	fba2 2303 	umull	r2, r3, r2, r3
 8000e14:	08db      	lsrs	r3, r3, #3
 8000e16:	b29a      	uxth	r2, r3
 8000e18:	4b60      	ldr	r3, [pc, #384]	@ (8000f9c <send_response_frame+0x310>)
 8000e1a:	fba3 1302 	umull	r1, r3, r3, r2
 8000e1e:	08d9      	lsrs	r1, r3, #3
 8000e20:	460b      	mov	r3, r1
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	440b      	add	r3, r1
 8000e26:	005b      	lsls	r3, r3, #1
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	3330      	adds	r3, #48	@ 0x30
 8000e30:	b2da      	uxtb	r2, r3
 8000e32:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e36:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e3a:	705a      	strb	r2, [r3, #1]
	len_str[2] = '0' + data_len % 10;
 8000e3c:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 8000e40:	4b56      	ldr	r3, [pc, #344]	@ (8000f9c <send_response_frame+0x310>)
 8000e42:	fba3 1302 	umull	r1, r3, r3, r2
 8000e46:	08d9      	lsrs	r1, r3, #3
 8000e48:	460b      	mov	r3, r1
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	440b      	add	r3, r1
 8000e4e:	005b      	lsls	r3, r3, #1
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	3330      	adds	r3, #48	@ 0x30
 8000e58:	b2da      	uxtb	r2, r3
 8000e5a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e5e:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e62:	709a      	strb	r2, [r3, #2]
	len_str[3] = 0;
 8000e64:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000e68:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	70da      	strb	r2, [r3, #3]
	memcpy(&frame[pos], len_str, 3);
 8000e70:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000e74:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000e78:	4413      	add	r3, r2
 8000e7a:	f107 0118 	add.w	r1, r7, #24
 8000e7e:	2203      	movs	r2, #3
 8000e80:	4618      	mov	r0, r3
 8000e82:	f006 fc31 	bl	80076e8 <memcpy>
	pos += 3;
 8000e86:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000e8a:	3303      	adds	r3, #3
 8000e8c:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], len_str, 3);
 8000e90:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000e94:	f107 021c 	add.w	r2, r7, #28
 8000e98:	4413      	add	r3, r2
 8000e9a:	f107 0118 	add.w	r1, r7, #24
 8000e9e:	2203      	movs	r2, #3
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f006 fc21 	bl	80076e8 <memcpy>
	crc_pos += 3;
 8000ea6:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000eaa:	3303      	adds	r3, #3
 8000eac:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// DATA
	memcpy(&frame[pos], data, data_len);
 8000eb0:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000eb4:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000eb8:	18d0      	adds	r0, r2, r3
 8000eba:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 8000ebe:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000ec2:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8000ec6:	6819      	ldr	r1, [r3, #0]
 8000ec8:	f006 fc0e 	bl	80076e8 <memcpy>
	pos += data_len;
 8000ecc:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 8000ed0:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000ed4:	4413      	add	r3, r2
 8000ed6:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], data, data_len);
 8000eda:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8000ede:	f107 021c 	add.w	r2, r7, #28
 8000ee2:	18d0      	adds	r0, r2, r3
 8000ee4:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 8000ee8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000eec:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8000ef0:	6819      	ldr	r1, [r3, #0]
 8000ef2:	f006 fbf9 	bl	80076e8 <memcpy>
	crc_pos += data_len;
 8000ef6:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 8000efa:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8000efe:	4413      	add	r3, r2
 8000f00:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
	
	// Obliczanie CRC
	uint8_t crc = crc8(crc_buf, crc_pos);
 8000f04:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 8000f08:	f107 031c 	add.w	r3, r7, #28
 8000f0c:	4611      	mov	r1, r2
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff fe07 	bl	8000b22 <crc8>
 8000f14:	4603      	mov	r3, r0
 8000f16:	f887 3259 	strb.w	r3, [r7, #601]	@ 0x259
	char crc_hex[3];
	byte2hex(crc, crc_hex);
 8000f1a:	f107 0214 	add.w	r2, r7, #20
 8000f1e:	f897 3259 	ldrb.w	r3, [r7, #601]	@ 0x259
 8000f22:	4611      	mov	r1, r2
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff fe35 	bl	8000b94 <byte2hex>
	crc_hex[2] = 0;
 8000f2a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000f2e:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8000f32:	2200      	movs	r2, #0
 8000f34:	709a      	strb	r2, [r3, #2]
	
	// CRC (2 znaki hex)
	memcpy(&frame[pos], crc_hex, 2);
 8000f36:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000f3a:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8000f3e:	4413      	add	r3, r2
 8000f40:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000f44:	f5a2 7213 	sub.w	r2, r2, #588	@ 0x24c
 8000f48:	8812      	ldrh	r2, [r2, #0]
 8000f4a:	801a      	strh	r2, [r3, #0]
	pos += 2;
 8000f4c:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000f50:	3302      	adds	r3, #2
 8000f52:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	
	// Zakończenie ramki
	frame[pos++] = '*';
 8000f56:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000f5a:	1c5a      	adds	r2, r3, #1
 8000f5c:	f8a7 225e 	strh.w	r2, [r7, #606]	@ 0x25e
 8000f60:	461a      	mov	r2, r3
 8000f62:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8000f66:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000f6a:	212a      	movs	r1, #42	@ 0x2a
 8000f6c:	5499      	strb	r1, [r3, r2]
	frame[pos] = 0;
 8000f6e:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8000f72:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8000f76:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	54d1      	strb	r1, [r2, r3]
	
	// Wysyłanie ramki przez USART
	USART_fsend("%s", frame);
 8000f7e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8000f82:	4619      	mov	r1, r3
 8000f84:	4806      	ldr	r0, [pc, #24]	@ (8000fa0 <send_response_frame+0x314>)
 8000f86:	f7ff fb71 	bl	800066c <USART_fsend>
 8000f8a:	e000      	b.n	8000f8e <send_response_frame+0x302>
		return; // Przekroczony maksymalny rozmiar danych
 8000f8c:	bf00      	nop
}
 8000f8e:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd90      	pop	{r4, r7, pc}
 8000f96:	bf00      	nop
 8000f98:	51eb851f 	.word	0x51eb851f
 8000f9c:	cccccccd 	.word	0xcccccccd
 8000fa0:	08007f94 	.word	0x08007f94

08000fa4 <BH1750_StartTiming>:

/**
 * @brief Rozpoczęcie śledzenia czasu oczekiwania dla BH1750
 * @param wait_time_ms: Czas oczekiwania w milisekundach
 */
void BH1750_StartTiming(uint32_t wait_time_ms) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	bh1750_timing.start_time = HAL_GetTick();
 8000fac:	f001 feba 	bl	8002d24 <HAL_GetTick>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	4a06      	ldr	r2, [pc, #24]	@ (8000fcc <BH1750_StartTiming+0x28>)
 8000fb4:	6013      	str	r3, [r2, #0]
	bh1750_timing.wait_time = wait_time_ms;
 8000fb6:	4a05      	ldr	r2, [pc, #20]	@ (8000fcc <BH1750_StartTiming+0x28>)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6053      	str	r3, [r2, #4]
	bh1750_timing.active = 1;
 8000fbc:	4b03      	ldr	r3, [pc, #12]	@ (8000fcc <BH1750_StartTiming+0x28>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	721a      	strb	r2, [r3, #8]
}
 8000fc2:	bf00      	nop
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	20000c14 	.word	0x20000c14

08000fd0 <BH1750_Init_Process>:

/**
 * @brief Inicjalizacja BH1750 bez blokowania (Power On -> Reset -> Set Mode)
 */
void BH1750_Init_Process(void) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
	static uint32_t last_retry_time = 0;
	
	if (bh1750_initialized) {
 8000fd6:	4b4b      	ldr	r3, [pc, #300]	@ (8001104 <BH1750_Init_Process+0x134>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d17d      	bne.n	80010da <BH1750_Init_Process+0x10a>
		return;
	}

	// Inicjuj tylko gdy automatyczny pomiar jest włączony
	if (!measurement_auto.enabled) {
 8000fde:	4b4a      	ldr	r3, [pc, #296]	@ (8001108 <BH1750_Init_Process+0x138>)
 8000fe0:	7a1b      	ldrb	r3, [r3, #8]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d07b      	beq.n	80010de <BH1750_Init_Process+0x10e>
		return;
	}

	// Jeśli był błąd I2C, spróbuj drugim adresem
	if (I2C_Error) {
 8000fe6:	4b49      	ldr	r3, [pc, #292]	@ (800110c <BH1750_Init_Process+0x13c>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d017      	beq.n	8001020 <BH1750_Init_Process+0x50>
		I2C_Error = 0;
 8000ff0:	4b46      	ldr	r3, [pc, #280]	@ (800110c <BH1750_Init_Process+0x13c>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	701a      	strb	r2, [r3, #0]
		bh1750_initialized = 0;
 8000ff6:	4b43      	ldr	r3, [pc, #268]	@ (8001104 <BH1750_Init_Process+0x134>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	701a      	strb	r2, [r3, #0]
		if (!bh1750_addr_tried_high) {
 8000ffc:	4b44      	ldr	r3, [pc, #272]	@ (8001110 <BH1750_Init_Process+0x140>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d106      	bne.n	8001012 <BH1750_Init_Process+0x42>
			bh1750_addr = BH1750_ADDR_HIGH;
 8001004:	4b43      	ldr	r3, [pc, #268]	@ (8001114 <BH1750_Init_Process+0x144>)
 8001006:	225c      	movs	r2, #92	@ 0x5c
 8001008:	701a      	strb	r2, [r3, #0]
			bh1750_addr_tried_high = 1;
 800100a:	4b41      	ldr	r3, [pc, #260]	@ (8001110 <BH1750_Init_Process+0x140>)
 800100c:	2201      	movs	r2, #1
 800100e:	701a      	strb	r2, [r3, #0]
 8001010:	e002      	b.n	8001018 <BH1750_Init_Process+0x48>
		} else {
			bh1750_addr = BH1750_ADDR_LOW;
 8001012:	4b40      	ldr	r3, [pc, #256]	@ (8001114 <BH1750_Init_Process+0x144>)
 8001014:	2223      	movs	r2, #35	@ 0x23
 8001016:	701a      	strb	r2, [r3, #0]
		}
		bh1750_init_state = BH1750_INIT_IDLE;
 8001018:	4b3f      	ldr	r3, [pc, #252]	@ (8001118 <BH1750_Init_Process+0x148>)
 800101a:	2200      	movs	r2, #0
 800101c:	701a      	strb	r2, [r3, #0]
		return;
 800101e:	e06d      	b.n	80010fc <BH1750_Init_Process+0x12c>
	}

	// Nie rozpoczynaj kolejnego kroku, jeśli I2C jest zajęte
	if (i2c_op.pending) {
 8001020:	4b3e      	ldr	r3, [pc, #248]	@ (800111c <BH1750_Init_Process+0x14c>)
 8001022:	7adb      	ldrb	r3, [r3, #11]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d15c      	bne.n	80010e2 <BH1750_Init_Process+0x112>
		return;
	}
	
	// Throttling - nie próbuj zbyt często (1 sekunda między próbami)
	if (bh1750_init_state == BH1750_INIT_IDLE) {
 8001028:	4b3b      	ldr	r3, [pc, #236]	@ (8001118 <BH1750_Init_Process+0x148>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d10c      	bne.n	800104a <BH1750_Init_Process+0x7a>
		uint32_t now = HAL_GetTick();
 8001030:	f001 fe78 	bl	8002d24 <HAL_GetTick>
 8001034:	6078      	str	r0, [r7, #4]
		if (now - last_retry_time < 1000) {
 8001036:	4b3a      	ldr	r3, [pc, #232]	@ (8001120 <BH1750_Init_Process+0x150>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001042:	d350      	bcc.n	80010e6 <BH1750_Init_Process+0x116>
			return; // Czekaj
		}
		last_retry_time = now;
 8001044:	4a36      	ldr	r2, [pc, #216]	@ (8001120 <BH1750_Init_Process+0x150>)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6013      	str	r3, [r2, #0]
	}

	switch (bh1750_init_state) {
 800104a:	4b33      	ldr	r3, [pc, #204]	@ (8001118 <BH1750_Init_Process+0x148>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	2b03      	cmp	r3, #3
 8001050:	d84b      	bhi.n	80010ea <BH1750_Init_Process+0x11a>
 8001052:	a201      	add	r2, pc, #4	@ (adr r2, 8001058 <BH1750_Init_Process+0x88>)
 8001054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001058:	08001069 	.word	0x08001069
 800105c:	0800108d 	.word	0x0800108d
 8001060:	080010ad 	.word	0x080010ad
 8001064:	080010c5 	.word	0x080010c5
		case BH1750_INIT_IDLE: {
			uint8_t cmd = 0x01; // POWER ON
 8001068:	2301      	movs	r3, #1
 800106a:	70bb      	strb	r3, [r7, #2]
			HAL_StatusTypeDef status = I2C_Transmit_IT(bh1750_addr, &cmd, 1);
 800106c:	4b29      	ldr	r3, [pc, #164]	@ (8001114 <BH1750_Init_Process+0x144>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	1cb9      	adds	r1, r7, #2
 8001072:	2201      	movs	r2, #1
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fc0b 	bl	8000890 <I2C_Transmit_IT>
 800107a:	4603      	mov	r3, r0
 800107c:	70fb      	strb	r3, [r7, #3]
			if (status == HAL_OK) {
 800107e:	78fb      	ldrb	r3, [r7, #3]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d134      	bne.n	80010ee <BH1750_Init_Process+0x11e>
				bh1750_init_state = BH1750_INIT_PWRON;
 8001084:	4b24      	ldr	r3, [pc, #144]	@ (8001118 <BH1750_Init_Process+0x148>)
 8001086:	2201      	movs	r2, #1
 8001088:	701a      	strb	r2, [r3, #0]
			}
			break;
 800108a:	e030      	b.n	80010ee <BH1750_Init_Process+0x11e>
		}
		case BH1750_INIT_PWRON: {
			uint8_t cmd = 0x07; // RESET
 800108c:	2307      	movs	r3, #7
 800108e:	707b      	strb	r3, [r7, #1]
			if (I2C_Transmit_IT(bh1750_addr, &cmd, 1) == HAL_OK) {
 8001090:	4b20      	ldr	r3, [pc, #128]	@ (8001114 <BH1750_Init_Process+0x144>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	1c79      	adds	r1, r7, #1
 8001096:	2201      	movs	r2, #1
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fbf9 	bl	8000890 <I2C_Transmit_IT>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d126      	bne.n	80010f2 <BH1750_Init_Process+0x122>
				bh1750_init_state = BH1750_INIT_RESET;
 80010a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001118 <BH1750_Init_Process+0x148>)
 80010a6:	2202      	movs	r2, #2
 80010a8:	701a      	strb	r2, [r3, #0]
			}
			break;
 80010aa:	e022      	b.n	80010f2 <BH1750_Init_Process+0x122>
		}
		case BH1750_INIT_RESET: {
			if (BH1750_SetMode(bh1750_current_mode) == HAL_OK) {
 80010ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001124 <BH1750_Init_Process+0x154>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	4618      	mov	r0, r3
 80010b2:	f000 f839 	bl	8001128 <BH1750_SetMode>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d11c      	bne.n	80010f6 <BH1750_Init_Process+0x126>
				bh1750_init_state = BH1750_INIT_MODE;
 80010bc:	4b16      	ldr	r3, [pc, #88]	@ (8001118 <BH1750_Init_Process+0x148>)
 80010be:	2203      	movs	r2, #3
 80010c0:	701a      	strb	r2, [r3, #0]
			}
			break;
 80010c2:	e018      	b.n	80010f6 <BH1750_Init_Process+0x126>
		}
		case BH1750_INIT_MODE:
			if (!i2c_op.pending) {
 80010c4:	4b15      	ldr	r3, [pc, #84]	@ (800111c <BH1750_Init_Process+0x14c>)
 80010c6:	7adb      	ldrb	r3, [r3, #11]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d116      	bne.n	80010fa <BH1750_Init_Process+0x12a>
				bh1750_initialized = 1;
 80010cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001104 <BH1750_Init_Process+0x134>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	701a      	strb	r2, [r3, #0]
				bh1750_init_state = BH1750_INIT_DONE;
 80010d2:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <BH1750_Init_Process+0x148>)
 80010d4:	2204      	movs	r2, #4
 80010d6:	701a      	strb	r2, [r3, #0]
			}
			break;
 80010d8:	e00f      	b.n	80010fa <BH1750_Init_Process+0x12a>
		return;
 80010da:	bf00      	nop
 80010dc:	e00e      	b.n	80010fc <BH1750_Init_Process+0x12c>
		return;
 80010de:	bf00      	nop
 80010e0:	e00c      	b.n	80010fc <BH1750_Init_Process+0x12c>
		return;
 80010e2:	bf00      	nop
 80010e4:	e00a      	b.n	80010fc <BH1750_Init_Process+0x12c>
			return; // Czekaj
 80010e6:	bf00      	nop
 80010e8:	e008      	b.n	80010fc <BH1750_Init_Process+0x12c>
		default:
			break;
 80010ea:	bf00      	nop
 80010ec:	e006      	b.n	80010fc <BH1750_Init_Process+0x12c>
			break;
 80010ee:	bf00      	nop
 80010f0:	e004      	b.n	80010fc <BH1750_Init_Process+0x12c>
			break;
 80010f2:	bf00      	nop
 80010f4:	e002      	b.n	80010fc <BH1750_Init_Process+0x12c>
			break;
 80010f6:	bf00      	nop
 80010f8:	e000      	b.n	80010fc <BH1750_Init_Process+0x12c>
			break;
 80010fa:	bf00      	nop
	}
}
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000125 	.word	0x20000125
 8001108:	20000004 	.word	0x20000004
 800110c:	20000c04 	.word	0x20000c04
 8001110:	20000126 	.word	0x20000126
 8001114:	20000001 	.word	0x20000001
 8001118:	20000127 	.word	0x20000127
 800111c:	20000c08 	.word	0x20000c08
 8001120:	20002b70 	.word	0x20002b70
 8001124:	20000000 	.word	0x20000000

08001128 <BH1750_SetMode>:
/**
 * @brief Ustawienie trybu pracy czujnika BH1750 (przez przerwania, bez HAL_Delay)
 * @param mode: Tryb pracy (jedna z komend BH1750: 0x10, 0x11, 0x13, 0x20, 0x21, 0x23)
 * @retval HAL_StatusTypeDef
 */
HAL_StatusTypeDef BH1750_SetMode(uint8_t mode) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef status;
	uint8_t addr = bh1750_addr; // Adres I2C (7-bit, bez przesunięcia - funkcja I2C_Transmit_IT zrobi to)
 8001132:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <BH1750_SetMode+0x50>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	73fb      	strb	r3, [r7, #15]
	
	// Wysyłanie komendy trybu do czujnika przez przerwania
	status = I2C_Transmit_IT(addr, &mode, 1);
 8001138:	1df9      	adds	r1, r7, #7
 800113a:	7bfb      	ldrb	r3, [r7, #15]
 800113c:	2201      	movs	r2, #1
 800113e:	4618      	mov	r0, r3
 8001140:	f7ff fba6 	bl	8000890 <I2C_Transmit_IT>
 8001144:	4603      	mov	r3, r0
 8001146:	73bb      	strb	r3, [r7, #14]
	
	if (status == HAL_OK) {
 8001148:	7bbb      	ldrb	r3, [r7, #14]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d10f      	bne.n	800116e <BH1750_SetMode+0x46>
		bh1750_current_mode = mode;
 800114e:	79fa      	ldrb	r2, [r7, #7]
 8001150:	4b0a      	ldr	r3, [pc, #40]	@ (800117c <BH1750_SetMode+0x54>)
 8001152:	701a      	strb	r2, [r3, #0]
		
		// Rozpoczęcie śledzenia czasu oczekiwania (bez HAL_Delay!)
		// Opóźnienie w zależności od trybu (120ms dla high res, 16ms dla low res)
		if (mode == BH1750_CONTINUOUS_LOW_RES_MODE || mode == BH1750_ONETIME_LOW_RES_MODE) {
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	2b13      	cmp	r3, #19
 8001158:	d002      	beq.n	8001160 <BH1750_SetMode+0x38>
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	2b23      	cmp	r3, #35	@ 0x23
 800115e:	d103      	bne.n	8001168 <BH1750_SetMode+0x40>
			BH1750_StartTiming(16);
 8001160:	2010      	movs	r0, #16
 8001162:	f7ff ff1f 	bl	8000fa4 <BH1750_StartTiming>
 8001166:	e002      	b.n	800116e <BH1750_SetMode+0x46>
		} else {
			BH1750_StartTiming(120);
 8001168:	2078      	movs	r0, #120	@ 0x78
 800116a:	f7ff ff1b 	bl	8000fa4 <BH1750_StartTiming>
		}
	}
	
	return status;
 800116e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000001 	.word	0x20000001
 800117c:	20000000 	.word	0x20000000

08001180 <Measurement_AddEntry>:

/**
 * @brief Dodanie nowego pomiaru do bufora
 * @param lux: Wartość natężenia światła w luksach
 */
void Measurement_AddEntry(float lux) {
 8001180:	b590      	push	{r4, r7, lr}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	ed87 0a01 	vstr	s0, [r7, #4]
	// Zapisanie pomiaru do bufora
	measurement_buffer[measurement_write_index].lux = lux;
 800118a:	4b17      	ldr	r3, [pc, #92]	@ (80011e8 <Measurement_AddEntry+0x68>)
 800118c:	881b      	ldrh	r3, [r3, #0]
 800118e:	4a17      	ldr	r2, [pc, #92]	@ (80011ec <Measurement_AddEntry+0x6c>)
 8001190:	00db      	lsls	r3, r3, #3
 8001192:	4413      	add	r3, r2
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	601a      	str	r2, [r3, #0]
	measurement_buffer[measurement_write_index].timestamp = HAL_GetTick();
 8001198:	4b13      	ldr	r3, [pc, #76]	@ (80011e8 <Measurement_AddEntry+0x68>)
 800119a:	881b      	ldrh	r3, [r3, #0]
 800119c:	461c      	mov	r4, r3
 800119e:	f001 fdc1 	bl	8002d24 <HAL_GetTick>
 80011a2:	4602      	mov	r2, r0
 80011a4:	4911      	ldr	r1, [pc, #68]	@ (80011ec <Measurement_AddEntry+0x6c>)
 80011a6:	00e3      	lsls	r3, r4, #3
 80011a8:	440b      	add	r3, r1
 80011aa:	605a      	str	r2, [r3, #4]
	
	// Aktualizacja indeksu (bufor cykliczny)
	measurement_write_index++;
 80011ac:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <Measurement_AddEntry+0x68>)
 80011ae:	881b      	ldrh	r3, [r3, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	b29a      	uxth	r2, r3
 80011b4:	4b0c      	ldr	r3, [pc, #48]	@ (80011e8 <Measurement_AddEntry+0x68>)
 80011b6:	801a      	strh	r2, [r3, #0]
	if (measurement_write_index >= MEASUREMENT_BUFFER_SIZE) {
 80011b8:	4b0b      	ldr	r3, [pc, #44]	@ (80011e8 <Measurement_AddEntry+0x68>)
 80011ba:	881b      	ldrh	r3, [r3, #0]
 80011bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011c0:	d302      	bcc.n	80011c8 <Measurement_AddEntry+0x48>
		measurement_write_index = 0; // Zawinięcie bufora
 80011c2:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <Measurement_AddEntry+0x68>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	801a      	strh	r2, [r3, #0]
	}
	
	// Aktualizacja licznika (max 1000)
	if (measurement_count < MEASUREMENT_BUFFER_SIZE) {
 80011c8:	4b09      	ldr	r3, [pc, #36]	@ (80011f0 <Measurement_AddEntry+0x70>)
 80011ca:	881b      	ldrh	r3, [r3, #0]
 80011cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011d0:	d205      	bcs.n	80011de <Measurement_AddEntry+0x5e>
		measurement_count++;
 80011d2:	4b07      	ldr	r3, [pc, #28]	@ (80011f0 <Measurement_AddEntry+0x70>)
 80011d4:	881b      	ldrh	r3, [r3, #0]
 80011d6:	3301      	adds	r3, #1
 80011d8:	b29a      	uxth	r2, r3
 80011da:	4b05      	ldr	r3, [pc, #20]	@ (80011f0 <Measurement_AddEntry+0x70>)
 80011dc:	801a      	strh	r2, [r3, #0]
	}
}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd90      	pop	{r4, r7, pc}
 80011e6:	bf00      	nop
 80011e8:	20002b6c 	.word	0x20002b6c
 80011ec:	20000c2c 	.word	0x20000c2c
 80011f0:	20002b6e 	.word	0x20002b6e

080011f4 <Measurement_FillTestData>:

// Tymczasowe wypełnienie bufora pomiarów danymi testowymi (stałe wartości)
void Measurement_FillTestData(void) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
	static const float test_values[] = {
		10.0f, 100.0f, 250.0f, 500.0f, 750.0f,
		1000.0f, 1500.0f, 2000.0f, 3500.0f, 5000.0f
	};
	for (uint16_t i = 0; i < (uint16_t)(sizeof(test_values) / sizeof(test_values[0])); i++) {
 80011fa:	2300      	movs	r3, #0
 80011fc:	80fb      	strh	r3, [r7, #6]
 80011fe:	e00c      	b.n	800121a <Measurement_FillTestData+0x26>
		Measurement_AddEntry(test_values[i]);
 8001200:	88fb      	ldrh	r3, [r7, #6]
 8001202:	4a0a      	ldr	r2, [pc, #40]	@ (800122c <Measurement_FillTestData+0x38>)
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	edd3 7a00 	vldr	s15, [r3]
 800120c:	eeb0 0a67 	vmov.f32	s0, s15
 8001210:	f7ff ffb6 	bl	8001180 <Measurement_AddEntry>
	for (uint16_t i = 0; i < (uint16_t)(sizeof(test_values) / sizeof(test_values[0])); i++) {
 8001214:	88fb      	ldrh	r3, [r7, #6]
 8001216:	3301      	adds	r3, #1
 8001218:	80fb      	strh	r3, [r7, #6]
 800121a:	88fb      	ldrh	r3, [r7, #6]
 800121c:	2b09      	cmp	r3, #9
 800121e:	d9ef      	bls.n	8001200 <Measurement_FillTestData+0xc>
	}
}
 8001220:	bf00      	nop
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	08008030 	.word	0x08008030

08001230 <Measurement_GetCount>:

/**
 * @brief Pobranie liczby zapisanych pomiarów
 * @retval Liczba pomiarów (0-1000)
 */
uint16_t Measurement_GetCount(void) {
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
	return measurement_count;
 8001234:	4b03      	ldr	r3, [pc, #12]	@ (8001244 <Measurement_GetCount+0x14>)
 8001236:	881b      	ldrh	r3, [r3, #0]
}
 8001238:	4618      	mov	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20002b6e 	.word	0x20002b6e

08001248 <Measurement_GetEntry>:
/**
 * @brief Pobranie wpisu pomiaru z bufora
 * @param index: Indeks pomiaru (0 to najstarszy, count-1 to najnowszy)
 * @retval Wskaźnik do wpisu pomiaru lub NULL jeśli indeks nieprawidłowy
 */
measurement_entry_t* Measurement_GetEntry(uint16_t index) {
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	80fb      	strh	r3, [r7, #6]
	if (index >= measurement_count) {
 8001252:	4b15      	ldr	r3, [pc, #84]	@ (80012a8 <Measurement_GetEntry+0x60>)
 8001254:	881b      	ldrh	r3, [r3, #0]
 8001256:	88fa      	ldrh	r2, [r7, #6]
 8001258:	429a      	cmp	r2, r3
 800125a:	d301      	bcc.n	8001260 <Measurement_GetEntry+0x18>
		return NULL; // Nieprawidłowy indeks
 800125c:	2300      	movs	r3, #0
 800125e:	e01d      	b.n	800129c <Measurement_GetEntry+0x54>
	}
	
	// Obliczenie rzeczywistego indeksu w buforze cyklicznym
	// Najstarszy pomiar jest na początku, jeśli bufor jest pełny
	uint16_t real_index;
	if (measurement_count < MEASUREMENT_BUFFER_SIZE) {
 8001260:	4b11      	ldr	r3, [pc, #68]	@ (80012a8 <Measurement_GetEntry+0x60>)
 8001262:	881b      	ldrh	r3, [r3, #0]
 8001264:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001268:	d202      	bcs.n	8001270 <Measurement_GetEntry+0x28>
		// Bufor nie jest jeszcze pełny - indeksy są liniowe
		real_index = index;
 800126a:	88fb      	ldrh	r3, [r7, #6]
 800126c:	81fb      	strh	r3, [r7, #14]
 800126e:	e011      	b.n	8001294 <Measurement_GetEntry+0x4c>
	} else {
		// Bufor jest pełny - najstarszy jest po najnowszym
		real_index = (measurement_write_index + index) % MEASUREMENT_BUFFER_SIZE;
 8001270:	4b0e      	ldr	r3, [pc, #56]	@ (80012ac <Measurement_GetEntry+0x64>)
 8001272:	881b      	ldrh	r3, [r3, #0]
 8001274:	461a      	mov	r2, r3
 8001276:	88fb      	ldrh	r3, [r7, #6]
 8001278:	4413      	add	r3, r2
 800127a:	4a0d      	ldr	r2, [pc, #52]	@ (80012b0 <Measurement_GetEntry+0x68>)
 800127c:	fb82 1203 	smull	r1, r2, r2, r3
 8001280:	1191      	asrs	r1, r2, #6
 8001282:	17da      	asrs	r2, r3, #31
 8001284:	1a8a      	subs	r2, r1, r2
 8001286:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800128a:	fb01 f202 	mul.w	r2, r1, r2
 800128e:	1a9a      	subs	r2, r3, r2
 8001290:	4613      	mov	r3, r2
 8001292:	81fb      	strh	r3, [r7, #14]
	}
	
	return &measurement_buffer[real_index];
 8001294:	89fb      	ldrh	r3, [r7, #14]
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	4a06      	ldr	r2, [pc, #24]	@ (80012b4 <Measurement_GetEntry+0x6c>)
 800129a:	4413      	add	r3, r2
}
 800129c:	4618      	mov	r0, r3
 800129e:	3714      	adds	r7, #20
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	20002b6e 	.word	0x20002b6e
 80012ac:	20002b6c 	.word	0x20002b6c
 80012b0:	10624dd3 	.word	0x10624dd3
 80012b4:	20000c2c 	.word	0x20000c2c

080012b8 <BH1750_ReadLight>:
/**
 * @brief Odczyt wartości natężenia światła z BH1750 (przez przerwania)
 * @param lux: Wskaźnik do zmiennej, gdzie zostanie zapisana wartość w luksach
 * @retval HAL_StatusTypeDef
 */
HAL_StatusTypeDef BH1750_ReadLight(float *lux) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
	uint8_t addr = bh1750_addr;
 80012c0:	4b11      	ldr	r3, [pc, #68]	@ (8001308 <BH1750_ReadLight+0x50>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	73fb      	strb	r3, [r7, #15]
	
	// Sprawdzenie czy operacja I2C nie jest w toku
	if (i2c_op.pending) {
 80012c6:	4b11      	ldr	r3, [pc, #68]	@ (800130c <BH1750_ReadLight+0x54>)
 80012c8:	7adb      	ldrb	r3, [r3, #11]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <BH1750_ReadLight+0x1a>
		return HAL_BUSY;
 80012ce:	2302      	movs	r3, #2
 80012d0:	e015      	b.n	80012fe <BH1750_ReadLight+0x46>
	}
	
	// Sprawdzenie czy ostatni odczyt jest gotowy
	if (bh1750_read_ready) {
 80012d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001310 <BH1750_ReadLight+0x58>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d008      	beq.n	80012ec <BH1750_ReadLight+0x34>
		*lux = bh1750_last_lux;
 80012da:	4b0e      	ldr	r3, [pc, #56]	@ (8001314 <BH1750_ReadLight+0x5c>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	601a      	str	r2, [r3, #0]
		bh1750_read_ready = 0;
 80012e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001310 <BH1750_ReadLight+0x58>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
		return HAL_OK;
 80012e8:	2300      	movs	r3, #0
 80012ea:	e008      	b.n	80012fe <BH1750_ReadLight+0x46>
	}
	
	// Rozpoczęcie odczytu przez przerwania
	HAL_StatusTypeDef status = I2C_Receive_IT(addr, bh1750_read_buffer, 2);
 80012ec:	7bfb      	ldrb	r3, [r7, #15]
 80012ee:	2202      	movs	r2, #2
 80012f0:	4909      	ldr	r1, [pc, #36]	@ (8001318 <BH1750_ReadLight+0x60>)
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff fb2c 	bl	8000950 <I2C_Receive_IT>
 80012f8:	4603      	mov	r3, r0
 80012fa:	73bb      	strb	r3, [r7, #14]
	
	return status; // Wartość zostanie przetworzona w callbacku
 80012fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	20000001 	.word	0x20000001
 800130c:	20000c08 	.word	0x20000c08
 8001310:	20000c28 	.word	0x20000c28
 8001314:	20000c24 	.word	0x20000c24
 8001318:	20000c20 	.word	0x20000c20

0800131c <Measurement_SetInterval>:

/**
 * @brief Ustawienie interwału automatycznego odczytu pomiarów
 * @param interval_ms: Interwał w milisekundach
 */
void Measurement_SetInterval(uint32_t interval_ms) {
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	measurement_auto.interval_ms = interval_ms;
 8001324:	4a04      	ldr	r2, [pc, #16]	@ (8001338 <Measurement_SetInterval+0x1c>)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6013      	str	r3, [r2, #0]
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	20000004 	.word	0x20000004

0800133c <Measurement_EnableAutoRead>:

/**
 * @brief Włączenie/wyłączenie automatycznego odczytu pomiarów
 * @param enable: 1 = włącz, 0 = wyłącz
 */
void Measurement_EnableAutoRead(uint8_t enable) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	71fb      	strb	r3, [r7, #7]
	measurement_auto.enabled = enable;
 8001346:	4a07      	ldr	r2, [pc, #28]	@ (8001364 <Measurement_EnableAutoRead+0x28>)
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	7213      	strb	r3, [r2, #8]
	if (enable) {
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d004      	beq.n	800135c <Measurement_EnableAutoRead+0x20>
		measurement_auto.last_measurement = HAL_GetTick();
 8001352:	f001 fce7 	bl	8002d24 <HAL_GetTick>
 8001356:	4603      	mov	r3, r0
 8001358:	4a02      	ldr	r2, [pc, #8]	@ (8001364 <Measurement_EnableAutoRead+0x28>)
 800135a:	6053      	str	r3, [r2, #4]
	}
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000004 	.word	0x20000004

08001368 <Measurement_AutoRead_Process>:

/**
 * @brief Przetwarzanie automatycznego odczytu pomiarów (wywoływane w pętli głównej)
 */
void Measurement_AutoRead_Process(void) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
	if (!measurement_auto.enabled) {
 800136e:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <Measurement_AutoRead_Process+0x88>)
 8001370:	7a1b      	ldrb	r3, [r3, #8]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d036      	beq.n	80013e4 <Measurement_AutoRead_Process+0x7c>
		return; // Automatyczny odczyt wyłączony
	}
	if (!bh1750_initialized) {
 8001376:	4b1f      	ldr	r3, [pc, #124]	@ (80013f4 <Measurement_AutoRead_Process+0x8c>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d034      	beq.n	80013e8 <Measurement_AutoRead_Process+0x80>
		return; // Czekaj na zakończenie inicjalizacji BH1750
	}
	
	// Sprawdzenie czy dane z odczytu są gotowe i zapisanie ich
	if (bh1750_read_ready) {
 800137e:	4b1e      	ldr	r3, [pc, #120]	@ (80013f8 <Measurement_AutoRead_Process+0x90>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d009      	beq.n	800139a <Measurement_AutoRead_Process+0x32>
		// Zapis pomiaru do bufora
		Measurement_AddEntry(bh1750_last_lux);
 8001386:	4b1d      	ldr	r3, [pc, #116]	@ (80013fc <Measurement_AutoRead_Process+0x94>)
 8001388:	edd3 7a00 	vldr	s15, [r3]
 800138c:	eeb0 0a67 	vmov.f32	s0, s15
 8001390:	f7ff fef6 	bl	8001180 <Measurement_AddEntry>
		bh1750_read_ready = 0; // Wyzeruj flagę po zapisaniu
 8001394:	4b18      	ldr	r3, [pc, #96]	@ (80013f8 <Measurement_AutoRead_Process+0x90>)
 8001396:	2200      	movs	r2, #0
 8001398:	701a      	strb	r2, [r3, #0]
	}
	USART_fsend("AutoRead Process Tick\r\n");
 800139a:	4819      	ldr	r0, [pc, #100]	@ (8001400 <Measurement_AutoRead_Process+0x98>)
 800139c:	f7ff f966 	bl	800066c <USART_fsend>
	// Sprawdzenie czy minął interwał
	uint32_t current_time = HAL_GetTick();
 80013a0:	f001 fcc0 	bl	8002d24 <HAL_GetTick>
 80013a4:	6078      	str	r0, [r7, #4]
	if ((current_time - measurement_auto.last_measurement) >= measurement_auto.interval_ms) {
 80013a6:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <Measurement_AutoRead_Process+0x88>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	1ad2      	subs	r2, r2, r3
 80013ae:	4b10      	ldr	r3, [pc, #64]	@ (80013f0 <Measurement_AutoRead_Process+0x88>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d319      	bcc.n	80013ea <Measurement_AutoRead_Process+0x82>
		measurement_auto.last_measurement = current_time; // Zaktualizuj czas
 80013b6:	4a0e      	ldr	r2, [pc, #56]	@ (80013f0 <Measurement_AutoRead_Process+0x88>)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6053      	str	r3, [r2, #4]
		
		// Sprawdzenie czy I2C nie jest zajęty
		if (!i2c_op.pending) {
 80013bc:	4b11      	ldr	r3, [pc, #68]	@ (8001404 <Measurement_AutoRead_Process+0x9c>)
 80013be:	7adb      	ldrb	r3, [r3, #11]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d112      	bne.n	80013ea <Measurement_AutoRead_Process+0x82>
			// Rozpoczęcie nowego odczytu z czujnika
			bh1750_read_ready = 0; // Wyzeruj flagę przed rozpoczęciem odczytu
 80013c4:	4b0c      	ldr	r3, [pc, #48]	@ (80013f8 <Measurement_AutoRead_Process+0x90>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
			HAL_StatusTypeDef status = BH1750_ReadLight(&bh1750_last_lux);
 80013ca:	480c      	ldr	r0, [pc, #48]	@ (80013fc <Measurement_AutoRead_Process+0x94>)
 80013cc:	f7ff ff74 	bl	80012b8 <BH1750_ReadLight>
 80013d0:	4603      	mov	r3, r0
 80013d2:	70fb      	strb	r3, [r7, #3]
			
			// Jeśli I2C zawiódł, dodaj wartość 0 jako wskaźnik błędu
			if (status != HAL_OK) {
 80013d4:	78fb      	ldrb	r3, [r7, #3]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d007      	beq.n	80013ea <Measurement_AutoRead_Process+0x82>
				Measurement_AddEntry(0.0f); // Błąd I2C
 80013da:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8001408 <Measurement_AutoRead_Process+0xa0>
 80013de:	f7ff fecf 	bl	8001180 <Measurement_AddEntry>
 80013e2:	e002      	b.n	80013ea <Measurement_AutoRead_Process+0x82>
		return; // Automatyczny odczyt wyłączony
 80013e4:	bf00      	nop
 80013e6:	e000      	b.n	80013ea <Measurement_AutoRead_Process+0x82>
		return; // Czekaj na zakończenie inicjalizacji BH1750
 80013e8:	bf00      	nop
			}
		}
	}
}
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000004 	.word	0x20000004
 80013f4:	20000125 	.word	0x20000125
 80013f8:	20000c28 	.word	0x20000c28
 80013fc:	20000c24 	.word	0x20000c24
 8001400:	08007f98 	.word	0x08007f98
 8001404:	20000c08 	.word	0x20000c08
 8001408:	00000000 	.word	0x00000000

0800140c <handle_command>:

void handle_command(char *cmd, const char *src_addr, const char *dst_addr, const char *id) {
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b0dd      	sub	sp, #372	@ 0x174
 8001410:	af00      	add	r7, sp, #0
 8001412:	f507 74b8 	add.w	r4, r7, #368	@ 0x170
 8001416:	f5a4 74b2 	sub.w	r4, r4, #356	@ 0x164
 800141a:	6020      	str	r0, [r4, #0]
 800141c:	f507 70b8 	add.w	r0, r7, #368	@ 0x170
 8001420:	f5a0 70b4 	sub.w	r0, r0, #360	@ 0x168
 8001424:	6001      	str	r1, [r0, #0]
 8001426:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 800142a:	f5a1 71b6 	sub.w	r1, r1, #364	@ 0x16c
 800142e:	600a      	str	r2, [r1, #0]
 8001430:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001434:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001438:	6013      	str	r3, [r2, #0]
	const char *device_addr = dst_addr;
 800143a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800143e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
	
	// Zakres dozwolonych wartości interwału
	const uint16_t MIN_INTERVAL = 1;
 8001448:	2301      	movs	r3, #1
 800144a:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
	const uint16_t MAX_INTERVAL = 9999;
 800144e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8001452:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
	
	// Sprawdzenie minimalnej długości (kod komendy = 2 cyfry)
	if (strlen(cmd) < 2 || !is_digits_only(cmd, 2)) {
 8001456:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800145a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800145e:	6818      	ldr	r0, [r3, #0]
 8001460:	f7fe fed6 	bl	8000210 <strlen>
 8001464:	4603      	mov	r3, r0
 8001466:	2b01      	cmp	r3, #1
 8001468:	d90a      	bls.n	8001480 <handle_command+0x74>
 800146a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800146e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001472:	2102      	movs	r1, #2
 8001474:	6818      	ldr	r0, [r3, #0]
 8001476:	f7ff fbad 	bl	8000bd4 <is_digits_only>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d110      	bne.n	80014a2 <handle_command+0x96>
		send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 8001480:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001484:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001488:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800148c:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001490:	4bcd      	ldr	r3, [pc, #820]	@ (80017c8 <handle_command+0x3bc>)
 8001492:	6812      	ldr	r2, [r2, #0]
 8001494:	6809      	ldr	r1, [r1, #0]
 8001496:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 800149a:	f7ff fbf7 	bl	8000c8c <send_response_frame>
		return;
 800149e:	f000 bd1e 	b.w	8001ede <handle_command+0xad2>
	}
	
	// Wyodrębnienie kodu komendy (pierwsze 2 cyfry)
	uint8_t cmd_code = (cmd[0] - '0') * 10 + (cmd[1] - '0');
 80014a2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80014a6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	3b30      	subs	r3, #48	@ 0x30
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	461a      	mov	r2, r3
 80014b4:	0092      	lsls	r2, r2, #2
 80014b6:	4413      	add	r3, r2
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80014c0:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	3301      	adds	r3, #1
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	4413      	add	r3, r2
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	3b30      	subs	r3, #48	@ 0x30
 80014d0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
	const char *params = (strlen(cmd) > 2) ? &cmd[2] : "";
 80014d4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80014d8:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80014dc:	6818      	ldr	r0, [r3, #0]
 80014de:	f7fe fe97 	bl	8000210 <strlen>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d906      	bls.n	80014f6 <handle_command+0xea>
 80014e8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80014ec:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	3302      	adds	r3, #2
 80014f4:	e000      	b.n	80014f8 <handle_command+0xec>
 80014f6:	4bb5      	ldr	r3, [pc, #724]	@ (80017cc <handle_command+0x3c0>)
 80014f8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
	
	// 10 - START
	if (cmd_code == 10) {
 80014fc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001500:	2b0a      	cmp	r3, #10
 8001502:	d113      	bne.n	800152c <handle_command+0x120>
		Measurement_EnableAutoRead(1);
 8001504:	2001      	movs	r0, #1
 8001506:	f7ff ff19 	bl	800133c <Measurement_EnableAutoRead>
		send_response_frame(device_addr, src_addr, id, "00"); // OK
 800150a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800150e:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001512:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001516:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 800151a:	4bad      	ldr	r3, [pc, #692]	@ (80017d0 <handle_command+0x3c4>)
 800151c:	6812      	ldr	r2, [r2, #0]
 800151e:	6809      	ldr	r1, [r1, #0]
 8001520:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001524:	f7ff fbb2 	bl	8000c8c <send_response_frame>
 8001528:	f000 bcd9 	b.w	8001ede <handle_command+0xad2>
	}
	// 11 - STOP
	else if (cmd_code == 11) {
 800152c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001530:	2b0b      	cmp	r3, #11
 8001532:	d113      	bne.n	800155c <handle_command+0x150>
		Measurement_EnableAutoRead(0);
 8001534:	2000      	movs	r0, #0
 8001536:	f7ff ff01 	bl	800133c <Measurement_EnableAutoRead>
		send_response_frame(device_addr, src_addr, id, "00"); // OK
 800153a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800153e:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001542:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001546:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 800154a:	4ba1      	ldr	r3, [pc, #644]	@ (80017d0 <handle_command+0x3c4>)
 800154c:	6812      	ldr	r2, [r2, #0]
 800154e:	6809      	ldr	r1, [r1, #0]
 8001550:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001554:	f7ff fb9a 	bl	8000c8c <send_response_frame>
 8001558:	f000 bcc1 	b.w	8001ede <handle_command+0xad2>
	}
	// 12 - DOWNLOAD (ostatni pomiar)
	else if (cmd_code == 12) {
 800155c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001560:	2b0c      	cmp	r3, #12
 8001562:	f040 80b1 	bne.w	80016c8 <handle_command+0x2bc>
		uint16_t count = Measurement_GetCount();
 8001566:	f7ff fe63 	bl	8001230 <Measurement_GetCount>
 800156a:	4603      	mov	r3, r0
 800156c:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
		if (count == 0) {
 8001570:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001574:	2b00      	cmp	r3, #0
 8001576:	d110      	bne.n	800159a <handle_command+0x18e>
			send_response_frame(device_addr, src_addr, id, "03"); // ERR_NO_DATA
 8001578:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800157c:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001580:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001584:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001588:	4b92      	ldr	r3, [pc, #584]	@ (80017d4 <handle_command+0x3c8>)
 800158a:	6812      	ldr	r2, [r2, #0]
 800158c:	6809      	ldr	r1, [r1, #0]
 800158e:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001592:	f7ff fb7b 	bl	8000c8c <send_response_frame>
			return;
 8001596:	f000 bca2 	b.w	8001ede <handle_command+0xad2>
		}
		measurement_entry_t *entry = Measurement_GetEntry(count - 1);
 800159a:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 800159e:	3b01      	subs	r3, #1
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff fe50 	bl	8001248 <Measurement_GetEntry>
 80015a8:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130
		if (!entry) {
 80015ac:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d110      	bne.n	80015d6 <handle_command+0x1ca>
			send_response_frame(device_addr, src_addr, id, "03"); // ERR_NO_DATA
 80015b4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80015b8:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 80015bc:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80015c0:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 80015c4:	4b83      	ldr	r3, [pc, #524]	@ (80017d4 <handle_command+0x3c8>)
 80015c6:	6812      	ldr	r2, [r2, #0]
 80015c8:	6809      	ldr	r1, [r1, #0]
 80015ca:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 80015ce:	f7ff fb5d 	bl	8000c8c <send_response_frame>
			return;
 80015d2:	f000 bc84 	b.w	8001ede <handle_command+0xad2>
		}
		uint32_t lux_val = (uint32_t)(entry->lux + 0.5f);
 80015d6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80015da:	edd3 7a00 	vldr	s15, [r3]
 80015de:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80015e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015ea:	ee17 3a90 	vmov	r3, s15
 80015ee:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
		if (lux_val > 9999) {
 80015f2:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80015f6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d903      	bls.n	8001606 <handle_command+0x1fa>
			lux_val = 9999;
 80015fe:	f242 730f 	movw	r3, #9999	@ 0x270f
 8001602:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
		}
		char response[5];
		response[0] = '0' + (lux_val / 1000) % 10;
 8001606:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800160a:	4a73      	ldr	r2, [pc, #460]	@ (80017d8 <handle_command+0x3cc>)
 800160c:	fba2 2303 	umull	r2, r3, r2, r3
 8001610:	0999      	lsrs	r1, r3, #6
 8001612:	4b72      	ldr	r3, [pc, #456]	@ (80017dc <handle_command+0x3d0>)
 8001614:	fba3 2301 	umull	r2, r3, r3, r1
 8001618:	08da      	lsrs	r2, r3, #3
 800161a:	4613      	mov	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4413      	add	r3, r2
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	1aca      	subs	r2, r1, r3
 8001624:	b2d3      	uxtb	r3, r2
 8001626:	3330      	adds	r3, #48	@ 0x30
 8001628:	b2db      	uxtb	r3, r3
 800162a:	f887 3128 	strb.w	r3, [r7, #296]	@ 0x128
		response[1] = '0' + (lux_val / 100) % 10;
 800162e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001632:	4a6b      	ldr	r2, [pc, #428]	@ (80017e0 <handle_command+0x3d4>)
 8001634:	fba2 2303 	umull	r2, r3, r2, r3
 8001638:	0959      	lsrs	r1, r3, #5
 800163a:	4b68      	ldr	r3, [pc, #416]	@ (80017dc <handle_command+0x3d0>)
 800163c:	fba3 2301 	umull	r2, r3, r3, r1
 8001640:	08da      	lsrs	r2, r3, #3
 8001642:	4613      	mov	r3, r2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	4413      	add	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	1aca      	subs	r2, r1, r3
 800164c:	b2d3      	uxtb	r3, r2
 800164e:	3330      	adds	r3, #48	@ 0x30
 8001650:	b2db      	uxtb	r3, r3
 8001652:	f887 3129 	strb.w	r3, [r7, #297]	@ 0x129
		response[2] = '0' + (lux_val / 10) % 10;
 8001656:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800165a:	4a60      	ldr	r2, [pc, #384]	@ (80017dc <handle_command+0x3d0>)
 800165c:	fba2 2303 	umull	r2, r3, r2, r3
 8001660:	08d9      	lsrs	r1, r3, #3
 8001662:	4b5e      	ldr	r3, [pc, #376]	@ (80017dc <handle_command+0x3d0>)
 8001664:	fba3 2301 	umull	r2, r3, r3, r1
 8001668:	08da      	lsrs	r2, r3, #3
 800166a:	4613      	mov	r3, r2
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	4413      	add	r3, r2
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	1aca      	subs	r2, r1, r3
 8001674:	b2d3      	uxtb	r3, r2
 8001676:	3330      	adds	r3, #48	@ 0x30
 8001678:	b2db      	uxtb	r3, r3
 800167a:	f887 312a 	strb.w	r3, [r7, #298]	@ 0x12a
		response[3] = '0' + lux_val % 10;
 800167e:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001682:	4b56      	ldr	r3, [pc, #344]	@ (80017dc <handle_command+0x3d0>)
 8001684:	fba3 2301 	umull	r2, r3, r3, r1
 8001688:	08da      	lsrs	r2, r3, #3
 800168a:	4613      	mov	r3, r2
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	4413      	add	r3, r2
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	1aca      	subs	r2, r1, r3
 8001694:	b2d3      	uxtb	r3, r2
 8001696:	3330      	adds	r3, #48	@ 0x30
 8001698:	b2db      	uxtb	r3, r3
 800169a:	f887 312b 	strb.w	r3, [r7, #299]	@ 0x12b
		response[4] = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	f887 312c 	strb.w	r3, [r7, #300]	@ 0x12c
		send_response_frame(device_addr, src_addr, id, response);
 80016a4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80016a8:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 80016ac:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 80016b0:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 80016b4:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 80016b8:	6812      	ldr	r2, [r2, #0]
 80016ba:	6809      	ldr	r1, [r1, #0]
 80016bc:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 80016c0:	f7ff fae4 	bl	8000c8c <send_response_frame>
 80016c4:	f000 bc0b 	b.w	8001ede <handle_command+0xad2>
	}
	// 13 - VIEW (+ xxzz parametry)
	else if (cmd_code == 13) {
 80016c8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80016cc:	2b0d      	cmp	r3, #13
 80016ce:	f040 81bf 	bne.w	8001a50 <handle_command+0x644>
		if (strlen(params) < 4 || !is_digits_only(params, 4)) {
 80016d2:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 80016d6:	f7fe fd9b 	bl	8000210 <strlen>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b03      	cmp	r3, #3
 80016de:	d907      	bls.n	80016f0 <handle_command+0x2e4>
 80016e0:	2104      	movs	r1, #4
 80016e2:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 80016e6:	f7ff fa75 	bl	8000bd4 <is_digits_only>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d10f      	bne.n	8001710 <handle_command+0x304>
			send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 80016f0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80016f4:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 80016f8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80016fc:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001700:	4b31      	ldr	r3, [pc, #196]	@ (80017c8 <handle_command+0x3bc>)
 8001702:	6812      	ldr	r2, [r2, #0]
 8001704:	6809      	ldr	r1, [r1, #0]
 8001706:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 800170a:	f7ff fabf 	bl	8000c8c <send_response_frame>
			return;
 800170e:	e3e6      	b.n	8001ede <handle_command+0xad2>
		}
		uint8_t start_offset = (params[0] - '0') * 10 + (params[1] - '0');
 8001710:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	3b30      	subs	r3, #48	@ 0x30
 8001718:	b2db      	uxtb	r3, r3
 800171a:	461a      	mov	r2, r3
 800171c:	0092      	lsls	r2, r2, #2
 800171e:	4413      	add	r3, r2
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	b2da      	uxtb	r2, r3
 8001724:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001728:	3301      	adds	r3, #1
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	4413      	add	r3, r2
 800172e:	b2db      	uxtb	r3, r3
 8001730:	3b30      	subs	r3, #48	@ 0x30
 8001732:	f887 3147 	strb.w	r3, [r7, #327]	@ 0x147
		uint8_t count_req = (params[2] - '0') * 10 + (params[3] - '0');
 8001736:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800173a:	3302      	adds	r3, #2
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	3b30      	subs	r3, #48	@ 0x30
 8001740:	b2db      	uxtb	r3, r3
 8001742:	461a      	mov	r2, r3
 8001744:	0092      	lsls	r2, r2, #2
 8001746:	4413      	add	r3, r2
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	b2da      	uxtb	r2, r3
 800174c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001750:	3303      	adds	r3, #3
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4413      	add	r3, r2
 8001756:	b2db      	uxtb	r3, r3
 8001758:	3b30      	subs	r3, #48	@ 0x30
 800175a:	f887 3146 	strb.w	r3, [r7, #326]	@ 0x146
		if (count_req == 0) {
 800175e:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10f      	bne.n	8001786 <handle_command+0x37a>
			send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 8001766:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800176a:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 800176e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001772:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001776:	4b14      	ldr	r3, [pc, #80]	@ (80017c8 <handle_command+0x3bc>)
 8001778:	6812      	ldr	r2, [r2, #0]
 800177a:	6809      	ldr	r1, [r1, #0]
 800177c:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001780:	f7ff fa84 	bl	8000c8c <send_response_frame>
			return;
 8001784:	e3ab      	b.n	8001ede <handle_command+0xad2>
		}
		uint16_t count = Measurement_GetCount();
 8001786:	f7ff fd53 	bl	8001230 <Measurement_GetCount>
 800178a:	4603      	mov	r3, r0
 800178c:	f8a7 3144 	strh.w	r3, [r7, #324]	@ 0x144
		
		// Sprawdzenie czy offset nie przekracza liczby pomiarów
		if (start_offset >= count) {
 8001790:	f897 3147 	ldrb.w	r3, [r7, #327]	@ 0x147
 8001794:	b29b      	uxth	r3, r3
 8001796:	f8b7 2144 	ldrh.w	r2, [r7, #324]	@ 0x144
 800179a:	429a      	cmp	r2, r3
 800179c:	d80f      	bhi.n	80017be <handle_command+0x3b2>
			send_response_frame(device_addr, src_addr, id, "03"); // ERR_NO_DATA
 800179e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80017a2:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 80017a6:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80017aa:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 80017ae:	4b09      	ldr	r3, [pc, #36]	@ (80017d4 <handle_command+0x3c8>)
 80017b0:	6812      	ldr	r2, [r2, #0]
 80017b2:	6809      	ldr	r1, [r1, #0]
 80017b4:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 80017b8:	f7ff fa68 	bl	8000c8c <send_response_frame>
			return;
 80017bc:	e38f      	b.n	8001ede <handle_command+0xad2>
		
		// Maksymalna liczba pomiarów na ramkę: (256 - 2) / 4 = 63
		// Format: xxLLLLLLLLLLLL... (offset 2 znaki + N*4 znaki lux)
		#define MAX_MEASUREMENTS_PER_FRAME 63
		char data_out[256];
		uint8_t measurements_sent = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
		
		while (measurements_sent < count_req) {
 80017c4:	e13c      	b.n	8001a40 <handle_command+0x634>
 80017c6:	bf00      	nop
 80017c8:	08007fb0 	.word	0x08007fb0
 80017cc:	08007fb4 	.word	0x08007fb4
 80017d0:	08007fb8 	.word	0x08007fb8
 80017d4:	08007fbc 	.word	0x08007fbc
 80017d8:	10624dd3 	.word	0x10624dd3
 80017dc:	cccccccd 	.word	0xcccccccd
 80017e0:	51eb851f 	.word	0x51eb851f
			uint8_t current_offset = start_offset + measurements_sent;
 80017e4:	f897 2147 	ldrb.w	r2, [r7, #327]	@ 0x147
 80017e8:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 80017ec:	4413      	add	r3, r2
 80017ee:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
			uint8_t batch_size = 0;
 80017f2:	2300      	movs	r3, #0
 80017f4:	f887 316a 	strb.w	r3, [r7, #362]	@ 0x16a
			uint16_t data_pos = 0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			
			// Offset (2 znaki)
			data_out[data_pos++] = '0' + (current_offset / 10) % 10;
 80017fe:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8001802:	4ac1      	ldr	r2, [pc, #772]	@ (8001b08 <handle_command+0x6fc>)
 8001804:	fba2 2303 	umull	r2, r3, r2, r3
 8001808:	08db      	lsrs	r3, r3, #3
 800180a:	b2da      	uxtb	r2, r3
 800180c:	4bbe      	ldr	r3, [pc, #760]	@ (8001b08 <handle_command+0x6fc>)
 800180e:	fba3 1302 	umull	r1, r3, r3, r2
 8001812:	08d9      	lsrs	r1, r3, #3
 8001814:	460b      	mov	r3, r1
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	440b      	add	r3, r1
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	b2da      	uxtb	r2, r3
 8001820:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8001824:	1c59      	adds	r1, r3, #1
 8001826:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 800182a:	4619      	mov	r1, r3
 800182c:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001830:	b2da      	uxtb	r2, r3
 8001832:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001836:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800183a:	545a      	strb	r2, [r3, r1]
			data_out[data_pos++] = '0' + current_offset % 10;
 800183c:	f897 2143 	ldrb.w	r2, [r7, #323]	@ 0x143
 8001840:	4bb1      	ldr	r3, [pc, #708]	@ (8001b08 <handle_command+0x6fc>)
 8001842:	fba3 1302 	umull	r1, r3, r3, r2
 8001846:	08d9      	lsrs	r1, r3, #3
 8001848:	460b      	mov	r3, r1
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	440b      	add	r3, r1
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	b2da      	uxtb	r2, r3
 8001854:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8001858:	1c59      	adds	r1, r3, #1
 800185a:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 800185e:	4619      	mov	r1, r3
 8001860:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001864:	b2da      	uxtb	r2, r3
 8001866:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800186a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800186e:	545a      	strb	r2, [r3, r1]
			
			// Pakowanie pomiarów do ramki
			for (uint8_t i = 0; i < MAX_MEASUREMENTS_PER_FRAME && measurements_sent < count_req; i++) {
 8001870:	2300      	movs	r3, #0
 8001872:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
 8001876:	e0b7      	b.n	80019e8 <handle_command+0x5dc>
				int32_t idx = (int32_t)count - 1 - (int32_t)current_offset - (int32_t)i;
 8001878:	f8b7 3144 	ldrh.w	r3, [r7, #324]	@ 0x144
 800187c:	1e5a      	subs	r2, r3, #1
 800187e:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 8001882:	1ad2      	subs	r2, r2, r3
 8001884:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
				if (idx < 0) {
 800188e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001892:	2b00      	cmp	r3, #0
 8001894:	f2c0 80b4 	blt.w	8001a00 <handle_command+0x5f4>
					break;
				}
				measurement_entry_t *entry = Measurement_GetEntry((uint16_t)idx);
 8001898:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800189c:	b29b      	uxth	r3, r3
 800189e:	4618      	mov	r0, r3
 80018a0:	f7ff fcd2 	bl	8001248 <Measurement_GetEntry>
 80018a4:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138
				if (!entry) {
 80018a8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	f000 80a9 	beq.w	8001a04 <handle_command+0x5f8>
					break;
				}
				uint32_t lux_val = (uint32_t)(entry->lux + 0.5f);
 80018b2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80018b6:	edd3 7a00 	vldr	s15, [r3]
 80018ba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80018be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018c6:	ee17 3a90 	vmov	r3, s15
 80018ca:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
				if (lux_val > 9999) {
 80018ce:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80018d2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d903      	bls.n	80018e2 <handle_command+0x4d6>
					lux_val = 9999;
 80018da:	f242 730f 	movw	r3, #9999	@ 0x270f
 80018de:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
				}
				// Dodanie 4-cyfrowej wartości lux
				data_out[data_pos++] = '0' + (lux_val / 1000) % 10;
 80018e2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80018e6:	4a89      	ldr	r2, [pc, #548]	@ (8001b0c <handle_command+0x700>)
 80018e8:	fba2 2303 	umull	r2, r3, r2, r3
 80018ec:	0999      	lsrs	r1, r3, #6
 80018ee:	4b86      	ldr	r3, [pc, #536]	@ (8001b08 <handle_command+0x6fc>)
 80018f0:	fba3 2301 	umull	r2, r3, r3, r1
 80018f4:	08da      	lsrs	r2, r3, #3
 80018f6:	4613      	mov	r3, r2
 80018f8:	009b      	lsls	r3, r3, #2
 80018fa:	4413      	add	r3, r2
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	1aca      	subs	r2, r1, r3
 8001900:	b2d2      	uxtb	r2, r2
 8001902:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8001906:	1c59      	adds	r1, r3, #1
 8001908:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 800190c:	4619      	mov	r1, r3
 800190e:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001912:	b2da      	uxtb	r2, r3
 8001914:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001918:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800191c:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + (lux_val / 100) % 10;
 800191e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001922:	4a7b      	ldr	r2, [pc, #492]	@ (8001b10 <handle_command+0x704>)
 8001924:	fba2 2303 	umull	r2, r3, r2, r3
 8001928:	0959      	lsrs	r1, r3, #5
 800192a:	4b77      	ldr	r3, [pc, #476]	@ (8001b08 <handle_command+0x6fc>)
 800192c:	fba3 2301 	umull	r2, r3, r3, r1
 8001930:	08da      	lsrs	r2, r3, #3
 8001932:	4613      	mov	r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	4413      	add	r3, r2
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	1aca      	subs	r2, r1, r3
 800193c:	b2d2      	uxtb	r2, r2
 800193e:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8001942:	1c59      	adds	r1, r3, #1
 8001944:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 8001948:	4619      	mov	r1, r3
 800194a:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 800194e:	b2da      	uxtb	r2, r3
 8001950:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001954:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001958:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + (lux_val / 10) % 10;
 800195a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800195e:	4a6a      	ldr	r2, [pc, #424]	@ (8001b08 <handle_command+0x6fc>)
 8001960:	fba2 2303 	umull	r2, r3, r2, r3
 8001964:	08d9      	lsrs	r1, r3, #3
 8001966:	4b68      	ldr	r3, [pc, #416]	@ (8001b08 <handle_command+0x6fc>)
 8001968:	fba3 2301 	umull	r2, r3, r3, r1
 800196c:	08da      	lsrs	r2, r3, #3
 800196e:	4613      	mov	r3, r2
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	4413      	add	r3, r2
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	1aca      	subs	r2, r1, r3
 8001978:	b2d2      	uxtb	r2, r2
 800197a:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 800197e:	1c59      	adds	r1, r3, #1
 8001980:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 8001984:	4619      	mov	r1, r3
 8001986:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 800198a:	b2da      	uxtb	r2, r3
 800198c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001990:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001994:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + lux_val % 10;
 8001996:	f8d7 1160 	ldr.w	r1, [r7, #352]	@ 0x160
 800199a:	4b5b      	ldr	r3, [pc, #364]	@ (8001b08 <handle_command+0x6fc>)
 800199c:	fba3 2301 	umull	r2, r3, r3, r1
 80019a0:	08da      	lsrs	r2, r3, #3
 80019a2:	4613      	mov	r3, r2
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	4413      	add	r3, r2
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	1aca      	subs	r2, r1, r3
 80019ac:	b2d2      	uxtb	r2, r2
 80019ae:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 80019b2:	1c59      	adds	r1, r3, #1
 80019b4:	f8a7 1168 	strh.w	r1, [r7, #360]	@ 0x168
 80019b8:	4619      	mov	r1, r3
 80019ba:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 80019be:	b2da      	uxtb	r2, r3
 80019c0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80019c4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80019c8:	545a      	strb	r2, [r3, r1]
				batch_size++;
 80019ca:	f897 316a 	ldrb.w	r3, [r7, #362]	@ 0x16a
 80019ce:	3301      	adds	r3, #1
 80019d0:	f887 316a 	strb.w	r3, [r7, #362]	@ 0x16a
				measurements_sent++;
 80019d4:	f897 316b 	ldrb.w	r3, [r7, #363]	@ 0x16b
 80019d8:	3301      	adds	r3, #1
 80019da:	f887 316b 	strb.w	r3, [r7, #363]	@ 0x16b
			for (uint8_t i = 0; i < MAX_MEASUREMENTS_PER_FRAME && measurements_sent < count_req; i++) {
 80019de:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80019e2:	3301      	adds	r3, #1
 80019e4:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
 80019e8:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 80019ec:	2b3e      	cmp	r3, #62	@ 0x3e
 80019ee:	d80a      	bhi.n	8001a06 <handle_command+0x5fa>
 80019f0:	f897 216b 	ldrb.w	r2, [r7, #363]	@ 0x16b
 80019f4:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 80019f8:	429a      	cmp	r2, r3
 80019fa:	f4ff af3d 	bcc.w	8001878 <handle_command+0x46c>
 80019fe:	e002      	b.n	8001a06 <handle_command+0x5fa>
					break;
 8001a00:	bf00      	nop
 8001a02:	e000      	b.n	8001a06 <handle_command+0x5fa>
					break;
 8001a04:	bf00      	nop
			}
			
			data_out[data_pos] = 0;
 8001a06:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8001a0a:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001a0e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001a12:	2100      	movs	r1, #0
 8001a14:	54d1      	strb	r1, [r2, r3]
			send_response_frame(device_addr, src_addr, id, data_out);
 8001a16:	f107 0314 	add.w	r3, r7, #20
 8001a1a:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001a1e:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001a22:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001a26:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001a2a:	6812      	ldr	r2, [r2, #0]
 8001a2c:	6809      	ldr	r1, [r1, #0]
 8001a2e:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001a32:	f7ff f92b 	bl	8000c8c <send_response_frame>
			
			// Jeśli nie wysłano żadnych pomiarów, przerwij
			if (batch_size == 0) {
 8001a36:	f897 316a 	ldrb.w	r3, [r7, #362]	@ 0x16a
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	f000 824e 	beq.w	8001edc <handle_command+0xad0>
		while (measurements_sent < count_req) {
 8001a40:	f897 216b 	ldrb.w	r2, [r7, #363]	@ 0x16b
 8001a44:	f897 3146 	ldrb.w	r3, [r7, #326]	@ 0x146
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	f4ff aecb 	bcc.w	80017e4 <handle_command+0x3d8>
 8001a4e:	e246      	b.n	8001ede <handle_command+0xad2>
				break;
			}
		}
	}
	// 14 - SET_INTERVAL (+ xxxx parametr)
	else if (cmd_code == 14) {
 8001a50:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001a54:	2b0e      	cmp	r3, #14
 8001a56:	d163      	bne.n	8001b20 <handle_command+0x714>
		if (strlen(params) < 4 || !is_digits_only(params, 4)) {
 8001a58:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 8001a5c:	f7fe fbd8 	bl	8000210 <strlen>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b03      	cmp	r3, #3
 8001a64:	d907      	bls.n	8001a76 <handle_command+0x66a>
 8001a66:	2104      	movs	r1, #4
 8001a68:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 8001a6c:	f7ff f8b2 	bl	8000bd4 <is_digits_only>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d10f      	bne.n	8001a96 <handle_command+0x68a>
			send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 8001a76:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a7a:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001a7e:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a82:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001a86:	4b23      	ldr	r3, [pc, #140]	@ (8001b14 <handle_command+0x708>)
 8001a88:	6812      	ldr	r2, [r2, #0]
 8001a8a:	6809      	ldr	r1, [r1, #0]
 8001a8c:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001a90:	f7ff f8fc 	bl	8000c8c <send_response_frame>
			return;
 8001a94:	e223      	b.n	8001ede <handle_command+0xad2>
		}
		uint16_t interval_ms = atoi(params);
 8001a96:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 8001a9a:	f005 fd49 	bl	8007530 <atoi>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
		if (interval_ms < MIN_INTERVAL || interval_ms > MAX_INTERVAL) {
 8001aa4:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8001aa8:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d305      	bcc.n	8001abc <handle_command+0x6b0>
 8001ab0:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8001ab4:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d90f      	bls.n	8001adc <handle_command+0x6d0>
			send_response_frame(device_addr, src_addr, id, "02"); // ERR_RANGE
 8001abc:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001ac0:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001ac4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001ac8:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001acc:	4b12      	ldr	r3, [pc, #72]	@ (8001b18 <handle_command+0x70c>)
 8001ace:	6812      	ldr	r2, [r2, #0]
 8001ad0:	6809      	ldr	r1, [r1, #0]
 8001ad2:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001ad6:	f7ff f8d9 	bl	8000c8c <send_response_frame>
			return;
 8001ada:	e200      	b.n	8001ede <handle_command+0xad2>
		}
		Measurement_SetInterval(interval_ms);
 8001adc:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff fc1b 	bl	800131c <Measurement_SetInterval>
		send_response_frame(device_addr, src_addr, id, "00"); // OK
 8001ae6:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001aea:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001aee:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001af2:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001af6:	4b09      	ldr	r3, [pc, #36]	@ (8001b1c <handle_command+0x710>)
 8001af8:	6812      	ldr	r2, [r2, #0]
 8001afa:	6809      	ldr	r1, [r1, #0]
 8001afc:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001b00:	f7ff f8c4 	bl	8000c8c <send_response_frame>
 8001b04:	e1eb      	b.n	8001ede <handle_command+0xad2>
 8001b06:	bf00      	nop
 8001b08:	cccccccd 	.word	0xcccccccd
 8001b0c:	10624dd3 	.word	0x10624dd3
 8001b10:	51eb851f 	.word	0x51eb851f
 8001b14:	08007fb0 	.word	0x08007fb0
 8001b18:	08007fc0 	.word	0x08007fc0
 8001b1c:	08007fb8 	.word	0x08007fb8
	}
	// 15 - GET_INTERVAL
	else if (cmd_code == 15) {
 8001b20:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001b24:	2b0f      	cmp	r3, #15
 8001b26:	d174      	bne.n	8001c12 <handle_command+0x806>
		uint16_t interval_ms = measurement_auto.interval_ms;
 8001b28:	4bcf      	ldr	r3, [pc, #828]	@ (8001e68 <handle_command+0xa5c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
		if (interval_ms > 9999) {
 8001b30:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001b34:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d903      	bls.n	8001b44 <handle_command+0x738>
			interval_ms = 9999;
 8001b3c:	f242 730f 	movw	r3, #9999	@ 0x270f
 8001b40:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
		}
		char response[6];
		response[0] = '0' + (interval_ms / 1000) % 10;
 8001b44:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001b48:	4ac8      	ldr	r2, [pc, #800]	@ (8001e6c <handle_command+0xa60>)
 8001b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4e:	099b      	lsrs	r3, r3, #6
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	4bc7      	ldr	r3, [pc, #796]	@ (8001e70 <handle_command+0xa64>)
 8001b54:	fba3 1302 	umull	r1, r3, r3, r2
 8001b58:	08d9      	lsrs	r1, r3, #3
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	440b      	add	r3, r1
 8001b60:	005b      	lsls	r3, r3, #1
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	3330      	adds	r3, #48	@ 0x30
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
		response[1] = '0' + (interval_ms / 100) % 10;
 8001b70:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001b74:	4abf      	ldr	r2, [pc, #764]	@ (8001e74 <handle_command+0xa68>)
 8001b76:	fba2 2303 	umull	r2, r3, r2, r3
 8001b7a:	095b      	lsrs	r3, r3, #5
 8001b7c:	b29a      	uxth	r2, r3
 8001b7e:	4bbc      	ldr	r3, [pc, #752]	@ (8001e70 <handle_command+0xa64>)
 8001b80:	fba3 1302 	umull	r1, r3, r3, r2
 8001b84:	08d9      	lsrs	r1, r3, #3
 8001b86:	460b      	mov	r3, r1
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	440b      	add	r3, r1
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	3330      	adds	r3, #48	@ 0x30
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
		response[2] = '0' + (interval_ms / 10) % 10;
 8001b9c:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8001ba0:	4ab3      	ldr	r2, [pc, #716]	@ (8001e70 <handle_command+0xa64>)
 8001ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba6:	08db      	lsrs	r3, r3, #3
 8001ba8:	b29a      	uxth	r2, r3
 8001baa:	4bb1      	ldr	r3, [pc, #708]	@ (8001e70 <handle_command+0xa64>)
 8001bac:	fba3 1302 	umull	r1, r3, r3, r2
 8001bb0:	08d9      	lsrs	r1, r3, #3
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	440b      	add	r3, r1
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	1ad3      	subs	r3, r2, r3
 8001bbc:	b29b      	uxth	r3, r3
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	3330      	adds	r3, #48	@ 0x30
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122
		response[3] = '0' + interval_ms % 10;
 8001bc8:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8001bcc:	4ba8      	ldr	r3, [pc, #672]	@ (8001e70 <handle_command+0xa64>)
 8001bce:	fba3 1302 	umull	r1, r3, r3, r2
 8001bd2:	08d9      	lsrs	r1, r3, #3
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	3330      	adds	r3, #48	@ 0x30
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
		response[4] = 0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	f887 3124 	strb.w	r3, [r7, #292]	@ 0x124
		send_response_frame(device_addr, src_addr, id, response);
 8001bf0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001bf4:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001bf8:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001bfc:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001c00:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001c04:	6812      	ldr	r2, [r2, #0]
 8001c06:	6809      	ldr	r1, [r1, #0]
 8001c08:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001c0c:	f7ff f83e 	bl	8000c8c <send_response_frame>
 8001c10:	e165      	b.n	8001ede <handle_command+0xad2>
	}
	// 16 - SET_MODE (+ x parametr)
	else if (cmd_code == 16) {
 8001c12:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001c16:	2b10      	cmp	r3, #16
 8001c18:	f040 808e 	bne.w	8001d38 <handle_command+0x92c>
		if (strlen(params) < 1 || params[0] < '1' || params[0] > '6') {
 8001c1c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d009      	beq.n	8001c3a <handle_command+0x82e>
 8001c26:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	2b30      	cmp	r3, #48	@ 0x30
 8001c2e:	d904      	bls.n	8001c3a <handle_command+0x82e>
 8001c30:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	2b36      	cmp	r3, #54	@ 0x36
 8001c38:	d90f      	bls.n	8001c5a <handle_command+0x84e>
			send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 8001c3a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c3e:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001c42:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c46:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001c4a:	4b8b      	ldr	r3, [pc, #556]	@ (8001e78 <handle_command+0xa6c>)
 8001c4c:	6812      	ldr	r2, [r2, #0]
 8001c4e:	6809      	ldr	r1, [r1, #0]
 8001c50:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001c54:	f7ff f81a 	bl	8000c8c <send_response_frame>
			return;
 8001c58:	e141      	b.n	8001ede <handle_command+0xad2>
		}
		uint8_t mode_num = params[0] - '0';
 8001c5a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	3b30      	subs	r3, #48	@ 0x30
 8001c62:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b
		uint8_t mode_value;
		switch (mode_num) {
 8001c66:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	2b05      	cmp	r3, #5
 8001c6e:	d827      	bhi.n	8001cc0 <handle_command+0x8b4>
 8001c70:	a201      	add	r2, pc, #4	@ (adr r2, 8001c78 <handle_command+0x86c>)
 8001c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c76:	bf00      	nop
 8001c78:	08001c91 	.word	0x08001c91
 8001c7c:	08001c99 	.word	0x08001c99
 8001c80:	08001ca1 	.word	0x08001ca1
 8001c84:	08001ca9 	.word	0x08001ca9
 8001c88:	08001cb1 	.word	0x08001cb1
 8001c8c:	08001cb9 	.word	0x08001cb9
			case 1: mode_value = BH1750_CONTINUOUS_HIGH_RES_MODE; break;
 8001c90:	2310      	movs	r3, #16
 8001c92:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001c96:	e023      	b.n	8001ce0 <handle_command+0x8d4>
			case 2: mode_value = BH1750_CONTINUOUS_HIGH_RES_MODE_2; break;
 8001c98:	2311      	movs	r3, #17
 8001c9a:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001c9e:	e01f      	b.n	8001ce0 <handle_command+0x8d4>
			case 3: mode_value = BH1750_CONTINUOUS_LOW_RES_MODE; break;
 8001ca0:	2313      	movs	r3, #19
 8001ca2:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001ca6:	e01b      	b.n	8001ce0 <handle_command+0x8d4>
			case 4: mode_value = BH1750_ONETIME_HIGH_RES_MODE; break;
 8001ca8:	2320      	movs	r3, #32
 8001caa:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001cae:	e017      	b.n	8001ce0 <handle_command+0x8d4>
			case 5: mode_value = BH1750_ONETIME_HIGH_RES_MODE_2; break;
 8001cb0:	2321      	movs	r3, #33	@ 0x21
 8001cb2:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001cb6:	e013      	b.n	8001ce0 <handle_command+0x8d4>
			case 6: mode_value = BH1750_ONETIME_LOW_RES_MODE; break;
 8001cb8:	2323      	movs	r3, #35	@ 0x23
 8001cba:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
 8001cbe:	e00f      	b.n	8001ce0 <handle_command+0x8d4>
			default:
				send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 8001cc0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001cc4:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001cc8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001ccc:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001cd0:	4b69      	ldr	r3, [pc, #420]	@ (8001e78 <handle_command+0xa6c>)
 8001cd2:	6812      	ldr	r2, [r2, #0]
 8001cd4:	6809      	ldr	r1, [r1, #0]
 8001cd6:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001cda:	f7fe ffd7 	bl	8000c8c <send_response_frame>
				return;
 8001cde:	e0fe      	b.n	8001ede <handle_command+0xad2>
		}
		HAL_StatusTypeDef status = BH1750_SetMode(mode_value);
 8001ce0:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff fa1f 	bl	8001128 <BH1750_SetMode>
 8001cea:	4603      	mov	r3, r0
 8001cec:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
		if (status == HAL_OK) {
 8001cf0:	f897 314a 	ldrb.w	r3, [r7, #330]	@ 0x14a
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d10f      	bne.n	8001d18 <handle_command+0x90c>
			send_response_frame(device_addr, src_addr, id, "00"); // OK
 8001cf8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001cfc:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001d00:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001d04:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001d08:	4b5c      	ldr	r3, [pc, #368]	@ (8001e7c <handle_command+0xa70>)
 8001d0a:	6812      	ldr	r2, [r2, #0]
 8001d0c:	6809      	ldr	r1, [r1, #0]
 8001d0e:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001d12:	f7fe ffbb 	bl	8000c8c <send_response_frame>
 8001d16:	e0e2      	b.n	8001ede <handle_command+0xad2>
		} else {
			send_response_frame(device_addr, src_addr, id, "04"); // ERR_I2C
 8001d18:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001d1c:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001d20:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001d24:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001d28:	4b55      	ldr	r3, [pc, #340]	@ (8001e80 <handle_command+0xa74>)
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	6809      	ldr	r1, [r1, #0]
 8001d2e:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001d32:	f7fe ffab 	bl	8000c8c <send_response_frame>
 8001d36:	e0d2      	b.n	8001ede <handle_command+0xad2>
		}
	}
	// 17 - GET_MODE
	else if (cmd_code == 17) {
 8001d38:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001d3c:	2b11      	cmp	r3, #17
 8001d3e:	d167      	bne.n	8001e10 <handle_command+0xa04>
		char mode_char = '1';
 8001d40:	2331      	movs	r3, #49	@ 0x31
 8001d42:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
		switch (bh1750_current_mode) {
 8001d46:	4b4f      	ldr	r3, [pc, #316]	@ (8001e84 <handle_command+0xa78>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	3b10      	subs	r3, #16
 8001d4c:	2b13      	cmp	r3, #19
 8001d4e:	d843      	bhi.n	8001dd8 <handle_command+0x9cc>
 8001d50:	a201      	add	r2, pc, #4	@ (adr r2, 8001d58 <handle_command+0x94c>)
 8001d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d56:	bf00      	nop
 8001d58:	08001da9 	.word	0x08001da9
 8001d5c:	08001db1 	.word	0x08001db1
 8001d60:	08001dd9 	.word	0x08001dd9
 8001d64:	08001db9 	.word	0x08001db9
 8001d68:	08001dd9 	.word	0x08001dd9
 8001d6c:	08001dd9 	.word	0x08001dd9
 8001d70:	08001dd9 	.word	0x08001dd9
 8001d74:	08001dd9 	.word	0x08001dd9
 8001d78:	08001dd9 	.word	0x08001dd9
 8001d7c:	08001dd9 	.word	0x08001dd9
 8001d80:	08001dd9 	.word	0x08001dd9
 8001d84:	08001dd9 	.word	0x08001dd9
 8001d88:	08001dd9 	.word	0x08001dd9
 8001d8c:	08001dd9 	.word	0x08001dd9
 8001d90:	08001dd9 	.word	0x08001dd9
 8001d94:	08001dd9 	.word	0x08001dd9
 8001d98:	08001dc1 	.word	0x08001dc1
 8001d9c:	08001dc9 	.word	0x08001dc9
 8001da0:	08001dd9 	.word	0x08001dd9
 8001da4:	08001dd1 	.word	0x08001dd1
			case BH1750_CONTINUOUS_HIGH_RES_MODE: mode_char = '1'; break;
 8001da8:	2331      	movs	r3, #49	@ 0x31
 8001daa:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001dae:	e017      	b.n	8001de0 <handle_command+0x9d4>
			case BH1750_CONTINUOUS_HIGH_RES_MODE_2: mode_char = '2'; break;
 8001db0:	2332      	movs	r3, #50	@ 0x32
 8001db2:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001db6:	e013      	b.n	8001de0 <handle_command+0x9d4>
			case BH1750_CONTINUOUS_LOW_RES_MODE: mode_char = '3'; break;
 8001db8:	2333      	movs	r3, #51	@ 0x33
 8001dba:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001dbe:	e00f      	b.n	8001de0 <handle_command+0x9d4>
			case BH1750_ONETIME_HIGH_RES_MODE: mode_char = '4'; break;
 8001dc0:	2334      	movs	r3, #52	@ 0x34
 8001dc2:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001dc6:	e00b      	b.n	8001de0 <handle_command+0x9d4>
			case BH1750_ONETIME_HIGH_RES_MODE_2: mode_char = '5'; break;
 8001dc8:	2335      	movs	r3, #53	@ 0x35
 8001dca:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001dce:	e007      	b.n	8001de0 <handle_command+0x9d4>
			case BH1750_ONETIME_LOW_RES_MODE: mode_char = '6'; break;
 8001dd0:	2336      	movs	r3, #54	@ 0x36
 8001dd2:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001dd6:	e003      	b.n	8001de0 <handle_command+0x9d4>
			default: mode_char = '1'; break;
 8001dd8:	2331      	movs	r3, #49	@ 0x31
 8001dda:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
 8001dde:	bf00      	nop
		}
		char response[2];
		response[0] = mode_char;
 8001de0:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8001de4:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
		response[1] = 0;
 8001de8:	2300      	movs	r3, #0
 8001dea:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
		send_response_frame(device_addr, src_addr, id, response);
 8001dee:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001df2:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001df6:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001dfa:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001dfe:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001e02:	6812      	ldr	r2, [r2, #0]
 8001e04:	6809      	ldr	r1, [r1, #0]
 8001e06:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001e0a:	f7fe ff3f 	bl	8000c8c <send_response_frame>
 8001e0e:	e066      	b.n	8001ede <handle_command+0xad2>
	}
	// 18 - I2C_SCAN (zwraca pierwszy znaleziony adres)
	else if (cmd_code == 18) {
 8001e10:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8001e14:	2b12      	cmp	r3, #18
 8001e16:	d151      	bne.n	8001ebc <handle_command+0xab0>
		uint8_t found_addr = 0;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
		char response[5];
		if (I2C_Scan_FirstAddress(&found_addr)) {
 8001e1e:	f207 131b 	addw	r3, r7, #283	@ 0x11b
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe fdd8 	bl	80009d8 <I2C_Scan_FirstAddress>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d02c      	beq.n	8001e88 <handle_command+0xa7c>
			// Odpowiedź: hex adresu (2 znaki)
			byte2hex(found_addr, &response[0]);
 8001e2e:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001e32:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001e36:	4611      	mov	r1, r2
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe feab 	bl	8000b94 <byte2hex>
			response[2] = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
			send_response_frame(device_addr, src_addr, id, response);
 8001e44:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001e48:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001e4c:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001e50:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001e54:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001e58:	6812      	ldr	r2, [r2, #0]
 8001e5a:	6809      	ldr	r1, [r1, #0]
 8001e5c:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001e60:	f7fe ff14 	bl	8000c8c <send_response_frame>
 8001e64:	e03b      	b.n	8001ede <handle_command+0xad2>
 8001e66:	bf00      	nop
 8001e68:	20000004 	.word	0x20000004
 8001e6c:	10624dd3 	.word	0x10624dd3
 8001e70:	cccccccd 	.word	0xcccccccd
 8001e74:	51eb851f 	.word	0x51eb851f
 8001e78:	08007fb0 	.word	0x08007fb0
 8001e7c:	08007fb8 	.word	0x08007fb8
 8001e80:	08007fc4 	.word	0x08007fc4
 8001e84:	20000000 	.word	0x20000000
		} else {
			// Brak urządzeń - wysyłamy "00"
			response[0] = '0';
 8001e88:	2330      	movs	r3, #48	@ 0x30
 8001e8a:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			response[1] = '0';
 8001e8e:	2330      	movs	r3, #48	@ 0x30
 8001e90:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			response[2] = 0;
 8001e94:	2300      	movs	r3, #0
 8001e96:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
			send_response_frame(device_addr, src_addr, id, response);
 8001e9a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001e9e:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001ea2:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001ea6:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001eaa:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001eae:	6812      	ldr	r2, [r2, #0]
 8001eb0:	6809      	ldr	r1, [r1, #0]
 8001eb2:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001eb6:	f7fe fee9 	bl	8000c8c <send_response_frame>
 8001eba:	e010      	b.n	8001ede <handle_command+0xad2>
		}
	}
	// Nieznany kod komendy
	else {
		send_response_frame(device_addr, src_addr, id, "01"); // ERR_PARAM
 8001ebc:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001ec0:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001ec4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001ec8:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001ecc:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <handle_command+0xadc>)
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	6809      	ldr	r1, [r1, #0]
 8001ed2:	f8d7 0158 	ldr.w	r0, [r7, #344]	@ 0x158
 8001ed6:	f7fe fed9 	bl	8000c8c <send_response_frame>
 8001eda:	e000      	b.n	8001ede <handle_command+0xad2>
				break;
 8001edc:	bf00      	nop
	}
}
 8001ede:	f507 77ba 	add.w	r7, r7, #372	@ 0x174
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd90      	pop	{r4, r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	08007fb0 	.word	0x08007fb0

08001eec <validate_frame>:

void validate_frame(char *f, uint16_t flen)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	f5ad 7d12 	sub.w	sp, sp, #584	@ 0x248
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001ef8:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8001efc:	6018      	str	r0, [r3, #0]
 8001efe:	460a      	mov	r2, r1
 8001f00:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001f04:	f2a3 2346 	subw	r3, r3, #582	@ 0x246
 8001f08:	801a      	strh	r2, [r3, #0]
	char src[4], dst[4], id[3], len_str[4];
	
	/* ====== Sprawdzenie minimalnej długości ramki ====== */
	/* Minimalna ramka: & SRC(3) DST(3) ID(2) LEN(3) CRC(2) * = 13 znaków */
	if(flen < 13)
 8001f0a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001f0e:	f2a3 2346 	subw	r3, r3, #582	@ 0x246
 8001f12:	881b      	ldrh	r3, [r3, #0]
 8001f14:	2b0c      	cmp	r3, #12
 8001f16:	d803      	bhi.n	8001f20 <validate_frame+0x34>
	{
		// Nie możemy wysłać odpowiedzi, bo nie mamy pełnych danych ramki
		USART_fsend("ERR: TOO SHORT\r\n");
 8001f18:	48b1      	ldr	r0, [pc, #708]	@ (80021e0 <validate_frame+0x2f4>)
 8001f1a:	f7fe fba7 	bl	800066c <USART_fsend>
		return;
 8001f1e:	e1fa      	b.n	8002316 <validate_frame+0x42a>
	}

	/* ====== Sprawdzenie granic ramki ====== */
	if(f[0] != '&' || f[flen-1] != '*')
 8001f20:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001f24:	f5a3 7311 	sub.w	r3, r3, #580	@ 0x244
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2b26      	cmp	r3, #38	@ 0x26
 8001f2e:	d10e      	bne.n	8001f4e <validate_frame+0x62>
 8001f30:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001f34:	f2a3 2346 	subw	r3, r3, #582	@ 0x246
 8001f38:	881b      	ldrh	r3, [r3, #0]
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8001f40:	f5a2 7211 	sub.w	r2, r2, #580	@ 0x244
 8001f44:	6812      	ldr	r2, [r2, #0]
 8001f46:	4413      	add	r3, r2
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8001f4c:	d003      	beq.n	8001f56 <validate_frame+0x6a>
	{
		// Nie możemy wysłać odpowiedzi, bo nie mamy pełnych danych ramki
		USART_fsend("ERR: BAD BOUNDARY\r\n");
 8001f4e:	48a5      	ldr	r0, [pc, #660]	@ (80021e4 <validate_frame+0x2f8>)
 8001f50:	f7fe fb8c 	bl	800066c <USART_fsend>
		return;
 8001f54:	e1df      	b.n	8002316 <validate_frame+0x42a>
	}

	/* ====== Parsowanie pól ====== */
	uint16_t pos = 1;  // po '&'
 8001f56:	2301      	movs	r3, #1
 8001f58:	f8a7 3242 	strh.w	r3, [r7, #578]	@ 0x242

	// Sprawdzenie czy mamy wystarczająco danych do parsowania podstawowych pól
	if(flen < 12) // & + SRC(3) + DST(3) + ID(2) + LEN(3) = 12
 8001f5c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8001f60:	f2a3 2346 	subw	r3, r3, #582	@ 0x246
 8001f64:	881b      	ldrh	r3, [r3, #0]
 8001f66:	2b0b      	cmp	r3, #11
 8001f68:	d803      	bhi.n	8001f72 <validate_frame+0x86>
	{
		USART_fsend("ERR: TOO SHORT\r\n");
 8001f6a:	489d      	ldr	r0, [pc, #628]	@ (80021e0 <validate_frame+0x2f4>)
 8001f6c:	f7fe fb7e 	bl	800066c <USART_fsend>
		return;
 8001f70:	e1d1      	b.n	8002316 <validate_frame+0x42a>
	}

	memcpy(src, &f[pos], 3); src[3]=0; pos+=3;
 8001f72:	f8b7 3242 	ldrh.w	r3, [r7, #578]	@ 0x242
 8001f76:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8001f7a:	f5a2 7211 	sub.w	r2, r2, #580	@ 0x244
 8001f7e:	6812      	ldr	r2, [r2, #0]
 8001f80:	18d1      	adds	r1, r2, r3
 8001f82:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8001f86:	2203      	movs	r2, #3
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f005 fbad 	bl	80076e8 <memcpy>
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f887 322b 	strb.w	r3, [r7, #555]	@ 0x22b
 8001f94:	f8b7 3242 	ldrh.w	r3, [r7, #578]	@ 0x242
 8001f98:	3303      	adds	r3, #3
 8001f9a:	f8a7 3242 	strh.w	r3, [r7, #578]	@ 0x242
	memcpy(dst, &f[pos], 3); dst[3]=0; pos+=3;
 8001f9e:	f8b7 3242 	ldrh.w	r3, [r7, #578]	@ 0x242
 8001fa2:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8001fa6:	f5a2 7211 	sub.w	r2, r2, #580	@ 0x244
 8001faa:	6812      	ldr	r2, [r2, #0]
 8001fac:	18d1      	adds	r1, r2, r3
 8001fae:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 8001fb2:	2203      	movs	r2, #3
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f005 fb97 	bl	80076e8 <memcpy>
 8001fba:	2300      	movs	r3, #0
 8001fbc:	f887 3227 	strb.w	r3, [r7, #551]	@ 0x227
 8001fc0:	f8b7 3242 	ldrh.w	r3, [r7, #578]	@ 0x242
 8001fc4:	3303      	adds	r3, #3
 8001fc6:	f8a7 3242 	strh.w	r3, [r7, #578]	@ 0x242
	memcpy(id,  &f[pos], 2); id[2]=0;  pos+=2;
 8001fca:	f8b7 3242 	ldrh.w	r3, [r7, #578]	@ 0x242
 8001fce:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8001fd2:	f5a2 7211 	sub.w	r2, r2, #580	@ 0x244
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	4413      	add	r3, r2
 8001fda:	881b      	ldrh	r3, [r3, #0]
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	f8a7 3220 	strh.w	r3, [r7, #544]	@ 0x220
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	f887 3222 	strb.w	r3, [r7, #546]	@ 0x222
 8001fe8:	f8b7 3242 	ldrh.w	r3, [r7, #578]	@ 0x242
 8001fec:	3302      	adds	r3, #2
 8001fee:	f8a7 3242 	strh.w	r3, [r7, #578]	@ 0x242
	memcpy(len_str, &f[pos], 3); len_str[3]=0; pos+=3;
 8001ff2:	f8b7 3242 	ldrh.w	r3, [r7, #578]	@ 0x242
 8001ff6:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8001ffa:	f5a2 7211 	sub.w	r2, r2, #580	@ 0x244
 8001ffe:	6812      	ldr	r2, [r2, #0]
 8002000:	18d1      	adds	r1, r2, r3
 8002002:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8002006:	2203      	movs	r2, #3
 8002008:	4618      	mov	r0, r3
 800200a:	f005 fb6d 	bl	80076e8 <memcpy>
 800200e:	2300      	movs	r3, #0
 8002010:	f887 321f 	strb.w	r3, [r7, #543]	@ 0x21f
 8002014:	f8b7 3242 	ldrh.w	r3, [r7, #578]	@ 0x242
 8002018:	3303      	adds	r3, #3
 800201a:	f8a7 3242 	strh.w	r3, [r7, #578]	@ 0x242
	const char *device_addr = dst;
 800201e:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 8002022:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c

	/* ====== Walidacja znaków SRC/DST ====== */
	for (uint8_t i = 0; i < 3; i++) {
 8002026:	2300      	movs	r3, #0
 8002028:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
 800202c:	e020      	b.n	8002070 <validate_frame+0x184>
		if (!is_addr_char_valid(src[i]) || !is_addr_char_valid(dst[i])) {
 800202e:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8002032:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 8002036:	443b      	add	r3, r7
 8002038:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800203c:	4618      	mov	r0, r3
 800203e:	f7fe fdee 	bl	8000c1e <is_addr_char_valid>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	f000 8165 	beq.w	8002314 <validate_frame+0x428>
 800204a:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800204e:	f503 7312 	add.w	r3, r3, #584	@ 0x248
 8002052:	443b      	add	r3, r7
 8002054:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002058:	4618      	mov	r0, r3
 800205a:	f7fe fde0 	bl	8000c1e <is_addr_char_valid>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	f000 8157 	beq.w	8002314 <validate_frame+0x428>
	for (uint8_t i = 0; i < 3; i++) {
 8002066:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800206a:	3301      	adds	r3, #1
 800206c:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
 8002070:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8002074:	2b02      	cmp	r3, #2
 8002076:	d9da      	bls.n	800202e <validate_frame+0x142>
			return;
		}
	}

	/* ====== Sprawdzenie formatu ID (tylko cyfry 0-9) ====== */
	if(!is_digits_only(id, 2))
 8002078:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800207c:	2102      	movs	r1, #2
 800207e:	4618      	mov	r0, r3
 8002080:	f7fe fda8 	bl	8000bd4 <is_digits_only>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d109      	bne.n	800209e <validate_frame+0x1b2>
	{
		send_response_frame(device_addr, src, id, "ERR");
 800208a:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800208e:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 8002092:	4b55      	ldr	r3, [pc, #340]	@ (80021e8 <validate_frame+0x2fc>)
 8002094:	f8d7 023c 	ldr.w	r0, [r7, #572]	@ 0x23c
 8002098:	f7fe fdf8 	bl	8000c8c <send_response_frame>
		return;
 800209c:	e13b      	b.n	8002316 <validate_frame+0x42a>
	}

	/* ====== Sprawdzenie formatu długości (tylko cyfry 0-9) ====== */
	if(!is_digits_only(len_str, 3))
 800209e:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 80020a2:	2103      	movs	r1, #3
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7fe fd95 	bl	8000bd4 <is_digits_only>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d109      	bne.n	80020c4 <validate_frame+0x1d8>
	{
		send_response_frame(device_addr, src, id, "ERR");
 80020b0:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80020b4:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 80020b8:	4b4b      	ldr	r3, [pc, #300]	@ (80021e8 <validate_frame+0x2fc>)
 80020ba:	f8d7 023c 	ldr.w	r0, [r7, #572]	@ 0x23c
 80020be:	f7fe fde5 	bl	8000c8c <send_response_frame>
		return;
 80020c2:	e128      	b.n	8002316 <validate_frame+0x42a>
	}

	uint16_t data_len_declared = atoi(len_str);
 80020c4:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 80020c8:	4618      	mov	r0, r3
 80020ca:	f005 fa31 	bl	8007530 <atoi>
 80020ce:	4603      	mov	r3, r0
 80020d0:	f8a7 323a 	strh.w	r3, [r7, #570]	@ 0x23a

	/* ====== Sprawdzenie maksymalnej długości ====== */
	if(data_len_declared > 256)
 80020d4:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 80020d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80020dc:	d909      	bls.n	80020f2 <validate_frame+0x206>
	{
		send_response_frame(device_addr, src, id, "ERR_LENGTH");
 80020de:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80020e2:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 80020e6:	4b41      	ldr	r3, [pc, #260]	@ (80021ec <validate_frame+0x300>)
 80020e8:	f8d7 023c 	ldr.w	r0, [r7, #572]	@ 0x23c
 80020ec:	f7fe fdce 	bl	8000c8c <send_response_frame>
		return;
 80020f0:	e111      	b.n	8002316 <validate_frame+0x42a>
	}

	/* ====== Sprawdzenie faktycznej długości danych ====== */
	uint16_t data_start = pos;
 80020f2:	f8b7 3242 	ldrh.w	r3, [r7, #578]	@ 0x242
 80020f6:	f8a7 3238 	strh.w	r3, [r7, #568]	@ 0x238
	
	// Sprawdzenie czy ramka jest wystarczająco długa dla deklarowanej długości danych
	// Minimalna długość: & + SRC(3) + DST(3) + ID(2) + LEN(3) + DATA + CRC(2) + * = 14 + DATA
	if(flen < (data_start + data_len_declared + 3)) // data_start + data_len + CRC(2) + '*'(1)
 80020fa:	f8b7 2238 	ldrh.w	r2, [r7, #568]	@ 0x238
 80020fe:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 8002102:	4413      	add	r3, r2
 8002104:	1c9a      	adds	r2, r3, #2
 8002106:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800210a:	f2a3 2346 	subw	r3, r3, #582	@ 0x246
 800210e:	881b      	ldrh	r3, [r3, #0]
 8002110:	429a      	cmp	r2, r3
 8002112:	db09      	blt.n	8002128 <validate_frame+0x23c>
	{
		send_response_frame(device_addr, src, id, "ERR_LENGTH");
 8002114:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002118:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 800211c:	4b33      	ldr	r3, [pc, #204]	@ (80021ec <validate_frame+0x300>)
 800211e:	f8d7 023c 	ldr.w	r0, [r7, #572]	@ 0x23c
 8002122:	f7fe fdb3 	bl	8000c8c <send_response_frame>
		return;
 8002126:	e0f6      	b.n	8002316 <validate_frame+0x42a>
	}
	
	// CRC jest 3 znaki od końca (CRC ma 2 znaki + '*')
	uint16_t crc_pos = data_start + data_len_declared;
 8002128:	f8b7 2238 	ldrh.w	r2, [r7, #568]	@ 0x238
 800212c:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 8002130:	4413      	add	r3, r2
 8002132:	f8a7 3236 	strh.w	r3, [r7, #566]	@ 0x236
	uint16_t data_len_real = data_len_declared;
 8002136:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 800213a:	f8a7 3234 	strh.w	r3, [r7, #564]	@ 0x234

	/* ====== Odczyt danych ====== */
	char data[257];
	memcpy(data, &f[data_start], data_len_real);
 800213e:	f8b7 3238 	ldrh.w	r3, [r7, #568]	@ 0x238
 8002142:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8002146:	f5a2 7211 	sub.w	r2, r2, #580	@ 0x244
 800214a:	6812      	ldr	r2, [r2, #0]
 800214c:	18d1      	adds	r1, r2, r3
 800214e:	f8b7 2234 	ldrh.w	r2, [r7, #564]	@ 0x234
 8002152:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002156:	4618      	mov	r0, r3
 8002158:	f005 fac6 	bl	80076e8 <memcpy>
	data[data_len_real] = 0;
 800215c:	f8b7 3234 	ldrh.w	r3, [r7, #564]	@ 0x234
 8002160:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 8002164:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8002168:	2100      	movs	r1, #0
 800216a:	54d1      	strb	r1, [r2, r3]

	/* ====== Walidacja znaków DATA ====== */
	for (uint16_t i = 0; i < data_len_real; i++) {
 800216c:	2300      	movs	r3, #0
 800216e:	f8a7 3244 	strh.w	r3, [r7, #580]	@ 0x244
 8002172:	e01b      	b.n	80021ac <validate_frame+0x2c0>
		if (!is_data_char_valid(data[i])) {
 8002174:	f8b7 3244 	ldrh.w	r3, [r7, #580]	@ 0x244
 8002178:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 800217c:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8002180:	5cd3      	ldrb	r3, [r2, r3]
 8002182:	4618      	mov	r0, r3
 8002184:	f7fe fd66 	bl	8000c54 <is_data_char_valid>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d109      	bne.n	80021a2 <validate_frame+0x2b6>
			send_response_frame(device_addr, src, id, "ERR");
 800218e:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002192:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 8002196:	4b14      	ldr	r3, [pc, #80]	@ (80021e8 <validate_frame+0x2fc>)
 8002198:	f8d7 023c 	ldr.w	r0, [r7, #572]	@ 0x23c
 800219c:	f7fe fd76 	bl	8000c8c <send_response_frame>
			return;
 80021a0:	e0b9      	b.n	8002316 <validate_frame+0x42a>
	for (uint16_t i = 0; i < data_len_real; i++) {
 80021a2:	f8b7 3244 	ldrh.w	r3, [r7, #580]	@ 0x244
 80021a6:	3301      	adds	r3, #1
 80021a8:	f8a7 3244 	strh.w	r3, [r7, #580]	@ 0x244
 80021ac:	f8b7 2244 	ldrh.w	r2, [r7, #580]	@ 0x244
 80021b0:	f8b7 3234 	ldrh.w	r3, [r7, #564]	@ 0x234
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d3dd      	bcc.n	8002174 <validate_frame+0x288>
		}
	}

	/* ====== Sprawdzenie czy mamy CRC ====== */
	if(flen < (crc_pos + 2))
 80021b8:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 80021bc:	1c5a      	adds	r2, r3, #1
 80021be:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 80021c2:	f2a3 2346 	subw	r3, r3, #582	@ 0x246
 80021c6:	881b      	ldrh	r3, [r3, #0]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	db11      	blt.n	80021f0 <validate_frame+0x304>
	{
		send_response_frame(device_addr, src, id, "ERR");
 80021cc:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80021d0:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 80021d4:	4b04      	ldr	r3, [pc, #16]	@ (80021e8 <validate_frame+0x2fc>)
 80021d6:	f8d7 023c 	ldr.w	r0, [r7, #572]	@ 0x23c
 80021da:	f7fe fd57 	bl	8000c8c <send_response_frame>
		return;
 80021de:	e09a      	b.n	8002316 <validate_frame+0x42a>
 80021e0:	08007fc8 	.word	0x08007fc8
 80021e4:	08007fdc 	.word	0x08007fdc
 80021e8:	08007ff0 	.word	0x08007ff0
 80021ec:	08007ff4 	.word	0x08007ff4
	}

	/* ====== Odczyt i weryfikacja CRC ====== */
	uint8_t rx_crc = hex2byte(f[crc_pos], f[crc_pos+1]);
 80021f0:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 80021f4:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 80021f8:	f5a2 7211 	sub.w	r2, r2, #580	@ 0x244
 80021fc:	6812      	ldr	r2, [r2, #0]
 80021fe:	4413      	add	r3, r2
 8002200:	7818      	ldrb	r0, [r3, #0]
 8002202:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 8002206:	3301      	adds	r3, #1
 8002208:	f507 7212 	add.w	r2, r7, #584	@ 0x248
 800220c:	f5a2 7211 	sub.w	r2, r2, #580	@ 0x244
 8002210:	6812      	ldr	r2, [r2, #0]
 8002212:	4413      	add	r3, r2
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	4619      	mov	r1, r3
 8002218:	f7fe fc2c 	bl	8000a74 <hex2byte>
 800221c:	4603      	mov	r3, r0
 800221e:	f887 3233 	strb.w	r3, [r7, #563]	@ 0x233

	/* ====== Budowa bufora do obliczenia CRC ====== */
	/* Maksymalny rozmiar: src(3) + dst(3) + id(2) + len(3) + data(256) = 267 bajtów */
	uint8_t buf[270];
	uint16_t p = 0;
 8002222:	2300      	movs	r3, #0
 8002224:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230

	memcpy(&buf[p], src, 3); p+=3;
 8002228:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 800222c:	f107 0208 	add.w	r2, r7, #8
 8002230:	4413      	add	r3, r2
 8002232:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 8002236:	2203      	movs	r2, #3
 8002238:	4618      	mov	r0, r3
 800223a:	f005 fa55 	bl	80076e8 <memcpy>
 800223e:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 8002242:	3303      	adds	r3, #3
 8002244:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230
	memcpy(&buf[p], dst, 3); p+=3;
 8002248:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 800224c:	f107 0208 	add.w	r2, r7, #8
 8002250:	4413      	add	r3, r2
 8002252:	f507 7109 	add.w	r1, r7, #548	@ 0x224
 8002256:	2203      	movs	r2, #3
 8002258:	4618      	mov	r0, r3
 800225a:	f005 fa45 	bl	80076e8 <memcpy>
 800225e:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 8002262:	3303      	adds	r3, #3
 8002264:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230
	memcpy(&buf[p], id, 2);  p+=2;
 8002268:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 800226c:	f107 0208 	add.w	r2, r7, #8
 8002270:	4413      	add	r3, r2
 8002272:	f8b7 2220 	ldrh.w	r2, [r7, #544]	@ 0x220
 8002276:	801a      	strh	r2, [r3, #0]
 8002278:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 800227c:	3302      	adds	r3, #2
 800227e:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230
	memcpy(&buf[p], len_str, 3); p+=3;
 8002282:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 8002286:	f107 0208 	add.w	r2, r7, #8
 800228a:	4413      	add	r3, r2
 800228c:	f507 7107 	add.w	r1, r7, #540	@ 0x21c
 8002290:	2203      	movs	r2, #3
 8002292:	4618      	mov	r0, r3
 8002294:	f005 fa28 	bl	80076e8 <memcpy>
 8002298:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 800229c:	3303      	adds	r3, #3
 800229e:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230
	memcpy(&buf[p], data, data_len_real); p+=data_len_real;
 80022a2:	f8b7 3230 	ldrh.w	r3, [r7, #560]	@ 0x230
 80022a6:	f107 0208 	add.w	r2, r7, #8
 80022aa:	4413      	add	r3, r2
 80022ac:	f8b7 2234 	ldrh.w	r2, [r7, #564]	@ 0x234
 80022b0:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 80022b4:	4618      	mov	r0, r3
 80022b6:	f005 fa17 	bl	80076e8 <memcpy>
 80022ba:	f8b7 2230 	ldrh.w	r2, [r7, #560]	@ 0x230
 80022be:	f8b7 3234 	ldrh.w	r3, [r7, #564]	@ 0x234
 80022c2:	4413      	add	r3, r2
 80022c4:	f8a7 3230 	strh.w	r3, [r7, #560]	@ 0x230

	/* ====== Obliczenie CRC ====== */
	uint8_t calc_crc = crc8(buf, p);
 80022c8:	f8b7 2230 	ldrh.w	r2, [r7, #560]	@ 0x230
 80022cc:	f107 0308 	add.w	r3, r7, #8
 80022d0:	4611      	mov	r1, r2
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7fe fc25 	bl	8000b22 <crc8>
 80022d8:	4603      	mov	r3, r0
 80022da:	f887 322f 	strb.w	r3, [r7, #559]	@ 0x22f

	/* ====== Sprawdzenie CRC ====== */
	if(calc_crc != rx_crc)
 80022de:	f897 222f 	ldrb.w	r2, [r7, #559]	@ 0x22f
 80022e2:	f897 3233 	ldrb.w	r3, [r7, #563]	@ 0x233
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d009      	beq.n	80022fe <validate_frame+0x412>
	{
		send_response_frame(device_addr, src, id, "ERR_CRC");
 80022ea:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80022ee:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 80022f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002320 <validate_frame+0x434>)
 80022f4:	f8d7 023c 	ldr.w	r0, [r7, #572]	@ 0x23c
 80022f8:	f7fe fcc8 	bl	8000c8c <send_response_frame>
		return;
 80022fc:	e00b      	b.n	8002316 <validate_frame+0x42a>
	}
	
	// Przekazanie informacji o ramce do obsługi komendy
	handle_command(data, src, dst, id);
 80022fe:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002302:	f507 7209 	add.w	r2, r7, #548	@ 0x224
 8002306:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 800230a:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 800230e:	f7ff f87d 	bl	800140c <handle_command>
 8002312:	e000      	b.n	8002316 <validate_frame+0x42a>
			return;
 8002314:	bf00      	nop
}
 8002316:	f507 7712 	add.w	r7, r7, #584	@ 0x248
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	08008000 	.word	0x08008000

08002324 <process_uart_buffer>:
    st = ST_IDLE;
}

// Funkcja sprawdzająca i przetwarzająca ramki w buforze kołowym
void process_uart_buffer(void)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
    while(USART_kbhit())
 800232a:	e055      	b.n	80023d8 <process_uart_buffer+0xb4>
    {
        char c = USART_getchar();
 800232c:	f7fe f972 	bl	8000614 <USART_getchar>
 8002330:	4603      	mov	r3, r0
 8002332:	71fb      	strb	r3, [r7, #7]

        switch(st)
 8002334:	4b2d      	ldr	r3, [pc, #180]	@ (80023ec <process_uart_buffer+0xc8>)
 8002336:	781b      	ldrb	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d002      	beq.n	8002342 <process_uart_buffer+0x1e>
 800233c:	2b01      	cmp	r3, #1
 800233e:	d014      	beq.n	800236a <process_uart_buffer+0x46>
 8002340:	e04a      	b.n	80023d8 <process_uart_buffer+0xb4>
        {
        case ST_IDLE:
            if(c == '&')
 8002342:	79fb      	ldrb	r3, [r7, #7]
 8002344:	2b26      	cmp	r3, #38	@ 0x26
 8002346:	d144      	bne.n	80023d2 <process_uart_buffer+0xae>
            {
                pos = 0;
 8002348:	4b29      	ldr	r3, [pc, #164]	@ (80023f0 <process_uart_buffer+0xcc>)
 800234a:	2200      	movs	r2, #0
 800234c:	801a      	strh	r2, [r3, #0]
                frame[pos++] = c;
 800234e:	4b28      	ldr	r3, [pc, #160]	@ (80023f0 <process_uart_buffer+0xcc>)
 8002350:	881b      	ldrh	r3, [r3, #0]
 8002352:	1c5a      	adds	r2, r3, #1
 8002354:	b291      	uxth	r1, r2
 8002356:	4a26      	ldr	r2, [pc, #152]	@ (80023f0 <process_uart_buffer+0xcc>)
 8002358:	8011      	strh	r1, [r2, #0]
 800235a:	4619      	mov	r1, r3
 800235c:	4a25      	ldr	r2, [pc, #148]	@ (80023f4 <process_uart_buffer+0xd0>)
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	5453      	strb	r3, [r2, r1]
                st = ST_COLLECT;
 8002362:	4b22      	ldr	r3, [pc, #136]	@ (80023ec <process_uart_buffer+0xc8>)
 8002364:	2201      	movs	r2, #1
 8002366:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002368:	e033      	b.n	80023d2 <process_uart_buffer+0xae>

        case ST_COLLECT:

            /* nowy start resetuje ramkę */
            if(c == '&')
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	2b26      	cmp	r3, #38	@ 0x26
 800236e:	d10d      	bne.n	800238c <process_uart_buffer+0x68>
            {
                pos = 0;
 8002370:	4b1f      	ldr	r3, [pc, #124]	@ (80023f0 <process_uart_buffer+0xcc>)
 8002372:	2200      	movs	r2, #0
 8002374:	801a      	strh	r2, [r3, #0]
                frame[pos++] = c;
 8002376:	4b1e      	ldr	r3, [pc, #120]	@ (80023f0 <process_uart_buffer+0xcc>)
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	1c5a      	adds	r2, r3, #1
 800237c:	b291      	uxth	r1, r2
 800237e:	4a1c      	ldr	r2, [pc, #112]	@ (80023f0 <process_uart_buffer+0xcc>)
 8002380:	8011      	strh	r1, [r2, #0]
 8002382:	4619      	mov	r1, r3
 8002384:	4a1b      	ldr	r2, [pc, #108]	@ (80023f4 <process_uart_buffer+0xd0>)
 8002386:	79fb      	ldrb	r3, [r7, #7]
 8002388:	5453      	strb	r3, [r2, r1]
                break;
 800238a:	e025      	b.n	80023d8 <process_uart_buffer+0xb4>
            }

            /* zapisuj znak */
            if(pos < sizeof(frame)-1)
 800238c:	4b18      	ldr	r3, [pc, #96]	@ (80023f0 <process_uart_buffer+0xcc>)
 800238e:	881b      	ldrh	r3, [r3, #0]
 8002390:	f240 2256 	movw	r2, #598	@ 0x256
 8002394:	4293      	cmp	r3, r2
 8002396:	d809      	bhi.n	80023ac <process_uart_buffer+0x88>
                frame[pos++] = c;
 8002398:	4b15      	ldr	r3, [pc, #84]	@ (80023f0 <process_uart_buffer+0xcc>)
 800239a:	881b      	ldrh	r3, [r3, #0]
 800239c:	1c5a      	adds	r2, r3, #1
 800239e:	b291      	uxth	r1, r2
 80023a0:	4a13      	ldr	r2, [pc, #76]	@ (80023f0 <process_uart_buffer+0xcc>)
 80023a2:	8011      	strh	r1, [r2, #0]
 80023a4:	4619      	mov	r1, r3
 80023a6:	4a13      	ldr	r2, [pc, #76]	@ (80023f4 <process_uart_buffer+0xd0>)
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	5453      	strb	r3, [r2, r1]

            /* koniec ramki */
            if(c == '*')
 80023ac:	79fb      	ldrb	r3, [r7, #7]
 80023ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80023b0:	d111      	bne.n	80023d6 <process_uart_buffer+0xb2>
            {
                frame[pos] = 0;   // string end
 80023b2:	4b0f      	ldr	r3, [pc, #60]	@ (80023f0 <process_uart_buffer+0xcc>)
 80023b4:	881b      	ldrh	r3, [r3, #0]
 80023b6:	461a      	mov	r2, r3
 80023b8:	4b0e      	ldr	r3, [pc, #56]	@ (80023f4 <process_uart_buffer+0xd0>)
 80023ba:	2100      	movs	r1, #0
 80023bc:	5499      	strb	r1, [r3, r2]
                validate_frame(frame,pos);
 80023be:	4b0c      	ldr	r3, [pc, #48]	@ (80023f0 <process_uart_buffer+0xcc>)
 80023c0:	881b      	ldrh	r3, [r3, #0]
 80023c2:	4619      	mov	r1, r3
 80023c4:	480b      	ldr	r0, [pc, #44]	@ (80023f4 <process_uart_buffer+0xd0>)
 80023c6:	f7ff fd91 	bl	8001eec <validate_frame>
                st = ST_IDLE;
 80023ca:	4b08      	ldr	r3, [pc, #32]	@ (80023ec <process_uart_buffer+0xc8>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
            }
            break;
 80023d0:	e001      	b.n	80023d6 <process_uart_buffer+0xb2>
            break;
 80023d2:	bf00      	nop
 80023d4:	e000      	b.n	80023d8 <process_uart_buffer+0xb4>
            break;
 80023d6:	bf00      	nop
    while(USART_kbhit())
 80023d8:	f7fe f908 	bl	80005ec <USART_kbhit>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1a4      	bne.n	800232c <process_uart_buffer+0x8>
        }
    }
}
 80023e2:	bf00      	nop
 80023e4:	bf00      	nop
 80023e6:	3708      	adds	r7, #8
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20000128 	.word	0x20000128
 80023f0:	20000384 	.word	0x20000384
 80023f4:	2000012c 	.word	0x2000012c

080023f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023fc:	f000 fc2c 	bl	8002c58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002400:	f000 f820 	bl	8002444 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002404:	f000 f8e8 	bl	80025d8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002408:	f000 f8bc 	bl	8002584 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800240c:	f000 f88c 	bl	8002528 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	// Inicjalizacja BH1750 wykonywana bez blokowania w pętli głównej
	USART_fsend("\r\nSYSTEM START\r\n");
 8002410:	4809      	ldr	r0, [pc, #36]	@ (8002438 <main+0x40>)
 8002412:	f7fe f92b 	bl	800066c <USART_fsend>
	// Tymczasowe dane testowe do sprawdzenia komend (stałe wartości)
	Measurement_FillTestData();
 8002416:	f7fe feed 	bl	80011f4 <Measurement_FillTestData>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 800241a:	2201      	movs	r2, #1
 800241c:	4907      	ldr	r1, [pc, #28]	@ (800243c <main+0x44>)
 800241e:	4808      	ldr	r0, [pc, #32]	@ (8002440 <main+0x48>)
 8002420:	f004 f958 	bl	80066d4 <HAL_UART_Receive_IT>
	while (1) {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		I2C_BusRecovery_Process();
 8002424:	f000 f9da 	bl	80027dc <I2C_BusRecovery_Process>
		process_uart_buffer();
 8002428:	f7ff ff7c 	bl	8002324 <process_uart_buffer>
		BH1750_Init_Process();
 800242c:	f7fe fdd0 	bl	8000fd0 <BH1750_Init_Process>
		Measurement_AutoRead_Process(); // Automatyczny odczyt pomiarów co interwał
 8002430:	f7fe ff9a 	bl	8001368 <Measurement_AutoRead_Process>
		I2C_BusRecovery_Process();
 8002434:	bf00      	nop
 8002436:	e7f5      	b.n	8002424 <main+0x2c>
 8002438:	08008008 	.word	0x08008008
 800243c:	20000124 	.word	0x20000124
 8002440:	200000dc 	.word	0x200000dc

08002444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b094      	sub	sp, #80	@ 0x50
 8002448:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800244a:	f107 031c 	add.w	r3, r7, #28
 800244e:	2234      	movs	r2, #52	@ 0x34
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f005 f914 	bl	8007680 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002458:	f107 0308 	add.w	r3, r7, #8
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	605a      	str	r2, [r3, #4]
 8002462:	609a      	str	r2, [r3, #8]
 8002464:	60da      	str	r2, [r3, #12]
 8002466:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002468:	2300      	movs	r3, #0
 800246a:	607b      	str	r3, [r7, #4]
 800246c:	4b2c      	ldr	r3, [pc, #176]	@ (8002520 <SystemClock_Config+0xdc>)
 800246e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002470:	4a2b      	ldr	r2, [pc, #172]	@ (8002520 <SystemClock_Config+0xdc>)
 8002472:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002476:	6413      	str	r3, [r2, #64]	@ 0x40
 8002478:	4b29      	ldr	r3, [pc, #164]	@ (8002520 <SystemClock_Config+0xdc>)
 800247a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002480:	607b      	str	r3, [r7, #4]
 8002482:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002484:	2300      	movs	r3, #0
 8002486:	603b      	str	r3, [r7, #0]
 8002488:	4b26      	ldr	r3, [pc, #152]	@ (8002524 <SystemClock_Config+0xe0>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a25      	ldr	r2, [pc, #148]	@ (8002524 <SystemClock_Config+0xe0>)
 800248e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	4b23      	ldr	r3, [pc, #140]	@ (8002524 <SystemClock_Config+0xe0>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800249c:	603b      	str	r3, [r7, #0]
 800249e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024a0:	2302      	movs	r3, #2
 80024a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024a4:	2301      	movs	r3, #1
 80024a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024a8:	2310      	movs	r3, #16
 80024aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024ac:	2302      	movs	r3, #2
 80024ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024b0:	2300      	movs	r3, #0
 80024b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80024b4:	2308      	movs	r3, #8
 80024b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80024b8:	23b4      	movs	r3, #180	@ 0xb4
 80024ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024bc:	2302      	movs	r3, #2
 80024be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80024c0:	2302      	movs	r3, #2
 80024c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80024c4:	2302      	movs	r3, #2
 80024c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024c8:	f107 031c 	add.w	r3, r7, #28
 80024cc:	4618      	mov	r0, r3
 80024ce:	f003 fddd 	bl	800608c <HAL_RCC_OscConfig>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d001      	beq.n	80024dc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80024d8:	f000 f9fe 	bl	80028d8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80024dc:	f003 fa3c 	bl	8005958 <HAL_PWREx_EnableOverDrive>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80024e6:	f000 f9f7 	bl	80028d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024ea:	230f      	movs	r3, #15
 80024ec:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024ee:	2302      	movs	r3, #2
 80024f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024f2:	2300      	movs	r3, #0
 80024f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80024f6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80024fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80024fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002500:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002502:	f107 0308 	add.w	r3, r7, #8
 8002506:	2105      	movs	r1, #5
 8002508:	4618      	mov	r0, r3
 800250a:	f003 fa75 	bl	80059f8 <HAL_RCC_ClockConfig>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d001      	beq.n	8002518 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002514:	f000 f9e0 	bl	80028d8 <Error_Handler>
  }
}
 8002518:	bf00      	nop
 800251a:	3750      	adds	r7, #80	@ 0x50
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40023800 	.word	0x40023800
 8002524:	40007000 	.word	0x40007000

08002528 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800252c:	4b12      	ldr	r3, [pc, #72]	@ (8002578 <MX_I2C1_Init+0x50>)
 800252e:	4a13      	ldr	r2, [pc, #76]	@ (800257c <MX_I2C1_Init+0x54>)
 8002530:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002532:	4b11      	ldr	r3, [pc, #68]	@ (8002578 <MX_I2C1_Init+0x50>)
 8002534:	4a12      	ldr	r2, [pc, #72]	@ (8002580 <MX_I2C1_Init+0x58>)
 8002536:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002538:	4b0f      	ldr	r3, [pc, #60]	@ (8002578 <MX_I2C1_Init+0x50>)
 800253a:	2200      	movs	r2, #0
 800253c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800253e:	4b0e      	ldr	r3, [pc, #56]	@ (8002578 <MX_I2C1_Init+0x50>)
 8002540:	2200      	movs	r2, #0
 8002542:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002544:	4b0c      	ldr	r3, [pc, #48]	@ (8002578 <MX_I2C1_Init+0x50>)
 8002546:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800254a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800254c:	4b0a      	ldr	r3, [pc, #40]	@ (8002578 <MX_I2C1_Init+0x50>)
 800254e:	2200      	movs	r2, #0
 8002550:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002552:	4b09      	ldr	r3, [pc, #36]	@ (8002578 <MX_I2C1_Init+0x50>)
 8002554:	2200      	movs	r2, #0
 8002556:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002558:	4b07      	ldr	r3, [pc, #28]	@ (8002578 <MX_I2C1_Init+0x50>)
 800255a:	2200      	movs	r2, #0
 800255c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800255e:	4b06      	ldr	r3, [pc, #24]	@ (8002578 <MX_I2C1_Init+0x50>)
 8002560:	2200      	movs	r2, #0
 8002562:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002564:	4804      	ldr	r0, [pc, #16]	@ (8002578 <MX_I2C1_Init+0x50>)
 8002566:	f001 f893 	bl	8003690 <HAL_I2C_Init>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002570:	f000 f9b2 	bl	80028d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002574:	bf00      	nop
 8002576:	bd80      	pop	{r7, pc}
 8002578:	20000088 	.word	0x20000088
 800257c:	40005400 	.word	0x40005400
 8002580:	000186a0 	.word	0x000186a0

08002584 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002588:	4b11      	ldr	r3, [pc, #68]	@ (80025d0 <MX_USART2_UART_Init+0x4c>)
 800258a:	4a12      	ldr	r2, [pc, #72]	@ (80025d4 <MX_USART2_UART_Init+0x50>)
 800258c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800258e:	4b10      	ldr	r3, [pc, #64]	@ (80025d0 <MX_USART2_UART_Init+0x4c>)
 8002590:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002594:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002596:	4b0e      	ldr	r3, [pc, #56]	@ (80025d0 <MX_USART2_UART_Init+0x4c>)
 8002598:	2200      	movs	r2, #0
 800259a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800259c:	4b0c      	ldr	r3, [pc, #48]	@ (80025d0 <MX_USART2_UART_Init+0x4c>)
 800259e:	2200      	movs	r2, #0
 80025a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025a2:	4b0b      	ldr	r3, [pc, #44]	@ (80025d0 <MX_USART2_UART_Init+0x4c>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80025a8:	4b09      	ldr	r3, [pc, #36]	@ (80025d0 <MX_USART2_UART_Init+0x4c>)
 80025aa:	220c      	movs	r2, #12
 80025ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ae:	4b08      	ldr	r3, [pc, #32]	@ (80025d0 <MX_USART2_UART_Init+0x4c>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80025b4:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <MX_USART2_UART_Init+0x4c>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80025ba:	4805      	ldr	r0, [pc, #20]	@ (80025d0 <MX_USART2_UART_Init+0x4c>)
 80025bc:	f004 f804 	bl	80065c8 <HAL_UART_Init>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80025c6:	f000 f987 	bl	80028d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	200000dc 	.word	0x200000dc
 80025d4:	40004400 	.word	0x40004400

080025d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08a      	sub	sp, #40	@ 0x28
 80025dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025de:	f107 0314 	add.w	r3, r7, #20
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
 80025e6:	605a      	str	r2, [r3, #4]
 80025e8:	609a      	str	r2, [r3, #8]
 80025ea:	60da      	str	r2, [r3, #12]
 80025ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	613b      	str	r3, [r7, #16]
 80025f2:	4b2d      	ldr	r3, [pc, #180]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f6:	4a2c      	ldr	r2, [pc, #176]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 80025f8:	f043 0304 	orr.w	r3, r3, #4
 80025fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025fe:	4b2a      	ldr	r3, [pc, #168]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 8002600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002602:	f003 0304 	and.w	r3, r3, #4
 8002606:	613b      	str	r3, [r7, #16]
 8002608:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800260a:	2300      	movs	r3, #0
 800260c:	60fb      	str	r3, [r7, #12]
 800260e:	4b26      	ldr	r3, [pc, #152]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002612:	4a25      	ldr	r2, [pc, #148]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 8002614:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002618:	6313      	str	r3, [r2, #48]	@ 0x30
 800261a:	4b23      	ldr	r3, [pc, #140]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 800261c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002622:	60fb      	str	r3, [r7, #12]
 8002624:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002626:	2300      	movs	r3, #0
 8002628:	60bb      	str	r3, [r7, #8]
 800262a:	4b1f      	ldr	r3, [pc, #124]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262e:	4a1e      	ldr	r2, [pc, #120]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 8002630:	f043 0301 	orr.w	r3, r3, #1
 8002634:	6313      	str	r3, [r2, #48]	@ 0x30
 8002636:	4b1c      	ldr	r3, [pc, #112]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	60bb      	str	r3, [r7, #8]
 8002640:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002642:	2300      	movs	r3, #0
 8002644:	607b      	str	r3, [r7, #4]
 8002646:	4b18      	ldr	r3, [pc, #96]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 8002648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264a:	4a17      	ldr	r2, [pc, #92]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 800264c:	f043 0302 	orr.w	r3, r3, #2
 8002650:	6313      	str	r3, [r2, #48]	@ 0x30
 8002652:	4b15      	ldr	r3, [pc, #84]	@ (80026a8 <MX_GPIO_Init+0xd0>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	f003 0302 	and.w	r3, r3, #2
 800265a:	607b      	str	r3, [r7, #4]
 800265c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800265e:	2200      	movs	r2, #0
 8002660:	2120      	movs	r1, #32
 8002662:	4812      	ldr	r0, [pc, #72]	@ (80026ac <MX_GPIO_Init+0xd4>)
 8002664:	f000 fffa 	bl	800365c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002668:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800266c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800266e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002672:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002674:	2300      	movs	r3, #0
 8002676:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002678:	f107 0314 	add.w	r3, r7, #20
 800267c:	4619      	mov	r1, r3
 800267e:	480c      	ldr	r0, [pc, #48]	@ (80026b0 <MX_GPIO_Init+0xd8>)
 8002680:	f000 fd64 	bl	800314c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002684:	2320      	movs	r3, #32
 8002686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002688:	2301      	movs	r3, #1
 800268a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268c:	2300      	movs	r3, #0
 800268e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002690:	2300      	movs	r3, #0
 8002692:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002694:	f107 0314 	add.w	r3, r7, #20
 8002698:	4619      	mov	r1, r3
 800269a:	4804      	ldr	r0, [pc, #16]	@ (80026ac <MX_GPIO_Init+0xd4>)
 800269c:	f000 fd56 	bl	800314c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80026a0:	bf00      	nop
 80026a2:	3728      	adds	r7, #40	@ 0x28
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	40023800 	.word	0x40023800
 80026ac:	40020000 	.word	0x40020000
 80026b0:	40020800 	.word	0x40020800

080026b4 <HAL_I2C_MasterTxCpltCallback>:

/* USER CODE BEGIN 4 */

// Callbacki I2C
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4a06      	ldr	r2, [pc, #24]	@ (80026d8 <HAL_I2C_MasterTxCpltCallback+0x24>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d102      	bne.n	80026ca <HAL_I2C_MasterTxCpltCallback+0x16>
		i2c_op.pending = 0;
 80026c4:	4b05      	ldr	r3, [pc, #20]	@ (80026dc <HAL_I2C_MasterTxCpltCallback+0x28>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	72da      	strb	r2, [r3, #11]
		// Operacja zakończona - można wykonać kolejną
	}
}
 80026ca:	bf00      	nop
 80026cc:	370c      	adds	r7, #12
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	20000088 	.word	0x20000088
 80026dc:	20000c08 	.word	0x20000c08

080026e0 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	4a25      	ldr	r2, [pc, #148]	@ (8002780 <HAL_I2C_MasterRxCpltCallback+0xa0>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d140      	bne.n	8002772 <HAL_I2C_MasterRxCpltCallback+0x92>
		// Kopiowanie danych z bufora do miejsca docelowego
		if (i2c_op.operation == 1 && i2c_op.data != NULL) {
 80026f0:	4b24      	ldr	r3, [pc, #144]	@ (8002784 <HAL_I2C_MasterRxCpltCallback+0xa4>)
 80026f2:	7a9b      	ldrb	r3, [r3, #10]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d139      	bne.n	800276c <HAL_I2C_MasterRxCpltCallback+0x8c>
 80026f8:	4b22      	ldr	r3, [pc, #136]	@ (8002784 <HAL_I2C_MasterRxCpltCallback+0xa4>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d035      	beq.n	800276c <HAL_I2C_MasterRxCpltCallback+0x8c>
			for (uint16_t i = 0; i < i2c_op.len; i++) {
 8002700:	2300      	movs	r3, #0
 8002702:	81fb      	strh	r3, [r7, #14]
 8002704:	e00a      	b.n	800271c <HAL_I2C_MasterRxCpltCallback+0x3c>
				i2c_op.data[i] = I2C_RxBuf[i];
 8002706:	89fa      	ldrh	r2, [r7, #14]
 8002708:	4b1e      	ldr	r3, [pc, #120]	@ (8002784 <HAL_I2C_MasterRxCpltCallback+0xa4>)
 800270a:	6859      	ldr	r1, [r3, #4]
 800270c:	89fb      	ldrh	r3, [r7, #14]
 800270e:	440b      	add	r3, r1
 8002710:	491d      	ldr	r1, [pc, #116]	@ (8002788 <HAL_I2C_MasterRxCpltCallback+0xa8>)
 8002712:	5c8a      	ldrb	r2, [r1, r2]
 8002714:	701a      	strb	r2, [r3, #0]
			for (uint16_t i = 0; i < i2c_op.len; i++) {
 8002716:	89fb      	ldrh	r3, [r7, #14]
 8002718:	3301      	adds	r3, #1
 800271a:	81fb      	strh	r3, [r7, #14]
 800271c:	4b19      	ldr	r3, [pc, #100]	@ (8002784 <HAL_I2C_MasterRxCpltCallback+0xa4>)
 800271e:	891b      	ldrh	r3, [r3, #8]
 8002720:	89fa      	ldrh	r2, [r7, #14]
 8002722:	429a      	cmp	r2, r3
 8002724:	d3ef      	bcc.n	8002706 <HAL_I2C_MasterRxCpltCallback+0x26>
			}
			
			// Jeśli to odczyt BH1750 (2 bajty)
			if (i2c_op.len == 2 && i2c_op.data == bh1750_read_buffer) {
 8002726:	4b17      	ldr	r3, [pc, #92]	@ (8002784 <HAL_I2C_MasterRxCpltCallback+0xa4>)
 8002728:	891b      	ldrh	r3, [r3, #8]
 800272a:	2b02      	cmp	r3, #2
 800272c:	d11e      	bne.n	800276c <HAL_I2C_MasterRxCpltCallback+0x8c>
 800272e:	4b15      	ldr	r3, [pc, #84]	@ (8002784 <HAL_I2C_MasterRxCpltCallback+0xa4>)
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	4a16      	ldr	r2, [pc, #88]	@ (800278c <HAL_I2C_MasterRxCpltCallback+0xac>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d119      	bne.n	800276c <HAL_I2C_MasterRxCpltCallback+0x8c>
				// Konwersja bajtów na 16-bitową wartość (big-endian)
				uint16_t raw_value = (bh1750_read_buffer[0] << 8) | bh1750_read_buffer[1];
 8002738:	4b14      	ldr	r3, [pc, #80]	@ (800278c <HAL_I2C_MasterRxCpltCallback+0xac>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	b21b      	sxth	r3, r3
 800273e:	021b      	lsls	r3, r3, #8
 8002740:	b21a      	sxth	r2, r3
 8002742:	4b12      	ldr	r3, [pc, #72]	@ (800278c <HAL_I2C_MasterRxCpltCallback+0xac>)
 8002744:	785b      	ldrb	r3, [r3, #1]
 8002746:	b21b      	sxth	r3, r3
 8002748:	4313      	orrs	r3, r2
 800274a:	b21b      	sxth	r3, r3
 800274c:	81bb      	strh	r3, [r7, #12]
				// Przeliczenie na luksy: wartość / 1.2 (dla trybu H_RES_MODE)
				bh1750_last_lux = raw_value / 1.2f;
 800274e:	89bb      	ldrh	r3, [r7, #12]
 8002750:	ee07 3a90 	vmov	s15, r3
 8002754:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002758:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8002790 <HAL_I2C_MasterRxCpltCallback+0xb0>
 800275c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002760:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <HAL_I2C_MasterRxCpltCallback+0xb4>)
 8002762:	edc3 7a00 	vstr	s15, [r3]
				bh1750_read_ready = 1;
 8002766:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <HAL_I2C_MasterRxCpltCallback+0xb8>)
 8002768:	2201      	movs	r2, #1
 800276a:	701a      	strb	r2, [r3, #0]
			}
		}
		i2c_op.pending = 0;
 800276c:	4b05      	ldr	r3, [pc, #20]	@ (8002784 <HAL_I2C_MasterRxCpltCallback+0xa4>)
 800276e:	2200      	movs	r2, #0
 8002770:	72da      	strb	r2, [r3, #11]
	}
}
 8002772:	bf00      	nop
 8002774:	3714      	adds	r7, #20
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	20000088 	.word	0x20000088
 8002784:	20000c08 	.word	0x20000c08
 8002788:	20000b04 	.word	0x20000b04
 800278c:	20000c20 	.word	0x20000c20
 8002790:	3f99999a 	.word	0x3f99999a
 8002794:	20000c24 	.word	0x20000c24
 8002798:	20000c28 	.word	0x20000c28

0800279c <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a09      	ldr	r2, [pc, #36]	@ (80027cc <HAL_I2C_ErrorCallback+0x30>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d108      	bne.n	80027be <HAL_I2C_ErrorCallback+0x22>
		I2C_Error = 1;
 80027ac:	4b08      	ldr	r3, [pc, #32]	@ (80027d0 <HAL_I2C_ErrorCallback+0x34>)
 80027ae:	2201      	movs	r2, #1
 80027b0:	701a      	strb	r2, [r3, #0]
		i2c_op.pending = 0;
 80027b2:	4b08      	ldr	r3, [pc, #32]	@ (80027d4 <HAL_I2C_ErrorCallback+0x38>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	72da      	strb	r2, [r3, #11]
		I2C_BusReset_Pending = 1;
 80027b8:	4b07      	ldr	r3, [pc, #28]	@ (80027d8 <HAL_I2C_ErrorCallback+0x3c>)
 80027ba:	2201      	movs	r2, #1
 80027bc:	701a      	strb	r2, [r3, #0]
	}
}
 80027be:	bf00      	nop
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	20000088 	.word	0x20000088
 80027d0:	20000c04 	.word	0x20000c04
 80027d4:	20000c08 	.word	0x20000c08
 80027d8:	20000c05 	.word	0x20000c05

080027dc <I2C_BusRecovery_Process>:

void I2C_BusRecovery_Process(void) {
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af00      	add	r7, sp, #0
	static uint32_t last_reset = 0;

	if (!I2C_BusReset_Pending) {
 80027e2:	4b39      	ldr	r3, [pc, #228]	@ (80028c8 <I2C_BusRecovery_Process+0xec>)
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d067      	beq.n	80028bc <I2C_BusRecovery_Process+0xe0>
		return;
	}

	uint32_t now = HAL_GetTick();
 80027ec:	f000 fa9a 	bl	8002d24 <HAL_GetTick>
 80027f0:	61b8      	str	r0, [r7, #24]
	if (now - last_reset < 100) {
 80027f2:	4b36      	ldr	r3, [pc, #216]	@ (80028cc <I2C_BusRecovery_Process+0xf0>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	69ba      	ldr	r2, [r7, #24]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b63      	cmp	r3, #99	@ 0x63
 80027fc:	d960      	bls.n	80028c0 <I2C_BusRecovery_Process+0xe4>
		return;
	}
	last_reset = now;
 80027fe:	4a33      	ldr	r2, [pc, #204]	@ (80028cc <I2C_BusRecovery_Process+0xf0>)
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	6013      	str	r3, [r2, #0]
	I2C_BusReset_Pending = 0;
 8002804:	4b30      	ldr	r3, [pc, #192]	@ (80028c8 <I2C_BusRecovery_Process+0xec>)
 8002806:	2200      	movs	r2, #0
 8002808:	701a      	strb	r2, [r3, #0]

	// 1. Wyłącz I2C
	__HAL_I2C_DISABLE(&hi2c1);
 800280a:	4b31      	ldr	r3, [pc, #196]	@ (80028d0 <I2C_BusRecovery_Process+0xf4>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	4b2f      	ldr	r3, [pc, #188]	@ (80028d0 <I2C_BusRecovery_Process+0xf4>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 0201 	bic.w	r2, r2, #1
 8002818:	601a      	str	r2, [r3, #0]

	// 2. Skonfiguruj piny jako GPIO
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800281a:	1d3b      	adds	r3, r7, #4
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	605a      	str	r2, [r3, #4]
 8002822:	609a      	str	r2, [r3, #8]
 8002824:	60da      	str	r2, [r3, #12]
 8002826:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7; // PB6=SCL, PB7=SDA
 8002828:	23c0      	movs	r3, #192	@ 0xc0
 800282a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800282c:	2311      	movs	r3, #17
 800282e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002830:	2301      	movs	r3, #1
 8002832:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002834:	2300      	movs	r3, #0
 8002836:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002838:	1d3b      	adds	r3, r7, #4
 800283a:	4619      	mov	r1, r3
 800283c:	4825      	ldr	r0, [pc, #148]	@ (80028d4 <I2C_BusRecovery_Process+0xf8>)
 800283e:	f000 fc85 	bl	800314c <HAL_GPIO_Init>

	// 3. Wygeneruj 9 pulsów zegarowych żeby uwolnić SDA
	for (int i = 0; i < 9; i++) {
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
 8002846:	e014      	b.n	8002872 <I2C_BusRecovery_Process+0x96>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); // SCL LOW
 8002848:	2200      	movs	r2, #0
 800284a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800284e:	4821      	ldr	r0, [pc, #132]	@ (80028d4 <I2C_BusRecovery_Process+0xf8>)
 8002850:	f000 ff04 	bl	800365c <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8002854:	2001      	movs	r0, #1
 8002856:	f000 fa71 	bl	8002d3c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);   // SCL HIGH
 800285a:	2201      	movs	r2, #1
 800285c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002860:	481c      	ldr	r0, [pc, #112]	@ (80028d4 <I2C_BusRecovery_Process+0xf8>)
 8002862:	f000 fefb 	bl	800365c <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8002866:	2001      	movs	r0, #1
 8002868:	f000 fa68 	bl	8002d3c <HAL_Delay>
	for (int i = 0; i < 9; i++) {
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	3301      	adds	r3, #1
 8002870:	61fb      	str	r3, [r7, #28]
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	2b08      	cmp	r3, #8
 8002876:	dde7      	ble.n	8002848 <I2C_BusRecovery_Process+0x6c>
	}

	// 4. Wygeneruj STOP condition
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET); // SDA LOW
 8002878:	2200      	movs	r2, #0
 800287a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800287e:	4815      	ldr	r0, [pc, #84]	@ (80028d4 <I2C_BusRecovery_Process+0xf8>)
 8002880:	f000 feec 	bl	800365c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002884:	2001      	movs	r0, #1
 8002886:	f000 fa59 	bl	8002d3c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);   // SCL HIGH
 800288a:	2201      	movs	r2, #1
 800288c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002890:	4810      	ldr	r0, [pc, #64]	@ (80028d4 <I2C_BusRecovery_Process+0xf8>)
 8002892:	f000 fee3 	bl	800365c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002896:	2001      	movs	r0, #1
 8002898:	f000 fa50 	bl	8002d3c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);   // SDA HIGH
 800289c:	2201      	movs	r2, #1
 800289e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80028a2:	480c      	ldr	r0, [pc, #48]	@ (80028d4 <I2C_BusRecovery_Process+0xf8>)
 80028a4:	f000 feda 	bl	800365c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80028a8:	2001      	movs	r0, #1
 80028aa:	f000 fa47 	bl	8002d3c <HAL_Delay>

	// 5. Przywróć konfigurację I2C
	HAL_I2C_DeInit(&hi2c1);
 80028ae:	4808      	ldr	r0, [pc, #32]	@ (80028d0 <I2C_BusRecovery_Process+0xf4>)
 80028b0:	f001 f832 	bl	8003918 <HAL_I2C_DeInit>
	HAL_I2C_Init(&hi2c1);
 80028b4:	4806      	ldr	r0, [pc, #24]	@ (80028d0 <I2C_BusRecovery_Process+0xf4>)
 80028b6:	f000 feeb 	bl	8003690 <HAL_I2C_Init>
 80028ba:	e002      	b.n	80028c2 <I2C_BusRecovery_Process+0xe6>
		return;
 80028bc:	bf00      	nop
 80028be:	e000      	b.n	80028c2 <I2C_BusRecovery_Process+0xe6>
		return;
 80028c0:	bf00      	nop
}
 80028c2:	3720      	adds	r7, #32
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	20000c05 	.word	0x20000c05
 80028cc:	20002b74 	.word	0x20002b74
 80028d0:	20000088 	.word	0x20000088
 80028d4:	40020400 	.word	0x40020400

080028d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80028dc:	b672      	cpsid	i
}
 80028de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80028e0:	bf00      	nop
 80028e2:	e7fd      	b.n	80028e0 <Error_Handler+0x8>

080028e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	607b      	str	r3, [r7, #4]
 80028ee:	4b10      	ldr	r3, [pc, #64]	@ (8002930 <HAL_MspInit+0x4c>)
 80028f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028f2:	4a0f      	ldr	r2, [pc, #60]	@ (8002930 <HAL_MspInit+0x4c>)
 80028f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80028fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002930 <HAL_MspInit+0x4c>)
 80028fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002902:	607b      	str	r3, [r7, #4]
 8002904:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002906:	2300      	movs	r3, #0
 8002908:	603b      	str	r3, [r7, #0]
 800290a:	4b09      	ldr	r3, [pc, #36]	@ (8002930 <HAL_MspInit+0x4c>)
 800290c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290e:	4a08      	ldr	r2, [pc, #32]	@ (8002930 <HAL_MspInit+0x4c>)
 8002910:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002914:	6413      	str	r3, [r2, #64]	@ 0x40
 8002916:	4b06      	ldr	r3, [pc, #24]	@ (8002930 <HAL_MspInit+0x4c>)
 8002918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800291e:	603b      	str	r3, [r7, #0]
 8002920:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002922:	2007      	movs	r0, #7
 8002924:	f000 fb22 	bl	8002f6c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002928:	bf00      	nop
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40023800 	.word	0x40023800

08002934 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b08a      	sub	sp, #40	@ 0x28
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293c:	f107 0314 	add.w	r3, r7, #20
 8002940:	2200      	movs	r2, #0
 8002942:	601a      	str	r2, [r3, #0]
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	609a      	str	r2, [r3, #8]
 8002948:	60da      	str	r2, [r3, #12]
 800294a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a21      	ldr	r2, [pc, #132]	@ (80029d8 <HAL_I2C_MspInit+0xa4>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d13c      	bne.n	80029d0 <HAL_I2C_MspInit+0x9c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002956:	2300      	movs	r3, #0
 8002958:	613b      	str	r3, [r7, #16]
 800295a:	4b20      	ldr	r3, [pc, #128]	@ (80029dc <HAL_I2C_MspInit+0xa8>)
 800295c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800295e:	4a1f      	ldr	r2, [pc, #124]	@ (80029dc <HAL_I2C_MspInit+0xa8>)
 8002960:	f043 0302 	orr.w	r3, r3, #2
 8002964:	6313      	str	r3, [r2, #48]	@ 0x30
 8002966:	4b1d      	ldr	r3, [pc, #116]	@ (80029dc <HAL_I2C_MspInit+0xa8>)
 8002968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	613b      	str	r3, [r7, #16]
 8002970:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002972:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002976:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002978:	2312      	movs	r3, #18
 800297a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;  // WŁĄCZ WEWNĘTRZNE PULL-UPY!
 800297c:	2301      	movs	r3, #1
 800297e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002980:	2303      	movs	r3, #3
 8002982:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002984:	2304      	movs	r3, #4
 8002986:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002988:	f107 0314 	add.w	r3, r7, #20
 800298c:	4619      	mov	r1, r3
 800298e:	4814      	ldr	r0, [pc, #80]	@ (80029e0 <HAL_I2C_MspInit+0xac>)
 8002990:	f000 fbdc 	bl	800314c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002994:	2300      	movs	r3, #0
 8002996:	60fb      	str	r3, [r7, #12]
 8002998:	4b10      	ldr	r3, [pc, #64]	@ (80029dc <HAL_I2C_MspInit+0xa8>)
 800299a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299c:	4a0f      	ldr	r2, [pc, #60]	@ (80029dc <HAL_I2C_MspInit+0xa8>)
 800299e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80029a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80029a4:	4b0d      	ldr	r3, [pc, #52]	@ (80029dc <HAL_I2C_MspInit+0xa8>)
 80029a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029ac:	60fb      	str	r3, [r7, #12]
 80029ae:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN I2C1_MspInit 1 */

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80029b0:	2200      	movs	r2, #0
 80029b2:	2100      	movs	r1, #0
 80029b4:	201f      	movs	r0, #31
 80029b6:	f000 fae4 	bl	8002f82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80029ba:	201f      	movs	r0, #31
 80029bc:	f000 fafd 	bl	8002fba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80029c0:	2200      	movs	r2, #0
 80029c2:	2100      	movs	r1, #0
 80029c4:	2020      	movs	r0, #32
 80029c6:	f000 fadc 	bl	8002f82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80029ca:	2020      	movs	r0, #32
 80029cc:	f000 faf5 	bl	8002fba <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80029d0:	bf00      	nop
 80029d2:	3728      	adds	r7, #40	@ 0x28
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40005400 	.word	0x40005400
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40020400 	.word	0x40020400

080029e4 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b082      	sub	sp, #8
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a0e      	ldr	r2, [pc, #56]	@ (8002a2c <HAL_I2C_MspDeInit+0x48>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d115      	bne.n	8002a22 <HAL_I2C_MspDeInit+0x3e>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80029f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a30 <HAL_I2C_MspDeInit+0x4c>)
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	4a0d      	ldr	r2, [pc, #52]	@ (8002a30 <HAL_I2C_MspDeInit+0x4c>)
 80029fc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a00:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8002a02:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a06:	480b      	ldr	r0, [pc, #44]	@ (8002a34 <HAL_I2C_MspDeInit+0x50>)
 8002a08:	f000 fd34 	bl	8003474 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8002a0c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002a10:	4808      	ldr	r0, [pc, #32]	@ (8002a34 <HAL_I2C_MspDeInit+0x50>)
 8002a12:	f000 fd2f 	bl	8003474 <HAL_GPIO_DeInit>

    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8002a16:	201f      	movs	r0, #31
 8002a18:	f000 fadd 	bl	8002fd6 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8002a1c:	2020      	movs	r0, #32
 8002a1e:	f000 fada 	bl	8002fd6 <HAL_NVIC_DisableIRQ>

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002a22:	bf00      	nop
 8002a24:	3708      	adds	r7, #8
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	40005400 	.word	0x40005400
 8002a30:	40023800 	.word	0x40023800
 8002a34:	40020400 	.word	0x40020400

08002a38 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b08a      	sub	sp, #40	@ 0x28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a40:	f107 0314 	add.w	r3, r7, #20
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	60da      	str	r2, [r3, #12]
 8002a4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a1d      	ldr	r2, [pc, #116]	@ (8002acc <HAL_UART_MspInit+0x94>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d133      	bne.n	8002ac2 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	4a1b      	ldr	r2, [pc, #108]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a6a:	4b19      	ldr	r3, [pc, #100]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	4b15      	ldr	r3, [pc, #84]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7e:	4a14      	ldr	r2, [pc, #80]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a80:	f043 0301 	orr.w	r3, r3, #1
 8002a84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a86:	4b12      	ldr	r3, [pc, #72]	@ (8002ad0 <HAL_UART_MspInit+0x98>)
 8002a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8a:	f003 0301 	and.w	r3, r3, #1
 8002a8e:	60fb      	str	r3, [r7, #12]
 8002a90:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a92:	230c      	movs	r3, #12
 8002a94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a96:	2302      	movs	r3, #2
 8002a98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002aa2:	2307      	movs	r3, #7
 8002aa4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aa6:	f107 0314 	add.w	r3, r7, #20
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4809      	ldr	r0, [pc, #36]	@ (8002ad4 <HAL_UART_MspInit+0x9c>)
 8002aae:	f000 fb4d 	bl	800314c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	2026      	movs	r0, #38	@ 0x26
 8002ab8:	f000 fa63 	bl	8002f82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002abc:	2026      	movs	r0, #38	@ 0x26
 8002abe:	f000 fa7c 	bl	8002fba <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002ac2:	bf00      	nop
 8002ac4:	3728      	adds	r7, #40	@ 0x28
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40004400 	.word	0x40004400
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40020000 	.word	0x40020000

08002ad8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002adc:	bf00      	nop
 8002ade:	e7fd      	b.n	8002adc <NMI_Handler+0x4>

08002ae0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ae4:	bf00      	nop
 8002ae6:	e7fd      	b.n	8002ae4 <HardFault_Handler+0x4>

08002ae8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002aec:	bf00      	nop
 8002aee:	e7fd      	b.n	8002aec <MemManage_Handler+0x4>

08002af0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002af4:	bf00      	nop
 8002af6:	e7fd      	b.n	8002af4 <BusFault_Handler+0x4>

08002af8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002afc:	bf00      	nop
 8002afe:	e7fd      	b.n	8002afc <UsageFault_Handler+0x4>

08002b00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b04:	bf00      	nop
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr

08002b0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b12:	bf00      	nop
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b20:	bf00      	nop
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr

08002b2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b2e:	f000 f8e5 	bl	8002cfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b32:	bf00      	nop
 8002b34:	bd80      	pop	{r7, pc}
	...

08002b38 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002b3c:	4802      	ldr	r0, [pc, #8]	@ (8002b48 <I2C1_EV_IRQHandler+0x10>)
 8002b3e:	f001 f9a9 	bl	8003e94 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002b42:	bf00      	nop
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	20000088 	.word	0x20000088

08002b4c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002b50:	4802      	ldr	r0, [pc, #8]	@ (8002b5c <I2C1_ER_IRQHandler+0x10>)
 8002b52:	f001 fb10 	bl	8004176 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	20000088 	.word	0x20000088

08002b60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b64:	4802      	ldr	r0, [pc, #8]	@ (8002b70 <USART2_IRQHandler+0x10>)
 8002b66:	f003 fddb 	bl	8006720 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	200000dc 	.word	0x200000dc

08002b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b086      	sub	sp, #24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b7c:	4a14      	ldr	r2, [pc, #80]	@ (8002bd0 <_sbrk+0x5c>)
 8002b7e:	4b15      	ldr	r3, [pc, #84]	@ (8002bd4 <_sbrk+0x60>)
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b88:	4b13      	ldr	r3, [pc, #76]	@ (8002bd8 <_sbrk+0x64>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d102      	bne.n	8002b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b90:	4b11      	ldr	r3, [pc, #68]	@ (8002bd8 <_sbrk+0x64>)
 8002b92:	4a12      	ldr	r2, [pc, #72]	@ (8002bdc <_sbrk+0x68>)
 8002b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b96:	4b10      	ldr	r3, [pc, #64]	@ (8002bd8 <_sbrk+0x64>)
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d207      	bcs.n	8002bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ba4:	f004 fd74 	bl	8007690 <__errno>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	220c      	movs	r2, #12
 8002bac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002bae:	f04f 33ff 	mov.w	r3, #4294967295
 8002bb2:	e009      	b.n	8002bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bb4:	4b08      	ldr	r3, [pc, #32]	@ (8002bd8 <_sbrk+0x64>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bba:	4b07      	ldr	r3, [pc, #28]	@ (8002bd8 <_sbrk+0x64>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	4a05      	ldr	r2, [pc, #20]	@ (8002bd8 <_sbrk+0x64>)
 8002bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3718      	adds	r7, #24
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	20020000 	.word	0x20020000
 8002bd4:	00000400 	.word	0x00000400
 8002bd8:	20002b78 	.word	0x20002b78
 8002bdc:	20002cc8 	.word	0x20002cc8

08002be0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002be4:	4b06      	ldr	r3, [pc, #24]	@ (8002c00 <SystemInit+0x20>)
 8002be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bea:	4a05      	ldr	r2, [pc, #20]	@ (8002c00 <SystemInit+0x20>)
 8002bec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002bf0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002bf4:	bf00      	nop
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	e000ed00 	.word	0xe000ed00

08002c04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002c04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002c3c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002c08:	f7ff ffea 	bl	8002be0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002c0c:	480c      	ldr	r0, [pc, #48]	@ (8002c40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002c0e:	490d      	ldr	r1, [pc, #52]	@ (8002c44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002c10:	4a0d      	ldr	r2, [pc, #52]	@ (8002c48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002c12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c14:	e002      	b.n	8002c1c <LoopCopyDataInit>

08002c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c1a:	3304      	adds	r3, #4

08002c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c20:	d3f9      	bcc.n	8002c16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c22:	4a0a      	ldr	r2, [pc, #40]	@ (8002c4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002c24:	4c0a      	ldr	r4, [pc, #40]	@ (8002c50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c28:	e001      	b.n	8002c2e <LoopFillZerobss>

08002c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c2c:	3204      	adds	r2, #4

08002c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c30:	d3fb      	bcc.n	8002c2a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002c32:	f004 fd33 	bl	800769c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c36:	f7ff fbdf 	bl	80023f8 <main>
  bx  lr    
 8002c3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002c40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002c44:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002c48:	080081b4 	.word	0x080081b4
  ldr r2, =_sbss
 8002c4c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002c50:	20002cc8 	.word	0x20002cc8

08002c54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c54:	e7fe      	b.n	8002c54 <ADC_IRQHandler>
	...

08002c58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002c5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002c98 <HAL_Init+0x40>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a0d      	ldr	r2, [pc, #52]	@ (8002c98 <HAL_Init+0x40>)
 8002c62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002c68:	4b0b      	ldr	r3, [pc, #44]	@ (8002c98 <HAL_Init+0x40>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8002c98 <HAL_Init+0x40>)
 8002c6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c74:	4b08      	ldr	r3, [pc, #32]	@ (8002c98 <HAL_Init+0x40>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a07      	ldr	r2, [pc, #28]	@ (8002c98 <HAL_Init+0x40>)
 8002c7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c80:	2003      	movs	r0, #3
 8002c82:	f000 f973 	bl	8002f6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c86:	2000      	movs	r0, #0
 8002c88:	f000 f808 	bl	8002c9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c8c:	f7ff fe2a 	bl	80028e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	40023c00 	.word	0x40023c00

08002c9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ca4:	4b12      	ldr	r3, [pc, #72]	@ (8002cf0 <HAL_InitTick+0x54>)
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	4b12      	ldr	r3, [pc, #72]	@ (8002cf4 <HAL_InitTick+0x58>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	4619      	mov	r1, r3
 8002cae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002cb2:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 f999 	bl	8002ff2 <HAL_SYSTICK_Config>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d001      	beq.n	8002cca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e00e      	b.n	8002ce8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b0f      	cmp	r3, #15
 8002cce:	d80a      	bhi.n	8002ce6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	6879      	ldr	r1, [r7, #4]
 8002cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd8:	f000 f953 	bl	8002f82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002cdc:	4a06      	ldr	r2, [pc, #24]	@ (8002cf8 <HAL_InitTick+0x5c>)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	e000      	b.n	8002ce8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	20000010 	.word	0x20000010
 8002cf4:	20000018 	.word	0x20000018
 8002cf8:	20000014 	.word	0x20000014

08002cfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d00:	4b06      	ldr	r3, [pc, #24]	@ (8002d1c <HAL_IncTick+0x20>)
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	461a      	mov	r2, r3
 8002d06:	4b06      	ldr	r3, [pc, #24]	@ (8002d20 <HAL_IncTick+0x24>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	4a04      	ldr	r2, [pc, #16]	@ (8002d20 <HAL_IncTick+0x24>)
 8002d0e:	6013      	str	r3, [r2, #0]
}
 8002d10:	bf00      	nop
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	20000018 	.word	0x20000018
 8002d20:	20002b7c 	.word	0x20002b7c

08002d24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  return uwTick;
 8002d28:	4b03      	ldr	r3, [pc, #12]	@ (8002d38 <HAL_GetTick+0x14>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	20002b7c 	.word	0x20002b7c

08002d3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d44:	f7ff ffee 	bl	8002d24 <HAL_GetTick>
 8002d48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d54:	d005      	beq.n	8002d62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d56:	4b0a      	ldr	r3, [pc, #40]	@ (8002d80 <HAL_Delay+0x44>)
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	4413      	add	r3, r2
 8002d60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002d62:	bf00      	nop
 8002d64:	f7ff ffde 	bl	8002d24 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	68fa      	ldr	r2, [r7, #12]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d8f7      	bhi.n	8002d64 <HAL_Delay+0x28>
  {
  }
}
 8002d74:	bf00      	nop
 8002d76:	bf00      	nop
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20000018 	.word	0x20000018

08002d84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d94:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d9a:	68ba      	ldr	r2, [r7, #8]
 8002d9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002da0:	4013      	ands	r3, r2
 8002da2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002dac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002db0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002db6:	4a04      	ldr	r2, [pc, #16]	@ (8002dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	60d3      	str	r3, [r2, #12]
}
 8002dbc:	bf00      	nop
 8002dbe:	3714      	adds	r7, #20
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	e000ed00 	.word	0xe000ed00

08002dcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dd0:	4b04      	ldr	r3, [pc, #16]	@ (8002de4 <__NVIC_GetPriorityGrouping+0x18>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	0a1b      	lsrs	r3, r3, #8
 8002dd6:	f003 0307 	and.w	r3, r3, #7
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	4603      	mov	r3, r0
 8002df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	db0b      	blt.n	8002e12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dfa:	79fb      	ldrb	r3, [r7, #7]
 8002dfc:	f003 021f 	and.w	r2, r3, #31
 8002e00:	4907      	ldr	r1, [pc, #28]	@ (8002e20 <__NVIC_EnableIRQ+0x38>)
 8002e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e06:	095b      	lsrs	r3, r3, #5
 8002e08:	2001      	movs	r0, #1
 8002e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e12:	bf00      	nop
 8002e14:	370c      	adds	r7, #12
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	e000e100 	.word	0xe000e100

08002e24 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	db12      	blt.n	8002e5c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e36:	79fb      	ldrb	r3, [r7, #7]
 8002e38:	f003 021f 	and.w	r2, r3, #31
 8002e3c:	490a      	ldr	r1, [pc, #40]	@ (8002e68 <__NVIC_DisableIRQ+0x44>)
 8002e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e42:	095b      	lsrs	r3, r3, #5
 8002e44:	2001      	movs	r0, #1
 8002e46:	fa00 f202 	lsl.w	r2, r0, r2
 8002e4a:	3320      	adds	r3, #32
 8002e4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002e50:	f3bf 8f4f 	dsb	sy
}
 8002e54:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002e56:	f3bf 8f6f 	isb	sy
}
 8002e5a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002e5c:	bf00      	nop
 8002e5e:	370c      	adds	r7, #12
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	e000e100 	.word	0xe000e100

08002e6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b083      	sub	sp, #12
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	4603      	mov	r3, r0
 8002e74:	6039      	str	r1, [r7, #0]
 8002e76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	db0a      	blt.n	8002e96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	b2da      	uxtb	r2, r3
 8002e84:	490c      	ldr	r1, [pc, #48]	@ (8002eb8 <__NVIC_SetPriority+0x4c>)
 8002e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e8a:	0112      	lsls	r2, r2, #4
 8002e8c:	b2d2      	uxtb	r2, r2
 8002e8e:	440b      	add	r3, r1
 8002e90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e94:	e00a      	b.n	8002eac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	4908      	ldr	r1, [pc, #32]	@ (8002ebc <__NVIC_SetPriority+0x50>)
 8002e9c:	79fb      	ldrb	r3, [r7, #7]
 8002e9e:	f003 030f 	and.w	r3, r3, #15
 8002ea2:	3b04      	subs	r3, #4
 8002ea4:	0112      	lsls	r2, r2, #4
 8002ea6:	b2d2      	uxtb	r2, r2
 8002ea8:	440b      	add	r3, r1
 8002eaa:	761a      	strb	r2, [r3, #24]
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr
 8002eb8:	e000e100 	.word	0xe000e100
 8002ebc:	e000ed00 	.word	0xe000ed00

08002ec0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b089      	sub	sp, #36	@ 0x24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f003 0307 	and.w	r3, r3, #7
 8002ed2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	f1c3 0307 	rsb	r3, r3, #7
 8002eda:	2b04      	cmp	r3, #4
 8002edc:	bf28      	it	cs
 8002ede:	2304      	movcs	r3, #4
 8002ee0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	3304      	adds	r3, #4
 8002ee6:	2b06      	cmp	r3, #6
 8002ee8:	d902      	bls.n	8002ef0 <NVIC_EncodePriority+0x30>
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	3b03      	subs	r3, #3
 8002eee:	e000      	b.n	8002ef2 <NVIC_EncodePriority+0x32>
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	43da      	mvns	r2, r3
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	401a      	ands	r2, r3
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f08:	f04f 31ff 	mov.w	r1, #4294967295
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f12:	43d9      	mvns	r1, r3
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f18:	4313      	orrs	r3, r2
         );
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3724      	adds	r7, #36	@ 0x24
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
	...

08002f28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	3b01      	subs	r3, #1
 8002f34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f38:	d301      	bcc.n	8002f3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e00f      	b.n	8002f5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f68 <SysTick_Config+0x40>)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	3b01      	subs	r3, #1
 8002f44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f46:	210f      	movs	r1, #15
 8002f48:	f04f 30ff 	mov.w	r0, #4294967295
 8002f4c:	f7ff ff8e 	bl	8002e6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f50:	4b05      	ldr	r3, [pc, #20]	@ (8002f68 <SysTick_Config+0x40>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f56:	4b04      	ldr	r3, [pc, #16]	@ (8002f68 <SysTick_Config+0x40>)
 8002f58:	2207      	movs	r2, #7
 8002f5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f5c:	2300      	movs	r3, #0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3708      	adds	r7, #8
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	e000e010 	.word	0xe000e010

08002f6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f74:	6878      	ldr	r0, [r7, #4]
 8002f76:	f7ff ff05 	bl	8002d84 <__NVIC_SetPriorityGrouping>
}
 8002f7a:	bf00      	nop
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b086      	sub	sp, #24
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	4603      	mov	r3, r0
 8002f8a:	60b9      	str	r1, [r7, #8]
 8002f8c:	607a      	str	r2, [r7, #4]
 8002f8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f94:	f7ff ff1a 	bl	8002dcc <__NVIC_GetPriorityGrouping>
 8002f98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	68b9      	ldr	r1, [r7, #8]
 8002f9e:	6978      	ldr	r0, [r7, #20]
 8002fa0:	f7ff ff8e 	bl	8002ec0 <NVIC_EncodePriority>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002faa:	4611      	mov	r1, r2
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7ff ff5d 	bl	8002e6c <__NVIC_SetPriority>
}
 8002fb2:	bf00      	nop
 8002fb4:	3718      	adds	r7, #24
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}

08002fba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fba:	b580      	push	{r7, lr}
 8002fbc:	b082      	sub	sp, #8
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff ff0d 	bl	8002de8 <__NVIC_EnableIRQ>
}
 8002fce:	bf00      	nop
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b082      	sub	sp, #8
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	4603      	mov	r3, r0
 8002fde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7ff ff1d 	bl	8002e24 <__NVIC_DisableIRQ>
}
 8002fea:	bf00      	nop
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b082      	sub	sp, #8
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7ff ff94 	bl	8002f28 <SysTick_Config>
 8003000:	4603      	mov	r3, r0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800300a:	b580      	push	{r7, lr}
 800300c:	b084      	sub	sp, #16
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003016:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003018:	f7ff fe84 	bl	8002d24 <HAL_GetTick>
 800301c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b02      	cmp	r3, #2
 8003028:	d008      	beq.n	800303c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2280      	movs	r2, #128	@ 0x80
 800302e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e052      	b.n	80030e2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f022 0216 	bic.w	r2, r2, #22
 800304a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	695a      	ldr	r2, [r3, #20]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800305a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003060:	2b00      	cmp	r3, #0
 8003062:	d103      	bne.n	800306c <HAL_DMA_Abort+0x62>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003068:	2b00      	cmp	r3, #0
 800306a:	d007      	beq.n	800307c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f022 0208 	bic.w	r2, r2, #8
 800307a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f022 0201 	bic.w	r2, r2, #1
 800308a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800308c:	e013      	b.n	80030b6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800308e:	f7ff fe49 	bl	8002d24 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b05      	cmp	r3, #5
 800309a:	d90c      	bls.n	80030b6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2220      	movs	r2, #32
 80030a0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2203      	movs	r2, #3
 80030a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e015      	b.n	80030e2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d1e4      	bne.n	800308e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c8:	223f      	movs	r2, #63	@ 0x3f
 80030ca:	409a      	lsls	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80030e0:	2300      	movs	r3, #0
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3710      	adds	r7, #16
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80030ea:	b480      	push	{r7}
 80030ec:	b083      	sub	sp, #12
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d004      	beq.n	8003108 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2280      	movs	r2, #128	@ 0x80
 8003102:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e00c      	b.n	8003122 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2205      	movs	r2, #5
 800310c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 0201 	bic.w	r2, r2, #1
 800311e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr

0800312e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800312e:	b480      	push	{r7}
 8003130:	b083      	sub	sp, #12
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800313c:	b2db      	uxtb	r3, r3
}
 800313e:	4618      	mov	r0, r3
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
	...

0800314c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800314c:	b480      	push	{r7}
 800314e:	b089      	sub	sp, #36	@ 0x24
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003156:	2300      	movs	r3, #0
 8003158:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800315a:	2300      	movs	r3, #0
 800315c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800315e:	2300      	movs	r3, #0
 8003160:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003162:	2300      	movs	r3, #0
 8003164:	61fb      	str	r3, [r7, #28]
 8003166:	e165      	b.n	8003434 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003168:	2201      	movs	r2, #1
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	fa02 f303 	lsl.w	r3, r2, r3
 8003170:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	697a      	ldr	r2, [r7, #20]
 8003178:	4013      	ands	r3, r2
 800317a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	429a      	cmp	r2, r3
 8003182:	f040 8154 	bne.w	800342e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685b      	ldr	r3, [r3, #4]
 800318a:	f003 0303 	and.w	r3, r3, #3
 800318e:	2b01      	cmp	r3, #1
 8003190:	d005      	beq.n	800319e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800319a:	2b02      	cmp	r3, #2
 800319c:	d130      	bne.n	8003200 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80031a4:	69fb      	ldr	r3, [r7, #28]
 80031a6:	005b      	lsls	r3, r3, #1
 80031a8:	2203      	movs	r2, #3
 80031aa:	fa02 f303 	lsl.w	r3, r2, r3
 80031ae:	43db      	mvns	r3, r3
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	4013      	ands	r3, r2
 80031b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	68da      	ldr	r2, [r3, #12]
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	005b      	lsls	r3, r3, #1
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031d4:	2201      	movs	r2, #1
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	43db      	mvns	r3, r3
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	4013      	ands	r3, r2
 80031e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	091b      	lsrs	r3, r3, #4
 80031ea:	f003 0201 	and.w	r2, r3, #1
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f003 0303 	and.w	r3, r3, #3
 8003208:	2b03      	cmp	r3, #3
 800320a:	d017      	beq.n	800323c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	2203      	movs	r2, #3
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	43db      	mvns	r3, r3
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	4013      	ands	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	4313      	orrs	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f003 0303 	and.w	r3, r3, #3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d123      	bne.n	8003290 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	08da      	lsrs	r2, r3, #3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	3208      	adds	r2, #8
 8003250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003254:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	220f      	movs	r2, #15
 8003260:	fa02 f303 	lsl.w	r3, r2, r3
 8003264:	43db      	mvns	r3, r3
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	4013      	ands	r3, r2
 800326a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	691a      	ldr	r2, [r3, #16]
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	f003 0307 	and.w	r3, r3, #7
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	fa02 f303 	lsl.w	r3, r2, r3
 800327c:	69ba      	ldr	r2, [r7, #24]
 800327e:	4313      	orrs	r3, r2
 8003280:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	08da      	lsrs	r2, r3, #3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	3208      	adds	r2, #8
 800328a:	69b9      	ldr	r1, [r7, #24]
 800328c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	2203      	movs	r2, #3
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	43db      	mvns	r3, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4013      	ands	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 0203 	and.w	r2, r3, #3
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f000 80ae 	beq.w	800342e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032d2:	2300      	movs	r3, #0
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	4b5d      	ldr	r3, [pc, #372]	@ (800344c <HAL_GPIO_Init+0x300>)
 80032d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032da:	4a5c      	ldr	r2, [pc, #368]	@ (800344c <HAL_GPIO_Init+0x300>)
 80032dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80032e2:	4b5a      	ldr	r3, [pc, #360]	@ (800344c <HAL_GPIO_Init+0x300>)
 80032e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032ee:	4a58      	ldr	r2, [pc, #352]	@ (8003450 <HAL_GPIO_Init+0x304>)
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	089b      	lsrs	r3, r3, #2
 80032f4:	3302      	adds	r3, #2
 80032f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f003 0303 	and.w	r3, r3, #3
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	220f      	movs	r2, #15
 8003306:	fa02 f303 	lsl.w	r3, r2, r3
 800330a:	43db      	mvns	r3, r3
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4013      	ands	r3, r2
 8003310:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a4f      	ldr	r2, [pc, #316]	@ (8003454 <HAL_GPIO_Init+0x308>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d025      	beq.n	8003366 <HAL_GPIO_Init+0x21a>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a4e      	ldr	r2, [pc, #312]	@ (8003458 <HAL_GPIO_Init+0x30c>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d01f      	beq.n	8003362 <HAL_GPIO_Init+0x216>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a4d      	ldr	r2, [pc, #308]	@ (800345c <HAL_GPIO_Init+0x310>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d019      	beq.n	800335e <HAL_GPIO_Init+0x212>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a4c      	ldr	r2, [pc, #304]	@ (8003460 <HAL_GPIO_Init+0x314>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d013      	beq.n	800335a <HAL_GPIO_Init+0x20e>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a4b      	ldr	r2, [pc, #300]	@ (8003464 <HAL_GPIO_Init+0x318>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d00d      	beq.n	8003356 <HAL_GPIO_Init+0x20a>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a4a      	ldr	r2, [pc, #296]	@ (8003468 <HAL_GPIO_Init+0x31c>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d007      	beq.n	8003352 <HAL_GPIO_Init+0x206>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a49      	ldr	r2, [pc, #292]	@ (800346c <HAL_GPIO_Init+0x320>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d101      	bne.n	800334e <HAL_GPIO_Init+0x202>
 800334a:	2306      	movs	r3, #6
 800334c:	e00c      	b.n	8003368 <HAL_GPIO_Init+0x21c>
 800334e:	2307      	movs	r3, #7
 8003350:	e00a      	b.n	8003368 <HAL_GPIO_Init+0x21c>
 8003352:	2305      	movs	r3, #5
 8003354:	e008      	b.n	8003368 <HAL_GPIO_Init+0x21c>
 8003356:	2304      	movs	r3, #4
 8003358:	e006      	b.n	8003368 <HAL_GPIO_Init+0x21c>
 800335a:	2303      	movs	r3, #3
 800335c:	e004      	b.n	8003368 <HAL_GPIO_Init+0x21c>
 800335e:	2302      	movs	r3, #2
 8003360:	e002      	b.n	8003368 <HAL_GPIO_Init+0x21c>
 8003362:	2301      	movs	r3, #1
 8003364:	e000      	b.n	8003368 <HAL_GPIO_Init+0x21c>
 8003366:	2300      	movs	r3, #0
 8003368:	69fa      	ldr	r2, [r7, #28]
 800336a:	f002 0203 	and.w	r2, r2, #3
 800336e:	0092      	lsls	r2, r2, #2
 8003370:	4093      	lsls	r3, r2
 8003372:	69ba      	ldr	r2, [r7, #24]
 8003374:	4313      	orrs	r3, r2
 8003376:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003378:	4935      	ldr	r1, [pc, #212]	@ (8003450 <HAL_GPIO_Init+0x304>)
 800337a:	69fb      	ldr	r3, [r7, #28]
 800337c:	089b      	lsrs	r3, r3, #2
 800337e:	3302      	adds	r3, #2
 8003380:	69ba      	ldr	r2, [r7, #24]
 8003382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003386:	4b3a      	ldr	r3, [pc, #232]	@ (8003470 <HAL_GPIO_Init+0x324>)
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	43db      	mvns	r3, r3
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	4013      	ands	r3, r2
 8003394:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d003      	beq.n	80033aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80033aa:	4a31      	ldr	r2, [pc, #196]	@ (8003470 <HAL_GPIO_Init+0x324>)
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80033b0:	4b2f      	ldr	r3, [pc, #188]	@ (8003470 <HAL_GPIO_Init+0x324>)
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	43db      	mvns	r3, r3
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	4013      	ands	r3, r2
 80033be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d003      	beq.n	80033d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033d4:	4a26      	ldr	r2, [pc, #152]	@ (8003470 <HAL_GPIO_Init+0x324>)
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033da:	4b25      	ldr	r3, [pc, #148]	@ (8003470 <HAL_GPIO_Init+0x324>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	43db      	mvns	r3, r3
 80033e4:	69ba      	ldr	r2, [r7, #24]
 80033e6:	4013      	ands	r3, r2
 80033e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d003      	beq.n	80033fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80033f6:	69ba      	ldr	r2, [r7, #24]
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033fe:	4a1c      	ldr	r2, [pc, #112]	@ (8003470 <HAL_GPIO_Init+0x324>)
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003404:	4b1a      	ldr	r3, [pc, #104]	@ (8003470 <HAL_GPIO_Init+0x324>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	43db      	mvns	r3, r3
 800340e:	69ba      	ldr	r2, [r7, #24]
 8003410:	4013      	ands	r3, r2
 8003412:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d003      	beq.n	8003428 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003420:	69ba      	ldr	r2, [r7, #24]
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	4313      	orrs	r3, r2
 8003426:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003428:	4a11      	ldr	r2, [pc, #68]	@ (8003470 <HAL_GPIO_Init+0x324>)
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	3301      	adds	r3, #1
 8003432:	61fb      	str	r3, [r7, #28]
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	2b0f      	cmp	r3, #15
 8003438:	f67f ae96 	bls.w	8003168 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800343c:	bf00      	nop
 800343e:	bf00      	nop
 8003440:	3724      	adds	r7, #36	@ 0x24
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	40023800 	.word	0x40023800
 8003450:	40013800 	.word	0x40013800
 8003454:	40020000 	.word	0x40020000
 8003458:	40020400 	.word	0x40020400
 800345c:	40020800 	.word	0x40020800
 8003460:	40020c00 	.word	0x40020c00
 8003464:	40021000 	.word	0x40021000
 8003468:	40021400 	.word	0x40021400
 800346c:	40021800 	.word	0x40021800
 8003470:	40013c00 	.word	0x40013c00

08003474 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003474:	b480      	push	{r7}
 8003476:	b087      	sub	sp, #28
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800347e:	2300      	movs	r3, #0
 8003480:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003486:	2300      	movs	r3, #0
 8003488:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800348a:	2300      	movs	r3, #0
 800348c:	617b      	str	r3, [r7, #20]
 800348e:	e0c7      	b.n	8003620 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003490:	2201      	movs	r2, #1
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800349a:	683a      	ldr	r2, [r7, #0]
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4013      	ands	r3, r2
 80034a0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	f040 80b7 	bne.w	800361a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80034ac:	4a62      	ldr	r2, [pc, #392]	@ (8003638 <HAL_GPIO_DeInit+0x1c4>)
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	089b      	lsrs	r3, r3, #2
 80034b2:	3302      	adds	r3, #2
 80034b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034b8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f003 0303 	and.w	r3, r3, #3
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	220f      	movs	r2, #15
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	68ba      	ldr	r2, [r7, #8]
 80034ca:	4013      	ands	r3, r2
 80034cc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a5a      	ldr	r2, [pc, #360]	@ (800363c <HAL_GPIO_DeInit+0x1c8>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d025      	beq.n	8003522 <HAL_GPIO_DeInit+0xae>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a59      	ldr	r2, [pc, #356]	@ (8003640 <HAL_GPIO_DeInit+0x1cc>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d01f      	beq.n	800351e <HAL_GPIO_DeInit+0xaa>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a58      	ldr	r2, [pc, #352]	@ (8003644 <HAL_GPIO_DeInit+0x1d0>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d019      	beq.n	800351a <HAL_GPIO_DeInit+0xa6>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a57      	ldr	r2, [pc, #348]	@ (8003648 <HAL_GPIO_DeInit+0x1d4>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d013      	beq.n	8003516 <HAL_GPIO_DeInit+0xa2>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a56      	ldr	r2, [pc, #344]	@ (800364c <HAL_GPIO_DeInit+0x1d8>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d00d      	beq.n	8003512 <HAL_GPIO_DeInit+0x9e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a55      	ldr	r2, [pc, #340]	@ (8003650 <HAL_GPIO_DeInit+0x1dc>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d007      	beq.n	800350e <HAL_GPIO_DeInit+0x9a>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a54      	ldr	r2, [pc, #336]	@ (8003654 <HAL_GPIO_DeInit+0x1e0>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d101      	bne.n	800350a <HAL_GPIO_DeInit+0x96>
 8003506:	2306      	movs	r3, #6
 8003508:	e00c      	b.n	8003524 <HAL_GPIO_DeInit+0xb0>
 800350a:	2307      	movs	r3, #7
 800350c:	e00a      	b.n	8003524 <HAL_GPIO_DeInit+0xb0>
 800350e:	2305      	movs	r3, #5
 8003510:	e008      	b.n	8003524 <HAL_GPIO_DeInit+0xb0>
 8003512:	2304      	movs	r3, #4
 8003514:	e006      	b.n	8003524 <HAL_GPIO_DeInit+0xb0>
 8003516:	2303      	movs	r3, #3
 8003518:	e004      	b.n	8003524 <HAL_GPIO_DeInit+0xb0>
 800351a:	2302      	movs	r3, #2
 800351c:	e002      	b.n	8003524 <HAL_GPIO_DeInit+0xb0>
 800351e:	2301      	movs	r3, #1
 8003520:	e000      	b.n	8003524 <HAL_GPIO_DeInit+0xb0>
 8003522:	2300      	movs	r3, #0
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	f002 0203 	and.w	r2, r2, #3
 800352a:	0092      	lsls	r2, r2, #2
 800352c:	4093      	lsls	r3, r2
 800352e:	68ba      	ldr	r2, [r7, #8]
 8003530:	429a      	cmp	r2, r3
 8003532:	d132      	bne.n	800359a <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003534:	4b48      	ldr	r3, [pc, #288]	@ (8003658 <HAL_GPIO_DeInit+0x1e4>)
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	43db      	mvns	r3, r3
 800353c:	4946      	ldr	r1, [pc, #280]	@ (8003658 <HAL_GPIO_DeInit+0x1e4>)
 800353e:	4013      	ands	r3, r2
 8003540:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003542:	4b45      	ldr	r3, [pc, #276]	@ (8003658 <HAL_GPIO_DeInit+0x1e4>)
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	43db      	mvns	r3, r3
 800354a:	4943      	ldr	r1, [pc, #268]	@ (8003658 <HAL_GPIO_DeInit+0x1e4>)
 800354c:	4013      	ands	r3, r2
 800354e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003550:	4b41      	ldr	r3, [pc, #260]	@ (8003658 <HAL_GPIO_DeInit+0x1e4>)
 8003552:	68da      	ldr	r2, [r3, #12]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	43db      	mvns	r3, r3
 8003558:	493f      	ldr	r1, [pc, #252]	@ (8003658 <HAL_GPIO_DeInit+0x1e4>)
 800355a:	4013      	ands	r3, r2
 800355c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800355e:	4b3e      	ldr	r3, [pc, #248]	@ (8003658 <HAL_GPIO_DeInit+0x1e4>)
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	43db      	mvns	r3, r3
 8003566:	493c      	ldr	r1, [pc, #240]	@ (8003658 <HAL_GPIO_DeInit+0x1e4>)
 8003568:	4013      	ands	r3, r2
 800356a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	f003 0303 	and.w	r3, r3, #3
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	220f      	movs	r2, #15
 8003576:	fa02 f303 	lsl.w	r3, r2, r3
 800357a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800357c:	4a2e      	ldr	r2, [pc, #184]	@ (8003638 <HAL_GPIO_DeInit+0x1c4>)
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	089b      	lsrs	r3, r3, #2
 8003582:	3302      	adds	r3, #2
 8003584:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	43da      	mvns	r2, r3
 800358c:	482a      	ldr	r0, [pc, #168]	@ (8003638 <HAL_GPIO_DeInit+0x1c4>)
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	089b      	lsrs	r3, r3, #2
 8003592:	400a      	ands	r2, r1
 8003594:	3302      	adds	r3, #2
 8003596:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	2103      	movs	r1, #3
 80035a4:	fa01 f303 	lsl.w	r3, r1, r3
 80035a8:	43db      	mvns	r3, r3
 80035aa:	401a      	ands	r2, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	08da      	lsrs	r2, r3, #3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	3208      	adds	r2, #8
 80035b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f003 0307 	and.w	r3, r3, #7
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	220f      	movs	r2, #15
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	43db      	mvns	r3, r3
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	08d2      	lsrs	r2, r2, #3
 80035d0:	4019      	ands	r1, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3208      	adds	r2, #8
 80035d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	68da      	ldr	r2, [r3, #12]
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	2103      	movs	r1, #3
 80035e4:	fa01 f303 	lsl.w	r3, r1, r3
 80035e8:	43db      	mvns	r3, r3
 80035ea:	401a      	ands	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	2101      	movs	r1, #1
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	fa01 f303 	lsl.w	r3, r1, r3
 80035fc:	43db      	mvns	r3, r3
 80035fe:	401a      	ands	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	005b      	lsls	r3, r3, #1
 800360c:	2103      	movs	r1, #3
 800360e:	fa01 f303 	lsl.w	r3, r1, r3
 8003612:	43db      	mvns	r3, r3
 8003614:	401a      	ands	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	3301      	adds	r3, #1
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	2b0f      	cmp	r3, #15
 8003624:	f67f af34 	bls.w	8003490 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003628:	bf00      	nop
 800362a:	bf00      	nop
 800362c:	371c      	adds	r7, #28
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	40013800 	.word	0x40013800
 800363c:	40020000 	.word	0x40020000
 8003640:	40020400 	.word	0x40020400
 8003644:	40020800 	.word	0x40020800
 8003648:	40020c00 	.word	0x40020c00
 800364c:	40021000 	.word	0x40021000
 8003650:	40021400 	.word	0x40021400
 8003654:	40021800 	.word	0x40021800
 8003658:	40013c00 	.word	0x40013c00

0800365c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	460b      	mov	r3, r1
 8003666:	807b      	strh	r3, [r7, #2]
 8003668:	4613      	mov	r3, r2
 800366a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800366c:	787b      	ldrb	r3, [r7, #1]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003672:	887a      	ldrh	r2, [r7, #2]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003678:	e003      	b.n	8003682 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800367a:	887b      	ldrh	r3, [r7, #2]
 800367c:	041a      	lsls	r2, r3, #16
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	619a      	str	r2, [r3, #24]
}
 8003682:	bf00      	nop
 8003684:	370c      	adds	r7, #12
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
	...

08003690 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d101      	bne.n	80036a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e12b      	b.n	80038fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d106      	bne.n	80036bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f7ff f93c 	bl	8002934 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2224      	movs	r2, #36	@ 0x24
 80036c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 0201 	bic.w	r2, r2, #1
 80036d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80036f4:	f002 fa72 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 80036f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	4a81      	ldr	r2, [pc, #516]	@ (8003904 <HAL_I2C_Init+0x274>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d807      	bhi.n	8003714 <HAL_I2C_Init+0x84>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	4a80      	ldr	r2, [pc, #512]	@ (8003908 <HAL_I2C_Init+0x278>)
 8003708:	4293      	cmp	r3, r2
 800370a:	bf94      	ite	ls
 800370c:	2301      	movls	r3, #1
 800370e:	2300      	movhi	r3, #0
 8003710:	b2db      	uxtb	r3, r3
 8003712:	e006      	b.n	8003722 <HAL_I2C_Init+0x92>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4a7d      	ldr	r2, [pc, #500]	@ (800390c <HAL_I2C_Init+0x27c>)
 8003718:	4293      	cmp	r3, r2
 800371a:	bf94      	ite	ls
 800371c:	2301      	movls	r3, #1
 800371e:	2300      	movhi	r3, #0
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e0e7      	b.n	80038fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	4a78      	ldr	r2, [pc, #480]	@ (8003910 <HAL_I2C_Init+0x280>)
 800372e:	fba2 2303 	umull	r2, r3, r2, r3
 8003732:	0c9b      	lsrs	r3, r3, #18
 8003734:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	430a      	orrs	r2, r1
 8003748:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6a1b      	ldr	r3, [r3, #32]
 8003750:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	4a6a      	ldr	r2, [pc, #424]	@ (8003904 <HAL_I2C_Init+0x274>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d802      	bhi.n	8003764 <HAL_I2C_Init+0xd4>
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	3301      	adds	r3, #1
 8003762:	e009      	b.n	8003778 <HAL_I2C_Init+0xe8>
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800376a:	fb02 f303 	mul.w	r3, r2, r3
 800376e:	4a69      	ldr	r2, [pc, #420]	@ (8003914 <HAL_I2C_Init+0x284>)
 8003770:	fba2 2303 	umull	r2, r3, r2, r3
 8003774:	099b      	lsrs	r3, r3, #6
 8003776:	3301      	adds	r3, #1
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6812      	ldr	r2, [r2, #0]
 800377c:	430b      	orrs	r3, r1
 800377e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800378a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	495c      	ldr	r1, [pc, #368]	@ (8003904 <HAL_I2C_Init+0x274>)
 8003794:	428b      	cmp	r3, r1
 8003796:	d819      	bhi.n	80037cc <HAL_I2C_Init+0x13c>
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	1e59      	subs	r1, r3, #1
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80037a6:	1c59      	adds	r1, r3, #1
 80037a8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80037ac:	400b      	ands	r3, r1
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00a      	beq.n	80037c8 <HAL_I2C_Init+0x138>
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	1e59      	subs	r1, r3, #1
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80037c0:	3301      	adds	r3, #1
 80037c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037c6:	e051      	b.n	800386c <HAL_I2C_Init+0x1dc>
 80037c8:	2304      	movs	r3, #4
 80037ca:	e04f      	b.n	800386c <HAL_I2C_Init+0x1dc>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d111      	bne.n	80037f8 <HAL_I2C_Init+0x168>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	1e58      	subs	r0, r3, #1
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6859      	ldr	r1, [r3, #4]
 80037dc:	460b      	mov	r3, r1
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	440b      	add	r3, r1
 80037e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80037e6:	3301      	adds	r3, #1
 80037e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	bf0c      	ite	eq
 80037f0:	2301      	moveq	r3, #1
 80037f2:	2300      	movne	r3, #0
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	e012      	b.n	800381e <HAL_I2C_Init+0x18e>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	1e58      	subs	r0, r3, #1
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6859      	ldr	r1, [r3, #4]
 8003800:	460b      	mov	r3, r1
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	0099      	lsls	r1, r3, #2
 8003808:	440b      	add	r3, r1
 800380a:	fbb0 f3f3 	udiv	r3, r0, r3
 800380e:	3301      	adds	r3, #1
 8003810:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003814:	2b00      	cmp	r3, #0
 8003816:	bf0c      	ite	eq
 8003818:	2301      	moveq	r3, #1
 800381a:	2300      	movne	r3, #0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <HAL_I2C_Init+0x196>
 8003822:	2301      	movs	r3, #1
 8003824:	e022      	b.n	800386c <HAL_I2C_Init+0x1dc>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10e      	bne.n	800384c <HAL_I2C_Init+0x1bc>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	1e58      	subs	r0, r3, #1
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6859      	ldr	r1, [r3, #4]
 8003836:	460b      	mov	r3, r1
 8003838:	005b      	lsls	r3, r3, #1
 800383a:	440b      	add	r3, r1
 800383c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003840:	3301      	adds	r3, #1
 8003842:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003846:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800384a:	e00f      	b.n	800386c <HAL_I2C_Init+0x1dc>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	1e58      	subs	r0, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6859      	ldr	r1, [r3, #4]
 8003854:	460b      	mov	r3, r1
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	440b      	add	r3, r1
 800385a:	0099      	lsls	r1, r3, #2
 800385c:	440b      	add	r3, r1
 800385e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003862:	3301      	adds	r3, #1
 8003864:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003868:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	6809      	ldr	r1, [r1, #0]
 8003870:	4313      	orrs	r3, r2
 8003872:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	69da      	ldr	r2, [r3, #28]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	431a      	orrs	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	430a      	orrs	r2, r1
 800388e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800389a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6911      	ldr	r1, [r2, #16]
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	68d2      	ldr	r2, [r2, #12]
 80038a6:	4311      	orrs	r1, r2
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	6812      	ldr	r2, [r2, #0]
 80038ac:	430b      	orrs	r3, r1
 80038ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	695a      	ldr	r2, [r3, #20]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	431a      	orrs	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	430a      	orrs	r2, r1
 80038ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f042 0201 	orr.w	r2, r2, #1
 80038da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2220      	movs	r2, #32
 80038e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	000186a0 	.word	0x000186a0
 8003908:	001e847f 	.word	0x001e847f
 800390c:	003d08ff 	.word	0x003d08ff
 8003910:	431bde83 	.word	0x431bde83
 8003914:	10624dd3 	.word	0x10624dd3

08003918 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d101      	bne.n	800392a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e021      	b.n	800396e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2224      	movs	r2, #36	@ 0x24
 800392e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 0201 	bic.w	r2, r2, #1
 8003940:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f7ff f84e 	bl	80029e4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}

08003976 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003976:	b480      	push	{r7}
 8003978:	b083      	sub	sp, #12
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	695b      	ldr	r3, [r3, #20]
 8003984:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003988:	2b80      	cmp	r3, #128	@ 0x80
 800398a:	d103      	bne.n	8003994 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2200      	movs	r2, #0
 8003992:	611a      	str	r2, [r3, #16]
  }
}
 8003994:	bf00      	nop
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b087      	sub	sp, #28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	607a      	str	r2, [r7, #4]
 80039aa:	461a      	mov	r2, r3
 80039ac:	460b      	mov	r3, r1
 80039ae:	817b      	strh	r3, [r7, #10]
 80039b0:	4613      	mov	r3, r2
 80039b2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80039b4:	2300      	movs	r3, #0
 80039b6:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	2b20      	cmp	r3, #32
 80039c2:	f040 8081 	bne.w	8003ac8 <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80039c6:	4b44      	ldr	r3, [pc, #272]	@ (8003ad8 <HAL_I2C_Master_Transmit_IT+0x138>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	08db      	lsrs	r3, r3, #3
 80039cc:	4a43      	ldr	r2, [pc, #268]	@ (8003adc <HAL_I2C_Master_Transmit_IT+0x13c>)
 80039ce:	fba2 2303 	umull	r2, r3, r2, r3
 80039d2:	0a1a      	lsrs	r2, r3, #8
 80039d4:	4613      	mov	r3, r2
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4413      	add	r3, r2
 80039da:	009a      	lsls	r2, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	3b01      	subs	r3, #1
 80039e4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d112      	bne.n	8003a12 <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2220      	movs	r2, #32
 80039f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a06:	f043 0220 	orr.w	r2, r3, #32
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003a0e:	2302      	movs	r3, #2
 8003a10:	e05b      	b.n	8003aca <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d0df      	beq.n	80039e0 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d101      	bne.n	8003a2e <HAL_I2C_Master_Transmit_IT+0x8e>
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	e04d      	b.n	8003aca <HAL_I2C_Master_Transmit_IT+0x12a>
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d007      	beq.n	8003a54 <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f042 0201 	orr.w	r2, r2, #1
 8003a52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2221      	movs	r2, #33	@ 0x21
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2210      	movs	r2, #16
 8003a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2200      	movs	r2, #0
 8003a78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	687a      	ldr	r2, [r7, #4]
 8003a7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	893a      	ldrh	r2, [r7, #8]
 8003a84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8a:	b29a      	uxth	r2, r3
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	4a13      	ldr	r2, [pc, #76]	@ (8003ae0 <HAL_I2C_Master_Transmit_IT+0x140>)
 8003a94:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003a96:	897a      	ldrh	r2, [r7, #10]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	685a      	ldr	r2, [r3, #4]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003ab2:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ac2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	e000      	b.n	8003aca <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003ac8:	2302      	movs	r3, #2
  }
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	371c      	adds	r7, #28
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	20000010 	.word	0x20000010
 8003adc:	14f8b589 	.word	0x14f8b589
 8003ae0:	ffff0000 	.word	0xffff0000

08003ae4 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b087      	sub	sp, #28
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	607a      	str	r2, [r7, #4]
 8003aee:	461a      	mov	r2, r3
 8003af0:	460b      	mov	r3, r1
 8003af2:	817b      	strh	r3, [r7, #10]
 8003af4:	4613      	mov	r3, r2
 8003af6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003af8:	2300      	movs	r3, #0
 8003afa:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	2b20      	cmp	r3, #32
 8003b06:	f040 8089 	bne.w	8003c1c <HAL_I2C_Master_Receive_IT+0x138>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003b0a:	4b48      	ldr	r3, [pc, #288]	@ (8003c2c <HAL_I2C_Master_Receive_IT+0x148>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	08db      	lsrs	r3, r3, #3
 8003b10:	4a47      	ldr	r2, [pc, #284]	@ (8003c30 <HAL_I2C_Master_Receive_IT+0x14c>)
 8003b12:	fba2 2303 	umull	r2, r3, r2, r3
 8003b16:	0a1a      	lsrs	r2, r3, #8
 8003b18:	4613      	mov	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	4413      	add	r3, r2
 8003b1e:	009a      	lsls	r2, r3, #2
 8003b20:	4413      	add	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	3b01      	subs	r3, #1
 8003b28:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d112      	bne.n	8003b56 <HAL_I2C_Master_Receive_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2200      	movs	r2, #0
 8003b34:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2220      	movs	r2, #32
 8003b3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2200      	movs	r2, #0
 8003b42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4a:	f043 0220 	orr.w	r2, r3, #32
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003b52:	2302      	movs	r3, #2
 8003b54:	e063      	b.n	8003c1e <HAL_I2C_Master_Receive_IT+0x13a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	699b      	ldr	r3, [r3, #24]
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d0df      	beq.n	8003b24 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d101      	bne.n	8003b72 <HAL_I2C_Master_Receive_IT+0x8e>
 8003b6e:	2302      	movs	r3, #2
 8003b70:	e055      	b.n	8003c1e <HAL_I2C_Master_Receive_IT+0x13a>
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0301 	and.w	r3, r3, #1
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d007      	beq.n	8003b98 <HAL_I2C_Master_Receive_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f042 0201 	orr.w	r2, r2, #1
 8003b96:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ba6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2222      	movs	r2, #34	@ 0x22
 8003bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2210      	movs	r2, #16
 8003bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	893a      	ldrh	r2, [r7, #8]
 8003bc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bce:	b29a      	uxth	r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	4a17      	ldr	r2, [pc, #92]	@ (8003c34 <HAL_I2C_Master_Receive_IT+0x150>)
 8003bd8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003bda:	897a      	ldrh	r2, [r7, #10]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	645a      	str	r2, [r3, #68]	@ 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	685a      	ldr	r2, [r3, #4]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003bf6:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c06:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c16:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	e000      	b.n	8003c1e <HAL_I2C_Master_Receive_IT+0x13a>
  }
  else
  {
    return HAL_BUSY;
 8003c1c:	2302      	movs	r3, #2
  }
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	371c      	adds	r7, #28
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
 8003c2a:	bf00      	nop
 8003c2c:	20000010 	.word	0x20000010
 8003c30:	14f8b589 	.word	0x14f8b589
 8003c34:	ffff0000 	.word	0xffff0000

08003c38 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b08a      	sub	sp, #40	@ 0x28
 8003c3c:	af02      	add	r7, sp, #8
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	607a      	str	r2, [r7, #4]
 8003c42:	603b      	str	r3, [r7, #0]
 8003c44:	460b      	mov	r3, r1
 8003c46:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003c48:	f7ff f86c 	bl	8002d24 <HAL_GetTick>
 8003c4c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	2b20      	cmp	r3, #32
 8003c5c:	f040 8111 	bne.w	8003e82 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c60:	69fb      	ldr	r3, [r7, #28]
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	2319      	movs	r3, #25
 8003c66:	2201      	movs	r2, #1
 8003c68:	4988      	ldr	r1, [pc, #544]	@ (8003e8c <HAL_I2C_IsDeviceReady+0x254>)
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f001 fdac 	bl	80057c8 <I2C_WaitOnFlagUntilTimeout>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003c76:	2302      	movs	r3, #2
 8003c78:	e104      	b.n	8003e84 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d101      	bne.n	8003c88 <HAL_I2C_IsDeviceReady+0x50>
 8003c84:	2302      	movs	r3, #2
 8003c86:	e0fd      	b.n	8003e84 <HAL_I2C_IsDeviceReady+0x24c>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d007      	beq.n	8003cae <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f042 0201 	orr.w	r2, r2, #1
 8003cac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cbc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2224      	movs	r2, #36	@ 0x24
 8003cc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4a70      	ldr	r2, [pc, #448]	@ (8003e90 <HAL_I2C_IsDeviceReady+0x258>)
 8003cd0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ce0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f001 fd6a 	bl	80057c8 <I2C_WaitOnFlagUntilTimeout>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00d      	beq.n	8003d16 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d08:	d103      	bne.n	8003d12 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d10:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e0b6      	b.n	8003e84 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d16:	897b      	ldrh	r3, [r7, #10]
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003d24:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003d26:	f7fe fffd 	bl	8002d24 <HAL_GetTick>
 8003d2a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	f003 0302 	and.w	r3, r3, #2
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	bf0c      	ite	eq
 8003d3a:	2301      	moveq	r3, #1
 8003d3c:	2300      	movne	r3, #0
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d50:	bf0c      	ite	eq
 8003d52:	2301      	moveq	r3, #1
 8003d54:	2300      	movne	r3, #0
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003d5a:	e025      	b.n	8003da8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003d5c:	f7fe ffe2 	bl	8002d24 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	683a      	ldr	r2, [r7, #0]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d302      	bcc.n	8003d72 <HAL_I2C_IsDeviceReady+0x13a>
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d103      	bne.n	8003d7a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	22a0      	movs	r2, #160	@ 0xa0
 8003d76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	695b      	ldr	r3, [r3, #20]
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	bf0c      	ite	eq
 8003d88:	2301      	moveq	r3, #1
 8003d8a:	2300      	movne	r3, #0
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d9e:	bf0c      	ite	eq
 8003da0:	2301      	moveq	r3, #1
 8003da2:	2300      	movne	r3, #0
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	2ba0      	cmp	r3, #160	@ 0xa0
 8003db2:	d005      	beq.n	8003dc0 <HAL_I2C_IsDeviceReady+0x188>
 8003db4:	7dfb      	ldrb	r3, [r7, #23]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d102      	bne.n	8003dc0 <HAL_I2C_IsDeviceReady+0x188>
 8003dba:	7dbb      	ldrb	r3, [r7, #22]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d0cd      	beq.n	8003d5c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d129      	bne.n	8003e2a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003de6:	2300      	movs	r3, #0
 8003de8:	613b      	str	r3, [r7, #16]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	695b      	ldr	r3, [r3, #20]
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	699b      	ldr	r3, [r3, #24]
 8003df8:	613b      	str	r3, [r7, #16]
 8003dfa:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	2319      	movs	r3, #25
 8003e02:	2201      	movs	r2, #1
 8003e04:	4921      	ldr	r1, [pc, #132]	@ (8003e8c <HAL_I2C_IsDeviceReady+0x254>)
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f001 fcde 	bl	80057c8 <I2C_WaitOnFlagUntilTimeout>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e036      	b.n	8003e84 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2220      	movs	r2, #32
 8003e1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003e26:	2300      	movs	r3, #0
 8003e28:	e02c      	b.n	8003e84 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e38:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e42:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	9300      	str	r3, [sp, #0]
 8003e48:	2319      	movs	r3, #25
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	490f      	ldr	r1, [pc, #60]	@ (8003e8c <HAL_I2C_IsDeviceReady+0x254>)
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f001 fcba 	bl	80057c8 <I2C_WaitOnFlagUntilTimeout>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e012      	b.n	8003e84 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	3301      	adds	r3, #1
 8003e62:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	f4ff af32 	bcc.w	8003cd2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2220      	movs	r2, #32
 8003e72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e000      	b.n	8003e84 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003e82:	2302      	movs	r3, #2
  }
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3720      	adds	r7, #32
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	00100002 	.word	0x00100002
 8003e90:	ffff0000 	.word	0xffff0000

08003e94 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b088      	sub	sp, #32
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eac:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003eb4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ebc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003ebe:	7bfb      	ldrb	r3, [r7, #15]
 8003ec0:	2b10      	cmp	r3, #16
 8003ec2:	d003      	beq.n	8003ecc <HAL_I2C_EV_IRQHandler+0x38>
 8003ec4:	7bfb      	ldrb	r3, [r7, #15]
 8003ec6:	2b40      	cmp	r3, #64	@ 0x40
 8003ec8:	f040 80c1 	bne.w	800404e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d10d      	bne.n	8003f02 <HAL_I2C_EV_IRQHandler+0x6e>
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003eec:	d003      	beq.n	8003ef6 <HAL_I2C_EV_IRQHandler+0x62>
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003ef4:	d101      	bne.n	8003efa <HAL_I2C_EV_IRQHandler+0x66>
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e000      	b.n	8003efc <HAL_I2C_EV_IRQHandler+0x68>
 8003efa:	2300      	movs	r3, #0
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	f000 8132 	beq.w	8004166 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00c      	beq.n	8003f26 <HAL_I2C_EV_IRQHandler+0x92>
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	0a5b      	lsrs	r3, r3, #9
 8003f10:	f003 0301 	and.w	r3, r3, #1
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d006      	beq.n	8003f26 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f001 fd01 	bl	8005920 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 fd8b 	bl	8004a3a <I2C_Master_SB>
 8003f24:	e092      	b.n	800404c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	08db      	lsrs	r3, r3, #3
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d009      	beq.n	8003f46 <HAL_I2C_EV_IRQHandler+0xb2>
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	0a5b      	lsrs	r3, r3, #9
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d003      	beq.n	8003f46 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 fe01 	bl	8004b46 <I2C_Master_ADD10>
 8003f44:	e082      	b.n	800404c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	085b      	lsrs	r3, r3, #1
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d009      	beq.n	8003f66 <HAL_I2C_EV_IRQHandler+0xd2>
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	0a5b      	lsrs	r3, r3, #9
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 fe1b 	bl	8004b9a <I2C_Master_ADDR>
 8003f64:	e072      	b.n	800404c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	089b      	lsrs	r3, r3, #2
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d03b      	beq.n	8003fea <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f80:	f000 80f3 	beq.w	800416a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	09db      	lsrs	r3, r3, #7
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d00f      	beq.n	8003fb0 <HAL_I2C_EV_IRQHandler+0x11c>
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	0a9b      	lsrs	r3, r3, #10
 8003f94:	f003 0301 	and.w	r3, r3, #1
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d009      	beq.n	8003fb0 <HAL_I2C_EV_IRQHandler+0x11c>
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	089b      	lsrs	r3, r3, #2
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d103      	bne.n	8003fb0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 f9e3 	bl	8004374 <I2C_MasterTransmit_TXE>
 8003fae:	e04d      	b.n	800404c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	089b      	lsrs	r3, r3, #2
 8003fb4:	f003 0301 	and.w	r3, r3, #1
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 80d6 	beq.w	800416a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	0a5b      	lsrs	r3, r3, #9
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	f000 80cf 	beq.w	800416a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003fcc:	7bbb      	ldrb	r3, [r7, #14]
 8003fce:	2b21      	cmp	r3, #33	@ 0x21
 8003fd0:	d103      	bne.n	8003fda <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 fa6a 	bl	80044ac <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fd8:	e0c7      	b.n	800416a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003fda:	7bfb      	ldrb	r3, [r7, #15]
 8003fdc:	2b40      	cmp	r3, #64	@ 0x40
 8003fde:	f040 80c4 	bne.w	800416a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 fad8 	bl	8004598 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003fe8:	e0bf      	b.n	800416a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ff4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ff8:	f000 80b7 	beq.w	800416a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	099b      	lsrs	r3, r3, #6
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00f      	beq.n	8004028 <HAL_I2C_EV_IRQHandler+0x194>
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	0a9b      	lsrs	r3, r3, #10
 800400c:	f003 0301 	and.w	r3, r3, #1
 8004010:	2b00      	cmp	r3, #0
 8004012:	d009      	beq.n	8004028 <HAL_I2C_EV_IRQHandler+0x194>
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	089b      	lsrs	r3, r3, #2
 8004018:	f003 0301 	and.w	r3, r3, #1
 800401c:	2b00      	cmp	r3, #0
 800401e:	d103      	bne.n	8004028 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 fb51 	bl	80046c8 <I2C_MasterReceive_RXNE>
 8004026:	e011      	b.n	800404c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	089b      	lsrs	r3, r3, #2
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	2b00      	cmp	r3, #0
 8004032:	f000 809a 	beq.w	800416a <HAL_I2C_EV_IRQHandler+0x2d6>
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	0a5b      	lsrs	r3, r3, #9
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 8093 	beq.w	800416a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 fc07 	bl	8004858 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800404a:	e08e      	b.n	800416a <HAL_I2C_EV_IRQHandler+0x2d6>
 800404c:	e08d      	b.n	800416a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004052:	2b00      	cmp	r3, #0
 8004054:	d004      	beq.n	8004060 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	695b      	ldr	r3, [r3, #20]
 800405c:	61fb      	str	r3, [r7, #28]
 800405e:	e007      	b.n	8004070 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	085b      	lsrs	r3, r3, #1
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	2b00      	cmp	r3, #0
 800407a:	d012      	beq.n	80040a2 <HAL_I2C_EV_IRQHandler+0x20e>
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	0a5b      	lsrs	r3, r3, #9
 8004080:	f003 0301 	and.w	r3, r3, #1
 8004084:	2b00      	cmp	r3, #0
 8004086:	d00c      	beq.n	80040a2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408c:	2b00      	cmp	r3, #0
 800408e:	d003      	beq.n	8004098 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	699b      	ldr	r3, [r3, #24]
 8004096:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004098:	69b9      	ldr	r1, [r7, #24]
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f000 ffcc 	bl	8005038 <I2C_Slave_ADDR>
 80040a0:	e066      	b.n	8004170 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	091b      	lsrs	r3, r3, #4
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d009      	beq.n	80040c2 <HAL_I2C_EV_IRQHandler+0x22e>
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	0a5b      	lsrs	r3, r3, #9
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f001 f806 	bl	80050cc <I2C_Slave_STOPF>
 80040c0:	e056      	b.n	8004170 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80040c2:	7bbb      	ldrb	r3, [r7, #14]
 80040c4:	2b21      	cmp	r3, #33	@ 0x21
 80040c6:	d002      	beq.n	80040ce <HAL_I2C_EV_IRQHandler+0x23a>
 80040c8:	7bbb      	ldrb	r3, [r7, #14]
 80040ca:	2b29      	cmp	r3, #41	@ 0x29
 80040cc:	d125      	bne.n	800411a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	09db      	lsrs	r3, r3, #7
 80040d2:	f003 0301 	and.w	r3, r3, #1
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d00f      	beq.n	80040fa <HAL_I2C_EV_IRQHandler+0x266>
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	0a9b      	lsrs	r3, r3, #10
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d009      	beq.n	80040fa <HAL_I2C_EV_IRQHandler+0x266>
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	089b      	lsrs	r3, r3, #2
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d103      	bne.n	80040fa <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 fee2 	bl	8004ebc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80040f8:	e039      	b.n	800416e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	089b      	lsrs	r3, r3, #2
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	2b00      	cmp	r3, #0
 8004104:	d033      	beq.n	800416e <HAL_I2C_EV_IRQHandler+0x2da>
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	0a5b      	lsrs	r3, r3, #9
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	d02d      	beq.n	800416e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 ff0f 	bl	8004f36 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004118:	e029      	b.n	800416e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800411a:	69fb      	ldr	r3, [r7, #28]
 800411c:	099b      	lsrs	r3, r3, #6
 800411e:	f003 0301 	and.w	r3, r3, #1
 8004122:	2b00      	cmp	r3, #0
 8004124:	d00f      	beq.n	8004146 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	0a9b      	lsrs	r3, r3, #10
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d009      	beq.n	8004146 <HAL_I2C_EV_IRQHandler+0x2b2>
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	089b      	lsrs	r3, r3, #2
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	2b00      	cmp	r3, #0
 800413c:	d103      	bne.n	8004146 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 ff1a 	bl	8004f78 <I2C_SlaveReceive_RXNE>
 8004144:	e014      	b.n	8004170 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	089b      	lsrs	r3, r3, #2
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00e      	beq.n	8004170 <HAL_I2C_EV_IRQHandler+0x2dc>
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	0a5b      	lsrs	r3, r3, #9
 8004156:	f003 0301 	and.w	r3, r3, #1
 800415a:	2b00      	cmp	r3, #0
 800415c:	d008      	beq.n	8004170 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 ff48 	bl	8004ff4 <I2C_SlaveReceive_BTF>
 8004164:	e004      	b.n	8004170 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8004166:	bf00      	nop
 8004168:	e002      	b.n	8004170 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800416a:	bf00      	nop
 800416c:	e000      	b.n	8004170 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800416e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004170:	3720      	adds	r7, #32
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b08a      	sub	sp, #40	@ 0x28
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	695b      	ldr	r3, [r3, #20]
 8004184:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800418e:	2300      	movs	r3, #0
 8004190:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004198:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800419a:	6a3b      	ldr	r3, [r7, #32]
 800419c:	0a1b      	lsrs	r3, r3, #8
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00e      	beq.n	80041c4 <HAL_I2C_ER_IRQHandler+0x4e>
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	0a1b      	lsrs	r3, r3, #8
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d008      	beq.n	80041c4 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80041b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b4:	f043 0301 	orr.w	r3, r3, #1
 80041b8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80041c2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80041c4:	6a3b      	ldr	r3, [r7, #32]
 80041c6:	0a5b      	lsrs	r3, r3, #9
 80041c8:	f003 0301 	and.w	r3, r3, #1
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00e      	beq.n	80041ee <HAL_I2C_ER_IRQHandler+0x78>
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	0a1b      	lsrs	r3, r3, #8
 80041d4:	f003 0301 	and.w	r3, r3, #1
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d008      	beq.n	80041ee <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80041dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041de:	f043 0302 	orr.w	r3, r3, #2
 80041e2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 80041ec:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80041ee:	6a3b      	ldr	r3, [r7, #32]
 80041f0:	0a9b      	lsrs	r3, r3, #10
 80041f2:	f003 0301 	and.w	r3, r3, #1
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d03f      	beq.n	800427a <HAL_I2C_ER_IRQHandler+0x104>
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	0a1b      	lsrs	r3, r3, #8
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	d039      	beq.n	800427a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004206:	7efb      	ldrb	r3, [r7, #27]
 8004208:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800420e:	b29b      	uxth	r3, r3
 8004210:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004218:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800421e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004220:	7ebb      	ldrb	r3, [r7, #26]
 8004222:	2b20      	cmp	r3, #32
 8004224:	d112      	bne.n	800424c <HAL_I2C_ER_IRQHandler+0xd6>
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d10f      	bne.n	800424c <HAL_I2C_ER_IRQHandler+0xd6>
 800422c:	7cfb      	ldrb	r3, [r7, #19]
 800422e:	2b21      	cmp	r3, #33	@ 0x21
 8004230:	d008      	beq.n	8004244 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004232:	7cfb      	ldrb	r3, [r7, #19]
 8004234:	2b29      	cmp	r3, #41	@ 0x29
 8004236:	d005      	beq.n	8004244 <HAL_I2C_ER_IRQHandler+0xce>
 8004238:	7cfb      	ldrb	r3, [r7, #19]
 800423a:	2b28      	cmp	r3, #40	@ 0x28
 800423c:	d106      	bne.n	800424c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2b21      	cmp	r3, #33	@ 0x21
 8004242:	d103      	bne.n	800424c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f001 f871 	bl	800532c <I2C_Slave_AF>
 800424a:	e016      	b.n	800427a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004254:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8004256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004258:	f043 0304 	orr.w	r3, r3, #4
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800425e:	7efb      	ldrb	r3, [r7, #27]
 8004260:	2b10      	cmp	r3, #16
 8004262:	d002      	beq.n	800426a <HAL_I2C_ER_IRQHandler+0xf4>
 8004264:	7efb      	ldrb	r3, [r7, #27]
 8004266:	2b40      	cmp	r3, #64	@ 0x40
 8004268:	d107      	bne.n	800427a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004278:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	0adb      	lsrs	r3, r3, #11
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00e      	beq.n	80042a4 <HAL_I2C_ER_IRQHandler+0x12e>
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	0a1b      	lsrs	r3, r3, #8
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d008      	beq.n	80042a4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8004292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004294:	f043 0308 	orr.w	r3, r3, #8
 8004298:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80042a2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80042a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d008      	beq.n	80042bc <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b0:	431a      	orrs	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f001 f8ac 	bl	8005414 <I2C_ITError>
  }
}
 80042bc:	bf00      	nop
 80042be:	3728      	adds	r7, #40	@ 0x28
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}

080042c4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80042cc:	bf00      	nop
 80042ce:	370c      	adds	r7, #12
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr

080042d8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80042e0:	bf00      	nop
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	460b      	mov	r3, r1
 80042f6:	70fb      	strb	r3, [r7, #3]
 80042f8:	4613      	mov	r3, r2
 80042fa:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80042fc:	bf00      	nop
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr

08004308 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800431c:	b480      	push	{r7}
 800431e:	b083      	sub	sp, #12
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004366:	b2db      	uxtb	r3, r3
}
 8004368:	4618      	mov	r0, r3
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004382:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800438a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004390:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004396:	2b00      	cmp	r3, #0
 8004398:	d150      	bne.n	800443c <I2C_MasterTransmit_TXE+0xc8>
 800439a:	7bfb      	ldrb	r3, [r7, #15]
 800439c:	2b21      	cmp	r3, #33	@ 0x21
 800439e:	d14d      	bne.n	800443c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	2b08      	cmp	r3, #8
 80043a4:	d01d      	beq.n	80043e2 <I2C_MasterTransmit_TXE+0x6e>
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b20      	cmp	r3, #32
 80043aa:	d01a      	beq.n	80043e2 <I2C_MasterTransmit_TXE+0x6e>
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043b2:	d016      	beq.n	80043e2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043c2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2211      	movs	r2, #17
 80043c8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2220      	movs	r2, #32
 80043d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f7fe f96a 	bl	80026b4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80043e0:	e060      	b.n	80044a4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	685a      	ldr	r2, [r3, #4]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043f0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004400:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2220      	movs	r2, #32
 800440c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004416:	b2db      	uxtb	r3, r3
 8004418:	2b40      	cmp	r3, #64	@ 0x40
 800441a:	d107      	bne.n	800442c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2200      	movs	r2, #0
 8004420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f7ff ff79 	bl	800431c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800442a:	e03b      	b.n	80044a4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f7fe f93d 	bl	80026b4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800443a:	e033      	b.n	80044a4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800443c:	7bfb      	ldrb	r3, [r7, #15]
 800443e:	2b21      	cmp	r3, #33	@ 0x21
 8004440:	d005      	beq.n	800444e <I2C_MasterTransmit_TXE+0xda>
 8004442:	7bbb      	ldrb	r3, [r7, #14]
 8004444:	2b40      	cmp	r3, #64	@ 0x40
 8004446:	d12d      	bne.n	80044a4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004448:	7bfb      	ldrb	r3, [r7, #15]
 800444a:	2b22      	cmp	r3, #34	@ 0x22
 800444c:	d12a      	bne.n	80044a4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004452:	b29b      	uxth	r3, r3
 8004454:	2b00      	cmp	r3, #0
 8004456:	d108      	bne.n	800446a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	685a      	ldr	r2, [r3, #4]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004466:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004468:	e01c      	b.n	80044a4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004470:	b2db      	uxtb	r3, r3
 8004472:	2b40      	cmp	r3, #64	@ 0x40
 8004474:	d103      	bne.n	800447e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 f88e 	bl	8004598 <I2C_MemoryTransmit_TXE_BTF>
}
 800447c:	e012      	b.n	80044a4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004482:	781a      	ldrb	r2, [r3, #0]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448e:	1c5a      	adds	r2, r3, #1
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004498:	b29b      	uxth	r3, r3
 800449a:	3b01      	subs	r3, #1
 800449c:	b29a      	uxth	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80044a2:	e7ff      	b.n	80044a4 <I2C_MasterTransmit_TXE+0x130>
 80044a4:	bf00      	nop
 80044a6:	3710      	adds	r7, #16
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b21      	cmp	r3, #33	@ 0x21
 80044c4:	d164      	bne.n	8004590 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d012      	beq.n	80044f6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d4:	781a      	ldrb	r2, [r3, #0]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e0:	1c5a      	adds	r2, r3, #1
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	3b01      	subs	r3, #1
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80044f4:	e04c      	b.n	8004590 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2b08      	cmp	r3, #8
 80044fa:	d01d      	beq.n	8004538 <I2C_MasterTransmit_BTF+0x8c>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2b20      	cmp	r3, #32
 8004500:	d01a      	beq.n	8004538 <I2C_MasterTransmit_BTF+0x8c>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004508:	d016      	beq.n	8004538 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	685a      	ldr	r2, [r3, #4]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004518:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2211      	movs	r2, #17
 800451e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2220      	movs	r2, #32
 800452c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f7fe f8bf 	bl	80026b4 <HAL_I2C_MasterTxCpltCallback>
}
 8004536:	e02b      	b.n	8004590 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	685a      	ldr	r2, [r3, #4]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004546:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004556:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2220      	movs	r2, #32
 8004562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800456c:	b2db      	uxtb	r3, r3
 800456e:	2b40      	cmp	r3, #64	@ 0x40
 8004570:	d107      	bne.n	8004582 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f7ff fece 	bl	800431c <HAL_I2C_MemTxCpltCallback>
}
 8004580:	e006      	b.n	8004590 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f7fe f892 	bl	80026b4 <HAL_I2C_MasterTxCpltCallback>
}
 8004590:	bf00      	nop
 8004592:	3710      	adds	r7, #16
 8004594:	46bd      	mov	sp, r7
 8004596:	bd80      	pop	{r7, pc}

08004598 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045a6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d11d      	bne.n	80045ec <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d10b      	bne.n	80045d0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045bc:	b2da      	uxtb	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c8:	1c9a      	adds	r2, r3, #2
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 80045ce:	e077      	b.n	80046c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	121b      	asrs	r3, r3, #8
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045e4:	1c5a      	adds	r2, r3, #1
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80045ea:	e069      	b.n	80046c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d10b      	bne.n	800460c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045f8:	b2da      	uxtb	r2, r3
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004604:	1c5a      	adds	r2, r3, #1
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800460a:	e059      	b.n	80046c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004610:	2b02      	cmp	r3, #2
 8004612:	d152      	bne.n	80046ba <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004614:	7bfb      	ldrb	r3, [r7, #15]
 8004616:	2b22      	cmp	r3, #34	@ 0x22
 8004618:	d10d      	bne.n	8004636 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004628:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800462e:	1c5a      	adds	r2, r3, #1
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004634:	e044      	b.n	80046c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800463a:	b29b      	uxth	r3, r3
 800463c:	2b00      	cmp	r3, #0
 800463e:	d015      	beq.n	800466c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004640:	7bfb      	ldrb	r3, [r7, #15]
 8004642:	2b21      	cmp	r3, #33	@ 0x21
 8004644:	d112      	bne.n	800466c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800464a:	781a      	ldrb	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004656:	1c5a      	adds	r2, r3, #1
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004660:	b29b      	uxth	r3, r3
 8004662:	3b01      	subs	r3, #1
 8004664:	b29a      	uxth	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800466a:	e029      	b.n	80046c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004670:	b29b      	uxth	r3, r3
 8004672:	2b00      	cmp	r3, #0
 8004674:	d124      	bne.n	80046c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004676:	7bfb      	ldrb	r3, [r7, #15]
 8004678:	2b21      	cmp	r3, #33	@ 0x21
 800467a:	d121      	bne.n	80046c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	685a      	ldr	r2, [r3, #4]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800468a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800469a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2220      	movs	r2, #32
 80046a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f7ff fe32 	bl	800431c <HAL_I2C_MemTxCpltCallback>
}
 80046b8:	e002      	b.n	80046c0 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7ff f95b 	bl	8003976 <I2C_Flush_DR>
}
 80046c0:	bf00      	nop
 80046c2:	3710      	adds	r7, #16
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	2b22      	cmp	r3, #34	@ 0x22
 80046da:	f040 80b9 	bne.w	8004850 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e2:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	2b03      	cmp	r3, #3
 80046f0:	d921      	bls.n	8004736 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	691a      	ldr	r2, [r3, #16]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fc:	b2d2      	uxtb	r2, r2
 80046fe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004704:	1c5a      	adds	r2, r3, #1
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800470e:	b29b      	uxth	r3, r3
 8004710:	3b01      	subs	r3, #1
 8004712:	b29a      	uxth	r2, r3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800471c:	b29b      	uxth	r3, r3
 800471e:	2b03      	cmp	r3, #3
 8004720:	f040 8096 	bne.w	8004850 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685a      	ldr	r2, [r3, #4]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004732:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004734:	e08c      	b.n	8004850 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473a:	2b02      	cmp	r3, #2
 800473c:	d07f      	beq.n	800483e <I2C_MasterReceive_RXNE+0x176>
 800473e:	68bb      	ldr	r3, [r7, #8]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d002      	beq.n	800474a <I2C_MasterReceive_RXNE+0x82>
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d179      	bne.n	800483e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f001 f8b6 	bl	80058bc <I2C_WaitOnSTOPRequestThroughIT>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d14c      	bne.n	80047f0 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004764:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	685a      	ldr	r2, [r3, #4]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004774:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	691a      	ldr	r2, [r3, #16]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004780:	b2d2      	uxtb	r2, r2
 8004782:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004788:	1c5a      	adds	r2, r3, #1
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004792:	b29b      	uxth	r3, r3
 8004794:	3b01      	subs	r3, #1
 8004796:	b29a      	uxth	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2220      	movs	r2, #32
 80047a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	2b40      	cmp	r3, #64	@ 0x40
 80047ae:	d10a      	bne.n	80047c6 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f7ff fdb6 	bl	8004330 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80047c4:	e044      	b.n	8004850 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	d002      	beq.n	80047da <I2C_MasterReceive_RXNE+0x112>
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2b20      	cmp	r3, #32
 80047d8:	d103      	bne.n	80047e2 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	631a      	str	r2, [r3, #48]	@ 0x30
 80047e0:	e002      	b.n	80047e8 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2212      	movs	r2, #18
 80047e6:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80047e8:	6878      	ldr	r0, [r7, #4]
 80047ea:	f7fd ff79 	bl	80026e0 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80047ee:	e02f      	b.n	8004850 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685a      	ldr	r2, [r3, #4]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80047fe:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	691a      	ldr	r2, [r3, #16]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480a:	b2d2      	uxtb	r2, r2
 800480c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004812:	1c5a      	adds	r2, r3, #1
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800481c:	b29b      	uxth	r3, r3
 800481e:	3b01      	subs	r3, #1
 8004820:	b29a      	uxth	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2220      	movs	r2, #32
 800482a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f7fd ffb0 	bl	800279c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800483c:	e008      	b.n	8004850 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	685a      	ldr	r2, [r3, #4]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800484c:	605a      	str	r2, [r3, #4]
}
 800484e:	e7ff      	b.n	8004850 <I2C_MasterReceive_RXNE+0x188>
 8004850:	bf00      	nop
 8004852:	3710      	adds	r7, #16
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b084      	sub	sp, #16
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004864:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800486a:	b29b      	uxth	r3, r3
 800486c:	2b04      	cmp	r3, #4
 800486e:	d11b      	bne.n	80048a8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	685a      	ldr	r2, [r3, #4]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800487e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	691a      	ldr	r2, [r3, #16]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800488a:	b2d2      	uxtb	r2, r2
 800488c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004892:	1c5a      	adds	r2, r3, #1
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800489c:	b29b      	uxth	r3, r3
 800489e:	3b01      	subs	r3, #1
 80048a0:	b29a      	uxth	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80048a6:	e0c4      	b.n	8004a32 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	2b03      	cmp	r3, #3
 80048b0:	d129      	bne.n	8004906 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048c0:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2b04      	cmp	r3, #4
 80048c6:	d00a      	beq.n	80048de <I2C_MasterReceive_BTF+0x86>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d007      	beq.n	80048de <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048dc:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	691a      	ldr	r2, [r3, #16]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e8:	b2d2      	uxtb	r2, r2
 80048ea:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f0:	1c5a      	adds	r2, r3, #1
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	3b01      	subs	r3, #1
 80048fe:	b29a      	uxth	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004904:	e095      	b.n	8004a32 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800490a:	b29b      	uxth	r3, r3
 800490c:	2b02      	cmp	r3, #2
 800490e:	d17d      	bne.n	8004a0c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d002      	beq.n	800491c <I2C_MasterReceive_BTF+0xc4>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2b10      	cmp	r3, #16
 800491a:	d108      	bne.n	800492e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800492a:	601a      	str	r2, [r3, #0]
 800492c:	e016      	b.n	800495c <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2b04      	cmp	r3, #4
 8004932:	d002      	beq.n	800493a <I2C_MasterReceive_BTF+0xe2>
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	2b02      	cmp	r3, #2
 8004938:	d108      	bne.n	800494c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004948:	601a      	str	r2, [r3, #0]
 800494a:	e007      	b.n	800495c <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800495a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	691a      	ldr	r2, [r3, #16]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004966:	b2d2      	uxtb	r2, r2
 8004968:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496e:	1c5a      	adds	r2, r3, #1
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004978:	b29b      	uxth	r3, r3
 800497a:	3b01      	subs	r3, #1
 800497c:	b29a      	uxth	r2, r3
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	691a      	ldr	r2, [r3, #16]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498c:	b2d2      	uxtb	r2, r2
 800498e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004994:	1c5a      	adds	r2, r3, #1
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800499e:	b29b      	uxth	r3, r3
 80049a0:	3b01      	subs	r3, #1
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80049b6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2220      	movs	r2, #32
 80049bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	2b40      	cmp	r3, #64	@ 0x40
 80049ca:	d10a      	bne.n	80049e2 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7ff fca8 	bl	8004330 <HAL_I2C_MemRxCpltCallback>
}
 80049e0:	e027      	b.n	8004a32 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2b08      	cmp	r3, #8
 80049ee:	d002      	beq.n	80049f6 <I2C_MasterReceive_BTF+0x19e>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2b20      	cmp	r3, #32
 80049f4:	d103      	bne.n	80049fe <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80049fc:	e002      	b.n	8004a04 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2212      	movs	r2, #18
 8004a02:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	f7fd fe6b 	bl	80026e0 <HAL_I2C_MasterRxCpltCallback>
}
 8004a0a:	e012      	b.n	8004a32 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	691a      	ldr	r2, [r3, #16]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a16:	b2d2      	uxtb	r2, r2
 8004a18:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a1e:	1c5a      	adds	r2, r3, #1
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	b29a      	uxth	r2, r3
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004a32:	bf00      	nop
 8004a34:	3710      	adds	r7, #16
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}

08004a3a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004a3a:	b480      	push	{r7}
 8004a3c:	b083      	sub	sp, #12
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a48:	b2db      	uxtb	r3, r3
 8004a4a:	2b40      	cmp	r3, #64	@ 0x40
 8004a4c:	d117      	bne.n	8004a7e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d109      	bne.n	8004a6a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a5a:	b2db      	uxtb	r3, r3
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004a66:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004a68:	e067      	b.n	8004b3a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	f043 0301 	orr.w	r3, r3, #1
 8004a74:	b2da      	uxtb	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	611a      	str	r2, [r3, #16]
}
 8004a7c:	e05d      	b.n	8004b3a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a86:	d133      	bne.n	8004af0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	2b21      	cmp	r3, #33	@ 0x21
 8004a92:	d109      	bne.n	8004aa8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004aa4:	611a      	str	r2, [r3, #16]
 8004aa6:	e008      	b.n	8004aba <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	f043 0301 	orr.w	r3, r3, #1
 8004ab2:	b2da      	uxtb	r2, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d004      	beq.n	8004acc <I2C_Master_SB+0x92>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d108      	bne.n	8004ade <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d032      	beq.n	8004b3a <I2C_Master_SB+0x100>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d02d      	beq.n	8004b3a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	685a      	ldr	r2, [r3, #4]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004aec:	605a      	str	r2, [r3, #4]
}
 8004aee:	e024      	b.n	8004b3a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10e      	bne.n	8004b16 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	11db      	asrs	r3, r3, #7
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	f003 0306 	and.w	r3, r3, #6
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	f063 030f 	orn	r3, r3, #15
 8004b0c:	b2da      	uxtb	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	611a      	str	r2, [r3, #16]
}
 8004b14:	e011      	b.n	8004b3a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d10d      	bne.n	8004b3a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	11db      	asrs	r3, r3, #7
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	f003 0306 	and.w	r3, r3, #6
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	f063 030e 	orn	r3, r3, #14
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	611a      	str	r2, [r3, #16]
}
 8004b3a:	bf00      	nop
 8004b3c:	370c      	adds	r7, #12
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004b46:	b480      	push	{r7}
 8004b48:	b083      	sub	sp, #12
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d004      	beq.n	8004b6c <I2C_Master_ADD10+0x26>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d108      	bne.n	8004b7e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d00c      	beq.n	8004b8e <I2C_Master_ADD10+0x48>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d007      	beq.n	8004b8e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	685a      	ldr	r2, [r3, #4]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b8c:	605a      	str	r2, [r3, #4]
  }
}
 8004b8e:	bf00      	nop
 8004b90:	370c      	adds	r7, #12
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr

08004b9a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004b9a:	b480      	push	{r7}
 8004b9c:	b091      	sub	sp, #68	@ 0x44
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004ba8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b22      	cmp	r3, #34	@ 0x22
 8004bc2:	f040 8169 	bne.w	8004e98 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d10f      	bne.n	8004bee <I2C_Master_ADDR+0x54>
 8004bce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004bd2:	2b40      	cmp	r3, #64	@ 0x40
 8004bd4:	d10b      	bne.n	8004bee <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	695b      	ldr	r3, [r3, #20]
 8004be0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	699b      	ldr	r3, [r3, #24]
 8004be8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bec:	e160      	b.n	8004eb0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d11d      	bne.n	8004c32 <I2C_Master_ADDR+0x98>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004bfe:	d118      	bne.n	8004c32 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c00:	2300      	movs	r3, #0
 8004c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	695b      	ldr	r3, [r3, #20]
 8004c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c24:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c2a:	1c5a      	adds	r2, r3, #1
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	651a      	str	r2, [r3, #80]	@ 0x50
 8004c30:	e13e      	b.n	8004eb0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d113      	bne.n	8004c64 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	695b      	ldr	r3, [r3, #20]
 8004c46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c60:	601a      	str	r2, [r3, #0]
 8004c62:	e115      	b.n	8004e90 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c68:	b29b      	uxth	r3, r3
 8004c6a:	2b01      	cmp	r3, #1
 8004c6c:	f040 808a 	bne.w	8004d84 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c72:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004c76:	d137      	bne.n	8004ce8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c86:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c96:	d113      	bne.n	8004cc0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ca6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ca8:	2300      	movs	r3, #0
 8004caa:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	695b      	ldr	r3, [r3, #20]
 8004cb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbe:	e0e7      	b.n	8004e90 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	623b      	str	r3, [r7, #32]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	623b      	str	r3, [r7, #32]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	623b      	str	r3, [r7, #32]
 8004cd4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ce4:	601a      	str	r2, [r3, #0]
 8004ce6:	e0d3      	b.n	8004e90 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cea:	2b08      	cmp	r3, #8
 8004cec:	d02e      	beq.n	8004d4c <I2C_Master_ADDR+0x1b2>
 8004cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cf0:	2b20      	cmp	r3, #32
 8004cf2:	d02b      	beq.n	8004d4c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cf6:	2b12      	cmp	r3, #18
 8004cf8:	d102      	bne.n	8004d00 <I2C_Master_ADDR+0x166>
 8004cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d125      	bne.n	8004d4c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004d00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d02:	2b04      	cmp	r3, #4
 8004d04:	d00e      	beq.n	8004d24 <I2C_Master_ADDR+0x18a>
 8004d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d00b      	beq.n	8004d24 <I2C_Master_ADDR+0x18a>
 8004d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0e:	2b10      	cmp	r3, #16
 8004d10:	d008      	beq.n	8004d24 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d20:	601a      	str	r2, [r3, #0]
 8004d22:	e007      	b.n	8004d34 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d32:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d34:	2300      	movs	r3, #0
 8004d36:	61fb      	str	r3, [r7, #28]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	61fb      	str	r3, [r7, #28]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	699b      	ldr	r3, [r3, #24]
 8004d46:	61fb      	str	r3, [r7, #28]
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	e0a1      	b.n	8004e90 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d5a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	61bb      	str	r3, [r7, #24]
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	695b      	ldr	r3, [r3, #20]
 8004d66:	61bb      	str	r3, [r7, #24]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	699b      	ldr	r3, [r3, #24]
 8004d6e:	61bb      	str	r3, [r7, #24]
 8004d70:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	681a      	ldr	r2, [r3, #0]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d80:	601a      	str	r2, [r3, #0]
 8004d82:	e085      	b.n	8004e90 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	2b02      	cmp	r3, #2
 8004d8c:	d14d      	bne.n	8004e2a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d90:	2b04      	cmp	r3, #4
 8004d92:	d016      	beq.n	8004dc2 <I2C_Master_ADDR+0x228>
 8004d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d96:	2b02      	cmp	r3, #2
 8004d98:	d013      	beq.n	8004dc2 <I2C_Master_ADDR+0x228>
 8004d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d9c:	2b10      	cmp	r3, #16
 8004d9e:	d010      	beq.n	8004dc2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dae:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004dbe:	601a      	str	r2, [r3, #0]
 8004dc0:	e007      	b.n	8004dd2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004dd0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ddc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004de0:	d117      	bne.n	8004e12 <I2C_Master_ADDR+0x278>
 8004de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004de4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004de8:	d00b      	beq.n	8004e02 <I2C_Master_ADDR+0x268>
 8004dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dec:	2b01      	cmp	r3, #1
 8004dee:	d008      	beq.n	8004e02 <I2C_Master_ADDR+0x268>
 8004df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004df2:	2b08      	cmp	r3, #8
 8004df4:	d005      	beq.n	8004e02 <I2C_Master_ADDR+0x268>
 8004df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004df8:	2b10      	cmp	r3, #16
 8004dfa:	d002      	beq.n	8004e02 <I2C_Master_ADDR+0x268>
 8004dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dfe:	2b20      	cmp	r3, #32
 8004e00:	d107      	bne.n	8004e12 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685a      	ldr	r2, [r3, #4]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e10:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e12:	2300      	movs	r3, #0
 8004e14:	617b      	str	r3, [r7, #20]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	695b      	ldr	r3, [r3, #20]
 8004e1c:	617b      	str	r3, [r7, #20]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	617b      	str	r3, [r7, #20]
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	e032      	b.n	8004e90 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e38:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e48:	d117      	bne.n	8004e7a <I2C_Master_ADDR+0x2e0>
 8004e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e4c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e50:	d00b      	beq.n	8004e6a <I2C_Master_ADDR+0x2d0>
 8004e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d008      	beq.n	8004e6a <I2C_Master_ADDR+0x2d0>
 8004e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e5a:	2b08      	cmp	r3, #8
 8004e5c:	d005      	beq.n	8004e6a <I2C_Master_ADDR+0x2d0>
 8004e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e60:	2b10      	cmp	r3, #16
 8004e62:	d002      	beq.n	8004e6a <I2C_Master_ADDR+0x2d0>
 8004e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e66:	2b20      	cmp	r3, #32
 8004e68:	d107      	bne.n	8004e7a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	685a      	ldr	r2, [r3, #4]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e78:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	613b      	str	r3, [r7, #16]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	613b      	str	r3, [r7, #16]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	613b      	str	r3, [r7, #16]
 8004e8e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2200      	movs	r2, #0
 8004e94:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004e96:	e00b      	b.n	8004eb0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e98:	2300      	movs	r3, #0
 8004e9a:	60fb      	str	r3, [r7, #12]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	60fb      	str	r3, [r7, #12]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	60fb      	str	r3, [r7, #12]
 8004eac:	68fb      	ldr	r3, [r7, #12]
}
 8004eae:	e7ff      	b.n	8004eb0 <I2C_Master_ADDR+0x316>
 8004eb0:	bf00      	nop
 8004eb2:	3744      	adds	r7, #68	@ 0x44
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eca:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d02b      	beq.n	8004f2e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eda:	781a      	ldrb	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee6:	1c5a      	adds	r2, r3, #1
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ef0:	b29b      	uxth	r3, r3
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	b29a      	uxth	r2, r3
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d114      	bne.n	8004f2e <I2C_SlaveTransmit_TXE+0x72>
 8004f04:	7bfb      	ldrb	r3, [r7, #15]
 8004f06:	2b29      	cmp	r3, #41	@ 0x29
 8004f08:	d111      	bne.n	8004f2e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	685a      	ldr	r2, [r3, #4]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f18:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2221      	movs	r2, #33	@ 0x21
 8004f1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2228      	movs	r2, #40	@ 0x28
 8004f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f7ff f9cb 	bl	80042c4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004f2e:	bf00      	nop
 8004f30:	3710      	adds	r7, #16
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}

08004f36 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b083      	sub	sp, #12
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d011      	beq.n	8004f6c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4c:	781a      	ldrb	r2, [r3, #0]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f58:	1c5a      	adds	r2, r3, #1
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	3b01      	subs	r3, #1
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004f6c:	bf00      	nop
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f86:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d02c      	beq.n	8004fec <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	691a      	ldr	r2, [r3, #16]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f9c:	b2d2      	uxtb	r2, r2
 8004f9e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa4:	1c5a      	adds	r2, r3, #1
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d114      	bne.n	8004fec <I2C_SlaveReceive_RXNE+0x74>
 8004fc2:	7bfb      	ldrb	r3, [r7, #15]
 8004fc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fc6:	d111      	bne.n	8004fec <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	685a      	ldr	r2, [r3, #4]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fd6:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2222      	movs	r2, #34	@ 0x22
 8004fdc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2228      	movs	r2, #40	@ 0x28
 8004fe2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f7ff f976 	bl	80042d8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004fec:	bf00      	nop
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005000:	b29b      	uxth	r3, r3
 8005002:	2b00      	cmp	r3, #0
 8005004:	d012      	beq.n	800502c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	691a      	ldr	r2, [r3, #16]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005010:	b2d2      	uxtb	r2, r2
 8005012:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005018:	1c5a      	adds	r2, r3, #1
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005022:	b29b      	uxth	r3, r3
 8005024:	3b01      	subs	r3, #1
 8005026:	b29a      	uxth	r2, r3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b084      	sub	sp, #16
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005042:	2300      	movs	r3, #0
 8005044:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800504c:	b2db      	uxtb	r3, r3
 800504e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005052:	2b28      	cmp	r3, #40	@ 0x28
 8005054:	d127      	bne.n	80050a6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	685a      	ldr	r2, [r3, #4]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005064:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	089b      	lsrs	r3, r3, #2
 800506a:	f003 0301 	and.w	r3, r3, #1
 800506e:	2b00      	cmp	r3, #0
 8005070:	d101      	bne.n	8005076 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005072:	2301      	movs	r3, #1
 8005074:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	09db      	lsrs	r3, r3, #7
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	2b00      	cmp	r3, #0
 8005080:	d103      	bne.n	800508a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	81bb      	strh	r3, [r7, #12]
 8005088:	e002      	b.n	8005090 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	699b      	ldr	r3, [r3, #24]
 800508e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005098:	89ba      	ldrh	r2, [r7, #12]
 800509a:	7bfb      	ldrb	r3, [r7, #15]
 800509c:	4619      	mov	r1, r3
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f7ff f924 	bl	80042ec <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80050a4:	e00e      	b.n	80050c4 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050a6:	2300      	movs	r3, #0
 80050a8:	60bb      	str	r3, [r7, #8]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	695b      	ldr	r3, [r3, #20]
 80050b0:	60bb      	str	r3, [r7, #8]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	699b      	ldr	r3, [r3, #24]
 80050b8:	60bb      	str	r3, [r7, #8]
 80050ba:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80050c4:	bf00      	nop
 80050c6:	3710      	adds	r7, #16
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050da:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	685a      	ldr	r2, [r3, #4]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80050ea:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80050ec:	2300      	movs	r3, #0
 80050ee:	60bb      	str	r3, [r7, #8]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	60bb      	str	r3, [r7, #8]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f042 0201 	orr.w	r2, r2, #1
 8005106:	601a      	str	r2, [r3, #0]
 8005108:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005118:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005124:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005128:	d172      	bne.n	8005210 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800512a:	7bfb      	ldrb	r3, [r7, #15]
 800512c:	2b22      	cmp	r3, #34	@ 0x22
 800512e:	d002      	beq.n	8005136 <I2C_Slave_STOPF+0x6a>
 8005130:	7bfb      	ldrb	r3, [r7, #15]
 8005132:	2b2a      	cmp	r3, #42	@ 0x2a
 8005134:	d135      	bne.n	80051a2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	b29a      	uxth	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005148:	b29b      	uxth	r3, r3
 800514a:	2b00      	cmp	r3, #0
 800514c:	d005      	beq.n	800515a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005152:	f043 0204 	orr.w	r2, r3, #4
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	685a      	ldr	r2, [r3, #4]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005168:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800516e:	4618      	mov	r0, r3
 8005170:	f7fd ffdd 	bl	800312e <HAL_DMA_GetState>
 8005174:	4603      	mov	r3, r0
 8005176:	2b01      	cmp	r3, #1
 8005178:	d049      	beq.n	800520e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800517e:	4a69      	ldr	r2, [pc, #420]	@ (8005324 <I2C_Slave_STOPF+0x258>)
 8005180:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005186:	4618      	mov	r0, r3
 8005188:	f7fd ffaf 	bl	80030ea <HAL_DMA_Abort_IT>
 800518c:	4603      	mov	r3, r0
 800518e:	2b00      	cmp	r3, #0
 8005190:	d03d      	beq.n	800520e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005198:	687a      	ldr	r2, [r7, #4]
 800519a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800519c:	4610      	mov	r0, r2
 800519e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051a0:	e035      	b.n	800520e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	b29a      	uxth	r2, r3
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d005      	beq.n	80051c6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051be:	f043 0204 	orr.w	r2, r3, #4
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051d4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051da:	4618      	mov	r0, r3
 80051dc:	f7fd ffa7 	bl	800312e <HAL_DMA_GetState>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d014      	beq.n	8005210 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051ea:	4a4e      	ldr	r2, [pc, #312]	@ (8005324 <I2C_Slave_STOPF+0x258>)
 80051ec:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051f2:	4618      	mov	r0, r3
 80051f4:	f7fd ff79 	bl	80030ea <HAL_DMA_Abort_IT>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d008      	beq.n	8005210 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005202:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005208:	4610      	mov	r0, r2
 800520a:	4798      	blx	r3
 800520c:	e000      	b.n	8005210 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800520e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005214:	b29b      	uxth	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	d03e      	beq.n	8005298 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	695b      	ldr	r3, [r3, #20]
 8005220:	f003 0304 	and.w	r3, r3, #4
 8005224:	2b04      	cmp	r3, #4
 8005226:	d112      	bne.n	800524e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	691a      	ldr	r2, [r3, #16]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523a:	1c5a      	adds	r2, r3, #1
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005244:	b29b      	uxth	r3, r3
 8005246:	3b01      	subs	r3, #1
 8005248:	b29a      	uxth	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	695b      	ldr	r3, [r3, #20]
 8005254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005258:	2b40      	cmp	r3, #64	@ 0x40
 800525a:	d112      	bne.n	8005282 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	691a      	ldr	r2, [r3, #16]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005266:	b2d2      	uxtb	r2, r2
 8005268:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800526e:	1c5a      	adds	r2, r3, #1
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005278:	b29b      	uxth	r3, r3
 800527a:	3b01      	subs	r3, #1
 800527c:	b29a      	uxth	r2, r3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005286:	b29b      	uxth	r3, r3
 8005288:	2b00      	cmp	r3, #0
 800528a:	d005      	beq.n	8005298 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005290:	f043 0204 	orr.w	r2, r3, #4
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800529c:	2b00      	cmp	r3, #0
 800529e:	d003      	beq.n	80052a8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f000 f8b7 	bl	8005414 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80052a6:	e039      	b.n	800531c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80052a8:	7bfb      	ldrb	r3, [r7, #15]
 80052aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80052ac:	d109      	bne.n	80052c2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2228      	movs	r2, #40	@ 0x28
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f7ff f80b 	bl	80042d8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b28      	cmp	r3, #40	@ 0x28
 80052cc:	d111      	bne.n	80052f2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	4a15      	ldr	r2, [pc, #84]	@ (8005328 <I2C_Slave_STOPF+0x25c>)
 80052d2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2220      	movs	r2, #32
 80052de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f7ff f80c 	bl	8004308 <HAL_I2C_ListenCpltCallback>
}
 80052f0:	e014      	b.n	800531c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f6:	2b22      	cmp	r3, #34	@ 0x22
 80052f8:	d002      	beq.n	8005300 <I2C_Slave_STOPF+0x234>
 80052fa:	7bfb      	ldrb	r3, [r7, #15]
 80052fc:	2b22      	cmp	r3, #34	@ 0x22
 80052fe:	d10d      	bne.n	800531c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2220      	movs	r2, #32
 800530a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f7fe ffde 	bl	80042d8 <HAL_I2C_SlaveRxCpltCallback>
}
 800531c:	bf00      	nop
 800531e:	3710      	adds	r7, #16
 8005320:	46bd      	mov	sp, r7
 8005322:	bd80      	pop	{r7, pc}
 8005324:	08005679 	.word	0x08005679
 8005328:	ffff0000 	.word	0xffff0000

0800532c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800533a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005340:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	2b08      	cmp	r3, #8
 8005346:	d002      	beq.n	800534e <I2C_Slave_AF+0x22>
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	2b20      	cmp	r3, #32
 800534c:	d129      	bne.n	80053a2 <I2C_Slave_AF+0x76>
 800534e:	7bfb      	ldrb	r3, [r7, #15]
 8005350:	2b28      	cmp	r3, #40	@ 0x28
 8005352:	d126      	bne.n	80053a2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a2e      	ldr	r2, [pc, #184]	@ (8005410 <I2C_Slave_AF+0xe4>)
 8005358:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685a      	ldr	r2, [r3, #4]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005368:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005372:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005382:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2220      	movs	r2, #32
 800538e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f7fe ffb4 	bl	8004308 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80053a0:	e031      	b.n	8005406 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80053a2:	7bfb      	ldrb	r3, [r7, #15]
 80053a4:	2b21      	cmp	r3, #33	@ 0x21
 80053a6:	d129      	bne.n	80053fc <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a19      	ldr	r2, [pc, #100]	@ (8005410 <I2C_Slave_AF+0xe4>)
 80053ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2221      	movs	r2, #33	@ 0x21
 80053b2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2220      	movs	r2, #32
 80053b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	685a      	ldr	r2, [r3, #4]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80053d2:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80053dc:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053ec:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f7fe fac1 	bl	8003976 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f7fe ff65 	bl	80042c4 <HAL_I2C_SlaveTxCpltCallback>
}
 80053fa:	e004      	b.n	8005406 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005404:	615a      	str	r2, [r3, #20]
}
 8005406:	bf00      	nop
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	ffff0000 	.word	0xffff0000

08005414 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005422:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800542a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800542c:	7bbb      	ldrb	r3, [r7, #14]
 800542e:	2b10      	cmp	r3, #16
 8005430:	d002      	beq.n	8005438 <I2C_ITError+0x24>
 8005432:	7bbb      	ldrb	r3, [r7, #14]
 8005434:	2b40      	cmp	r3, #64	@ 0x40
 8005436:	d10a      	bne.n	800544e <I2C_ITError+0x3a>
 8005438:	7bfb      	ldrb	r3, [r7, #15]
 800543a:	2b22      	cmp	r3, #34	@ 0x22
 800543c:	d107      	bne.n	800544e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800544c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800544e:	7bfb      	ldrb	r3, [r7, #15]
 8005450:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005454:	2b28      	cmp	r3, #40	@ 0x28
 8005456:	d107      	bne.n	8005468 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2228      	movs	r2, #40	@ 0x28
 8005462:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005466:	e015      	b.n	8005494 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005472:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005476:	d00a      	beq.n	800548e <I2C_ITError+0x7a>
 8005478:	7bfb      	ldrb	r3, [r7, #15]
 800547a:	2b60      	cmp	r3, #96	@ 0x60
 800547c:	d007      	beq.n	800548e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2220      	movs	r2, #32
 8005482:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800549e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054a2:	d162      	bne.n	800556a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	685a      	ldr	r2, [r3, #4]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80054b2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054b8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d020      	beq.n	8005504 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054c6:	4a6a      	ldr	r2, [pc, #424]	@ (8005670 <I2C_ITError+0x25c>)
 80054c8:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054ce:	4618      	mov	r0, r3
 80054d0:	f7fd fe0b 	bl	80030ea <HAL_DMA_Abort_IT>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	f000 8089 	beq.w	80055ee <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681a      	ldr	r2, [r3, #0]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f022 0201 	bic.w	r2, r2, #1
 80054ea:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2220      	movs	r2, #32
 80054f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054fa:	687a      	ldr	r2, [r7, #4]
 80054fc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80054fe:	4610      	mov	r0, r2
 8005500:	4798      	blx	r3
 8005502:	e074      	b.n	80055ee <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005508:	4a59      	ldr	r2, [pc, #356]	@ (8005670 <I2C_ITError+0x25c>)
 800550a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005510:	4618      	mov	r0, r3
 8005512:	f7fd fdea 	bl	80030ea <HAL_DMA_Abort_IT>
 8005516:	4603      	mov	r3, r0
 8005518:	2b00      	cmp	r3, #0
 800551a:	d068      	beq.n	80055ee <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005526:	2b40      	cmp	r3, #64	@ 0x40
 8005528:	d10b      	bne.n	8005542 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	691a      	ldr	r2, [r3, #16]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005534:	b2d2      	uxtb	r2, r2
 8005536:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553c:	1c5a      	adds	r2, r3, #1
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f022 0201 	bic.w	r2, r2, #1
 8005550:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2220      	movs	r2, #32
 8005556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800555e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005564:	4610      	mov	r0, r2
 8005566:	4798      	blx	r3
 8005568:	e041      	b.n	80055ee <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b60      	cmp	r3, #96	@ 0x60
 8005574:	d125      	bne.n	80055c2 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2220      	movs	r2, #32
 800557a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800558e:	2b40      	cmp	r3, #64	@ 0x40
 8005590:	d10b      	bne.n	80055aa <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	691a      	ldr	r2, [r3, #16]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800559c:	b2d2      	uxtb	r2, r2
 800559e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a4:	1c5a      	adds	r2, r3, #1
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 0201 	bic.w	r2, r2, #1
 80055b8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f7fe fec2 	bl	8004344 <HAL_I2C_AbortCpltCallback>
 80055c0:	e015      	b.n	80055ee <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	695b      	ldr	r3, [r3, #20]
 80055c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055cc:	2b40      	cmp	r3, #64	@ 0x40
 80055ce:	d10b      	bne.n	80055e8 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	691a      	ldr	r2, [r3, #16]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055da:	b2d2      	uxtb	r2, r2
 80055dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e2:	1c5a      	adds	r2, r3, #1
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f7fd f8d7 	bl	800279c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f2:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	f003 0301 	and.w	r3, r3, #1
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10e      	bne.n	800561c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005604:	2b00      	cmp	r3, #0
 8005606:	d109      	bne.n	800561c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800560e:	2b00      	cmp	r3, #0
 8005610:	d104      	bne.n	800561c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005618:	2b00      	cmp	r3, #0
 800561a:	d007      	beq.n	800562c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685a      	ldr	r2, [r3, #4]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800562a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005632:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005638:	f003 0304 	and.w	r3, r3, #4
 800563c:	2b04      	cmp	r3, #4
 800563e:	d113      	bne.n	8005668 <I2C_ITError+0x254>
 8005640:	7bfb      	ldrb	r3, [r7, #15]
 8005642:	2b28      	cmp	r3, #40	@ 0x28
 8005644:	d110      	bne.n	8005668 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a0a      	ldr	r2, [pc, #40]	@ (8005674 <I2C_ITError+0x260>)
 800564a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2220      	movs	r2, #32
 8005656:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f7fe fe50 	bl	8004308 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005668:	bf00      	nop
 800566a:	3710      	adds	r7, #16
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	08005679 	.word	0x08005679
 8005674:	ffff0000 	.word	0xffff0000

08005678 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b086      	sub	sp, #24
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005680:	2300      	movs	r3, #0
 8005682:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005688:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005690:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005692:	4b4b      	ldr	r3, [pc, #300]	@ (80057c0 <I2C_DMAAbort+0x148>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	08db      	lsrs	r3, r3, #3
 8005698:	4a4a      	ldr	r2, [pc, #296]	@ (80057c4 <I2C_DMAAbort+0x14c>)
 800569a:	fba2 2303 	umull	r2, r3, r2, r3
 800569e:	0a1a      	lsrs	r2, r3, #8
 80056a0:	4613      	mov	r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4413      	add	r3, r2
 80056a6:	00da      	lsls	r2, r3, #3
 80056a8:	1ad3      	subs	r3, r2, r3
 80056aa:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d106      	bne.n	80056c0 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b6:	f043 0220 	orr.w	r2, r3, #32
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80056be:	e00a      	b.n	80056d6 <I2C_DMAAbort+0x5e>
    }
    count--;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	3b01      	subs	r3, #1
 80056c4:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056d4:	d0ea      	beq.n	80056ac <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d003      	beq.n	80056e6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056e2:	2200      	movs	r2, #0
 80056e4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f2:	2200      	movs	r2, #0
 80056f4:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681a      	ldr	r2, [r3, #0]
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005704:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	2200      	movs	r2, #0
 800570a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005710:	2b00      	cmp	r3, #0
 8005712:	d003      	beq.n	800571c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005718:	2200      	movs	r2, #0
 800571a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005720:	2b00      	cmp	r3, #0
 8005722:	d003      	beq.n	800572c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005728:	2200      	movs	r2, #0
 800572a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f022 0201 	bic.w	r2, r2, #1
 800573a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005742:	b2db      	uxtb	r3, r3
 8005744:	2b60      	cmp	r3, #96	@ 0x60
 8005746:	d10e      	bne.n	8005766 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	2220      	movs	r2, #32
 800574c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	2200      	movs	r2, #0
 800575c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800575e:	6978      	ldr	r0, [r7, #20]
 8005760:	f7fe fdf0 	bl	8004344 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005764:	e027      	b.n	80057b6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005766:	7cfb      	ldrb	r3, [r7, #19]
 8005768:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800576c:	2b28      	cmp	r3, #40	@ 0x28
 800576e:	d117      	bne.n	80057a0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f042 0201 	orr.w	r2, r2, #1
 800577e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800578e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	2200      	movs	r2, #0
 8005794:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	2228      	movs	r2, #40	@ 0x28
 800579a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800579e:	e007      	b.n	80057b0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80057a0:	697b      	ldr	r3, [r7, #20]
 80057a2:	2220      	movs	r2, #32
 80057a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057a8:	697b      	ldr	r3, [r7, #20]
 80057aa:	2200      	movs	r2, #0
 80057ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80057b0:	6978      	ldr	r0, [r7, #20]
 80057b2:	f7fc fff3 	bl	800279c <HAL_I2C_ErrorCallback>
}
 80057b6:	bf00      	nop
 80057b8:	3718      	adds	r7, #24
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	20000010 	.word	0x20000010
 80057c4:	14f8b589 	.word	0x14f8b589

080057c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	603b      	str	r3, [r7, #0]
 80057d4:	4613      	mov	r3, r2
 80057d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057d8:	e048      	b.n	800586c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057e0:	d044      	beq.n	800586c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057e2:	f7fd fa9f 	bl	8002d24 <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	683a      	ldr	r2, [r7, #0]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	d302      	bcc.n	80057f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d139      	bne.n	800586c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	0c1b      	lsrs	r3, r3, #16
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d10d      	bne.n	800581e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	695b      	ldr	r3, [r3, #20]
 8005808:	43da      	mvns	r2, r3
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	4013      	ands	r3, r2
 800580e:	b29b      	uxth	r3, r3
 8005810:	2b00      	cmp	r3, #0
 8005812:	bf0c      	ite	eq
 8005814:	2301      	moveq	r3, #1
 8005816:	2300      	movne	r3, #0
 8005818:	b2db      	uxtb	r3, r3
 800581a:	461a      	mov	r2, r3
 800581c:	e00c      	b.n	8005838 <I2C_WaitOnFlagUntilTimeout+0x70>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	699b      	ldr	r3, [r3, #24]
 8005824:	43da      	mvns	r2, r3
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	4013      	ands	r3, r2
 800582a:	b29b      	uxth	r3, r3
 800582c:	2b00      	cmp	r3, #0
 800582e:	bf0c      	ite	eq
 8005830:	2301      	moveq	r3, #1
 8005832:	2300      	movne	r3, #0
 8005834:	b2db      	uxtb	r3, r3
 8005836:	461a      	mov	r2, r3
 8005838:	79fb      	ldrb	r3, [r7, #7]
 800583a:	429a      	cmp	r2, r3
 800583c:	d116      	bne.n	800586c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2200      	movs	r2, #0
 8005842:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2220      	movs	r2, #32
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005858:	f043 0220 	orr.w	r2, r3, #32
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2200      	movs	r2, #0
 8005864:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e023      	b.n	80058b4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	0c1b      	lsrs	r3, r3, #16
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b01      	cmp	r3, #1
 8005874:	d10d      	bne.n	8005892 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	695b      	ldr	r3, [r3, #20]
 800587c:	43da      	mvns	r2, r3
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	4013      	ands	r3, r2
 8005882:	b29b      	uxth	r3, r3
 8005884:	2b00      	cmp	r3, #0
 8005886:	bf0c      	ite	eq
 8005888:	2301      	moveq	r3, #1
 800588a:	2300      	movne	r3, #0
 800588c:	b2db      	uxtb	r3, r3
 800588e:	461a      	mov	r2, r3
 8005890:	e00c      	b.n	80058ac <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	699b      	ldr	r3, [r3, #24]
 8005898:	43da      	mvns	r2, r3
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	4013      	ands	r3, r2
 800589e:	b29b      	uxth	r3, r3
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	bf0c      	ite	eq
 80058a4:	2301      	moveq	r3, #1
 80058a6:	2300      	movne	r3, #0
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	461a      	mov	r2, r3
 80058ac:	79fb      	ldrb	r3, [r7, #7]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d093      	beq.n	80057da <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80058bc:	b480      	push	{r7}
 80058be:	b085      	sub	sp, #20
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80058c4:	2300      	movs	r3, #0
 80058c6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80058c8:	4b13      	ldr	r3, [pc, #76]	@ (8005918 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	08db      	lsrs	r3, r3, #3
 80058ce:	4a13      	ldr	r2, [pc, #76]	@ (800591c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80058d0:	fba2 2303 	umull	r2, r3, r2, r3
 80058d4:	0a1a      	lsrs	r2, r3, #8
 80058d6:	4613      	mov	r3, r2
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	4413      	add	r3, r2
 80058dc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	3b01      	subs	r3, #1
 80058e2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d107      	bne.n	80058fa <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ee:	f043 0220 	orr.w	r2, r3, #32
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e008      	b.n	800590c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005908:	d0e9      	beq.n	80058de <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	20000010 	.word	0x20000010
 800591c:	14f8b589 	.word	0x14f8b589

08005920 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005930:	d103      	bne.n	800593a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005938:	e007      	b.n	800594a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005942:	d102      	bne.n	800594a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2208      	movs	r2, #8
 8005948:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800594a:	bf00      	nop
 800594c:	370c      	adds	r7, #12
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr
	...

08005958 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b082      	sub	sp, #8
 800595c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800595e:	2300      	movs	r3, #0
 8005960:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005962:	2300      	movs	r3, #0
 8005964:	603b      	str	r3, [r7, #0]
 8005966:	4b20      	ldr	r3, [pc, #128]	@ (80059e8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596a:	4a1f      	ldr	r2, [pc, #124]	@ (80059e8 <HAL_PWREx_EnableOverDrive+0x90>)
 800596c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005970:	6413      	str	r3, [r2, #64]	@ 0x40
 8005972:	4b1d      	ldr	r3, [pc, #116]	@ (80059e8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800597a:	603b      	str	r3, [r7, #0]
 800597c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800597e:	4b1b      	ldr	r3, [pc, #108]	@ (80059ec <HAL_PWREx_EnableOverDrive+0x94>)
 8005980:	2201      	movs	r2, #1
 8005982:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005984:	f7fd f9ce 	bl	8002d24 <HAL_GetTick>
 8005988:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800598a:	e009      	b.n	80059a0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800598c:	f7fd f9ca 	bl	8002d24 <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800599a:	d901      	bls.n	80059a0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e01f      	b.n	80059e0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80059a0:	4b13      	ldr	r3, [pc, #76]	@ (80059f0 <HAL_PWREx_EnableOverDrive+0x98>)
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059ac:	d1ee      	bne.n	800598c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80059ae:	4b11      	ldr	r3, [pc, #68]	@ (80059f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80059b0:	2201      	movs	r2, #1
 80059b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80059b4:	f7fd f9b6 	bl	8002d24 <HAL_GetTick>
 80059b8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80059ba:	e009      	b.n	80059d0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80059bc:	f7fd f9b2 	bl	8002d24 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80059ca:	d901      	bls.n	80059d0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e007      	b.n	80059e0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80059d0:	4b07      	ldr	r3, [pc, #28]	@ (80059f0 <HAL_PWREx_EnableOverDrive+0x98>)
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059dc:	d1ee      	bne.n	80059bc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80059de:	2300      	movs	r3, #0
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3708      	adds	r7, #8
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	40023800 	.word	0x40023800
 80059ec:	420e0040 	.word	0x420e0040
 80059f0:	40007000 	.word	0x40007000
 80059f4:	420e0044 	.word	0x420e0044

080059f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d101      	bne.n	8005a0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e0cc      	b.n	8005ba6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a0c:	4b68      	ldr	r3, [pc, #416]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 030f 	and.w	r3, r3, #15
 8005a14:	683a      	ldr	r2, [r7, #0]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	d90c      	bls.n	8005a34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a1a:	4b65      	ldr	r3, [pc, #404]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a1c:	683a      	ldr	r2, [r7, #0]
 8005a1e:	b2d2      	uxtb	r2, r2
 8005a20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a22:	4b63      	ldr	r3, [pc, #396]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 030f 	and.w	r3, r3, #15
 8005a2a:	683a      	ldr	r2, [r7, #0]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d001      	beq.n	8005a34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e0b8      	b.n	8005ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f003 0302 	and.w	r3, r3, #2
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d020      	beq.n	8005a82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0304 	and.w	r3, r3, #4
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d005      	beq.n	8005a58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a4c:	4b59      	ldr	r3, [pc, #356]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	4a58      	ldr	r2, [pc, #352]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a52:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005a56:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0308 	and.w	r3, r3, #8
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d005      	beq.n	8005a70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a64:	4b53      	ldr	r3, [pc, #332]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	4a52      	ldr	r2, [pc, #328]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a6a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005a6e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a70:	4b50      	ldr	r3, [pc, #320]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	494d      	ldr	r1, [pc, #308]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d044      	beq.n	8005b18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d107      	bne.n	8005aa6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a96:	4b47      	ldr	r3, [pc, #284]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d119      	bne.n	8005ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e07f      	b.n	8005ba6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	2b02      	cmp	r3, #2
 8005aac:	d003      	beq.n	8005ab6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005ab2:	2b03      	cmp	r3, #3
 8005ab4:	d107      	bne.n	8005ac6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d109      	bne.n	8005ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e06f      	b.n	8005ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ac6:	4b3b      	ldr	r3, [pc, #236]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 0302 	and.w	r3, r3, #2
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d101      	bne.n	8005ad6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	e067      	b.n	8005ba6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ad6:	4b37      	ldr	r3, [pc, #220]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f023 0203 	bic.w	r2, r3, #3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	4934      	ldr	r1, [pc, #208]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ae8:	f7fd f91c 	bl	8002d24 <HAL_GetTick>
 8005aec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aee:	e00a      	b.n	8005b06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005af0:	f7fd f918 	bl	8002d24 <HAL_GetTick>
 8005af4:	4602      	mov	r2, r0
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d901      	bls.n	8005b06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b02:	2303      	movs	r3, #3
 8005b04:	e04f      	b.n	8005ba6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b06:	4b2b      	ldr	r3, [pc, #172]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	f003 020c 	and.w	r2, r3, #12
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	009b      	lsls	r3, r3, #2
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d1eb      	bne.n	8005af0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b18:	4b25      	ldr	r3, [pc, #148]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f003 030f 	and.w	r3, r3, #15
 8005b20:	683a      	ldr	r2, [r7, #0]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d20c      	bcs.n	8005b40 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b26:	4b22      	ldr	r3, [pc, #136]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b28:	683a      	ldr	r2, [r7, #0]
 8005b2a:	b2d2      	uxtb	r2, r2
 8005b2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b2e:	4b20      	ldr	r3, [pc, #128]	@ (8005bb0 <HAL_RCC_ClockConfig+0x1b8>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f003 030f 	and.w	r3, r3, #15
 8005b36:	683a      	ldr	r2, [r7, #0]
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d001      	beq.n	8005b40 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e032      	b.n	8005ba6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 0304 	and.w	r3, r3, #4
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d008      	beq.n	8005b5e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b4c:	4b19      	ldr	r3, [pc, #100]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	4916      	ldr	r1, [pc, #88]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f003 0308 	and.w	r3, r3, #8
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d009      	beq.n	8005b7e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b6a:	4b12      	ldr	r3, [pc, #72]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	691b      	ldr	r3, [r3, #16]
 8005b76:	00db      	lsls	r3, r3, #3
 8005b78:	490e      	ldr	r1, [pc, #56]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005b7e:	f000 f855 	bl	8005c2c <HAL_RCC_GetSysClockFreq>
 8005b82:	4602      	mov	r2, r0
 8005b84:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb4 <HAL_RCC_ClockConfig+0x1bc>)
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	091b      	lsrs	r3, r3, #4
 8005b8a:	f003 030f 	and.w	r3, r3, #15
 8005b8e:	490a      	ldr	r1, [pc, #40]	@ (8005bb8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b90:	5ccb      	ldrb	r3, [r1, r3]
 8005b92:	fa22 f303 	lsr.w	r3, r2, r3
 8005b96:	4a09      	ldr	r2, [pc, #36]	@ (8005bbc <HAL_RCC_ClockConfig+0x1c4>)
 8005b98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005b9a:	4b09      	ldr	r3, [pc, #36]	@ (8005bc0 <HAL_RCC_ClockConfig+0x1c8>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f7fd f87c 	bl	8002c9c <HAL_InitTick>

  return HAL_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3710      	adds	r7, #16
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	bf00      	nop
 8005bb0:	40023c00 	.word	0x40023c00
 8005bb4:	40023800 	.word	0x40023800
 8005bb8:	08008058 	.word	0x08008058
 8005bbc:	20000010 	.word	0x20000010
 8005bc0:	20000014 	.word	0x20000014

08005bc4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bc8:	4b03      	ldr	r3, [pc, #12]	@ (8005bd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005bca:	681b      	ldr	r3, [r3, #0]
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr
 8005bd6:	bf00      	nop
 8005bd8:	20000010 	.word	0x20000010

08005bdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005be0:	f7ff fff0 	bl	8005bc4 <HAL_RCC_GetHCLKFreq>
 8005be4:	4602      	mov	r2, r0
 8005be6:	4b05      	ldr	r3, [pc, #20]	@ (8005bfc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005be8:	689b      	ldr	r3, [r3, #8]
 8005bea:	0a9b      	lsrs	r3, r3, #10
 8005bec:	f003 0307 	and.w	r3, r3, #7
 8005bf0:	4903      	ldr	r1, [pc, #12]	@ (8005c00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bf2:	5ccb      	ldrb	r3, [r1, r3]
 8005bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	bd80      	pop	{r7, pc}
 8005bfc:	40023800 	.word	0x40023800
 8005c00:	08008068 	.word	0x08008068

08005c04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005c08:	f7ff ffdc 	bl	8005bc4 <HAL_RCC_GetHCLKFreq>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	4b05      	ldr	r3, [pc, #20]	@ (8005c24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	0b5b      	lsrs	r3, r3, #13
 8005c14:	f003 0307 	and.w	r3, r3, #7
 8005c18:	4903      	ldr	r1, [pc, #12]	@ (8005c28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c1a:	5ccb      	ldrb	r3, [r1, r3]
 8005c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	40023800 	.word	0x40023800
 8005c28:	08008068 	.word	0x08008068

08005c2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c30:	b0ae      	sub	sp, #184	@ 0xb8
 8005c32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005c40:	2300      	movs	r3, #0
 8005c42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005c46:	2300      	movs	r3, #0
 8005c48:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c52:	4bcb      	ldr	r3, [pc, #812]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	f003 030c 	and.w	r3, r3, #12
 8005c5a:	2b0c      	cmp	r3, #12
 8005c5c:	f200 8206 	bhi.w	800606c <HAL_RCC_GetSysClockFreq+0x440>
 8005c60:	a201      	add	r2, pc, #4	@ (adr r2, 8005c68 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005c62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c66:	bf00      	nop
 8005c68:	08005c9d 	.word	0x08005c9d
 8005c6c:	0800606d 	.word	0x0800606d
 8005c70:	0800606d 	.word	0x0800606d
 8005c74:	0800606d 	.word	0x0800606d
 8005c78:	08005ca5 	.word	0x08005ca5
 8005c7c:	0800606d 	.word	0x0800606d
 8005c80:	0800606d 	.word	0x0800606d
 8005c84:	0800606d 	.word	0x0800606d
 8005c88:	08005cad 	.word	0x08005cad
 8005c8c:	0800606d 	.word	0x0800606d
 8005c90:	0800606d 	.word	0x0800606d
 8005c94:	0800606d 	.word	0x0800606d
 8005c98:	08005e9d 	.word	0x08005e9d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c9c:	4bb9      	ldr	r3, [pc, #740]	@ (8005f84 <HAL_RCC_GetSysClockFreq+0x358>)
 8005c9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005ca2:	e1e7      	b.n	8006074 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005ca4:	4bb8      	ldr	r3, [pc, #736]	@ (8005f88 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005ca6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005caa:	e1e3      	b.n	8006074 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005cac:	4bb4      	ldr	r3, [pc, #720]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005cb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005cb8:	4bb1      	ldr	r3, [pc, #708]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d071      	beq.n	8005da8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cc4:	4bae      	ldr	r3, [pc, #696]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	099b      	lsrs	r3, r3, #6
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005cd0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8005cd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005cd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cdc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005ce6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005cea:	4622      	mov	r2, r4
 8005cec:	462b      	mov	r3, r5
 8005cee:	f04f 0000 	mov.w	r0, #0
 8005cf2:	f04f 0100 	mov.w	r1, #0
 8005cf6:	0159      	lsls	r1, r3, #5
 8005cf8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005cfc:	0150      	lsls	r0, r2, #5
 8005cfe:	4602      	mov	r2, r0
 8005d00:	460b      	mov	r3, r1
 8005d02:	4621      	mov	r1, r4
 8005d04:	1a51      	subs	r1, r2, r1
 8005d06:	6439      	str	r1, [r7, #64]	@ 0x40
 8005d08:	4629      	mov	r1, r5
 8005d0a:	eb63 0301 	sbc.w	r3, r3, r1
 8005d0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d10:	f04f 0200 	mov.w	r2, #0
 8005d14:	f04f 0300 	mov.w	r3, #0
 8005d18:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8005d1c:	4649      	mov	r1, r9
 8005d1e:	018b      	lsls	r3, r1, #6
 8005d20:	4641      	mov	r1, r8
 8005d22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005d26:	4641      	mov	r1, r8
 8005d28:	018a      	lsls	r2, r1, #6
 8005d2a:	4641      	mov	r1, r8
 8005d2c:	1a51      	subs	r1, r2, r1
 8005d2e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005d30:	4649      	mov	r1, r9
 8005d32:	eb63 0301 	sbc.w	r3, r3, r1
 8005d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d38:	f04f 0200 	mov.w	r2, #0
 8005d3c:	f04f 0300 	mov.w	r3, #0
 8005d40:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005d44:	4649      	mov	r1, r9
 8005d46:	00cb      	lsls	r3, r1, #3
 8005d48:	4641      	mov	r1, r8
 8005d4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d4e:	4641      	mov	r1, r8
 8005d50:	00ca      	lsls	r2, r1, #3
 8005d52:	4610      	mov	r0, r2
 8005d54:	4619      	mov	r1, r3
 8005d56:	4603      	mov	r3, r0
 8005d58:	4622      	mov	r2, r4
 8005d5a:	189b      	adds	r3, r3, r2
 8005d5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d5e:	462b      	mov	r3, r5
 8005d60:	460a      	mov	r2, r1
 8005d62:	eb42 0303 	adc.w	r3, r2, r3
 8005d66:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d68:	f04f 0200 	mov.w	r2, #0
 8005d6c:	f04f 0300 	mov.w	r3, #0
 8005d70:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005d74:	4629      	mov	r1, r5
 8005d76:	024b      	lsls	r3, r1, #9
 8005d78:	4621      	mov	r1, r4
 8005d7a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005d7e:	4621      	mov	r1, r4
 8005d80:	024a      	lsls	r2, r1, #9
 8005d82:	4610      	mov	r0, r2
 8005d84:	4619      	mov	r1, r3
 8005d86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d90:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005d94:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005d98:	f7fa fa92 	bl	80002c0 <__aeabi_uldivmod>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	460b      	mov	r3, r1
 8005da0:	4613      	mov	r3, r2
 8005da2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005da6:	e067      	b.n	8005e78 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005da8:	4b75      	ldr	r3, [pc, #468]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	099b      	lsrs	r3, r3, #6
 8005dae:	2200      	movs	r2, #0
 8005db0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005db4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005db8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005dbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dc0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005dc6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8005dca:	4622      	mov	r2, r4
 8005dcc:	462b      	mov	r3, r5
 8005dce:	f04f 0000 	mov.w	r0, #0
 8005dd2:	f04f 0100 	mov.w	r1, #0
 8005dd6:	0159      	lsls	r1, r3, #5
 8005dd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ddc:	0150      	lsls	r0, r2, #5
 8005dde:	4602      	mov	r2, r0
 8005de0:	460b      	mov	r3, r1
 8005de2:	4621      	mov	r1, r4
 8005de4:	1a51      	subs	r1, r2, r1
 8005de6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005de8:	4629      	mov	r1, r5
 8005dea:	eb63 0301 	sbc.w	r3, r3, r1
 8005dee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005df0:	f04f 0200 	mov.w	r2, #0
 8005df4:	f04f 0300 	mov.w	r3, #0
 8005df8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8005dfc:	4649      	mov	r1, r9
 8005dfe:	018b      	lsls	r3, r1, #6
 8005e00:	4641      	mov	r1, r8
 8005e02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005e06:	4641      	mov	r1, r8
 8005e08:	018a      	lsls	r2, r1, #6
 8005e0a:	4641      	mov	r1, r8
 8005e0c:	ebb2 0a01 	subs.w	sl, r2, r1
 8005e10:	4649      	mov	r1, r9
 8005e12:	eb63 0b01 	sbc.w	fp, r3, r1
 8005e16:	f04f 0200 	mov.w	r2, #0
 8005e1a:	f04f 0300 	mov.w	r3, #0
 8005e1e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005e22:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005e26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e2a:	4692      	mov	sl, r2
 8005e2c:	469b      	mov	fp, r3
 8005e2e:	4623      	mov	r3, r4
 8005e30:	eb1a 0303 	adds.w	r3, sl, r3
 8005e34:	623b      	str	r3, [r7, #32]
 8005e36:	462b      	mov	r3, r5
 8005e38:	eb4b 0303 	adc.w	r3, fp, r3
 8005e3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e3e:	f04f 0200 	mov.w	r2, #0
 8005e42:	f04f 0300 	mov.w	r3, #0
 8005e46:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005e4a:	4629      	mov	r1, r5
 8005e4c:	028b      	lsls	r3, r1, #10
 8005e4e:	4621      	mov	r1, r4
 8005e50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005e54:	4621      	mov	r1, r4
 8005e56:	028a      	lsls	r2, r1, #10
 8005e58:	4610      	mov	r0, r2
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005e60:	2200      	movs	r2, #0
 8005e62:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e64:	677a      	str	r2, [r7, #116]	@ 0x74
 8005e66:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8005e6a:	f7fa fa29 	bl	80002c0 <__aeabi_uldivmod>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	460b      	mov	r3, r1
 8005e72:	4613      	mov	r3, r2
 8005e74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005e78:	4b41      	ldr	r3, [pc, #260]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	0c1b      	lsrs	r3, r3, #16
 8005e7e:	f003 0303 	and.w	r3, r3, #3
 8005e82:	3301      	adds	r3, #1
 8005e84:	005b      	lsls	r3, r3, #1
 8005e86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8005e8a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005e8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005e9a:	e0eb      	b.n	8006074 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005e9c:	4b38      	ldr	r3, [pc, #224]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ea4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ea8:	4b35      	ldr	r3, [pc, #212]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d06b      	beq.n	8005f8c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005eb4:	4b32      	ldr	r3, [pc, #200]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x354>)
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	099b      	lsrs	r3, r3, #6
 8005eba:	2200      	movs	r2, #0
 8005ebc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ebe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005ec0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ec6:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ec8:	2300      	movs	r3, #0
 8005eca:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ecc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005ed0:	4622      	mov	r2, r4
 8005ed2:	462b      	mov	r3, r5
 8005ed4:	f04f 0000 	mov.w	r0, #0
 8005ed8:	f04f 0100 	mov.w	r1, #0
 8005edc:	0159      	lsls	r1, r3, #5
 8005ede:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ee2:	0150      	lsls	r0, r2, #5
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	460b      	mov	r3, r1
 8005ee8:	4621      	mov	r1, r4
 8005eea:	1a51      	subs	r1, r2, r1
 8005eec:	61b9      	str	r1, [r7, #24]
 8005eee:	4629      	mov	r1, r5
 8005ef0:	eb63 0301 	sbc.w	r3, r3, r1
 8005ef4:	61fb      	str	r3, [r7, #28]
 8005ef6:	f04f 0200 	mov.w	r2, #0
 8005efa:	f04f 0300 	mov.w	r3, #0
 8005efe:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005f02:	4659      	mov	r1, fp
 8005f04:	018b      	lsls	r3, r1, #6
 8005f06:	4651      	mov	r1, sl
 8005f08:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005f0c:	4651      	mov	r1, sl
 8005f0e:	018a      	lsls	r2, r1, #6
 8005f10:	4651      	mov	r1, sl
 8005f12:	ebb2 0801 	subs.w	r8, r2, r1
 8005f16:	4659      	mov	r1, fp
 8005f18:	eb63 0901 	sbc.w	r9, r3, r1
 8005f1c:	f04f 0200 	mov.w	r2, #0
 8005f20:	f04f 0300 	mov.w	r3, #0
 8005f24:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f28:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f2c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f30:	4690      	mov	r8, r2
 8005f32:	4699      	mov	r9, r3
 8005f34:	4623      	mov	r3, r4
 8005f36:	eb18 0303 	adds.w	r3, r8, r3
 8005f3a:	613b      	str	r3, [r7, #16]
 8005f3c:	462b      	mov	r3, r5
 8005f3e:	eb49 0303 	adc.w	r3, r9, r3
 8005f42:	617b      	str	r3, [r7, #20]
 8005f44:	f04f 0200 	mov.w	r2, #0
 8005f48:	f04f 0300 	mov.w	r3, #0
 8005f4c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005f50:	4629      	mov	r1, r5
 8005f52:	024b      	lsls	r3, r1, #9
 8005f54:	4621      	mov	r1, r4
 8005f56:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005f5a:	4621      	mov	r1, r4
 8005f5c:	024a      	lsls	r2, r1, #9
 8005f5e:	4610      	mov	r0, r2
 8005f60:	4619      	mov	r1, r3
 8005f62:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f66:	2200      	movs	r2, #0
 8005f68:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f6a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005f6c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005f70:	f7fa f9a6 	bl	80002c0 <__aeabi_uldivmod>
 8005f74:	4602      	mov	r2, r0
 8005f76:	460b      	mov	r3, r1
 8005f78:	4613      	mov	r3, r2
 8005f7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f7e:	e065      	b.n	800604c <HAL_RCC_GetSysClockFreq+0x420>
 8005f80:	40023800 	.word	0x40023800
 8005f84:	00f42400 	.word	0x00f42400
 8005f88:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f8c:	4b3d      	ldr	r3, [pc, #244]	@ (8006084 <HAL_RCC_GetSysClockFreq+0x458>)
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	099b      	lsrs	r3, r3, #6
 8005f92:	2200      	movs	r2, #0
 8005f94:	4618      	mov	r0, r3
 8005f96:	4611      	mov	r1, r2
 8005f98:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005f9c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	657b      	str	r3, [r7, #84]	@ 0x54
 8005fa2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8005fa6:	4642      	mov	r2, r8
 8005fa8:	464b      	mov	r3, r9
 8005faa:	f04f 0000 	mov.w	r0, #0
 8005fae:	f04f 0100 	mov.w	r1, #0
 8005fb2:	0159      	lsls	r1, r3, #5
 8005fb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fb8:	0150      	lsls	r0, r2, #5
 8005fba:	4602      	mov	r2, r0
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	4641      	mov	r1, r8
 8005fc0:	1a51      	subs	r1, r2, r1
 8005fc2:	60b9      	str	r1, [r7, #8]
 8005fc4:	4649      	mov	r1, r9
 8005fc6:	eb63 0301 	sbc.w	r3, r3, r1
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	f04f 0200 	mov.w	r2, #0
 8005fd0:	f04f 0300 	mov.w	r3, #0
 8005fd4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005fd8:	4659      	mov	r1, fp
 8005fda:	018b      	lsls	r3, r1, #6
 8005fdc:	4651      	mov	r1, sl
 8005fde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005fe2:	4651      	mov	r1, sl
 8005fe4:	018a      	lsls	r2, r1, #6
 8005fe6:	4651      	mov	r1, sl
 8005fe8:	1a54      	subs	r4, r2, r1
 8005fea:	4659      	mov	r1, fp
 8005fec:	eb63 0501 	sbc.w	r5, r3, r1
 8005ff0:	f04f 0200 	mov.w	r2, #0
 8005ff4:	f04f 0300 	mov.w	r3, #0
 8005ff8:	00eb      	lsls	r3, r5, #3
 8005ffa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ffe:	00e2      	lsls	r2, r4, #3
 8006000:	4614      	mov	r4, r2
 8006002:	461d      	mov	r5, r3
 8006004:	4643      	mov	r3, r8
 8006006:	18e3      	adds	r3, r4, r3
 8006008:	603b      	str	r3, [r7, #0]
 800600a:	464b      	mov	r3, r9
 800600c:	eb45 0303 	adc.w	r3, r5, r3
 8006010:	607b      	str	r3, [r7, #4]
 8006012:	f04f 0200 	mov.w	r2, #0
 8006016:	f04f 0300 	mov.w	r3, #0
 800601a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800601e:	4629      	mov	r1, r5
 8006020:	028b      	lsls	r3, r1, #10
 8006022:	4621      	mov	r1, r4
 8006024:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006028:	4621      	mov	r1, r4
 800602a:	028a      	lsls	r2, r1, #10
 800602c:	4610      	mov	r0, r2
 800602e:	4619      	mov	r1, r3
 8006030:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006034:	2200      	movs	r2, #0
 8006036:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006038:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800603a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800603e:	f7fa f93f 	bl	80002c0 <__aeabi_uldivmod>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	4613      	mov	r3, r2
 8006048:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800604c:	4b0d      	ldr	r3, [pc, #52]	@ (8006084 <HAL_RCC_GetSysClockFreq+0x458>)
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	0f1b      	lsrs	r3, r3, #28
 8006052:	f003 0307 	and.w	r3, r3, #7
 8006056:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800605a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800605e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006062:	fbb2 f3f3 	udiv	r3, r2, r3
 8006066:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800606a:	e003      	b.n	8006074 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800606c:	4b06      	ldr	r3, [pc, #24]	@ (8006088 <HAL_RCC_GetSysClockFreq+0x45c>)
 800606e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006072:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006074:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8006078:	4618      	mov	r0, r3
 800607a:	37b8      	adds	r7, #184	@ 0xb8
 800607c:	46bd      	mov	sp, r7
 800607e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006082:	bf00      	nop
 8006084:	40023800 	.word	0x40023800
 8006088:	00f42400 	.word	0x00f42400

0800608c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b086      	sub	sp, #24
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d101      	bne.n	800609e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	e28d      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 0301 	and.w	r3, r3, #1
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	f000 8083 	beq.w	80061b2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80060ac:	4b94      	ldr	r3, [pc, #592]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f003 030c 	and.w	r3, r3, #12
 80060b4:	2b04      	cmp	r3, #4
 80060b6:	d019      	beq.n	80060ec <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80060b8:	4b91      	ldr	r3, [pc, #580]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	f003 030c 	and.w	r3, r3, #12
        || \
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d106      	bne.n	80060d2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80060c4:	4b8e      	ldr	r3, [pc, #568]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060d0:	d00c      	beq.n	80060ec <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060d2:	4b8b      	ldr	r3, [pc, #556]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80060da:	2b0c      	cmp	r3, #12
 80060dc:	d112      	bne.n	8006104 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80060de:	4b88      	ldr	r3, [pc, #544]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060ea:	d10b      	bne.n	8006104 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060ec:	4b84      	ldr	r3, [pc, #528]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d05b      	beq.n	80061b0 <HAL_RCC_OscConfig+0x124>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d157      	bne.n	80061b0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e25a      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800610c:	d106      	bne.n	800611c <HAL_RCC_OscConfig+0x90>
 800610e:	4b7c      	ldr	r3, [pc, #496]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a7b      	ldr	r2, [pc, #492]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006114:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006118:	6013      	str	r3, [r2, #0]
 800611a:	e01d      	b.n	8006158 <HAL_RCC_OscConfig+0xcc>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006124:	d10c      	bne.n	8006140 <HAL_RCC_OscConfig+0xb4>
 8006126:	4b76      	ldr	r3, [pc, #472]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a75      	ldr	r2, [pc, #468]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 800612c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006130:	6013      	str	r3, [r2, #0]
 8006132:	4b73      	ldr	r3, [pc, #460]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a72      	ldr	r2, [pc, #456]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006138:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800613c:	6013      	str	r3, [r2, #0]
 800613e:	e00b      	b.n	8006158 <HAL_RCC_OscConfig+0xcc>
 8006140:	4b6f      	ldr	r3, [pc, #444]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a6e      	ldr	r2, [pc, #440]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006146:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800614a:	6013      	str	r3, [r2, #0]
 800614c:	4b6c      	ldr	r3, [pc, #432]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a6b      	ldr	r2, [pc, #428]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006152:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006156:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d013      	beq.n	8006188 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006160:	f7fc fde0 	bl	8002d24 <HAL_GetTick>
 8006164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006166:	e008      	b.n	800617a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006168:	f7fc fddc 	bl	8002d24 <HAL_GetTick>
 800616c:	4602      	mov	r2, r0
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	2b64      	cmp	r3, #100	@ 0x64
 8006174:	d901      	bls.n	800617a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006176:	2303      	movs	r3, #3
 8006178:	e21f      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800617a:	4b61      	ldr	r3, [pc, #388]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006182:	2b00      	cmp	r3, #0
 8006184:	d0f0      	beq.n	8006168 <HAL_RCC_OscConfig+0xdc>
 8006186:	e014      	b.n	80061b2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006188:	f7fc fdcc 	bl	8002d24 <HAL_GetTick>
 800618c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800618e:	e008      	b.n	80061a2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006190:	f7fc fdc8 	bl	8002d24 <HAL_GetTick>
 8006194:	4602      	mov	r2, r0
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	1ad3      	subs	r3, r2, r3
 800619a:	2b64      	cmp	r3, #100	@ 0x64
 800619c:	d901      	bls.n	80061a2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800619e:	2303      	movs	r3, #3
 80061a0:	e20b      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80061a2:	4b57      	ldr	r3, [pc, #348]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d1f0      	bne.n	8006190 <HAL_RCC_OscConfig+0x104>
 80061ae:	e000      	b.n	80061b2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f003 0302 	and.w	r3, r3, #2
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d06f      	beq.n	800629e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80061be:	4b50      	ldr	r3, [pc, #320]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	f003 030c 	and.w	r3, r3, #12
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d017      	beq.n	80061fa <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80061ca:	4b4d      	ldr	r3, [pc, #308]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	f003 030c 	and.w	r3, r3, #12
        || \
 80061d2:	2b08      	cmp	r3, #8
 80061d4:	d105      	bne.n	80061e2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80061d6:	4b4a      	ldr	r3, [pc, #296]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d00b      	beq.n	80061fa <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061e2:	4b47      	ldr	r3, [pc, #284]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80061ea:	2b0c      	cmp	r3, #12
 80061ec:	d11c      	bne.n	8006228 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80061ee:	4b44      	ldr	r3, [pc, #272]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d116      	bne.n	8006228 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80061fa:	4b41      	ldr	r3, [pc, #260]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0302 	and.w	r3, r3, #2
 8006202:	2b00      	cmp	r3, #0
 8006204:	d005      	beq.n	8006212 <HAL_RCC_OscConfig+0x186>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	68db      	ldr	r3, [r3, #12]
 800620a:	2b01      	cmp	r3, #1
 800620c:	d001      	beq.n	8006212 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e1d3      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006212:	4b3b      	ldr	r3, [pc, #236]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	00db      	lsls	r3, r3, #3
 8006220:	4937      	ldr	r1, [pc, #220]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006222:	4313      	orrs	r3, r2
 8006224:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006226:	e03a      	b.n	800629e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d020      	beq.n	8006272 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006230:	4b34      	ldr	r3, [pc, #208]	@ (8006304 <HAL_RCC_OscConfig+0x278>)
 8006232:	2201      	movs	r2, #1
 8006234:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006236:	f7fc fd75 	bl	8002d24 <HAL_GetTick>
 800623a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800623c:	e008      	b.n	8006250 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800623e:	f7fc fd71 	bl	8002d24 <HAL_GetTick>
 8006242:	4602      	mov	r2, r0
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	1ad3      	subs	r3, r2, r3
 8006248:	2b02      	cmp	r3, #2
 800624a:	d901      	bls.n	8006250 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800624c:	2303      	movs	r3, #3
 800624e:	e1b4      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006250:	4b2b      	ldr	r3, [pc, #172]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 0302 	and.w	r3, r3, #2
 8006258:	2b00      	cmp	r3, #0
 800625a:	d0f0      	beq.n	800623e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800625c:	4b28      	ldr	r3, [pc, #160]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	00db      	lsls	r3, r3, #3
 800626a:	4925      	ldr	r1, [pc, #148]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 800626c:	4313      	orrs	r3, r2
 800626e:	600b      	str	r3, [r1, #0]
 8006270:	e015      	b.n	800629e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006272:	4b24      	ldr	r3, [pc, #144]	@ (8006304 <HAL_RCC_OscConfig+0x278>)
 8006274:	2200      	movs	r2, #0
 8006276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006278:	f7fc fd54 	bl	8002d24 <HAL_GetTick>
 800627c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800627e:	e008      	b.n	8006292 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006280:	f7fc fd50 	bl	8002d24 <HAL_GetTick>
 8006284:	4602      	mov	r2, r0
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	2b02      	cmp	r3, #2
 800628c:	d901      	bls.n	8006292 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800628e:	2303      	movs	r3, #3
 8006290:	e193      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006292:	4b1b      	ldr	r3, [pc, #108]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0302 	and.w	r3, r3, #2
 800629a:	2b00      	cmp	r3, #0
 800629c:	d1f0      	bne.n	8006280 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 0308 	and.w	r3, r3, #8
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d036      	beq.n	8006318 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	695b      	ldr	r3, [r3, #20]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d016      	beq.n	80062e0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062b2:	4b15      	ldr	r3, [pc, #84]	@ (8006308 <HAL_RCC_OscConfig+0x27c>)
 80062b4:	2201      	movs	r2, #1
 80062b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062b8:	f7fc fd34 	bl	8002d24 <HAL_GetTick>
 80062bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062be:	e008      	b.n	80062d2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062c0:	f7fc fd30 	bl	8002d24 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d901      	bls.n	80062d2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e173      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80062d2:	4b0b      	ldr	r3, [pc, #44]	@ (8006300 <HAL_RCC_OscConfig+0x274>)
 80062d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80062d6:	f003 0302 	and.w	r3, r3, #2
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d0f0      	beq.n	80062c0 <HAL_RCC_OscConfig+0x234>
 80062de:	e01b      	b.n	8006318 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062e0:	4b09      	ldr	r3, [pc, #36]	@ (8006308 <HAL_RCC_OscConfig+0x27c>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062e6:	f7fc fd1d 	bl	8002d24 <HAL_GetTick>
 80062ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80062ec:	e00e      	b.n	800630c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062ee:	f7fc fd19 	bl	8002d24 <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d907      	bls.n	800630c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	e15c      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
 8006300:	40023800 	.word	0x40023800
 8006304:	42470000 	.word	0x42470000
 8006308:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800630c:	4b8a      	ldr	r3, [pc, #552]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 800630e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006310:	f003 0302 	and.w	r3, r3, #2
 8006314:	2b00      	cmp	r3, #0
 8006316:	d1ea      	bne.n	80062ee <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 0304 	and.w	r3, r3, #4
 8006320:	2b00      	cmp	r3, #0
 8006322:	f000 8097 	beq.w	8006454 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006326:	2300      	movs	r3, #0
 8006328:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800632a:	4b83      	ldr	r3, [pc, #524]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 800632c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800632e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10f      	bne.n	8006356 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006336:	2300      	movs	r3, #0
 8006338:	60bb      	str	r3, [r7, #8]
 800633a:	4b7f      	ldr	r3, [pc, #508]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 800633c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800633e:	4a7e      	ldr	r2, [pc, #504]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 8006340:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006344:	6413      	str	r3, [r2, #64]	@ 0x40
 8006346:	4b7c      	ldr	r3, [pc, #496]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 8006348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800634a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800634e:	60bb      	str	r3, [r7, #8]
 8006350:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006352:	2301      	movs	r3, #1
 8006354:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006356:	4b79      	ldr	r3, [pc, #484]	@ (800653c <HAL_RCC_OscConfig+0x4b0>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800635e:	2b00      	cmp	r3, #0
 8006360:	d118      	bne.n	8006394 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006362:	4b76      	ldr	r3, [pc, #472]	@ (800653c <HAL_RCC_OscConfig+0x4b0>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a75      	ldr	r2, [pc, #468]	@ (800653c <HAL_RCC_OscConfig+0x4b0>)
 8006368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800636c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800636e:	f7fc fcd9 	bl	8002d24 <HAL_GetTick>
 8006372:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006374:	e008      	b.n	8006388 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006376:	f7fc fcd5 	bl	8002d24 <HAL_GetTick>
 800637a:	4602      	mov	r2, r0
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	2b02      	cmp	r3, #2
 8006382:	d901      	bls.n	8006388 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e118      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006388:	4b6c      	ldr	r3, [pc, #432]	@ (800653c <HAL_RCC_OscConfig+0x4b0>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006390:	2b00      	cmp	r3, #0
 8006392:	d0f0      	beq.n	8006376 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	2b01      	cmp	r3, #1
 800639a:	d106      	bne.n	80063aa <HAL_RCC_OscConfig+0x31e>
 800639c:	4b66      	ldr	r3, [pc, #408]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 800639e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063a0:	4a65      	ldr	r2, [pc, #404]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 80063a2:	f043 0301 	orr.w	r3, r3, #1
 80063a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80063a8:	e01c      	b.n	80063e4 <HAL_RCC_OscConfig+0x358>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	2b05      	cmp	r3, #5
 80063b0:	d10c      	bne.n	80063cc <HAL_RCC_OscConfig+0x340>
 80063b2:	4b61      	ldr	r3, [pc, #388]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 80063b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063b6:	4a60      	ldr	r2, [pc, #384]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 80063b8:	f043 0304 	orr.w	r3, r3, #4
 80063bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80063be:	4b5e      	ldr	r3, [pc, #376]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 80063c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063c2:	4a5d      	ldr	r2, [pc, #372]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 80063c4:	f043 0301 	orr.w	r3, r3, #1
 80063c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80063ca:	e00b      	b.n	80063e4 <HAL_RCC_OscConfig+0x358>
 80063cc:	4b5a      	ldr	r3, [pc, #360]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 80063ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063d0:	4a59      	ldr	r2, [pc, #356]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 80063d2:	f023 0301 	bic.w	r3, r3, #1
 80063d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80063d8:	4b57      	ldr	r3, [pc, #348]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 80063da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063dc:	4a56      	ldr	r2, [pc, #344]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 80063de:	f023 0304 	bic.w	r3, r3, #4
 80063e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d015      	beq.n	8006418 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063ec:	f7fc fc9a 	bl	8002d24 <HAL_GetTick>
 80063f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063f2:	e00a      	b.n	800640a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063f4:	f7fc fc96 	bl	8002d24 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006402:	4293      	cmp	r3, r2
 8006404:	d901      	bls.n	800640a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	e0d7      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800640a:	4b4b      	ldr	r3, [pc, #300]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 800640c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800640e:	f003 0302 	and.w	r3, r3, #2
 8006412:	2b00      	cmp	r3, #0
 8006414:	d0ee      	beq.n	80063f4 <HAL_RCC_OscConfig+0x368>
 8006416:	e014      	b.n	8006442 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006418:	f7fc fc84 	bl	8002d24 <HAL_GetTick>
 800641c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800641e:	e00a      	b.n	8006436 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006420:	f7fc fc80 	bl	8002d24 <HAL_GetTick>
 8006424:	4602      	mov	r2, r0
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800642e:	4293      	cmp	r3, r2
 8006430:	d901      	bls.n	8006436 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e0c1      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006436:	4b40      	ldr	r3, [pc, #256]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 8006438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800643a:	f003 0302 	and.w	r3, r3, #2
 800643e:	2b00      	cmp	r3, #0
 8006440:	d1ee      	bne.n	8006420 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006442:	7dfb      	ldrb	r3, [r7, #23]
 8006444:	2b01      	cmp	r3, #1
 8006446:	d105      	bne.n	8006454 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006448:	4b3b      	ldr	r3, [pc, #236]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 800644a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644c:	4a3a      	ldr	r2, [pc, #232]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 800644e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006452:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	699b      	ldr	r3, [r3, #24]
 8006458:	2b00      	cmp	r3, #0
 800645a:	f000 80ad 	beq.w	80065b8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800645e:	4b36      	ldr	r3, [pc, #216]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f003 030c 	and.w	r3, r3, #12
 8006466:	2b08      	cmp	r3, #8
 8006468:	d060      	beq.n	800652c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	699b      	ldr	r3, [r3, #24]
 800646e:	2b02      	cmp	r3, #2
 8006470:	d145      	bne.n	80064fe <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006472:	4b33      	ldr	r3, [pc, #204]	@ (8006540 <HAL_RCC_OscConfig+0x4b4>)
 8006474:	2200      	movs	r2, #0
 8006476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006478:	f7fc fc54 	bl	8002d24 <HAL_GetTick>
 800647c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800647e:	e008      	b.n	8006492 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006480:	f7fc fc50 	bl	8002d24 <HAL_GetTick>
 8006484:	4602      	mov	r2, r0
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	2b02      	cmp	r3, #2
 800648c:	d901      	bls.n	8006492 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e093      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006492:	4b29      	ldr	r3, [pc, #164]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1f0      	bne.n	8006480 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	69da      	ldr	r2, [r3, #28]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6a1b      	ldr	r3, [r3, #32]
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ac:	019b      	lsls	r3, r3, #6
 80064ae:	431a      	orrs	r2, r3
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b4:	085b      	lsrs	r3, r3, #1
 80064b6:	3b01      	subs	r3, #1
 80064b8:	041b      	lsls	r3, r3, #16
 80064ba:	431a      	orrs	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c0:	061b      	lsls	r3, r3, #24
 80064c2:	431a      	orrs	r2, r3
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064c8:	071b      	lsls	r3, r3, #28
 80064ca:	491b      	ldr	r1, [pc, #108]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 80064cc:	4313      	orrs	r3, r2
 80064ce:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80064d0:	4b1b      	ldr	r3, [pc, #108]	@ (8006540 <HAL_RCC_OscConfig+0x4b4>)
 80064d2:	2201      	movs	r2, #1
 80064d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064d6:	f7fc fc25 	bl	8002d24 <HAL_GetTick>
 80064da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064dc:	e008      	b.n	80064f0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064de:	f7fc fc21 	bl	8002d24 <HAL_GetTick>
 80064e2:	4602      	mov	r2, r0
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	2b02      	cmp	r3, #2
 80064ea:	d901      	bls.n	80064f0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80064ec:	2303      	movs	r3, #3
 80064ee:	e064      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80064f0:	4b11      	ldr	r3, [pc, #68]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d0f0      	beq.n	80064de <HAL_RCC_OscConfig+0x452>
 80064fc:	e05c      	b.n	80065b8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80064fe:	4b10      	ldr	r3, [pc, #64]	@ (8006540 <HAL_RCC_OscConfig+0x4b4>)
 8006500:	2200      	movs	r2, #0
 8006502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006504:	f7fc fc0e 	bl	8002d24 <HAL_GetTick>
 8006508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800650a:	e008      	b.n	800651e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800650c:	f7fc fc0a 	bl	8002d24 <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	2b02      	cmp	r3, #2
 8006518:	d901      	bls.n	800651e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e04d      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800651e:	4b06      	ldr	r3, [pc, #24]	@ (8006538 <HAL_RCC_OscConfig+0x4ac>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d1f0      	bne.n	800650c <HAL_RCC_OscConfig+0x480>
 800652a:	e045      	b.n	80065b8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	699b      	ldr	r3, [r3, #24]
 8006530:	2b01      	cmp	r3, #1
 8006532:	d107      	bne.n	8006544 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e040      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
 8006538:	40023800 	.word	0x40023800
 800653c:	40007000 	.word	0x40007000
 8006540:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006544:	4b1f      	ldr	r3, [pc, #124]	@ (80065c4 <HAL_RCC_OscConfig+0x538>)
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	699b      	ldr	r3, [r3, #24]
 800654e:	2b01      	cmp	r3, #1
 8006550:	d030      	beq.n	80065b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800655c:	429a      	cmp	r2, r3
 800655e:	d129      	bne.n	80065b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800656a:	429a      	cmp	r2, r3
 800656c:	d122      	bne.n	80065b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006574:	4013      	ands	r3, r2
 8006576:	687a      	ldr	r2, [r7, #4]
 8006578:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800657a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800657c:	4293      	cmp	r3, r2
 800657e:	d119      	bne.n	80065b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800658a:	085b      	lsrs	r3, r3, #1
 800658c:	3b01      	subs	r3, #1
 800658e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006590:	429a      	cmp	r2, r3
 8006592:	d10f      	bne.n	80065b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800659e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d107      	bne.n	80065b4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ae:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d001      	beq.n	80065b8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e000      	b.n	80065ba <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80065b8:	2300      	movs	r3, #0
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	3718      	adds	r7, #24
 80065be:	46bd      	mov	sp, r7
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	bf00      	nop
 80065c4:	40023800 	.word	0x40023800

080065c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d101      	bne.n	80065da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e042      	b.n	8006660 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d106      	bne.n	80065f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f7fc fa22 	bl	8002a38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2224      	movs	r2, #36	@ 0x24
 80065f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	68da      	ldr	r2, [r3, #12]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800660a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	f000 fd1b 	bl	8007048 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	691a      	ldr	r2, [r3, #16]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006620:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	695a      	ldr	r2, [r3, #20]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006630:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	68da      	ldr	r2, [r3, #12]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006640:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2220      	movs	r2, #32
 800664c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2220      	movs	r2, #32
 8006654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800665e:	2300      	movs	r3, #0
}
 8006660:	4618      	mov	r0, r3
 8006662:	3708      	adds	r7, #8
 8006664:	46bd      	mov	sp, r7
 8006666:	bd80      	pop	{r7, pc}

08006668 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	4613      	mov	r3, r2
 8006674:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b20      	cmp	r3, #32
 8006680:	d121      	bne.n	80066c6 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d002      	beq.n	800668e <HAL_UART_Transmit_IT+0x26>
 8006688:	88fb      	ldrh	r3, [r7, #6]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d101      	bne.n	8006692 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e01a      	b.n	80066c8 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	68ba      	ldr	r2, [r7, #8]
 8006696:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	88fa      	ldrh	r2, [r7, #6]
 800669c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	88fa      	ldrh	r2, [r7, #6]
 80066a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2200      	movs	r2, #0
 80066a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2221      	movs	r2, #33	@ 0x21
 80066ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68da      	ldr	r2, [r3, #12]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80066c0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80066c2:	2300      	movs	r3, #0
 80066c4:	e000      	b.n	80066c8 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80066c6:	2302      	movs	r3, #2
  }
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3714      	adds	r7, #20
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	4613      	mov	r3, r2
 80066e0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	d112      	bne.n	8006714 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d002      	beq.n	80066fa <HAL_UART_Receive_IT+0x26>
 80066f4:	88fb      	ldrh	r3, [r7, #6]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d101      	bne.n	80066fe <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e00b      	b.n	8006716 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2200      	movs	r2, #0
 8006702:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006704:	88fb      	ldrh	r3, [r7, #6]
 8006706:	461a      	mov	r2, r3
 8006708:	68b9      	ldr	r1, [r7, #8]
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f000 fac8 	bl	8006ca0 <UART_Start_Receive_IT>
 8006710:	4603      	mov	r3, r0
 8006712:	e000      	b.n	8006716 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006714:	2302      	movs	r3, #2
  }
}
 8006716:	4618      	mov	r0, r3
 8006718:	3710      	adds	r7, #16
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
	...

08006720 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b0ba      	sub	sp, #232	@ 0xe8
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006746:	2300      	movs	r3, #0
 8006748:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800674c:	2300      	movs	r3, #0
 800674e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006756:	f003 030f 	and.w	r3, r3, #15
 800675a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800675e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006762:	2b00      	cmp	r3, #0
 8006764:	d10f      	bne.n	8006786 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800676a:	f003 0320 	and.w	r3, r3, #32
 800676e:	2b00      	cmp	r3, #0
 8006770:	d009      	beq.n	8006786 <HAL_UART_IRQHandler+0x66>
 8006772:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006776:	f003 0320 	and.w	r3, r3, #32
 800677a:	2b00      	cmp	r3, #0
 800677c:	d003      	beq.n	8006786 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f000 fba4 	bl	8006ecc <UART_Receive_IT>
      return;
 8006784:	e273      	b.n	8006c6e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006786:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800678a:	2b00      	cmp	r3, #0
 800678c:	f000 80de 	beq.w	800694c <HAL_UART_IRQHandler+0x22c>
 8006790:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006794:	f003 0301 	and.w	r3, r3, #1
 8006798:	2b00      	cmp	r3, #0
 800679a:	d106      	bne.n	80067aa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800679c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067a0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f000 80d1 	beq.w	800694c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80067aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067ae:	f003 0301 	and.w	r3, r3, #1
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d00b      	beq.n	80067ce <HAL_UART_IRQHandler+0xae>
 80067b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d005      	beq.n	80067ce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067c6:	f043 0201 	orr.w	r2, r3, #1
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067d2:	f003 0304 	and.w	r3, r3, #4
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d00b      	beq.n	80067f2 <HAL_UART_IRQHandler+0xd2>
 80067da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067de:	f003 0301 	and.w	r3, r3, #1
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d005      	beq.n	80067f2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ea:	f043 0202 	orr.w	r2, r3, #2
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067f6:	f003 0302 	and.w	r3, r3, #2
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00b      	beq.n	8006816 <HAL_UART_IRQHandler+0xf6>
 80067fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006802:	f003 0301 	and.w	r3, r3, #1
 8006806:	2b00      	cmp	r3, #0
 8006808:	d005      	beq.n	8006816 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800680e:	f043 0204 	orr.w	r2, r3, #4
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800681a:	f003 0308 	and.w	r3, r3, #8
 800681e:	2b00      	cmp	r3, #0
 8006820:	d011      	beq.n	8006846 <HAL_UART_IRQHandler+0x126>
 8006822:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006826:	f003 0320 	and.w	r3, r3, #32
 800682a:	2b00      	cmp	r3, #0
 800682c:	d105      	bne.n	800683a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800682e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006832:	f003 0301 	and.w	r3, r3, #1
 8006836:	2b00      	cmp	r3, #0
 8006838:	d005      	beq.n	8006846 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800683e:	f043 0208 	orr.w	r2, r3, #8
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800684a:	2b00      	cmp	r3, #0
 800684c:	f000 820a 	beq.w	8006c64 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006854:	f003 0320 	and.w	r3, r3, #32
 8006858:	2b00      	cmp	r3, #0
 800685a:	d008      	beq.n	800686e <HAL_UART_IRQHandler+0x14e>
 800685c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006860:	f003 0320 	and.w	r3, r3, #32
 8006864:	2b00      	cmp	r3, #0
 8006866:	d002      	beq.n	800686e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 fb2f 	bl	8006ecc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	695b      	ldr	r3, [r3, #20]
 8006874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006878:	2b40      	cmp	r3, #64	@ 0x40
 800687a:	bf0c      	ite	eq
 800687c:	2301      	moveq	r3, #1
 800687e:	2300      	movne	r3, #0
 8006880:	b2db      	uxtb	r3, r3
 8006882:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800688a:	f003 0308 	and.w	r3, r3, #8
 800688e:	2b00      	cmp	r3, #0
 8006890:	d103      	bne.n	800689a <HAL_UART_IRQHandler+0x17a>
 8006892:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006896:	2b00      	cmp	r3, #0
 8006898:	d04f      	beq.n	800693a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 fa3a 	bl	8006d14 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	695b      	ldr	r3, [r3, #20]
 80068a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068aa:	2b40      	cmp	r3, #64	@ 0x40
 80068ac:	d141      	bne.n	8006932 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	3314      	adds	r3, #20
 80068b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80068bc:	e853 3f00 	ldrex	r3, [r3]
 80068c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80068c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80068c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	3314      	adds	r3, #20
 80068d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80068da:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80068de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80068e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80068ea:	e841 2300 	strex	r3, r2, [r1]
 80068ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80068f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d1d9      	bne.n	80068ae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d013      	beq.n	800692a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006906:	4a8a      	ldr	r2, [pc, #552]	@ (8006b30 <HAL_UART_IRQHandler+0x410>)
 8006908:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800690e:	4618      	mov	r0, r3
 8006910:	f7fc fbeb 	bl	80030ea <HAL_DMA_Abort_IT>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d016      	beq.n	8006948 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800691e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006924:	4610      	mov	r0, r2
 8006926:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006928:	e00e      	b.n	8006948 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 f9a2 	bl	8006c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006930:	e00a      	b.n	8006948 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f99e 	bl	8006c74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006938:	e006      	b.n	8006948 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 f99a 	bl	8006c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006946:	e18d      	b.n	8006c64 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006948:	bf00      	nop
    return;
 800694a:	e18b      	b.n	8006c64 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006950:	2b01      	cmp	r3, #1
 8006952:	f040 8167 	bne.w	8006c24 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800695a:	f003 0310 	and.w	r3, r3, #16
 800695e:	2b00      	cmp	r3, #0
 8006960:	f000 8160 	beq.w	8006c24 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006968:	f003 0310 	and.w	r3, r3, #16
 800696c:	2b00      	cmp	r3, #0
 800696e:	f000 8159 	beq.w	8006c24 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006972:	2300      	movs	r3, #0
 8006974:	60bb      	str	r3, [r7, #8]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	60bb      	str	r3, [r7, #8]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	60bb      	str	r3, [r7, #8]
 8006986:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	695b      	ldr	r3, [r3, #20]
 800698e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006992:	2b40      	cmp	r3, #64	@ 0x40
 8006994:	f040 80ce 	bne.w	8006b34 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80069a4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f000 80a9 	beq.w	8006b00 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069b6:	429a      	cmp	r2, r3
 80069b8:	f080 80a2 	bcs.w	8006b00 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069c2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069c8:	69db      	ldr	r3, [r3, #28]
 80069ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069ce:	f000 8088 	beq.w	8006ae2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	330c      	adds	r3, #12
 80069d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80069e0:	e853 3f00 	ldrex	r3, [r3]
 80069e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80069e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80069ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	330c      	adds	r3, #12
 80069fa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80069fe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a06:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006a0a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006a0e:	e841 2300 	strex	r3, r2, [r1]
 8006a12:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006a16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d1d9      	bne.n	80069d2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	3314      	adds	r3, #20
 8006a24:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a28:	e853 3f00 	ldrex	r3, [r3]
 8006a2c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a30:	f023 0301 	bic.w	r3, r3, #1
 8006a34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	3314      	adds	r3, #20
 8006a3e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006a42:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006a46:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a48:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006a4a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006a4e:	e841 2300 	strex	r3, r2, [r1]
 8006a52:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006a54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d1e1      	bne.n	8006a1e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	3314      	adds	r3, #20
 8006a60:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a64:	e853 3f00 	ldrex	r3, [r3]
 8006a68:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006a6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	3314      	adds	r3, #20
 8006a7a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006a7e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006a80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a82:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006a84:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006a86:	e841 2300 	strex	r3, r2, [r1]
 8006a8a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006a8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1e3      	bne.n	8006a5a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2220      	movs	r2, #32
 8006a96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	330c      	adds	r3, #12
 8006aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006aaa:	e853 3f00 	ldrex	r3, [r3]
 8006aae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006ab0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ab2:	f023 0310 	bic.w	r3, r3, #16
 8006ab6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	330c      	adds	r3, #12
 8006ac0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006ac4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006ac6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006aca:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006acc:	e841 2300 	strex	r3, r2, [r1]
 8006ad0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006ad2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d1e3      	bne.n	8006aa0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006adc:	4618      	mov	r0, r3
 8006ade:	f7fc fa94 	bl	800300a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2202      	movs	r2, #2
 8006ae6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	1ad3      	subs	r3, r2, r3
 8006af4:	b29b      	uxth	r3, r3
 8006af6:	4619      	mov	r1, r3
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 f8c5 	bl	8006c88 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006afe:	e0b3      	b.n	8006c68 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b04:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	f040 80ad 	bne.w	8006c68 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b12:	69db      	ldr	r3, [r3, #28]
 8006b14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b18:	f040 80a6 	bne.w	8006c68 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2202      	movs	r2, #2
 8006b20:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b26:	4619      	mov	r1, r3
 8006b28:	6878      	ldr	r0, [r7, #4]
 8006b2a:	f000 f8ad 	bl	8006c88 <HAL_UARTEx_RxEventCallback>
      return;
 8006b2e:	e09b      	b.n	8006c68 <HAL_UART_IRQHandler+0x548>
 8006b30:	08006ddb 	.word	0x08006ddb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	1ad3      	subs	r3, r2, r3
 8006b40:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	f000 808e 	beq.w	8006c6c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006b50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	f000 8089 	beq.w	8006c6c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	330c      	adds	r3, #12
 8006b60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b64:	e853 3f00 	ldrex	r3, [r3]
 8006b68:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b70:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	330c      	adds	r3, #12
 8006b7a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006b7e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006b80:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b82:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b86:	e841 2300 	strex	r3, r2, [r1]
 8006b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d1e3      	bne.n	8006b5a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	3314      	adds	r3, #20
 8006b98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	e853 3f00 	ldrex	r3, [r3]
 8006ba0:	623b      	str	r3, [r7, #32]
   return(result);
 8006ba2:	6a3b      	ldr	r3, [r7, #32]
 8006ba4:	f023 0301 	bic.w	r3, r3, #1
 8006ba8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	3314      	adds	r3, #20
 8006bb2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006bb6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bbe:	e841 2300 	strex	r3, r2, [r1]
 8006bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d1e3      	bne.n	8006b92 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2220      	movs	r2, #32
 8006bce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	330c      	adds	r3, #12
 8006bde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	e853 3f00 	ldrex	r3, [r3]
 8006be6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f023 0310 	bic.w	r3, r3, #16
 8006bee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	330c      	adds	r3, #12
 8006bf8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006bfc:	61fa      	str	r2, [r7, #28]
 8006bfe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c00:	69b9      	ldr	r1, [r7, #24]
 8006c02:	69fa      	ldr	r2, [r7, #28]
 8006c04:	e841 2300 	strex	r3, r2, [r1]
 8006c08:	617b      	str	r3, [r7, #20]
   return(result);
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d1e3      	bne.n	8006bd8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2202      	movs	r2, #2
 8006c14:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c16:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f000 f833 	bl	8006c88 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c22:	e023      	b.n	8006c6c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d009      	beq.n	8006c44 <HAL_UART_IRQHandler+0x524>
 8006c30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d003      	beq.n	8006c44 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006c3c:	6878      	ldr	r0, [r7, #4]
 8006c3e:	f000 f8dd 	bl	8006dfc <UART_Transmit_IT>
    return;
 8006c42:	e014      	b.n	8006c6e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d00e      	beq.n	8006c6e <HAL_UART_IRQHandler+0x54e>
 8006c50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d008      	beq.n	8006c6e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 f91d 	bl	8006e9c <UART_EndTransmit_IT>
    return;
 8006c62:	e004      	b.n	8006c6e <HAL_UART_IRQHandler+0x54e>
    return;
 8006c64:	bf00      	nop
 8006c66:	e002      	b.n	8006c6e <HAL_UART_IRQHandler+0x54e>
      return;
 8006c68:	bf00      	nop
 8006c6a:	e000      	b.n	8006c6e <HAL_UART_IRQHandler+0x54e>
      return;
 8006c6c:	bf00      	nop
  }
}
 8006c6e:	37e8      	adds	r7, #232	@ 0xe8
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006c7c:	bf00      	nop
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr

08006c88 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	460b      	mov	r3, r1
 8006c92:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006c94:	bf00      	nop
 8006c96:	370c      	adds	r7, #12
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b085      	sub	sp, #20
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	4613      	mov	r3, r2
 8006cac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	88fa      	ldrh	r2, [r7, #6]
 8006cb8:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	88fa      	ldrh	r2, [r7, #6]
 8006cbe:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2222      	movs	r2, #34	@ 0x22
 8006cca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	691b      	ldr	r3, [r3, #16]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d007      	beq.n	8006ce6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	68da      	ldr	r2, [r3, #12]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ce4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	695a      	ldr	r2, [r3, #20]
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f042 0201 	orr.w	r2, r2, #1
 8006cf4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	68da      	ldr	r2, [r3, #12]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f042 0220 	orr.w	r2, r2, #32
 8006d04:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006d06:	2300      	movs	r3, #0
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3714      	adds	r7, #20
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b095      	sub	sp, #84	@ 0x54
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	330c      	adds	r3, #12
 8006d22:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d26:	e853 3f00 	ldrex	r3, [r3]
 8006d2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	330c      	adds	r3, #12
 8006d3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d3c:	643a      	str	r2, [r7, #64]	@ 0x40
 8006d3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d44:	e841 2300 	strex	r3, r2, [r1]
 8006d48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d1e5      	bne.n	8006d1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	3314      	adds	r3, #20
 8006d56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d58:	6a3b      	ldr	r3, [r7, #32]
 8006d5a:	e853 3f00 	ldrex	r3, [r3]
 8006d5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d60:	69fb      	ldr	r3, [r7, #28]
 8006d62:	f023 0301 	bic.w	r3, r3, #1
 8006d66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	3314      	adds	r3, #20
 8006d6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d78:	e841 2300 	strex	r3, r2, [r1]
 8006d7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1e5      	bne.n	8006d50 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d119      	bne.n	8006dc0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	330c      	adds	r3, #12
 8006d92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	e853 3f00 	ldrex	r3, [r3]
 8006d9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	f023 0310 	bic.w	r3, r3, #16
 8006da2:	647b      	str	r3, [r7, #68]	@ 0x44
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	330c      	adds	r3, #12
 8006daa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006dac:	61ba      	str	r2, [r7, #24]
 8006dae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db0:	6979      	ldr	r1, [r7, #20]
 8006db2:	69ba      	ldr	r2, [r7, #24]
 8006db4:	e841 2300 	strex	r3, r2, [r1]
 8006db8:	613b      	str	r3, [r7, #16]
   return(result);
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1e5      	bne.n	8006d8c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2220      	movs	r2, #32
 8006dc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006dce:	bf00      	nop
 8006dd0:	3754      	adds	r7, #84	@ 0x54
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr

08006dda <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b084      	sub	sp, #16
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2200      	movs	r2, #0
 8006dec:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006dee:	68f8      	ldr	r0, [r7, #12]
 8006df0:	f7ff ff40 	bl	8006c74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006df4:	bf00      	nop
 8006df6:	3710      	adds	r7, #16
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bd80      	pop	{r7, pc}

08006dfc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b085      	sub	sp, #20
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	2b21      	cmp	r3, #33	@ 0x21
 8006e0e:	d13e      	bne.n	8006e8e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	689b      	ldr	r3, [r3, #8]
 8006e14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e18:	d114      	bne.n	8006e44 <UART_Transmit_IT+0x48>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	691b      	ldr	r3, [r3, #16]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d110      	bne.n	8006e44 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	881b      	ldrh	r3, [r3, #0]
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e36:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6a1b      	ldr	r3, [r3, #32]
 8006e3c:	1c9a      	adds	r2, r3, #2
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	621a      	str	r2, [r3, #32]
 8006e42:	e008      	b.n	8006e56 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6a1b      	ldr	r3, [r3, #32]
 8006e48:	1c59      	adds	r1, r3, #1
 8006e4a:	687a      	ldr	r2, [r7, #4]
 8006e4c:	6211      	str	r1, [r2, #32]
 8006e4e:	781a      	ldrb	r2, [r3, #0]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	3b01      	subs	r3, #1
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	4619      	mov	r1, r3
 8006e64:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d10f      	bne.n	8006e8a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	68da      	ldr	r2, [r3, #12]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006e78:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68da      	ldr	r2, [r3, #12]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e88:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	e000      	b.n	8006e90 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006e8e:	2302      	movs	r3, #2
  }
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3714      	adds	r7, #20
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	68da      	ldr	r2, [r3, #12]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006eb2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2220      	movs	r2, #32
 8006eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f7f9 fc79 	bl	80007b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3708      	adds	r7, #8
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b08c      	sub	sp, #48	@ 0x30
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b22      	cmp	r3, #34	@ 0x22
 8006ee6:	f040 80aa 	bne.w	800703e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ef2:	d115      	bne.n	8006f20 <UART_Receive_IT+0x54>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	691b      	ldr	r3, [r3, #16]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d111      	bne.n	8006f20 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f00:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	b29b      	uxth	r3, r3
 8006f0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f0e:	b29a      	uxth	r2, r3
 8006f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f12:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f18:	1c9a      	adds	r2, r3, #2
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	629a      	str	r2, [r3, #40]	@ 0x28
 8006f1e:	e024      	b.n	8006f6a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f2e:	d007      	beq.n	8006f40 <UART_Receive_IT+0x74>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d10a      	bne.n	8006f4e <UART_Receive_IT+0x82>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	691b      	ldr	r3, [r3, #16]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d106      	bne.n	8006f4e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	b2da      	uxtb	r2, r3
 8006f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f4a:	701a      	strb	r2, [r3, #0]
 8006f4c:	e008      	b.n	8006f60 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f5a:	b2da      	uxtb	r2, r3
 8006f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f5e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f64:	1c5a      	adds	r2, r3, #1
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f6e:	b29b      	uxth	r3, r3
 8006f70:	3b01      	subs	r3, #1
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	4619      	mov	r1, r3
 8006f78:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d15d      	bne.n	800703a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68da      	ldr	r2, [r3, #12]
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f022 0220 	bic.w	r2, r2, #32
 8006f8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	68da      	ldr	r2, [r3, #12]
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006f9c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	695a      	ldr	r2, [r3, #20]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f022 0201 	bic.w	r2, r2, #1
 8006fac:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2220      	movs	r2, #32
 8006fb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d135      	bne.n	8007030 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	330c      	adds	r3, #12
 8006fd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	e853 3f00 	ldrex	r3, [r3]
 8006fd8:	613b      	str	r3, [r7, #16]
   return(result);
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	f023 0310 	bic.w	r3, r3, #16
 8006fe0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	330c      	adds	r3, #12
 8006fe8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fea:	623a      	str	r2, [r7, #32]
 8006fec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fee:	69f9      	ldr	r1, [r7, #28]
 8006ff0:	6a3a      	ldr	r2, [r7, #32]
 8006ff2:	e841 2300 	strex	r3, r2, [r1]
 8006ff6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d1e5      	bne.n	8006fca <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f003 0310 	and.w	r3, r3, #16
 8007008:	2b10      	cmp	r3, #16
 800700a:	d10a      	bne.n	8007022 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800700c:	2300      	movs	r3, #0
 800700e:	60fb      	str	r3, [r7, #12]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	60fb      	str	r3, [r7, #12]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	60fb      	str	r3, [r7, #12]
 8007020:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007026:	4619      	mov	r1, r3
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f7ff fe2d 	bl	8006c88 <HAL_UARTEx_RxEventCallback>
 800702e:	e002      	b.n	8007036 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f7f9 fbf3 	bl	800081c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007036:	2300      	movs	r3, #0
 8007038:	e002      	b.n	8007040 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800703a:	2300      	movs	r3, #0
 800703c:	e000      	b.n	8007040 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800703e:	2302      	movs	r3, #2
  }
}
 8007040:	4618      	mov	r0, r3
 8007042:	3730      	adds	r7, #48	@ 0x30
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}

08007048 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800704c:	b0c0      	sub	sp, #256	@ 0x100
 800704e:	af00      	add	r7, sp, #0
 8007050:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	691b      	ldr	r3, [r3, #16]
 800705c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007064:	68d9      	ldr	r1, [r3, #12]
 8007066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	ea40 0301 	orr.w	r3, r0, r1
 8007070:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007076:	689a      	ldr	r2, [r3, #8]
 8007078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	431a      	orrs	r2, r3
 8007080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007084:	695b      	ldr	r3, [r3, #20]
 8007086:	431a      	orrs	r2, r3
 8007088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800708c:	69db      	ldr	r3, [r3, #28]
 800708e:	4313      	orrs	r3, r2
 8007090:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80070a0:	f021 010c 	bic.w	r1, r1, #12
 80070a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80070ae:	430b      	orrs	r3, r1
 80070b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80070b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80070be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c2:	6999      	ldr	r1, [r3, #24]
 80070c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	ea40 0301 	orr.w	r3, r0, r1
 80070ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80070d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	4b8f      	ldr	r3, [pc, #572]	@ (8007314 <UART_SetConfig+0x2cc>)
 80070d8:	429a      	cmp	r2, r3
 80070da:	d005      	beq.n	80070e8 <UART_SetConfig+0xa0>
 80070dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	4b8d      	ldr	r3, [pc, #564]	@ (8007318 <UART_SetConfig+0x2d0>)
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d104      	bne.n	80070f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80070e8:	f7fe fd8c 	bl	8005c04 <HAL_RCC_GetPCLK2Freq>
 80070ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80070f0:	e003      	b.n	80070fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80070f2:	f7fe fd73 	bl	8005bdc <HAL_RCC_GetPCLK1Freq>
 80070f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070fe:	69db      	ldr	r3, [r3, #28]
 8007100:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007104:	f040 810c 	bne.w	8007320 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007108:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800710c:	2200      	movs	r2, #0
 800710e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007112:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007116:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800711a:	4622      	mov	r2, r4
 800711c:	462b      	mov	r3, r5
 800711e:	1891      	adds	r1, r2, r2
 8007120:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007122:	415b      	adcs	r3, r3
 8007124:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007126:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800712a:	4621      	mov	r1, r4
 800712c:	eb12 0801 	adds.w	r8, r2, r1
 8007130:	4629      	mov	r1, r5
 8007132:	eb43 0901 	adc.w	r9, r3, r1
 8007136:	f04f 0200 	mov.w	r2, #0
 800713a:	f04f 0300 	mov.w	r3, #0
 800713e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007142:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007146:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800714a:	4690      	mov	r8, r2
 800714c:	4699      	mov	r9, r3
 800714e:	4623      	mov	r3, r4
 8007150:	eb18 0303 	adds.w	r3, r8, r3
 8007154:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007158:	462b      	mov	r3, r5
 800715a:	eb49 0303 	adc.w	r3, r9, r3
 800715e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800716e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007172:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007176:	460b      	mov	r3, r1
 8007178:	18db      	adds	r3, r3, r3
 800717a:	653b      	str	r3, [r7, #80]	@ 0x50
 800717c:	4613      	mov	r3, r2
 800717e:	eb42 0303 	adc.w	r3, r2, r3
 8007182:	657b      	str	r3, [r7, #84]	@ 0x54
 8007184:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007188:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800718c:	f7f9 f898 	bl	80002c0 <__aeabi_uldivmod>
 8007190:	4602      	mov	r2, r0
 8007192:	460b      	mov	r3, r1
 8007194:	4b61      	ldr	r3, [pc, #388]	@ (800731c <UART_SetConfig+0x2d4>)
 8007196:	fba3 2302 	umull	r2, r3, r3, r2
 800719a:	095b      	lsrs	r3, r3, #5
 800719c:	011c      	lsls	r4, r3, #4
 800719e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071a2:	2200      	movs	r2, #0
 80071a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80071a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80071ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80071b0:	4642      	mov	r2, r8
 80071b2:	464b      	mov	r3, r9
 80071b4:	1891      	adds	r1, r2, r2
 80071b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80071b8:	415b      	adcs	r3, r3
 80071ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80071c0:	4641      	mov	r1, r8
 80071c2:	eb12 0a01 	adds.w	sl, r2, r1
 80071c6:	4649      	mov	r1, r9
 80071c8:	eb43 0b01 	adc.w	fp, r3, r1
 80071cc:	f04f 0200 	mov.w	r2, #0
 80071d0:	f04f 0300 	mov.w	r3, #0
 80071d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80071d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80071dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80071e0:	4692      	mov	sl, r2
 80071e2:	469b      	mov	fp, r3
 80071e4:	4643      	mov	r3, r8
 80071e6:	eb1a 0303 	adds.w	r3, sl, r3
 80071ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80071ee:	464b      	mov	r3, r9
 80071f0:	eb4b 0303 	adc.w	r3, fp, r3
 80071f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80071f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007204:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007208:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800720c:	460b      	mov	r3, r1
 800720e:	18db      	adds	r3, r3, r3
 8007210:	643b      	str	r3, [r7, #64]	@ 0x40
 8007212:	4613      	mov	r3, r2
 8007214:	eb42 0303 	adc.w	r3, r2, r3
 8007218:	647b      	str	r3, [r7, #68]	@ 0x44
 800721a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800721e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007222:	f7f9 f84d 	bl	80002c0 <__aeabi_uldivmod>
 8007226:	4602      	mov	r2, r0
 8007228:	460b      	mov	r3, r1
 800722a:	4611      	mov	r1, r2
 800722c:	4b3b      	ldr	r3, [pc, #236]	@ (800731c <UART_SetConfig+0x2d4>)
 800722e:	fba3 2301 	umull	r2, r3, r3, r1
 8007232:	095b      	lsrs	r3, r3, #5
 8007234:	2264      	movs	r2, #100	@ 0x64
 8007236:	fb02 f303 	mul.w	r3, r2, r3
 800723a:	1acb      	subs	r3, r1, r3
 800723c:	00db      	lsls	r3, r3, #3
 800723e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007242:	4b36      	ldr	r3, [pc, #216]	@ (800731c <UART_SetConfig+0x2d4>)
 8007244:	fba3 2302 	umull	r2, r3, r3, r2
 8007248:	095b      	lsrs	r3, r3, #5
 800724a:	005b      	lsls	r3, r3, #1
 800724c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007250:	441c      	add	r4, r3
 8007252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007256:	2200      	movs	r2, #0
 8007258:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800725c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007260:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007264:	4642      	mov	r2, r8
 8007266:	464b      	mov	r3, r9
 8007268:	1891      	adds	r1, r2, r2
 800726a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800726c:	415b      	adcs	r3, r3
 800726e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007270:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007274:	4641      	mov	r1, r8
 8007276:	1851      	adds	r1, r2, r1
 8007278:	6339      	str	r1, [r7, #48]	@ 0x30
 800727a:	4649      	mov	r1, r9
 800727c:	414b      	adcs	r3, r1
 800727e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007280:	f04f 0200 	mov.w	r2, #0
 8007284:	f04f 0300 	mov.w	r3, #0
 8007288:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800728c:	4659      	mov	r1, fp
 800728e:	00cb      	lsls	r3, r1, #3
 8007290:	4651      	mov	r1, sl
 8007292:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007296:	4651      	mov	r1, sl
 8007298:	00ca      	lsls	r2, r1, #3
 800729a:	4610      	mov	r0, r2
 800729c:	4619      	mov	r1, r3
 800729e:	4603      	mov	r3, r0
 80072a0:	4642      	mov	r2, r8
 80072a2:	189b      	adds	r3, r3, r2
 80072a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80072a8:	464b      	mov	r3, r9
 80072aa:	460a      	mov	r2, r1
 80072ac:	eb42 0303 	adc.w	r3, r2, r3
 80072b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80072c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80072c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80072c8:	460b      	mov	r3, r1
 80072ca:	18db      	adds	r3, r3, r3
 80072cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072ce:	4613      	mov	r3, r2
 80072d0:	eb42 0303 	adc.w	r3, r2, r3
 80072d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80072da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80072de:	f7f8 ffef 	bl	80002c0 <__aeabi_uldivmod>
 80072e2:	4602      	mov	r2, r0
 80072e4:	460b      	mov	r3, r1
 80072e6:	4b0d      	ldr	r3, [pc, #52]	@ (800731c <UART_SetConfig+0x2d4>)
 80072e8:	fba3 1302 	umull	r1, r3, r3, r2
 80072ec:	095b      	lsrs	r3, r3, #5
 80072ee:	2164      	movs	r1, #100	@ 0x64
 80072f0:	fb01 f303 	mul.w	r3, r1, r3
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	00db      	lsls	r3, r3, #3
 80072f8:	3332      	adds	r3, #50	@ 0x32
 80072fa:	4a08      	ldr	r2, [pc, #32]	@ (800731c <UART_SetConfig+0x2d4>)
 80072fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007300:	095b      	lsrs	r3, r3, #5
 8007302:	f003 0207 	and.w	r2, r3, #7
 8007306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4422      	add	r2, r4
 800730e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007310:	e106      	b.n	8007520 <UART_SetConfig+0x4d8>
 8007312:	bf00      	nop
 8007314:	40011000 	.word	0x40011000
 8007318:	40011400 	.word	0x40011400
 800731c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007320:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007324:	2200      	movs	r2, #0
 8007326:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800732a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800732e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007332:	4642      	mov	r2, r8
 8007334:	464b      	mov	r3, r9
 8007336:	1891      	adds	r1, r2, r2
 8007338:	6239      	str	r1, [r7, #32]
 800733a:	415b      	adcs	r3, r3
 800733c:	627b      	str	r3, [r7, #36]	@ 0x24
 800733e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007342:	4641      	mov	r1, r8
 8007344:	1854      	adds	r4, r2, r1
 8007346:	4649      	mov	r1, r9
 8007348:	eb43 0501 	adc.w	r5, r3, r1
 800734c:	f04f 0200 	mov.w	r2, #0
 8007350:	f04f 0300 	mov.w	r3, #0
 8007354:	00eb      	lsls	r3, r5, #3
 8007356:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800735a:	00e2      	lsls	r2, r4, #3
 800735c:	4614      	mov	r4, r2
 800735e:	461d      	mov	r5, r3
 8007360:	4643      	mov	r3, r8
 8007362:	18e3      	adds	r3, r4, r3
 8007364:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007368:	464b      	mov	r3, r9
 800736a:	eb45 0303 	adc.w	r3, r5, r3
 800736e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800737e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007382:	f04f 0200 	mov.w	r2, #0
 8007386:	f04f 0300 	mov.w	r3, #0
 800738a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800738e:	4629      	mov	r1, r5
 8007390:	008b      	lsls	r3, r1, #2
 8007392:	4621      	mov	r1, r4
 8007394:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007398:	4621      	mov	r1, r4
 800739a:	008a      	lsls	r2, r1, #2
 800739c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80073a0:	f7f8 ff8e 	bl	80002c0 <__aeabi_uldivmod>
 80073a4:	4602      	mov	r2, r0
 80073a6:	460b      	mov	r3, r1
 80073a8:	4b60      	ldr	r3, [pc, #384]	@ (800752c <UART_SetConfig+0x4e4>)
 80073aa:	fba3 2302 	umull	r2, r3, r3, r2
 80073ae:	095b      	lsrs	r3, r3, #5
 80073b0:	011c      	lsls	r4, r3, #4
 80073b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073b6:	2200      	movs	r2, #0
 80073b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80073bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80073c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80073c4:	4642      	mov	r2, r8
 80073c6:	464b      	mov	r3, r9
 80073c8:	1891      	adds	r1, r2, r2
 80073ca:	61b9      	str	r1, [r7, #24]
 80073cc:	415b      	adcs	r3, r3
 80073ce:	61fb      	str	r3, [r7, #28]
 80073d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80073d4:	4641      	mov	r1, r8
 80073d6:	1851      	adds	r1, r2, r1
 80073d8:	6139      	str	r1, [r7, #16]
 80073da:	4649      	mov	r1, r9
 80073dc:	414b      	adcs	r3, r1
 80073de:	617b      	str	r3, [r7, #20]
 80073e0:	f04f 0200 	mov.w	r2, #0
 80073e4:	f04f 0300 	mov.w	r3, #0
 80073e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80073ec:	4659      	mov	r1, fp
 80073ee:	00cb      	lsls	r3, r1, #3
 80073f0:	4651      	mov	r1, sl
 80073f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80073f6:	4651      	mov	r1, sl
 80073f8:	00ca      	lsls	r2, r1, #3
 80073fa:	4610      	mov	r0, r2
 80073fc:	4619      	mov	r1, r3
 80073fe:	4603      	mov	r3, r0
 8007400:	4642      	mov	r2, r8
 8007402:	189b      	adds	r3, r3, r2
 8007404:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007408:	464b      	mov	r3, r9
 800740a:	460a      	mov	r2, r1
 800740c:	eb42 0303 	adc.w	r3, r2, r3
 8007410:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800741e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007420:	f04f 0200 	mov.w	r2, #0
 8007424:	f04f 0300 	mov.w	r3, #0
 8007428:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800742c:	4649      	mov	r1, r9
 800742e:	008b      	lsls	r3, r1, #2
 8007430:	4641      	mov	r1, r8
 8007432:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007436:	4641      	mov	r1, r8
 8007438:	008a      	lsls	r2, r1, #2
 800743a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800743e:	f7f8 ff3f 	bl	80002c0 <__aeabi_uldivmod>
 8007442:	4602      	mov	r2, r0
 8007444:	460b      	mov	r3, r1
 8007446:	4611      	mov	r1, r2
 8007448:	4b38      	ldr	r3, [pc, #224]	@ (800752c <UART_SetConfig+0x4e4>)
 800744a:	fba3 2301 	umull	r2, r3, r3, r1
 800744e:	095b      	lsrs	r3, r3, #5
 8007450:	2264      	movs	r2, #100	@ 0x64
 8007452:	fb02 f303 	mul.w	r3, r2, r3
 8007456:	1acb      	subs	r3, r1, r3
 8007458:	011b      	lsls	r3, r3, #4
 800745a:	3332      	adds	r3, #50	@ 0x32
 800745c:	4a33      	ldr	r2, [pc, #204]	@ (800752c <UART_SetConfig+0x4e4>)
 800745e:	fba2 2303 	umull	r2, r3, r2, r3
 8007462:	095b      	lsrs	r3, r3, #5
 8007464:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007468:	441c      	add	r4, r3
 800746a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800746e:	2200      	movs	r2, #0
 8007470:	673b      	str	r3, [r7, #112]	@ 0x70
 8007472:	677a      	str	r2, [r7, #116]	@ 0x74
 8007474:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007478:	4642      	mov	r2, r8
 800747a:	464b      	mov	r3, r9
 800747c:	1891      	adds	r1, r2, r2
 800747e:	60b9      	str	r1, [r7, #8]
 8007480:	415b      	adcs	r3, r3
 8007482:	60fb      	str	r3, [r7, #12]
 8007484:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007488:	4641      	mov	r1, r8
 800748a:	1851      	adds	r1, r2, r1
 800748c:	6039      	str	r1, [r7, #0]
 800748e:	4649      	mov	r1, r9
 8007490:	414b      	adcs	r3, r1
 8007492:	607b      	str	r3, [r7, #4]
 8007494:	f04f 0200 	mov.w	r2, #0
 8007498:	f04f 0300 	mov.w	r3, #0
 800749c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80074a0:	4659      	mov	r1, fp
 80074a2:	00cb      	lsls	r3, r1, #3
 80074a4:	4651      	mov	r1, sl
 80074a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074aa:	4651      	mov	r1, sl
 80074ac:	00ca      	lsls	r2, r1, #3
 80074ae:	4610      	mov	r0, r2
 80074b0:	4619      	mov	r1, r3
 80074b2:	4603      	mov	r3, r0
 80074b4:	4642      	mov	r2, r8
 80074b6:	189b      	adds	r3, r3, r2
 80074b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80074ba:	464b      	mov	r3, r9
 80074bc:	460a      	mov	r2, r1
 80074be:	eb42 0303 	adc.w	r3, r2, r3
 80074c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80074c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80074ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80074d0:	f04f 0200 	mov.w	r2, #0
 80074d4:	f04f 0300 	mov.w	r3, #0
 80074d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80074dc:	4649      	mov	r1, r9
 80074de:	008b      	lsls	r3, r1, #2
 80074e0:	4641      	mov	r1, r8
 80074e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074e6:	4641      	mov	r1, r8
 80074e8:	008a      	lsls	r2, r1, #2
 80074ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80074ee:	f7f8 fee7 	bl	80002c0 <__aeabi_uldivmod>
 80074f2:	4602      	mov	r2, r0
 80074f4:	460b      	mov	r3, r1
 80074f6:	4b0d      	ldr	r3, [pc, #52]	@ (800752c <UART_SetConfig+0x4e4>)
 80074f8:	fba3 1302 	umull	r1, r3, r3, r2
 80074fc:	095b      	lsrs	r3, r3, #5
 80074fe:	2164      	movs	r1, #100	@ 0x64
 8007500:	fb01 f303 	mul.w	r3, r1, r3
 8007504:	1ad3      	subs	r3, r2, r3
 8007506:	011b      	lsls	r3, r3, #4
 8007508:	3332      	adds	r3, #50	@ 0x32
 800750a:	4a08      	ldr	r2, [pc, #32]	@ (800752c <UART_SetConfig+0x4e4>)
 800750c:	fba2 2303 	umull	r2, r3, r2, r3
 8007510:	095b      	lsrs	r3, r3, #5
 8007512:	f003 020f 	and.w	r2, r3, #15
 8007516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4422      	add	r2, r4
 800751e:	609a      	str	r2, [r3, #8]
}
 8007520:	bf00      	nop
 8007522:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007526:	46bd      	mov	sp, r7
 8007528:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800752c:	51eb851f 	.word	0x51eb851f

08007530 <atoi>:
 8007530:	220a      	movs	r2, #10
 8007532:	2100      	movs	r1, #0
 8007534:	f000 b87a 	b.w	800762c <strtol>

08007538 <_strtol_l.isra.0>:
 8007538:	2b24      	cmp	r3, #36	@ 0x24
 800753a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800753e:	4686      	mov	lr, r0
 8007540:	4690      	mov	r8, r2
 8007542:	d801      	bhi.n	8007548 <_strtol_l.isra.0+0x10>
 8007544:	2b01      	cmp	r3, #1
 8007546:	d106      	bne.n	8007556 <_strtol_l.isra.0+0x1e>
 8007548:	f000 f8a2 	bl	8007690 <__errno>
 800754c:	2316      	movs	r3, #22
 800754e:	6003      	str	r3, [r0, #0]
 8007550:	2000      	movs	r0, #0
 8007552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007556:	4834      	ldr	r0, [pc, #208]	@ (8007628 <_strtol_l.isra.0+0xf0>)
 8007558:	460d      	mov	r5, r1
 800755a:	462a      	mov	r2, r5
 800755c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007560:	5d06      	ldrb	r6, [r0, r4]
 8007562:	f016 0608 	ands.w	r6, r6, #8
 8007566:	d1f8      	bne.n	800755a <_strtol_l.isra.0+0x22>
 8007568:	2c2d      	cmp	r4, #45	@ 0x2d
 800756a:	d110      	bne.n	800758e <_strtol_l.isra.0+0x56>
 800756c:	782c      	ldrb	r4, [r5, #0]
 800756e:	2601      	movs	r6, #1
 8007570:	1c95      	adds	r5, r2, #2
 8007572:	f033 0210 	bics.w	r2, r3, #16
 8007576:	d115      	bne.n	80075a4 <_strtol_l.isra.0+0x6c>
 8007578:	2c30      	cmp	r4, #48	@ 0x30
 800757a:	d10d      	bne.n	8007598 <_strtol_l.isra.0+0x60>
 800757c:	782a      	ldrb	r2, [r5, #0]
 800757e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007582:	2a58      	cmp	r2, #88	@ 0x58
 8007584:	d108      	bne.n	8007598 <_strtol_l.isra.0+0x60>
 8007586:	786c      	ldrb	r4, [r5, #1]
 8007588:	3502      	adds	r5, #2
 800758a:	2310      	movs	r3, #16
 800758c:	e00a      	b.n	80075a4 <_strtol_l.isra.0+0x6c>
 800758e:	2c2b      	cmp	r4, #43	@ 0x2b
 8007590:	bf04      	itt	eq
 8007592:	782c      	ldrbeq	r4, [r5, #0]
 8007594:	1c95      	addeq	r5, r2, #2
 8007596:	e7ec      	b.n	8007572 <_strtol_l.isra.0+0x3a>
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1f6      	bne.n	800758a <_strtol_l.isra.0+0x52>
 800759c:	2c30      	cmp	r4, #48	@ 0x30
 800759e:	bf14      	ite	ne
 80075a0:	230a      	movne	r3, #10
 80075a2:	2308      	moveq	r3, #8
 80075a4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80075a8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80075ac:	2200      	movs	r2, #0
 80075ae:	fbbc f9f3 	udiv	r9, ip, r3
 80075b2:	4610      	mov	r0, r2
 80075b4:	fb03 ca19 	mls	sl, r3, r9, ip
 80075b8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80075bc:	2f09      	cmp	r7, #9
 80075be:	d80f      	bhi.n	80075e0 <_strtol_l.isra.0+0xa8>
 80075c0:	463c      	mov	r4, r7
 80075c2:	42a3      	cmp	r3, r4
 80075c4:	dd1b      	ble.n	80075fe <_strtol_l.isra.0+0xc6>
 80075c6:	1c57      	adds	r7, r2, #1
 80075c8:	d007      	beq.n	80075da <_strtol_l.isra.0+0xa2>
 80075ca:	4581      	cmp	r9, r0
 80075cc:	d314      	bcc.n	80075f8 <_strtol_l.isra.0+0xc0>
 80075ce:	d101      	bne.n	80075d4 <_strtol_l.isra.0+0x9c>
 80075d0:	45a2      	cmp	sl, r4
 80075d2:	db11      	blt.n	80075f8 <_strtol_l.isra.0+0xc0>
 80075d4:	fb00 4003 	mla	r0, r0, r3, r4
 80075d8:	2201      	movs	r2, #1
 80075da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80075de:	e7eb      	b.n	80075b8 <_strtol_l.isra.0+0x80>
 80075e0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80075e4:	2f19      	cmp	r7, #25
 80075e6:	d801      	bhi.n	80075ec <_strtol_l.isra.0+0xb4>
 80075e8:	3c37      	subs	r4, #55	@ 0x37
 80075ea:	e7ea      	b.n	80075c2 <_strtol_l.isra.0+0x8a>
 80075ec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80075f0:	2f19      	cmp	r7, #25
 80075f2:	d804      	bhi.n	80075fe <_strtol_l.isra.0+0xc6>
 80075f4:	3c57      	subs	r4, #87	@ 0x57
 80075f6:	e7e4      	b.n	80075c2 <_strtol_l.isra.0+0x8a>
 80075f8:	f04f 32ff 	mov.w	r2, #4294967295
 80075fc:	e7ed      	b.n	80075da <_strtol_l.isra.0+0xa2>
 80075fe:	1c53      	adds	r3, r2, #1
 8007600:	d108      	bne.n	8007614 <_strtol_l.isra.0+0xdc>
 8007602:	2322      	movs	r3, #34	@ 0x22
 8007604:	f8ce 3000 	str.w	r3, [lr]
 8007608:	4660      	mov	r0, ip
 800760a:	f1b8 0f00 	cmp.w	r8, #0
 800760e:	d0a0      	beq.n	8007552 <_strtol_l.isra.0+0x1a>
 8007610:	1e69      	subs	r1, r5, #1
 8007612:	e006      	b.n	8007622 <_strtol_l.isra.0+0xea>
 8007614:	b106      	cbz	r6, 8007618 <_strtol_l.isra.0+0xe0>
 8007616:	4240      	negs	r0, r0
 8007618:	f1b8 0f00 	cmp.w	r8, #0
 800761c:	d099      	beq.n	8007552 <_strtol_l.isra.0+0x1a>
 800761e:	2a00      	cmp	r2, #0
 8007620:	d1f6      	bne.n	8007610 <_strtol_l.isra.0+0xd8>
 8007622:	f8c8 1000 	str.w	r1, [r8]
 8007626:	e794      	b.n	8007552 <_strtol_l.isra.0+0x1a>
 8007628:	08008071 	.word	0x08008071

0800762c <strtol>:
 800762c:	4613      	mov	r3, r2
 800762e:	460a      	mov	r2, r1
 8007630:	4601      	mov	r1, r0
 8007632:	4802      	ldr	r0, [pc, #8]	@ (800763c <strtol+0x10>)
 8007634:	6800      	ldr	r0, [r0, #0]
 8007636:	f7ff bf7f 	b.w	8007538 <_strtol_l.isra.0>
 800763a:	bf00      	nop
 800763c:	2000001c 	.word	0x2000001c

08007640 <_vsiprintf_r>:
 8007640:	b510      	push	{r4, lr}
 8007642:	b09a      	sub	sp, #104	@ 0x68
 8007644:	2400      	movs	r4, #0
 8007646:	9100      	str	r1, [sp, #0]
 8007648:	9104      	str	r1, [sp, #16]
 800764a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800764e:	9105      	str	r1, [sp, #20]
 8007650:	9102      	str	r1, [sp, #8]
 8007652:	4905      	ldr	r1, [pc, #20]	@ (8007668 <_vsiprintf_r+0x28>)
 8007654:	9103      	str	r1, [sp, #12]
 8007656:	4669      	mov	r1, sp
 8007658:	9419      	str	r4, [sp, #100]	@ 0x64
 800765a:	f000 f9a7 	bl	80079ac <_svfiprintf_r>
 800765e:	9b00      	ldr	r3, [sp, #0]
 8007660:	701c      	strb	r4, [r3, #0]
 8007662:	b01a      	add	sp, #104	@ 0x68
 8007664:	bd10      	pop	{r4, pc}
 8007666:	bf00      	nop
 8007668:	ffff0208 	.word	0xffff0208

0800766c <vsiprintf>:
 800766c:	4613      	mov	r3, r2
 800766e:	460a      	mov	r2, r1
 8007670:	4601      	mov	r1, r0
 8007672:	4802      	ldr	r0, [pc, #8]	@ (800767c <vsiprintf+0x10>)
 8007674:	6800      	ldr	r0, [r0, #0]
 8007676:	f7ff bfe3 	b.w	8007640 <_vsiprintf_r>
 800767a:	bf00      	nop
 800767c:	2000001c 	.word	0x2000001c

08007680 <memset>:
 8007680:	4402      	add	r2, r0
 8007682:	4603      	mov	r3, r0
 8007684:	4293      	cmp	r3, r2
 8007686:	d100      	bne.n	800768a <memset+0xa>
 8007688:	4770      	bx	lr
 800768a:	f803 1b01 	strb.w	r1, [r3], #1
 800768e:	e7f9      	b.n	8007684 <memset+0x4>

08007690 <__errno>:
 8007690:	4b01      	ldr	r3, [pc, #4]	@ (8007698 <__errno+0x8>)
 8007692:	6818      	ldr	r0, [r3, #0]
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop
 8007698:	2000001c 	.word	0x2000001c

0800769c <__libc_init_array>:
 800769c:	b570      	push	{r4, r5, r6, lr}
 800769e:	4d0d      	ldr	r5, [pc, #52]	@ (80076d4 <__libc_init_array+0x38>)
 80076a0:	4c0d      	ldr	r4, [pc, #52]	@ (80076d8 <__libc_init_array+0x3c>)
 80076a2:	1b64      	subs	r4, r4, r5
 80076a4:	10a4      	asrs	r4, r4, #2
 80076a6:	2600      	movs	r6, #0
 80076a8:	42a6      	cmp	r6, r4
 80076aa:	d109      	bne.n	80076c0 <__libc_init_array+0x24>
 80076ac:	4d0b      	ldr	r5, [pc, #44]	@ (80076dc <__libc_init_array+0x40>)
 80076ae:	4c0c      	ldr	r4, [pc, #48]	@ (80076e0 <__libc_init_array+0x44>)
 80076b0:	f000 fc64 	bl	8007f7c <_init>
 80076b4:	1b64      	subs	r4, r4, r5
 80076b6:	10a4      	asrs	r4, r4, #2
 80076b8:	2600      	movs	r6, #0
 80076ba:	42a6      	cmp	r6, r4
 80076bc:	d105      	bne.n	80076ca <__libc_init_array+0x2e>
 80076be:	bd70      	pop	{r4, r5, r6, pc}
 80076c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80076c4:	4798      	blx	r3
 80076c6:	3601      	adds	r6, #1
 80076c8:	e7ee      	b.n	80076a8 <__libc_init_array+0xc>
 80076ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80076ce:	4798      	blx	r3
 80076d0:	3601      	adds	r6, #1
 80076d2:	e7f2      	b.n	80076ba <__libc_init_array+0x1e>
 80076d4:	080081ac 	.word	0x080081ac
 80076d8:	080081ac 	.word	0x080081ac
 80076dc:	080081ac 	.word	0x080081ac
 80076e0:	080081b0 	.word	0x080081b0

080076e4 <__retarget_lock_acquire_recursive>:
 80076e4:	4770      	bx	lr

080076e6 <__retarget_lock_release_recursive>:
 80076e6:	4770      	bx	lr

080076e8 <memcpy>:
 80076e8:	440a      	add	r2, r1
 80076ea:	4291      	cmp	r1, r2
 80076ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80076f0:	d100      	bne.n	80076f4 <memcpy+0xc>
 80076f2:	4770      	bx	lr
 80076f4:	b510      	push	{r4, lr}
 80076f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076fe:	4291      	cmp	r1, r2
 8007700:	d1f9      	bne.n	80076f6 <memcpy+0xe>
 8007702:	bd10      	pop	{r4, pc}

08007704 <_free_r>:
 8007704:	b538      	push	{r3, r4, r5, lr}
 8007706:	4605      	mov	r5, r0
 8007708:	2900      	cmp	r1, #0
 800770a:	d041      	beq.n	8007790 <_free_r+0x8c>
 800770c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007710:	1f0c      	subs	r4, r1, #4
 8007712:	2b00      	cmp	r3, #0
 8007714:	bfb8      	it	lt
 8007716:	18e4      	addlt	r4, r4, r3
 8007718:	f000 f8e0 	bl	80078dc <__malloc_lock>
 800771c:	4a1d      	ldr	r2, [pc, #116]	@ (8007794 <_free_r+0x90>)
 800771e:	6813      	ldr	r3, [r2, #0]
 8007720:	b933      	cbnz	r3, 8007730 <_free_r+0x2c>
 8007722:	6063      	str	r3, [r4, #4]
 8007724:	6014      	str	r4, [r2, #0]
 8007726:	4628      	mov	r0, r5
 8007728:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800772c:	f000 b8dc 	b.w	80078e8 <__malloc_unlock>
 8007730:	42a3      	cmp	r3, r4
 8007732:	d908      	bls.n	8007746 <_free_r+0x42>
 8007734:	6820      	ldr	r0, [r4, #0]
 8007736:	1821      	adds	r1, r4, r0
 8007738:	428b      	cmp	r3, r1
 800773a:	bf01      	itttt	eq
 800773c:	6819      	ldreq	r1, [r3, #0]
 800773e:	685b      	ldreq	r3, [r3, #4]
 8007740:	1809      	addeq	r1, r1, r0
 8007742:	6021      	streq	r1, [r4, #0]
 8007744:	e7ed      	b.n	8007722 <_free_r+0x1e>
 8007746:	461a      	mov	r2, r3
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	b10b      	cbz	r3, 8007750 <_free_r+0x4c>
 800774c:	42a3      	cmp	r3, r4
 800774e:	d9fa      	bls.n	8007746 <_free_r+0x42>
 8007750:	6811      	ldr	r1, [r2, #0]
 8007752:	1850      	adds	r0, r2, r1
 8007754:	42a0      	cmp	r0, r4
 8007756:	d10b      	bne.n	8007770 <_free_r+0x6c>
 8007758:	6820      	ldr	r0, [r4, #0]
 800775a:	4401      	add	r1, r0
 800775c:	1850      	adds	r0, r2, r1
 800775e:	4283      	cmp	r3, r0
 8007760:	6011      	str	r1, [r2, #0]
 8007762:	d1e0      	bne.n	8007726 <_free_r+0x22>
 8007764:	6818      	ldr	r0, [r3, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	6053      	str	r3, [r2, #4]
 800776a:	4408      	add	r0, r1
 800776c:	6010      	str	r0, [r2, #0]
 800776e:	e7da      	b.n	8007726 <_free_r+0x22>
 8007770:	d902      	bls.n	8007778 <_free_r+0x74>
 8007772:	230c      	movs	r3, #12
 8007774:	602b      	str	r3, [r5, #0]
 8007776:	e7d6      	b.n	8007726 <_free_r+0x22>
 8007778:	6820      	ldr	r0, [r4, #0]
 800777a:	1821      	adds	r1, r4, r0
 800777c:	428b      	cmp	r3, r1
 800777e:	bf04      	itt	eq
 8007780:	6819      	ldreq	r1, [r3, #0]
 8007782:	685b      	ldreq	r3, [r3, #4]
 8007784:	6063      	str	r3, [r4, #4]
 8007786:	bf04      	itt	eq
 8007788:	1809      	addeq	r1, r1, r0
 800778a:	6021      	streq	r1, [r4, #0]
 800778c:	6054      	str	r4, [r2, #4]
 800778e:	e7ca      	b.n	8007726 <_free_r+0x22>
 8007790:	bd38      	pop	{r3, r4, r5, pc}
 8007792:	bf00      	nop
 8007794:	20002cc4 	.word	0x20002cc4

08007798 <sbrk_aligned>:
 8007798:	b570      	push	{r4, r5, r6, lr}
 800779a:	4e0f      	ldr	r6, [pc, #60]	@ (80077d8 <sbrk_aligned+0x40>)
 800779c:	460c      	mov	r4, r1
 800779e:	6831      	ldr	r1, [r6, #0]
 80077a0:	4605      	mov	r5, r0
 80077a2:	b911      	cbnz	r1, 80077aa <sbrk_aligned+0x12>
 80077a4:	f000 fba4 	bl	8007ef0 <_sbrk_r>
 80077a8:	6030      	str	r0, [r6, #0]
 80077aa:	4621      	mov	r1, r4
 80077ac:	4628      	mov	r0, r5
 80077ae:	f000 fb9f 	bl	8007ef0 <_sbrk_r>
 80077b2:	1c43      	adds	r3, r0, #1
 80077b4:	d103      	bne.n	80077be <sbrk_aligned+0x26>
 80077b6:	f04f 34ff 	mov.w	r4, #4294967295
 80077ba:	4620      	mov	r0, r4
 80077bc:	bd70      	pop	{r4, r5, r6, pc}
 80077be:	1cc4      	adds	r4, r0, #3
 80077c0:	f024 0403 	bic.w	r4, r4, #3
 80077c4:	42a0      	cmp	r0, r4
 80077c6:	d0f8      	beq.n	80077ba <sbrk_aligned+0x22>
 80077c8:	1a21      	subs	r1, r4, r0
 80077ca:	4628      	mov	r0, r5
 80077cc:	f000 fb90 	bl	8007ef0 <_sbrk_r>
 80077d0:	3001      	adds	r0, #1
 80077d2:	d1f2      	bne.n	80077ba <sbrk_aligned+0x22>
 80077d4:	e7ef      	b.n	80077b6 <sbrk_aligned+0x1e>
 80077d6:	bf00      	nop
 80077d8:	20002cc0 	.word	0x20002cc0

080077dc <_malloc_r>:
 80077dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077e0:	1ccd      	adds	r5, r1, #3
 80077e2:	f025 0503 	bic.w	r5, r5, #3
 80077e6:	3508      	adds	r5, #8
 80077e8:	2d0c      	cmp	r5, #12
 80077ea:	bf38      	it	cc
 80077ec:	250c      	movcc	r5, #12
 80077ee:	2d00      	cmp	r5, #0
 80077f0:	4606      	mov	r6, r0
 80077f2:	db01      	blt.n	80077f8 <_malloc_r+0x1c>
 80077f4:	42a9      	cmp	r1, r5
 80077f6:	d904      	bls.n	8007802 <_malloc_r+0x26>
 80077f8:	230c      	movs	r3, #12
 80077fa:	6033      	str	r3, [r6, #0]
 80077fc:	2000      	movs	r0, #0
 80077fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007802:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80078d8 <_malloc_r+0xfc>
 8007806:	f000 f869 	bl	80078dc <__malloc_lock>
 800780a:	f8d8 3000 	ldr.w	r3, [r8]
 800780e:	461c      	mov	r4, r3
 8007810:	bb44      	cbnz	r4, 8007864 <_malloc_r+0x88>
 8007812:	4629      	mov	r1, r5
 8007814:	4630      	mov	r0, r6
 8007816:	f7ff ffbf 	bl	8007798 <sbrk_aligned>
 800781a:	1c43      	adds	r3, r0, #1
 800781c:	4604      	mov	r4, r0
 800781e:	d158      	bne.n	80078d2 <_malloc_r+0xf6>
 8007820:	f8d8 4000 	ldr.w	r4, [r8]
 8007824:	4627      	mov	r7, r4
 8007826:	2f00      	cmp	r7, #0
 8007828:	d143      	bne.n	80078b2 <_malloc_r+0xd6>
 800782a:	2c00      	cmp	r4, #0
 800782c:	d04b      	beq.n	80078c6 <_malloc_r+0xea>
 800782e:	6823      	ldr	r3, [r4, #0]
 8007830:	4639      	mov	r1, r7
 8007832:	4630      	mov	r0, r6
 8007834:	eb04 0903 	add.w	r9, r4, r3
 8007838:	f000 fb5a 	bl	8007ef0 <_sbrk_r>
 800783c:	4581      	cmp	r9, r0
 800783e:	d142      	bne.n	80078c6 <_malloc_r+0xea>
 8007840:	6821      	ldr	r1, [r4, #0]
 8007842:	1a6d      	subs	r5, r5, r1
 8007844:	4629      	mov	r1, r5
 8007846:	4630      	mov	r0, r6
 8007848:	f7ff ffa6 	bl	8007798 <sbrk_aligned>
 800784c:	3001      	adds	r0, #1
 800784e:	d03a      	beq.n	80078c6 <_malloc_r+0xea>
 8007850:	6823      	ldr	r3, [r4, #0]
 8007852:	442b      	add	r3, r5
 8007854:	6023      	str	r3, [r4, #0]
 8007856:	f8d8 3000 	ldr.w	r3, [r8]
 800785a:	685a      	ldr	r2, [r3, #4]
 800785c:	bb62      	cbnz	r2, 80078b8 <_malloc_r+0xdc>
 800785e:	f8c8 7000 	str.w	r7, [r8]
 8007862:	e00f      	b.n	8007884 <_malloc_r+0xa8>
 8007864:	6822      	ldr	r2, [r4, #0]
 8007866:	1b52      	subs	r2, r2, r5
 8007868:	d420      	bmi.n	80078ac <_malloc_r+0xd0>
 800786a:	2a0b      	cmp	r2, #11
 800786c:	d917      	bls.n	800789e <_malloc_r+0xc2>
 800786e:	1961      	adds	r1, r4, r5
 8007870:	42a3      	cmp	r3, r4
 8007872:	6025      	str	r5, [r4, #0]
 8007874:	bf18      	it	ne
 8007876:	6059      	strne	r1, [r3, #4]
 8007878:	6863      	ldr	r3, [r4, #4]
 800787a:	bf08      	it	eq
 800787c:	f8c8 1000 	streq.w	r1, [r8]
 8007880:	5162      	str	r2, [r4, r5]
 8007882:	604b      	str	r3, [r1, #4]
 8007884:	4630      	mov	r0, r6
 8007886:	f000 f82f 	bl	80078e8 <__malloc_unlock>
 800788a:	f104 000b 	add.w	r0, r4, #11
 800788e:	1d23      	adds	r3, r4, #4
 8007890:	f020 0007 	bic.w	r0, r0, #7
 8007894:	1ac2      	subs	r2, r0, r3
 8007896:	bf1c      	itt	ne
 8007898:	1a1b      	subne	r3, r3, r0
 800789a:	50a3      	strne	r3, [r4, r2]
 800789c:	e7af      	b.n	80077fe <_malloc_r+0x22>
 800789e:	6862      	ldr	r2, [r4, #4]
 80078a0:	42a3      	cmp	r3, r4
 80078a2:	bf0c      	ite	eq
 80078a4:	f8c8 2000 	streq.w	r2, [r8]
 80078a8:	605a      	strne	r2, [r3, #4]
 80078aa:	e7eb      	b.n	8007884 <_malloc_r+0xa8>
 80078ac:	4623      	mov	r3, r4
 80078ae:	6864      	ldr	r4, [r4, #4]
 80078b0:	e7ae      	b.n	8007810 <_malloc_r+0x34>
 80078b2:	463c      	mov	r4, r7
 80078b4:	687f      	ldr	r7, [r7, #4]
 80078b6:	e7b6      	b.n	8007826 <_malloc_r+0x4a>
 80078b8:	461a      	mov	r2, r3
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	42a3      	cmp	r3, r4
 80078be:	d1fb      	bne.n	80078b8 <_malloc_r+0xdc>
 80078c0:	2300      	movs	r3, #0
 80078c2:	6053      	str	r3, [r2, #4]
 80078c4:	e7de      	b.n	8007884 <_malloc_r+0xa8>
 80078c6:	230c      	movs	r3, #12
 80078c8:	6033      	str	r3, [r6, #0]
 80078ca:	4630      	mov	r0, r6
 80078cc:	f000 f80c 	bl	80078e8 <__malloc_unlock>
 80078d0:	e794      	b.n	80077fc <_malloc_r+0x20>
 80078d2:	6005      	str	r5, [r0, #0]
 80078d4:	e7d6      	b.n	8007884 <_malloc_r+0xa8>
 80078d6:	bf00      	nop
 80078d8:	20002cc4 	.word	0x20002cc4

080078dc <__malloc_lock>:
 80078dc:	4801      	ldr	r0, [pc, #4]	@ (80078e4 <__malloc_lock+0x8>)
 80078de:	f7ff bf01 	b.w	80076e4 <__retarget_lock_acquire_recursive>
 80078e2:	bf00      	nop
 80078e4:	20002cbc 	.word	0x20002cbc

080078e8 <__malloc_unlock>:
 80078e8:	4801      	ldr	r0, [pc, #4]	@ (80078f0 <__malloc_unlock+0x8>)
 80078ea:	f7ff befc 	b.w	80076e6 <__retarget_lock_release_recursive>
 80078ee:	bf00      	nop
 80078f0:	20002cbc 	.word	0x20002cbc

080078f4 <__ssputs_r>:
 80078f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078f8:	688e      	ldr	r6, [r1, #8]
 80078fa:	461f      	mov	r7, r3
 80078fc:	42be      	cmp	r6, r7
 80078fe:	680b      	ldr	r3, [r1, #0]
 8007900:	4682      	mov	sl, r0
 8007902:	460c      	mov	r4, r1
 8007904:	4690      	mov	r8, r2
 8007906:	d82d      	bhi.n	8007964 <__ssputs_r+0x70>
 8007908:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800790c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007910:	d026      	beq.n	8007960 <__ssputs_r+0x6c>
 8007912:	6965      	ldr	r5, [r4, #20]
 8007914:	6909      	ldr	r1, [r1, #16]
 8007916:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800791a:	eba3 0901 	sub.w	r9, r3, r1
 800791e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007922:	1c7b      	adds	r3, r7, #1
 8007924:	444b      	add	r3, r9
 8007926:	106d      	asrs	r5, r5, #1
 8007928:	429d      	cmp	r5, r3
 800792a:	bf38      	it	cc
 800792c:	461d      	movcc	r5, r3
 800792e:	0553      	lsls	r3, r2, #21
 8007930:	d527      	bpl.n	8007982 <__ssputs_r+0x8e>
 8007932:	4629      	mov	r1, r5
 8007934:	f7ff ff52 	bl	80077dc <_malloc_r>
 8007938:	4606      	mov	r6, r0
 800793a:	b360      	cbz	r0, 8007996 <__ssputs_r+0xa2>
 800793c:	6921      	ldr	r1, [r4, #16]
 800793e:	464a      	mov	r2, r9
 8007940:	f7ff fed2 	bl	80076e8 <memcpy>
 8007944:	89a3      	ldrh	r3, [r4, #12]
 8007946:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800794a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800794e:	81a3      	strh	r3, [r4, #12]
 8007950:	6126      	str	r6, [r4, #16]
 8007952:	6165      	str	r5, [r4, #20]
 8007954:	444e      	add	r6, r9
 8007956:	eba5 0509 	sub.w	r5, r5, r9
 800795a:	6026      	str	r6, [r4, #0]
 800795c:	60a5      	str	r5, [r4, #8]
 800795e:	463e      	mov	r6, r7
 8007960:	42be      	cmp	r6, r7
 8007962:	d900      	bls.n	8007966 <__ssputs_r+0x72>
 8007964:	463e      	mov	r6, r7
 8007966:	6820      	ldr	r0, [r4, #0]
 8007968:	4632      	mov	r2, r6
 800796a:	4641      	mov	r1, r8
 800796c:	f000 faa6 	bl	8007ebc <memmove>
 8007970:	68a3      	ldr	r3, [r4, #8]
 8007972:	1b9b      	subs	r3, r3, r6
 8007974:	60a3      	str	r3, [r4, #8]
 8007976:	6823      	ldr	r3, [r4, #0]
 8007978:	4433      	add	r3, r6
 800797a:	6023      	str	r3, [r4, #0]
 800797c:	2000      	movs	r0, #0
 800797e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007982:	462a      	mov	r2, r5
 8007984:	f000 fac4 	bl	8007f10 <_realloc_r>
 8007988:	4606      	mov	r6, r0
 800798a:	2800      	cmp	r0, #0
 800798c:	d1e0      	bne.n	8007950 <__ssputs_r+0x5c>
 800798e:	6921      	ldr	r1, [r4, #16]
 8007990:	4650      	mov	r0, sl
 8007992:	f7ff feb7 	bl	8007704 <_free_r>
 8007996:	230c      	movs	r3, #12
 8007998:	f8ca 3000 	str.w	r3, [sl]
 800799c:	89a3      	ldrh	r3, [r4, #12]
 800799e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079a2:	81a3      	strh	r3, [r4, #12]
 80079a4:	f04f 30ff 	mov.w	r0, #4294967295
 80079a8:	e7e9      	b.n	800797e <__ssputs_r+0x8a>
	...

080079ac <_svfiprintf_r>:
 80079ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079b0:	4698      	mov	r8, r3
 80079b2:	898b      	ldrh	r3, [r1, #12]
 80079b4:	061b      	lsls	r3, r3, #24
 80079b6:	b09d      	sub	sp, #116	@ 0x74
 80079b8:	4607      	mov	r7, r0
 80079ba:	460d      	mov	r5, r1
 80079bc:	4614      	mov	r4, r2
 80079be:	d510      	bpl.n	80079e2 <_svfiprintf_r+0x36>
 80079c0:	690b      	ldr	r3, [r1, #16]
 80079c2:	b973      	cbnz	r3, 80079e2 <_svfiprintf_r+0x36>
 80079c4:	2140      	movs	r1, #64	@ 0x40
 80079c6:	f7ff ff09 	bl	80077dc <_malloc_r>
 80079ca:	6028      	str	r0, [r5, #0]
 80079cc:	6128      	str	r0, [r5, #16]
 80079ce:	b930      	cbnz	r0, 80079de <_svfiprintf_r+0x32>
 80079d0:	230c      	movs	r3, #12
 80079d2:	603b      	str	r3, [r7, #0]
 80079d4:	f04f 30ff 	mov.w	r0, #4294967295
 80079d8:	b01d      	add	sp, #116	@ 0x74
 80079da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079de:	2340      	movs	r3, #64	@ 0x40
 80079e0:	616b      	str	r3, [r5, #20]
 80079e2:	2300      	movs	r3, #0
 80079e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80079e6:	2320      	movs	r3, #32
 80079e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80079f0:	2330      	movs	r3, #48	@ 0x30
 80079f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007b90 <_svfiprintf_r+0x1e4>
 80079f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079fa:	f04f 0901 	mov.w	r9, #1
 80079fe:	4623      	mov	r3, r4
 8007a00:	469a      	mov	sl, r3
 8007a02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a06:	b10a      	cbz	r2, 8007a0c <_svfiprintf_r+0x60>
 8007a08:	2a25      	cmp	r2, #37	@ 0x25
 8007a0a:	d1f9      	bne.n	8007a00 <_svfiprintf_r+0x54>
 8007a0c:	ebba 0b04 	subs.w	fp, sl, r4
 8007a10:	d00b      	beq.n	8007a2a <_svfiprintf_r+0x7e>
 8007a12:	465b      	mov	r3, fp
 8007a14:	4622      	mov	r2, r4
 8007a16:	4629      	mov	r1, r5
 8007a18:	4638      	mov	r0, r7
 8007a1a:	f7ff ff6b 	bl	80078f4 <__ssputs_r>
 8007a1e:	3001      	adds	r0, #1
 8007a20:	f000 80a7 	beq.w	8007b72 <_svfiprintf_r+0x1c6>
 8007a24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007a26:	445a      	add	r2, fp
 8007a28:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a2a:	f89a 3000 	ldrb.w	r3, [sl]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	f000 809f 	beq.w	8007b72 <_svfiprintf_r+0x1c6>
 8007a34:	2300      	movs	r3, #0
 8007a36:	f04f 32ff 	mov.w	r2, #4294967295
 8007a3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a3e:	f10a 0a01 	add.w	sl, sl, #1
 8007a42:	9304      	str	r3, [sp, #16]
 8007a44:	9307      	str	r3, [sp, #28]
 8007a46:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a4a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a4c:	4654      	mov	r4, sl
 8007a4e:	2205      	movs	r2, #5
 8007a50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a54:	484e      	ldr	r0, [pc, #312]	@ (8007b90 <_svfiprintf_r+0x1e4>)
 8007a56:	f7f8 fbe3 	bl	8000220 <memchr>
 8007a5a:	9a04      	ldr	r2, [sp, #16]
 8007a5c:	b9d8      	cbnz	r0, 8007a96 <_svfiprintf_r+0xea>
 8007a5e:	06d0      	lsls	r0, r2, #27
 8007a60:	bf44      	itt	mi
 8007a62:	2320      	movmi	r3, #32
 8007a64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a68:	0711      	lsls	r1, r2, #28
 8007a6a:	bf44      	itt	mi
 8007a6c:	232b      	movmi	r3, #43	@ 0x2b
 8007a6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a72:	f89a 3000 	ldrb.w	r3, [sl]
 8007a76:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a78:	d015      	beq.n	8007aa6 <_svfiprintf_r+0xfa>
 8007a7a:	9a07      	ldr	r2, [sp, #28]
 8007a7c:	4654      	mov	r4, sl
 8007a7e:	2000      	movs	r0, #0
 8007a80:	f04f 0c0a 	mov.w	ip, #10
 8007a84:	4621      	mov	r1, r4
 8007a86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a8a:	3b30      	subs	r3, #48	@ 0x30
 8007a8c:	2b09      	cmp	r3, #9
 8007a8e:	d94b      	bls.n	8007b28 <_svfiprintf_r+0x17c>
 8007a90:	b1b0      	cbz	r0, 8007ac0 <_svfiprintf_r+0x114>
 8007a92:	9207      	str	r2, [sp, #28]
 8007a94:	e014      	b.n	8007ac0 <_svfiprintf_r+0x114>
 8007a96:	eba0 0308 	sub.w	r3, r0, r8
 8007a9a:	fa09 f303 	lsl.w	r3, r9, r3
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	9304      	str	r3, [sp, #16]
 8007aa2:	46a2      	mov	sl, r4
 8007aa4:	e7d2      	b.n	8007a4c <_svfiprintf_r+0xa0>
 8007aa6:	9b03      	ldr	r3, [sp, #12]
 8007aa8:	1d19      	adds	r1, r3, #4
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	9103      	str	r1, [sp, #12]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	bfbb      	ittet	lt
 8007ab2:	425b      	neglt	r3, r3
 8007ab4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ab8:	9307      	strge	r3, [sp, #28]
 8007aba:	9307      	strlt	r3, [sp, #28]
 8007abc:	bfb8      	it	lt
 8007abe:	9204      	strlt	r2, [sp, #16]
 8007ac0:	7823      	ldrb	r3, [r4, #0]
 8007ac2:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ac4:	d10a      	bne.n	8007adc <_svfiprintf_r+0x130>
 8007ac6:	7863      	ldrb	r3, [r4, #1]
 8007ac8:	2b2a      	cmp	r3, #42	@ 0x2a
 8007aca:	d132      	bne.n	8007b32 <_svfiprintf_r+0x186>
 8007acc:	9b03      	ldr	r3, [sp, #12]
 8007ace:	1d1a      	adds	r2, r3, #4
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	9203      	str	r2, [sp, #12]
 8007ad4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007ad8:	3402      	adds	r4, #2
 8007ada:	9305      	str	r3, [sp, #20]
 8007adc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007ba0 <_svfiprintf_r+0x1f4>
 8007ae0:	7821      	ldrb	r1, [r4, #0]
 8007ae2:	2203      	movs	r2, #3
 8007ae4:	4650      	mov	r0, sl
 8007ae6:	f7f8 fb9b 	bl	8000220 <memchr>
 8007aea:	b138      	cbz	r0, 8007afc <_svfiprintf_r+0x150>
 8007aec:	9b04      	ldr	r3, [sp, #16]
 8007aee:	eba0 000a 	sub.w	r0, r0, sl
 8007af2:	2240      	movs	r2, #64	@ 0x40
 8007af4:	4082      	lsls	r2, r0
 8007af6:	4313      	orrs	r3, r2
 8007af8:	3401      	adds	r4, #1
 8007afa:	9304      	str	r3, [sp, #16]
 8007afc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b00:	4824      	ldr	r0, [pc, #144]	@ (8007b94 <_svfiprintf_r+0x1e8>)
 8007b02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b06:	2206      	movs	r2, #6
 8007b08:	f7f8 fb8a 	bl	8000220 <memchr>
 8007b0c:	2800      	cmp	r0, #0
 8007b0e:	d036      	beq.n	8007b7e <_svfiprintf_r+0x1d2>
 8007b10:	4b21      	ldr	r3, [pc, #132]	@ (8007b98 <_svfiprintf_r+0x1ec>)
 8007b12:	bb1b      	cbnz	r3, 8007b5c <_svfiprintf_r+0x1b0>
 8007b14:	9b03      	ldr	r3, [sp, #12]
 8007b16:	3307      	adds	r3, #7
 8007b18:	f023 0307 	bic.w	r3, r3, #7
 8007b1c:	3308      	adds	r3, #8
 8007b1e:	9303      	str	r3, [sp, #12]
 8007b20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b22:	4433      	add	r3, r6
 8007b24:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b26:	e76a      	b.n	80079fe <_svfiprintf_r+0x52>
 8007b28:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b2c:	460c      	mov	r4, r1
 8007b2e:	2001      	movs	r0, #1
 8007b30:	e7a8      	b.n	8007a84 <_svfiprintf_r+0xd8>
 8007b32:	2300      	movs	r3, #0
 8007b34:	3401      	adds	r4, #1
 8007b36:	9305      	str	r3, [sp, #20]
 8007b38:	4619      	mov	r1, r3
 8007b3a:	f04f 0c0a 	mov.w	ip, #10
 8007b3e:	4620      	mov	r0, r4
 8007b40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b44:	3a30      	subs	r2, #48	@ 0x30
 8007b46:	2a09      	cmp	r2, #9
 8007b48:	d903      	bls.n	8007b52 <_svfiprintf_r+0x1a6>
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d0c6      	beq.n	8007adc <_svfiprintf_r+0x130>
 8007b4e:	9105      	str	r1, [sp, #20]
 8007b50:	e7c4      	b.n	8007adc <_svfiprintf_r+0x130>
 8007b52:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b56:	4604      	mov	r4, r0
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e7f0      	b.n	8007b3e <_svfiprintf_r+0x192>
 8007b5c:	ab03      	add	r3, sp, #12
 8007b5e:	9300      	str	r3, [sp, #0]
 8007b60:	462a      	mov	r2, r5
 8007b62:	4b0e      	ldr	r3, [pc, #56]	@ (8007b9c <_svfiprintf_r+0x1f0>)
 8007b64:	a904      	add	r1, sp, #16
 8007b66:	4638      	mov	r0, r7
 8007b68:	f3af 8000 	nop.w
 8007b6c:	1c42      	adds	r2, r0, #1
 8007b6e:	4606      	mov	r6, r0
 8007b70:	d1d6      	bne.n	8007b20 <_svfiprintf_r+0x174>
 8007b72:	89ab      	ldrh	r3, [r5, #12]
 8007b74:	065b      	lsls	r3, r3, #25
 8007b76:	f53f af2d 	bmi.w	80079d4 <_svfiprintf_r+0x28>
 8007b7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b7c:	e72c      	b.n	80079d8 <_svfiprintf_r+0x2c>
 8007b7e:	ab03      	add	r3, sp, #12
 8007b80:	9300      	str	r3, [sp, #0]
 8007b82:	462a      	mov	r2, r5
 8007b84:	4b05      	ldr	r3, [pc, #20]	@ (8007b9c <_svfiprintf_r+0x1f0>)
 8007b86:	a904      	add	r1, sp, #16
 8007b88:	4638      	mov	r0, r7
 8007b8a:	f000 f879 	bl	8007c80 <_printf_i>
 8007b8e:	e7ed      	b.n	8007b6c <_svfiprintf_r+0x1c0>
 8007b90:	08008171 	.word	0x08008171
 8007b94:	0800817b 	.word	0x0800817b
 8007b98:	00000000 	.word	0x00000000
 8007b9c:	080078f5 	.word	0x080078f5
 8007ba0:	08008177 	.word	0x08008177

08007ba4 <_printf_common>:
 8007ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ba8:	4616      	mov	r6, r2
 8007baa:	4698      	mov	r8, r3
 8007bac:	688a      	ldr	r2, [r1, #8]
 8007bae:	690b      	ldr	r3, [r1, #16]
 8007bb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	bfb8      	it	lt
 8007bb8:	4613      	movlt	r3, r2
 8007bba:	6033      	str	r3, [r6, #0]
 8007bbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007bc0:	4607      	mov	r7, r0
 8007bc2:	460c      	mov	r4, r1
 8007bc4:	b10a      	cbz	r2, 8007bca <_printf_common+0x26>
 8007bc6:	3301      	adds	r3, #1
 8007bc8:	6033      	str	r3, [r6, #0]
 8007bca:	6823      	ldr	r3, [r4, #0]
 8007bcc:	0699      	lsls	r1, r3, #26
 8007bce:	bf42      	ittt	mi
 8007bd0:	6833      	ldrmi	r3, [r6, #0]
 8007bd2:	3302      	addmi	r3, #2
 8007bd4:	6033      	strmi	r3, [r6, #0]
 8007bd6:	6825      	ldr	r5, [r4, #0]
 8007bd8:	f015 0506 	ands.w	r5, r5, #6
 8007bdc:	d106      	bne.n	8007bec <_printf_common+0x48>
 8007bde:	f104 0a19 	add.w	sl, r4, #25
 8007be2:	68e3      	ldr	r3, [r4, #12]
 8007be4:	6832      	ldr	r2, [r6, #0]
 8007be6:	1a9b      	subs	r3, r3, r2
 8007be8:	42ab      	cmp	r3, r5
 8007bea:	dc26      	bgt.n	8007c3a <_printf_common+0x96>
 8007bec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007bf0:	6822      	ldr	r2, [r4, #0]
 8007bf2:	3b00      	subs	r3, #0
 8007bf4:	bf18      	it	ne
 8007bf6:	2301      	movne	r3, #1
 8007bf8:	0692      	lsls	r2, r2, #26
 8007bfa:	d42b      	bmi.n	8007c54 <_printf_common+0xb0>
 8007bfc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007c00:	4641      	mov	r1, r8
 8007c02:	4638      	mov	r0, r7
 8007c04:	47c8      	blx	r9
 8007c06:	3001      	adds	r0, #1
 8007c08:	d01e      	beq.n	8007c48 <_printf_common+0xa4>
 8007c0a:	6823      	ldr	r3, [r4, #0]
 8007c0c:	6922      	ldr	r2, [r4, #16]
 8007c0e:	f003 0306 	and.w	r3, r3, #6
 8007c12:	2b04      	cmp	r3, #4
 8007c14:	bf02      	ittt	eq
 8007c16:	68e5      	ldreq	r5, [r4, #12]
 8007c18:	6833      	ldreq	r3, [r6, #0]
 8007c1a:	1aed      	subeq	r5, r5, r3
 8007c1c:	68a3      	ldr	r3, [r4, #8]
 8007c1e:	bf0c      	ite	eq
 8007c20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c24:	2500      	movne	r5, #0
 8007c26:	4293      	cmp	r3, r2
 8007c28:	bfc4      	itt	gt
 8007c2a:	1a9b      	subgt	r3, r3, r2
 8007c2c:	18ed      	addgt	r5, r5, r3
 8007c2e:	2600      	movs	r6, #0
 8007c30:	341a      	adds	r4, #26
 8007c32:	42b5      	cmp	r5, r6
 8007c34:	d11a      	bne.n	8007c6c <_printf_common+0xc8>
 8007c36:	2000      	movs	r0, #0
 8007c38:	e008      	b.n	8007c4c <_printf_common+0xa8>
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	4652      	mov	r2, sl
 8007c3e:	4641      	mov	r1, r8
 8007c40:	4638      	mov	r0, r7
 8007c42:	47c8      	blx	r9
 8007c44:	3001      	adds	r0, #1
 8007c46:	d103      	bne.n	8007c50 <_printf_common+0xac>
 8007c48:	f04f 30ff 	mov.w	r0, #4294967295
 8007c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c50:	3501      	adds	r5, #1
 8007c52:	e7c6      	b.n	8007be2 <_printf_common+0x3e>
 8007c54:	18e1      	adds	r1, r4, r3
 8007c56:	1c5a      	adds	r2, r3, #1
 8007c58:	2030      	movs	r0, #48	@ 0x30
 8007c5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007c5e:	4422      	add	r2, r4
 8007c60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c68:	3302      	adds	r3, #2
 8007c6a:	e7c7      	b.n	8007bfc <_printf_common+0x58>
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	4622      	mov	r2, r4
 8007c70:	4641      	mov	r1, r8
 8007c72:	4638      	mov	r0, r7
 8007c74:	47c8      	blx	r9
 8007c76:	3001      	adds	r0, #1
 8007c78:	d0e6      	beq.n	8007c48 <_printf_common+0xa4>
 8007c7a:	3601      	adds	r6, #1
 8007c7c:	e7d9      	b.n	8007c32 <_printf_common+0x8e>
	...

08007c80 <_printf_i>:
 8007c80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c84:	7e0f      	ldrb	r7, [r1, #24]
 8007c86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c88:	2f78      	cmp	r7, #120	@ 0x78
 8007c8a:	4691      	mov	r9, r2
 8007c8c:	4680      	mov	r8, r0
 8007c8e:	460c      	mov	r4, r1
 8007c90:	469a      	mov	sl, r3
 8007c92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c96:	d807      	bhi.n	8007ca8 <_printf_i+0x28>
 8007c98:	2f62      	cmp	r7, #98	@ 0x62
 8007c9a:	d80a      	bhi.n	8007cb2 <_printf_i+0x32>
 8007c9c:	2f00      	cmp	r7, #0
 8007c9e:	f000 80d1 	beq.w	8007e44 <_printf_i+0x1c4>
 8007ca2:	2f58      	cmp	r7, #88	@ 0x58
 8007ca4:	f000 80b8 	beq.w	8007e18 <_printf_i+0x198>
 8007ca8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007cac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007cb0:	e03a      	b.n	8007d28 <_printf_i+0xa8>
 8007cb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007cb6:	2b15      	cmp	r3, #21
 8007cb8:	d8f6      	bhi.n	8007ca8 <_printf_i+0x28>
 8007cba:	a101      	add	r1, pc, #4	@ (adr r1, 8007cc0 <_printf_i+0x40>)
 8007cbc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007cc0:	08007d19 	.word	0x08007d19
 8007cc4:	08007d2d 	.word	0x08007d2d
 8007cc8:	08007ca9 	.word	0x08007ca9
 8007ccc:	08007ca9 	.word	0x08007ca9
 8007cd0:	08007ca9 	.word	0x08007ca9
 8007cd4:	08007ca9 	.word	0x08007ca9
 8007cd8:	08007d2d 	.word	0x08007d2d
 8007cdc:	08007ca9 	.word	0x08007ca9
 8007ce0:	08007ca9 	.word	0x08007ca9
 8007ce4:	08007ca9 	.word	0x08007ca9
 8007ce8:	08007ca9 	.word	0x08007ca9
 8007cec:	08007e2b 	.word	0x08007e2b
 8007cf0:	08007d57 	.word	0x08007d57
 8007cf4:	08007de5 	.word	0x08007de5
 8007cf8:	08007ca9 	.word	0x08007ca9
 8007cfc:	08007ca9 	.word	0x08007ca9
 8007d00:	08007e4d 	.word	0x08007e4d
 8007d04:	08007ca9 	.word	0x08007ca9
 8007d08:	08007d57 	.word	0x08007d57
 8007d0c:	08007ca9 	.word	0x08007ca9
 8007d10:	08007ca9 	.word	0x08007ca9
 8007d14:	08007ded 	.word	0x08007ded
 8007d18:	6833      	ldr	r3, [r6, #0]
 8007d1a:	1d1a      	adds	r2, r3, #4
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	6032      	str	r2, [r6, #0]
 8007d20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e09c      	b.n	8007e66 <_printf_i+0x1e6>
 8007d2c:	6833      	ldr	r3, [r6, #0]
 8007d2e:	6820      	ldr	r0, [r4, #0]
 8007d30:	1d19      	adds	r1, r3, #4
 8007d32:	6031      	str	r1, [r6, #0]
 8007d34:	0606      	lsls	r6, r0, #24
 8007d36:	d501      	bpl.n	8007d3c <_printf_i+0xbc>
 8007d38:	681d      	ldr	r5, [r3, #0]
 8007d3a:	e003      	b.n	8007d44 <_printf_i+0xc4>
 8007d3c:	0645      	lsls	r5, r0, #25
 8007d3e:	d5fb      	bpl.n	8007d38 <_printf_i+0xb8>
 8007d40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d44:	2d00      	cmp	r5, #0
 8007d46:	da03      	bge.n	8007d50 <_printf_i+0xd0>
 8007d48:	232d      	movs	r3, #45	@ 0x2d
 8007d4a:	426d      	negs	r5, r5
 8007d4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d50:	4858      	ldr	r0, [pc, #352]	@ (8007eb4 <_printf_i+0x234>)
 8007d52:	230a      	movs	r3, #10
 8007d54:	e011      	b.n	8007d7a <_printf_i+0xfa>
 8007d56:	6821      	ldr	r1, [r4, #0]
 8007d58:	6833      	ldr	r3, [r6, #0]
 8007d5a:	0608      	lsls	r0, r1, #24
 8007d5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d60:	d402      	bmi.n	8007d68 <_printf_i+0xe8>
 8007d62:	0649      	lsls	r1, r1, #25
 8007d64:	bf48      	it	mi
 8007d66:	b2ad      	uxthmi	r5, r5
 8007d68:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d6a:	4852      	ldr	r0, [pc, #328]	@ (8007eb4 <_printf_i+0x234>)
 8007d6c:	6033      	str	r3, [r6, #0]
 8007d6e:	bf14      	ite	ne
 8007d70:	230a      	movne	r3, #10
 8007d72:	2308      	moveq	r3, #8
 8007d74:	2100      	movs	r1, #0
 8007d76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d7a:	6866      	ldr	r6, [r4, #4]
 8007d7c:	60a6      	str	r6, [r4, #8]
 8007d7e:	2e00      	cmp	r6, #0
 8007d80:	db05      	blt.n	8007d8e <_printf_i+0x10e>
 8007d82:	6821      	ldr	r1, [r4, #0]
 8007d84:	432e      	orrs	r6, r5
 8007d86:	f021 0104 	bic.w	r1, r1, #4
 8007d8a:	6021      	str	r1, [r4, #0]
 8007d8c:	d04b      	beq.n	8007e26 <_printf_i+0x1a6>
 8007d8e:	4616      	mov	r6, r2
 8007d90:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d94:	fb03 5711 	mls	r7, r3, r1, r5
 8007d98:	5dc7      	ldrb	r7, [r0, r7]
 8007d9a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d9e:	462f      	mov	r7, r5
 8007da0:	42bb      	cmp	r3, r7
 8007da2:	460d      	mov	r5, r1
 8007da4:	d9f4      	bls.n	8007d90 <_printf_i+0x110>
 8007da6:	2b08      	cmp	r3, #8
 8007da8:	d10b      	bne.n	8007dc2 <_printf_i+0x142>
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	07df      	lsls	r7, r3, #31
 8007dae:	d508      	bpl.n	8007dc2 <_printf_i+0x142>
 8007db0:	6923      	ldr	r3, [r4, #16]
 8007db2:	6861      	ldr	r1, [r4, #4]
 8007db4:	4299      	cmp	r1, r3
 8007db6:	bfde      	ittt	le
 8007db8:	2330      	movle	r3, #48	@ 0x30
 8007dba:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007dbe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007dc2:	1b92      	subs	r2, r2, r6
 8007dc4:	6122      	str	r2, [r4, #16]
 8007dc6:	f8cd a000 	str.w	sl, [sp]
 8007dca:	464b      	mov	r3, r9
 8007dcc:	aa03      	add	r2, sp, #12
 8007dce:	4621      	mov	r1, r4
 8007dd0:	4640      	mov	r0, r8
 8007dd2:	f7ff fee7 	bl	8007ba4 <_printf_common>
 8007dd6:	3001      	adds	r0, #1
 8007dd8:	d14a      	bne.n	8007e70 <_printf_i+0x1f0>
 8007dda:	f04f 30ff 	mov.w	r0, #4294967295
 8007dde:	b004      	add	sp, #16
 8007de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007de4:	6823      	ldr	r3, [r4, #0]
 8007de6:	f043 0320 	orr.w	r3, r3, #32
 8007dea:	6023      	str	r3, [r4, #0]
 8007dec:	4832      	ldr	r0, [pc, #200]	@ (8007eb8 <_printf_i+0x238>)
 8007dee:	2778      	movs	r7, #120	@ 0x78
 8007df0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007df4:	6823      	ldr	r3, [r4, #0]
 8007df6:	6831      	ldr	r1, [r6, #0]
 8007df8:	061f      	lsls	r7, r3, #24
 8007dfa:	f851 5b04 	ldr.w	r5, [r1], #4
 8007dfe:	d402      	bmi.n	8007e06 <_printf_i+0x186>
 8007e00:	065f      	lsls	r7, r3, #25
 8007e02:	bf48      	it	mi
 8007e04:	b2ad      	uxthmi	r5, r5
 8007e06:	6031      	str	r1, [r6, #0]
 8007e08:	07d9      	lsls	r1, r3, #31
 8007e0a:	bf44      	itt	mi
 8007e0c:	f043 0320 	orrmi.w	r3, r3, #32
 8007e10:	6023      	strmi	r3, [r4, #0]
 8007e12:	b11d      	cbz	r5, 8007e1c <_printf_i+0x19c>
 8007e14:	2310      	movs	r3, #16
 8007e16:	e7ad      	b.n	8007d74 <_printf_i+0xf4>
 8007e18:	4826      	ldr	r0, [pc, #152]	@ (8007eb4 <_printf_i+0x234>)
 8007e1a:	e7e9      	b.n	8007df0 <_printf_i+0x170>
 8007e1c:	6823      	ldr	r3, [r4, #0]
 8007e1e:	f023 0320 	bic.w	r3, r3, #32
 8007e22:	6023      	str	r3, [r4, #0]
 8007e24:	e7f6      	b.n	8007e14 <_printf_i+0x194>
 8007e26:	4616      	mov	r6, r2
 8007e28:	e7bd      	b.n	8007da6 <_printf_i+0x126>
 8007e2a:	6833      	ldr	r3, [r6, #0]
 8007e2c:	6825      	ldr	r5, [r4, #0]
 8007e2e:	6961      	ldr	r1, [r4, #20]
 8007e30:	1d18      	adds	r0, r3, #4
 8007e32:	6030      	str	r0, [r6, #0]
 8007e34:	062e      	lsls	r6, r5, #24
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	d501      	bpl.n	8007e3e <_printf_i+0x1be>
 8007e3a:	6019      	str	r1, [r3, #0]
 8007e3c:	e002      	b.n	8007e44 <_printf_i+0x1c4>
 8007e3e:	0668      	lsls	r0, r5, #25
 8007e40:	d5fb      	bpl.n	8007e3a <_printf_i+0x1ba>
 8007e42:	8019      	strh	r1, [r3, #0]
 8007e44:	2300      	movs	r3, #0
 8007e46:	6123      	str	r3, [r4, #16]
 8007e48:	4616      	mov	r6, r2
 8007e4a:	e7bc      	b.n	8007dc6 <_printf_i+0x146>
 8007e4c:	6833      	ldr	r3, [r6, #0]
 8007e4e:	1d1a      	adds	r2, r3, #4
 8007e50:	6032      	str	r2, [r6, #0]
 8007e52:	681e      	ldr	r6, [r3, #0]
 8007e54:	6862      	ldr	r2, [r4, #4]
 8007e56:	2100      	movs	r1, #0
 8007e58:	4630      	mov	r0, r6
 8007e5a:	f7f8 f9e1 	bl	8000220 <memchr>
 8007e5e:	b108      	cbz	r0, 8007e64 <_printf_i+0x1e4>
 8007e60:	1b80      	subs	r0, r0, r6
 8007e62:	6060      	str	r0, [r4, #4]
 8007e64:	6863      	ldr	r3, [r4, #4]
 8007e66:	6123      	str	r3, [r4, #16]
 8007e68:	2300      	movs	r3, #0
 8007e6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e6e:	e7aa      	b.n	8007dc6 <_printf_i+0x146>
 8007e70:	6923      	ldr	r3, [r4, #16]
 8007e72:	4632      	mov	r2, r6
 8007e74:	4649      	mov	r1, r9
 8007e76:	4640      	mov	r0, r8
 8007e78:	47d0      	blx	sl
 8007e7a:	3001      	adds	r0, #1
 8007e7c:	d0ad      	beq.n	8007dda <_printf_i+0x15a>
 8007e7e:	6823      	ldr	r3, [r4, #0]
 8007e80:	079b      	lsls	r3, r3, #30
 8007e82:	d413      	bmi.n	8007eac <_printf_i+0x22c>
 8007e84:	68e0      	ldr	r0, [r4, #12]
 8007e86:	9b03      	ldr	r3, [sp, #12]
 8007e88:	4298      	cmp	r0, r3
 8007e8a:	bfb8      	it	lt
 8007e8c:	4618      	movlt	r0, r3
 8007e8e:	e7a6      	b.n	8007dde <_printf_i+0x15e>
 8007e90:	2301      	movs	r3, #1
 8007e92:	4632      	mov	r2, r6
 8007e94:	4649      	mov	r1, r9
 8007e96:	4640      	mov	r0, r8
 8007e98:	47d0      	blx	sl
 8007e9a:	3001      	adds	r0, #1
 8007e9c:	d09d      	beq.n	8007dda <_printf_i+0x15a>
 8007e9e:	3501      	adds	r5, #1
 8007ea0:	68e3      	ldr	r3, [r4, #12]
 8007ea2:	9903      	ldr	r1, [sp, #12]
 8007ea4:	1a5b      	subs	r3, r3, r1
 8007ea6:	42ab      	cmp	r3, r5
 8007ea8:	dcf2      	bgt.n	8007e90 <_printf_i+0x210>
 8007eaa:	e7eb      	b.n	8007e84 <_printf_i+0x204>
 8007eac:	2500      	movs	r5, #0
 8007eae:	f104 0619 	add.w	r6, r4, #25
 8007eb2:	e7f5      	b.n	8007ea0 <_printf_i+0x220>
 8007eb4:	08008182 	.word	0x08008182
 8007eb8:	08008193 	.word	0x08008193

08007ebc <memmove>:
 8007ebc:	4288      	cmp	r0, r1
 8007ebe:	b510      	push	{r4, lr}
 8007ec0:	eb01 0402 	add.w	r4, r1, r2
 8007ec4:	d902      	bls.n	8007ecc <memmove+0x10>
 8007ec6:	4284      	cmp	r4, r0
 8007ec8:	4623      	mov	r3, r4
 8007eca:	d807      	bhi.n	8007edc <memmove+0x20>
 8007ecc:	1e43      	subs	r3, r0, #1
 8007ece:	42a1      	cmp	r1, r4
 8007ed0:	d008      	beq.n	8007ee4 <memmove+0x28>
 8007ed2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ed6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007eda:	e7f8      	b.n	8007ece <memmove+0x12>
 8007edc:	4402      	add	r2, r0
 8007ede:	4601      	mov	r1, r0
 8007ee0:	428a      	cmp	r2, r1
 8007ee2:	d100      	bne.n	8007ee6 <memmove+0x2a>
 8007ee4:	bd10      	pop	{r4, pc}
 8007ee6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007eea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007eee:	e7f7      	b.n	8007ee0 <memmove+0x24>

08007ef0 <_sbrk_r>:
 8007ef0:	b538      	push	{r3, r4, r5, lr}
 8007ef2:	4d06      	ldr	r5, [pc, #24]	@ (8007f0c <_sbrk_r+0x1c>)
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	4604      	mov	r4, r0
 8007ef8:	4608      	mov	r0, r1
 8007efa:	602b      	str	r3, [r5, #0]
 8007efc:	f7fa fe3a 	bl	8002b74 <_sbrk>
 8007f00:	1c43      	adds	r3, r0, #1
 8007f02:	d102      	bne.n	8007f0a <_sbrk_r+0x1a>
 8007f04:	682b      	ldr	r3, [r5, #0]
 8007f06:	b103      	cbz	r3, 8007f0a <_sbrk_r+0x1a>
 8007f08:	6023      	str	r3, [r4, #0]
 8007f0a:	bd38      	pop	{r3, r4, r5, pc}
 8007f0c:	20002cb8 	.word	0x20002cb8

08007f10 <_realloc_r>:
 8007f10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f14:	4607      	mov	r7, r0
 8007f16:	4614      	mov	r4, r2
 8007f18:	460d      	mov	r5, r1
 8007f1a:	b921      	cbnz	r1, 8007f26 <_realloc_r+0x16>
 8007f1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f20:	4611      	mov	r1, r2
 8007f22:	f7ff bc5b 	b.w	80077dc <_malloc_r>
 8007f26:	b92a      	cbnz	r2, 8007f34 <_realloc_r+0x24>
 8007f28:	f7ff fbec 	bl	8007704 <_free_r>
 8007f2c:	4625      	mov	r5, r4
 8007f2e:	4628      	mov	r0, r5
 8007f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f34:	f000 f81a 	bl	8007f6c <_malloc_usable_size_r>
 8007f38:	4284      	cmp	r4, r0
 8007f3a:	4606      	mov	r6, r0
 8007f3c:	d802      	bhi.n	8007f44 <_realloc_r+0x34>
 8007f3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f42:	d8f4      	bhi.n	8007f2e <_realloc_r+0x1e>
 8007f44:	4621      	mov	r1, r4
 8007f46:	4638      	mov	r0, r7
 8007f48:	f7ff fc48 	bl	80077dc <_malloc_r>
 8007f4c:	4680      	mov	r8, r0
 8007f4e:	b908      	cbnz	r0, 8007f54 <_realloc_r+0x44>
 8007f50:	4645      	mov	r5, r8
 8007f52:	e7ec      	b.n	8007f2e <_realloc_r+0x1e>
 8007f54:	42b4      	cmp	r4, r6
 8007f56:	4622      	mov	r2, r4
 8007f58:	4629      	mov	r1, r5
 8007f5a:	bf28      	it	cs
 8007f5c:	4632      	movcs	r2, r6
 8007f5e:	f7ff fbc3 	bl	80076e8 <memcpy>
 8007f62:	4629      	mov	r1, r5
 8007f64:	4638      	mov	r0, r7
 8007f66:	f7ff fbcd 	bl	8007704 <_free_r>
 8007f6a:	e7f1      	b.n	8007f50 <_realloc_r+0x40>

08007f6c <_malloc_usable_size_r>:
 8007f6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f70:	1f18      	subs	r0, r3, #4
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	bfbc      	itt	lt
 8007f76:	580b      	ldrlt	r3, [r1, r0]
 8007f78:	18c0      	addlt	r0, r0, r3
 8007f7a:	4770      	bx	lr

08007f7c <_init>:
 8007f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7e:	bf00      	nop
 8007f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f82:	bc08      	pop	{r3}
 8007f84:	469e      	mov	lr, r3
 8007f86:	4770      	bx	lr

08007f88 <_fini>:
 8007f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f8a:	bf00      	nop
 8007f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f8e:	bc08      	pop	{r3}
 8007f90:	469e      	mov	lr, r3
 8007f92:	4770      	bx	lr
