/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [23:0] _01_;
  reg [14:0] _02_;
  wire [28:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [14:0] celloutsig_0_53z;
  wire [4:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  reg [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  reg [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_4z ? celloutsig_0_14z[1] : celloutsig_0_5z[2];
  assign celloutsig_0_3z = celloutsig_0_0z[27] ? in_data[42] : celloutsig_0_0z[5];
  assign celloutsig_1_4z = celloutsig_1_1z ? celloutsig_1_2z[0] : celloutsig_1_0z[9];
  assign celloutsig_0_4z = !(celloutsig_0_1z[3] ? celloutsig_0_1z[2] : _00_);
  assign celloutsig_1_1z = !(in_data[163] ? in_data[172] : celloutsig_1_0z[2]);
  assign celloutsig_0_8z = !(celloutsig_0_0z[19] ? celloutsig_0_0z[7] : celloutsig_0_6z[3]);
  assign celloutsig_0_12z = !(celloutsig_0_0z[3] ? celloutsig_0_6z[3] : celloutsig_0_9z);
  assign celloutsig_0_29z = !(celloutsig_0_24z ? celloutsig_0_1z[7] : celloutsig_0_13z);
  assign celloutsig_0_44z = ~(celloutsig_0_16z | celloutsig_0_29z);
  assign celloutsig_0_11z = ~(celloutsig_0_1z[2] | celloutsig_0_1z[12]);
  assign celloutsig_0_30z = ~(celloutsig_0_1z[6] | celloutsig_0_22z);
  assign celloutsig_1_9z = ~((celloutsig_1_5z[2] | celloutsig_1_0z[11]) & celloutsig_1_6z[6]);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 15'h0000;
    else _02_ <= { celloutsig_0_0z[25:15], celloutsig_0_6z };
  reg [23:0] _16_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _16_ <= 24'h000000;
    else _16_ <= { in_data[70:62], celloutsig_0_1z };
  assign { _01_[23:15], _00_, _01_[13:0] } = _16_;
  assign celloutsig_0_5z = _01_[13:9] & celloutsig_0_0z[11:7];
  assign celloutsig_0_6z = celloutsig_0_0z[5:2] / { 1'h1, celloutsig_0_1z[6:4] };
  assign celloutsig_1_3z = { in_data[127:103], celloutsig_1_2z } > { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_19z = { _02_[11:6], celloutsig_0_8z, celloutsig_0_12z } > { _01_[21:15], celloutsig_0_18z };
  assign celloutsig_0_46z = ! celloutsig_0_10z[3:0];
  assign celloutsig_0_9z = ! { _01_[20:15], _00_, _01_[13:7] };
  assign celloutsig_0_13z = celloutsig_0_11z & ~(celloutsig_0_3z);
  assign celloutsig_0_16z = celloutsig_0_14z[3] & ~(celloutsig_0_0z[12]);
  assign celloutsig_0_53z = { _01_[15], _00_, _01_[13:3], celloutsig_0_36z, celloutsig_0_35z } % { 1'h1, celloutsig_0_21z[5:2], celloutsig_0_46z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_44z };
  assign celloutsig_1_5z = celloutsig_1_0z[5:2] % { 1'h1, in_data[108:107], celloutsig_1_4z };
  assign celloutsig_1_6z = { celloutsig_1_0z[10:2], celloutsig_1_1z } % { 1'h1, in_data[162:155], celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_0z[23:15], celloutsig_0_12z, celloutsig_0_5z } * { celloutsig_0_1z[13:2], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_1_19z = { celloutsig_1_2z[2:0], celloutsig_1_15z } != { celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_17z = { celloutsig_0_10z[4:2], celloutsig_0_13z } != celloutsig_0_6z;
  assign celloutsig_0_36z = celloutsig_0_6z[0] & celloutsig_0_30z;
  assign celloutsig_0_52z = celloutsig_0_36z & celloutsig_0_19z;
  assign celloutsig_1_8z = celloutsig_1_7z[5] & celloutsig_1_7z[1];
  assign celloutsig_1_12z = celloutsig_1_11z[3] & celloutsig_1_9z;
  assign celloutsig_0_7z = celloutsig_0_4z & celloutsig_0_3z;
  assign celloutsig_0_22z = celloutsig_0_11z & celloutsig_0_13z;
  assign celloutsig_0_24z = | { celloutsig_0_21z[3:0], celloutsig_0_19z };
  assign celloutsig_0_25z = | celloutsig_0_23z[6:1];
  assign celloutsig_0_18z = ~^ { in_data[91:90], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_26z = ~^ { _01_[5], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_16z } >> { celloutsig_0_1z[14:7], celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[92:64] <<< in_data[48:20];
  assign celloutsig_1_2z = celloutsig_1_0z[8:4] <<< { celloutsig_1_0z[8:5], celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_13z[3], celloutsig_1_6z[2], celloutsig_1_13z[1:0], celloutsig_1_12z } <<< { celloutsig_1_7z[4:3], 1'h0, celloutsig_1_7z[1:0] };
  assign celloutsig_0_10z = in_data[32:28] <<< celloutsig_0_1z[7:3];
  assign celloutsig_0_1z = in_data[26:12] <<< in_data[58:44];
  assign celloutsig_1_0z = in_data[120:107] ^ in_data[158:145];
  assign celloutsig_0_21z = { celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_5z } ^ _01_[8:2];
  always_latch
    if (!clkin_data[96]) celloutsig_1_11z = 5'h00;
    else if (clkin_data[160]) celloutsig_1_11z = celloutsig_1_6z[4:0];
  always_latch
    if (!clkin_data[128]) celloutsig_1_18z = 7'h00;
    else if (clkin_data[160]) celloutsig_1_18z = { celloutsig_1_6z[5:0], celloutsig_1_8z };
  assign { celloutsig_1_7z[1:0], celloutsig_1_7z[6:3] } = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z[7:4] } ^ { celloutsig_1_1z, celloutsig_1_3z, in_data[160:157] };
  assign { celloutsig_1_13z[9:3], celloutsig_1_13z[1:0] } = { celloutsig_1_6z[9:3], celloutsig_1_6z[1:0] } ^ { celloutsig_1_11z[3:1], celloutsig_1_7z[6:3], celloutsig_1_7z[1:0] };
  assign _01_[14] = _00_;
  assign celloutsig_1_13z[2] = celloutsig_1_6z[2];
  assign celloutsig_1_7z[2] = 1'h0;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
