{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639424457948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639424457949 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Entradas 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"Entradas\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639424457966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639424458079 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639424458079 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639424458696 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639424458749 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639424459247 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "147 147 " "No exact pin location assignment(s) for 147 pins of 147 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1639424459665 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "147 145 " "Design requires 147 user-specified I/O pins -- too many to fit in the 145 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "147 147 0 " "Current design requires 147 user-specified I/O pins -- 147 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1639424471167 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "145 117 28 " "Targeted device has 145 I/O pin locations available for user I/O -- 117 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1639424471167 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1639424471167 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1639424471169 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639424471170 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "48 " "Following 48 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_10\[0\] GND " "Pin port_out_10\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_10[0] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 133 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_10\[1\] GND " "Pin port_out_10\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_10[1] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 133 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_10\[2\] GND " "Pin port_out_10\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_10[2] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 133 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_10\[3\] GND " "Pin port_out_10\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_10[3] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 133 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_10\[4\] GND " "Pin port_out_10\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_10[4] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 133 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_10\[5\] GND " "Pin port_out_10\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_10[5] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 133 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_10\[6\] GND " "Pin port_out_10\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_10[6] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 133 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_10\[7\] GND " "Pin port_out_10\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_10[7] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 133 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_11\[0\] GND " "Pin port_out_11\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_11[0] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_11\[1\] GND " "Pin port_out_11\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_11[1] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_11\[2\] GND " "Pin port_out_11\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_11[2] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_11\[3\] GND " "Pin port_out_11\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_11[3] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_11\[4\] GND " "Pin port_out_11\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_11[4] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_11\[5\] GND " "Pin port_out_11\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_11[5] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_11\[6\] GND " "Pin port_out_11\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_11[6] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_11\[7\] GND " "Pin port_out_11\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_11[7] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_12\[0\] GND " "Pin port_out_12\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_12[0] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_12\[1\] GND " "Pin port_out_12\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_12[1] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_12\[2\] GND " "Pin port_out_12\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_12[2] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_12\[3\] GND " "Pin port_out_12\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_12[3] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_12\[4\] GND " "Pin port_out_12\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_12[4] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_12\[5\] GND " "Pin port_out_12\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_12[5] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_12\[6\] GND " "Pin port_out_12\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_12[6] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_12\[7\] GND " "Pin port_out_12\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_12[7] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_13\[0\] GND " "Pin port_out_13\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_13[0] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 166 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_13\[1\] GND " "Pin port_out_13\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_13[1] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 166 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_13\[2\] GND " "Pin port_out_13\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_13[2] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 166 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_13\[3\] GND " "Pin port_out_13\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_13[3] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 166 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_13\[4\] GND " "Pin port_out_13\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_13[4] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 166 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_13\[5\] GND " "Pin port_out_13\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_13[5] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 166 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_13\[6\] GND " "Pin port_out_13\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_13[6] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 166 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_13\[7\] GND " "Pin port_out_13\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_13[7] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 166 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_14\[0\] GND " "Pin port_out_14\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_14[0] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_14\[1\] GND " "Pin port_out_14\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_14[1] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_14\[2\] GND " "Pin port_out_14\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_14[2] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_14\[3\] GND " "Pin port_out_14\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_14[3] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_14\[4\] GND " "Pin port_out_14\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_14[4] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_14\[5\] GND " "Pin port_out_14\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_14[5] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_14\[6\] GND " "Pin port_out_14\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_14[6] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_14\[7\] GND " "Pin port_out_14\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_14[7] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_15\[0\] GND " "Pin port_out_15\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_15[0] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_15\[1\] GND " "Pin port_out_15\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_15[1] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_15\[2\] GND " "Pin port_out_15\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_15[2] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_15\[3\] GND " "Pin port_out_15\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_15[3] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_15\[4\] GND " "Pin port_out_15\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_15[4] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_15\[5\] GND " "Pin port_out_15\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_15[5] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_15\[6\] GND " "Pin port_out_15\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_15[6] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "port_out_15\[7\] GND " "Pin port_out_15\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { port_out_15[7] } } } { "Entradas.vhd" "" { Text "D:/QuartusPrime/Projects/Memorias/Entradas/Entradas.vhd" 188 0 0 } } { "temporary_test_loc" "" { Generic "D:/QuartusPrime/Projects/Memorias/Entradas/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1639424471408 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639424471408 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1639424471413 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5231 " "Peak virtual memory: 5231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639424471875 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 13 14:41:11 2021 " "Processing ended: Mon Dec 13 14:41:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639424471875 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639424471875 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639424471875 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639424471875 ""}
