# ðŸš€ Week 1 - RISC-V Reference SoC Tapeout Program

Welcome to **Week 1** of the RISC-V Reference SoC Tapeout Program!  
This week covers the **basics of Verilog RTL design, synthesis, and optimization**.  

Below is the day-wise breakdown. Click on each day to explore its content:

---

## ðŸ“… Week 1 Daily Overview

- [**Day 1**](day-1/readme.md) - Introduction to Verilog RTL design and Synthesis
- [**Day 2**](day-2/readme.md) - Timing libraries, hierarchical vs flat synthesis, and efficient flop coding styles
- [**Day 3**](day-3/readme.md) - Combinational and sequential optimizations
- [**Day 4**](day-4/readme.md) - GLS, blocking vs non-blocking assignments, and Synthesis-Simulation mismatch
- [**Day 5**](day-5/readme.md) - Optimization in synthesis

---
