dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
scdatamem.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/scdatamem/sim/scdatamem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
