*****************************************************************

  Device    [devD_S]

  Author    [guoxi]

  Abstract  [D Part of CLMS]

  Revision History:

********************************************************************************/
gate
device devD_S : device CLMS
{
    parameter
    (
        config string CP_GRS_EN         = "TRUE",  
        config bit     CP_INITD[31:0] = 32'hffff_ffff,
        config string  CP_MODED     = "LUT5",         //"LUT5" "ROM" "WMUX" "RAM" "ARITH" "PRIENC" "MUX4" "XOR" "COMP" "RAM"
        config string  CP_MASK    = "FALSE",
        config string  CP_Y3MUX_SEL = "FX",       //"FX":F3 "CYX":CYD "MF":L8
        config string  CP_Q3MUX_SEL = "YX",       //"YX":Y3 "MX":M3 "SRQ":QP1
        config string  CP_RS_MODE   = "ASYNC",    //"SYNC" "ASYNC" - CLMS Global
        config string  CP_FF3_RS    = "SET",      //"RESET" "SET"
        config string  CP_CEMUX_SEL  = "LOCAL",    //"LOCAL":CE; "CHAIN":CEIN
        config string  CP_RSMUX_SEL  = "LOCAL",    //"LOCAL":RS; "CHAIN":RSIN
        config string  CP_LRS_EN  = "FALSE",    //"Disable"; "Enable"
        config string  CP_LRS_POL = "FALSE",    //"RS"; "Invert RS" - CLMS Global
        config string  CP_LCE_EN  = "FALSE",    // "Disable"; "Enable"
        config string  CP_LCE_POL = "FALSE",    // "CE";  "Invert CE" - CLMS Global
        config string  CP_CLK_POL = "FALSE"     //"CLK"; "Invert CLK" - CLMS Global
        
    );
    
    port
    (        
               input    D0,
               input    D1,
               input    D2,
               input    D3,
               input    D4,
               input    DD,
               output   Y3, 
               output   Q3,  
               input    M3,
               input    RS, 
               input    CE, 
               input    CLK,
        logic  input    FGD_CIN,
               output   COUT,
               input    RSCI,
               input    CECI,
               output   RSCO,
               output   CECO 

    );
}; // end of device devD_S


/*******************************************************************************

  Device    [devD_S]

  Author    [guoxi]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devD_S
{
    // Wires for input ports
    wire ntD0;
    wire ntD1;
    wire ntD2;
    wire ntD3;
    wire ntD4;
    wire ntDD;
     
    wire ntM3;
    wire ntRS;
    wire ntCE;
    wire ntCLK;  
    wire ntRSCI;
    wire ntCECI; 

    // Wires connecting to output ports
    wire ntY3;
    wire ntQ3;
    wire ntCECO;
    wire ntRSCO;
    wire ntCOUT;


    // Internal wires
    wire ntL5D;
    wire ntQD3;  
    wire ntCYC;

    wire ntCLKCO;
    wire ntRS_P;
    wire ntCE_P;
    
    //
    // Connection to ports
    //
 
    ntD0      <= D0;
    ntD1      <= D1;
    ntD2      <= D2;
    ntD3      <= D3;
    ntD4      <= D4;
    ntDD      <= DD;

    ntM3      <= M3;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;
    ntCYC     <= FGD_CIN;
    
    ntRSCI    <= RSCI;
    ntCECI    <= CECI;
    
    COUT      <= ntCOUT;
    Y3        <= ntY3;
    Q3        <= ntQ3;   
    RSCO      <= ntRSCO;
    CECO      <= ntCECO;

    //
    // Instances. FGA section
    //

    device LUT5SC FYD
        parameter map
        (
            CP_INIT   => CP_INITD,
            CP_MODE   => CP_MODED,
            CP_MASK   => CP_MASK 
        )
        port map
        (
            A0   => ntD0,
            A1   => ntD1,
            A2   => ntD2,
            A3   => ntD3,
            A4   => ntD4,
            AD   => ntDD,
            CIN  => ntCYC,
            COUT => ntCOUT,
            L5   => ntL5D
        );
   
    device YMUX  Y3MUX
        parameter map
        (
            CP_OUT_SEL => CP_Y3MUX_SEL
        )
        port map
        (
            Y    => ntY3,
            FX   => ntL5D,
            CYX  => ntCOUT
        );
    
    device QMUX  Q3MUX
        parameter map
        (
            CP_OUT_SEL => CP_Q3MUX_SEL
        )
        port map
        (
            Q    => ntQD3,
            YX   => ntY3,
            MX   => ntM3
        );
    
    device FF FF3
        parameter map
        (
            CP_GRS_EN  => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS   => CP_FF3_RS
        )
        port map
        (
            Q   => ntQ3,
            D   => ntQD3,
            CE  => ntCECO,
            CLK => ntCLKCO,
            RS  => ntRSCO
        );

    device MUX2_P  CEMUX
        parameter map
        (
            SEL => CP_CEMUX_SEL
        )
        port map
        (
            DOUT  => ntCECO,
            DI1   => ntCECI,
            DI0   => ntCE_P
        );
    
    device MUX2_P  RSMUX
        parameter map
        (
            SEL => CP_RSMUX_SEL
        )
        port map
        (
            DOUT  => ntRSCO,
            DI1   => ntRSCI,
            DI0   => ntRS_P
        ); 

    device CLK_POLMUX  CLKPOLMUX
        parameter map
        (
            CP_CLK_POL => CP_CLK_POL
        )
        port map
        (
            Y  => ntCLKCO,
            IN => ntCLK
        );
        
    device LCE_POLMUX  LCEPOLMUX
        parameter map
        (
            CP_LCE_EN  => CP_LCE_EN,
            CP_LCE_POL => CP_LCE_POL
        )
        port map
        (
            Y  => ntCE_P,
            IN => ntCE
        );
        
    device LRS_POLMUX  LRSPOLMUX
        parameter map
        (
            CP_LRS_EN  => CP_LRS_EN,
            CP_LRS_POL => CP_LRS_POL
        )
        port map
        (
            Y  => ntRS_P,
            IN => ntRS
        ); 
}; // end of structure netlist of devD_S
