{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 08:40:12 2019 " "Info: Processing started: Fri Oct 18 08:40:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[0\] " "Warning: Node \"LS:inst14\|LSOut\[0\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[1\] " "Warning: Node \"LS:inst14\|LSOut\[1\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[5\] " "Warning: Node \"LS:inst14\|LSOut\[5\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[6\] " "Warning: Node \"LS:inst14\|LSOut\[6\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[7\] " "Warning: Node \"LS:inst14\|LSOut\[7\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[2\] " "Warning: Node \"LS:inst14\|LSOut\[2\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[3\] " "Warning: Node \"LS:inst14\|LSOut\[3\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[4\] " "Warning: Node \"LS:inst14\|LSOut\[4\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[31\] " "Warning: Node \"LS:inst14\|LSOut\[31\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[30\] " "Warning: Node \"LS:inst14\|LSOut\[30\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[26\] " "Warning: Node \"LS:inst14\|LSOut\[26\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[27\] " "Warning: Node \"LS:inst14\|LSOut\[27\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[28\] " "Warning: Node \"LS:inst14\|LSOut\[28\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[24\] " "Warning: Node \"LS:inst14\|LSOut\[24\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[29\] " "Warning: Node \"LS:inst14\|LSOut\[29\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[25\] " "Warning: Node \"LS:inst14\|LSOut\[25\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[23\] " "Warning: Node \"LS:inst14\|LSOut\[23\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[22\] " "Warning: Node \"LS:inst14\|LSOut\[22\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[20\] " "Warning: Node \"LS:inst14\|LSOut\[20\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[21\] " "Warning: Node \"LS:inst14\|LSOut\[21\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[19\] " "Warning: Node \"LS:inst14\|LSOut\[19\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[18\] " "Warning: Node \"LS:inst14\|LSOut\[18\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[16\] " "Warning: Node \"LS:inst14\|LSOut\[16\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[17\] " "Warning: Node \"LS:inst14\|LSOut\[17\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[14\] " "Warning: Node \"LS:inst14\|LSOut\[14\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[12\] " "Warning: Node \"LS:inst14\|LSOut\[12\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[10\] " "Warning: Node \"LS:inst14\|LSOut\[10\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[15\] " "Warning: Node \"LS:inst14\|LSOut\[15\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[13\] " "Warning: Node \"LS:inst14\|LSOut\[13\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[11\] " "Warning: Node \"LS:inst14\|LSOut\[11\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[9\] " "Warning: Node \"LS:inst14\|LSOut\[9\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LS:inst14\|LSOut\[8\] " "Warning: Node \"LS:inst14\|LSOut\[8\]\" is a latch" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:inst4\|LSControl\[1\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 158 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:inst4\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:inst4\|LSControl\[0\]\" as buffer" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 158 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Controle:inst4\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LS:inst14\|LSOut\[31\]~1 " "Info: Detected gated clock \"LS:inst14\|LSOut\[31\]~1\" as buffer" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LS:inst14\|LSOut\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LS:inst14\|LSOut\[31\] register Banco_reg:Reg_Control\|Reg28\[31\] 75.47 MHz 13.25 ns Internal " "Info: Clock \"clk\" has Internal fmax of 75.47 MHz between source register \"LS:inst14\|LSOut\[31\]\" and destination register \"Banco_reg:Reg_Control\|Reg28\[31\]\" (period= 13.25 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.644 ns + Longest register register " "Info: + Longest register to register delay is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LS:inst14\|LSOut\[31\] 1 REG LCCOMB_X19_Y22_N30 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y22_N30; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[31\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LS:inst14|LSOut[31] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.053 ns) 0.659 ns DataSrc:inst3\|Mux0~2 2 COMB LCCOMB_X20_Y26_N30 1 " "Info: 2: + IC(0.606 ns) + CELL(0.053 ns) = 0.659 ns; Loc. = LCCOMB_X20_Y26_N30; Fanout = 1; COMB Node = 'DataSrc:inst3\|Mux0~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.659 ns" { LS:inst14|LSOut[31] DataSrc:inst3|Mux0~2 } "NODE_NAME" } } { "DataSrc.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.053 ns) 1.231 ns DataSrc:inst3\|Mux0~5 3 COMB LCCOMB_X25_Y26_N28 32 " "Info: 3: + IC(0.519 ns) + CELL(0.053 ns) = 1.231 ns; Loc. = LCCOMB_X25_Y26_N28; Fanout = 32; COMB Node = 'DataSrc:inst3\|Mux0~5'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.572 ns" { DataSrc:inst3|Mux0~2 DataSrc:inst3|Mux0~5 } "NODE_NAME" } } { "DataSrc.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.309 ns) 2.644 ns Banco_reg:Reg_Control\|Reg28\[31\] 4 REG LCFF_X24_Y24_N1 2 " "Info: 4: + IC(1.104 ns) + CELL(0.309 ns) = 2.644 ns; Loc. = LCFF_X24_Y24_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg28\[31\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.413 ns" { DataSrc:inst3|Mux0~5 Banco_reg:Reg_Control|Reg28[31] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.415 ns ( 15.70 % ) " "Info: Total cell delay = 0.415 ns ( 15.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.229 ns ( 84.30 % ) " "Info: Total interconnect delay = 2.229 ns ( 84.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.644 ns" { LS:inst14|LSOut[31] DataSrc:inst3|Mux0~2 DataSrc:inst3|Mux0~5 Banco_reg:Reg_Control|Reg28[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.644 ns" { LS:inst14|LSOut[31] {} DataSrc:inst3|Mux0~2 {} DataSrc:inst3|Mux0~5 {} Banco_reg:Reg_Control|Reg28[31] {} } { 0.000ns 0.606ns 0.519ns 1.104ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.891 ns - Smallest " "Info: - Smallest clock skew is -3.891 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.611 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1473 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1473; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.618 ns) 2.611 ns Banco_reg:Reg_Control\|Reg28\[31\] 3 REG LCFF_X24_Y24_N1 2 " "Info: 3: + IC(0.806 ns) + CELL(0.618 ns) = 2.611 ns; Loc. = LCFF_X24_Y24_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg28\[31\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.424 ns" { clk~clkctrl Banco_reg:Reg_Control|Reg28[31] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.99 % ) " "Info: Total cell delay = 1.462 ns ( 55.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 44.01 % ) " "Info: Total interconnect delay = 1.149 ns ( 44.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.611 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg28[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.611 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg28[31] {} } { 0.000ns 0.000ns 0.343ns 0.806ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.502 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.502 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.712 ns) 3.117 ns Controle:inst4\|LSControl\[0\] 2 REG LCFF_X20_Y22_N7 26 " "Info: 2: + IC(1.561 ns) + CELL(0.712 ns) = 3.117 ns; Loc. = LCFF_X20_Y22_N7; Fanout = 26; REG Node = 'Controle:inst4\|LSControl\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.273 ns" { clk Controle:inst4|LSControl[0] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.225 ns) 3.685 ns LS:inst14\|LSOut\[31\]~1 3 COMB LCCOMB_X19_Y22_N20 1 " "Info: 3: + IC(0.343 ns) + CELL(0.225 ns) = 3.685 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 1; COMB Node = 'LS:inst14\|LSOut\[31\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.568 ns" { Controle:inst4|LSControl[0] LS:inst14|LSOut[31]~1 } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.000 ns) 5.391 ns LS:inst14\|LSOut\[31\]~1clkctrl 4 COMB CLKCTRL_G1 32 " "Info: 4: + IC(1.706 ns) + CELL(0.000 ns) = 5.391 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'LS:inst14\|LSOut\[31\]~1clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.706 ns" { LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.053 ns) 6.502 ns LS:inst14\|LSOut\[31\] 5 REG LCCOMB_X19_Y22_N30 2 " "Info: 5: + IC(1.058 ns) + CELL(0.053 ns) = 6.502 ns; Loc. = LCCOMB_X19_Y22_N30; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[31\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.111 ns" { LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[31] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.834 ns ( 28.21 % ) " "Info: Total cell delay = 1.834 ns ( 28.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.668 ns ( 71.79 % ) " "Info: Total interconnect delay = 4.668 ns ( 71.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.502 ns" { clk Controle:inst4|LSControl[0] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.502 ns" { clk {} clk~combout {} Controle:inst4|LSControl[0] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[31] {} } { 0.000ns 0.000ns 1.561ns 0.343ns 1.706ns 1.058ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.611 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg28[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.611 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg28[31] {} } { 0.000ns 0.000ns 0.343ns 0.806ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.502 ns" { clk Controle:inst4|LSControl[0] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.502 ns" { clk {} clk~combout {} Controle:inst4|LSControl[0] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[31] {} } { 0.000ns 0.000ns 1.561ns 0.343ns 1.706ns 1.058ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } } { "Banco_reg.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.644 ns" { LS:inst14|LSOut[31] DataSrc:inst3|Mux0~2 DataSrc:inst3|Mux0~5 Banco_reg:Reg_Control|Reg28[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.644 ns" { LS:inst14|LSOut[31] {} DataSrc:inst3|Mux0~2 {} DataSrc:inst3|Mux0~5 {} Banco_reg:Reg_Control|Reg28[31] {} } { 0.000ns 0.606ns 0.519ns 1.104ns } { 0.000ns 0.053ns 0.053ns 0.309ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.611 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg28[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.611 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg28[31] {} } { 0.000ns 0.000ns 0.343ns 0.806ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.502 ns" { clk Controle:inst4|LSControl[0] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[31] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.502 ns" { clk {} clk~combout {} Controle:inst4|LSControl[0] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[31] {} } { 0.000ns 0.000ns 1.561ns 0.343ns 1.706ns 1.058ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 80 " "Warning: Circuit may not operate. Detected 80 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:MDRReg\|Saida\[3\] LS:inst14\|LSOut\[3\] clk 3.556 ns " "Info: Found hold time violation between source  pin or register \"Registrador:MDRReg\|Saida\[3\]\" and destination pin or register \"LS:inst14\|LSOut\[3\]\" for clock \"clk\" (Hold time is 3.556 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.891 ns + Largest " "Info: + Largest clock skew is 3.891 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.526 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.561 ns) + CELL(0.712 ns) 3.117 ns Controle:inst4\|LSControl\[0\] 2 REG LCFF_X20_Y22_N7 26 " "Info: 2: + IC(1.561 ns) + CELL(0.712 ns) = 3.117 ns; Loc. = LCFF_X20_Y22_N7; Fanout = 26; REG Node = 'Controle:inst4\|LSControl\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.273 ns" { clk Controle:inst4|LSControl[0] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.225 ns) 3.685 ns LS:inst14\|LSOut\[31\]~1 3 COMB LCCOMB_X19_Y22_N20 1 " "Info: 3: + IC(0.343 ns) + CELL(0.225 ns) = 3.685 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 1; COMB Node = 'LS:inst14\|LSOut\[31\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.568 ns" { Controle:inst4|LSControl[0] LS:inst14|LSOut[31]~1 } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(0.000 ns) 5.391 ns LS:inst14\|LSOut\[31\]~1clkctrl 4 COMB CLKCTRL_G1 32 " "Info: 4: + IC(1.706 ns) + CELL(0.000 ns) = 5.391 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'LS:inst14\|LSOut\[31\]~1clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.706 ns" { LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.053 ns) 6.526 ns LS:inst14\|LSOut\[3\] 5 REG LCCOMB_X25_Y19_N0 2 " "Info: 5: + IC(1.082 ns) + CELL(0.053 ns) = 6.526 ns; Loc. = LCCOMB_X25_Y19_N0; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.135 ns" { LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[3] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.834 ns ( 28.10 % ) " "Info: Total cell delay = 1.834 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.692 ns ( 71.90 % ) " "Info: Total interconnect delay = 4.692 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.526 ns" { clk Controle:inst4|LSControl[0] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} Controle:inst4|LSControl[0] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[3] {} } { 0.000ns 0.000ns 1.561ns 0.343ns 1.706ns 1.082ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.635 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1473 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1473; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.618 ns) 2.635 ns Registrador:MDRReg\|Saida\[3\] 3 REG LCFF_X25_Y19_N1 2 " "Info: 3: + IC(0.830 ns) + CELL(0.618 ns) = 2.635 ns; Loc. = LCFF_X25_Y19_N1; Fanout = 2; REG Node = 'Registrador:MDRReg\|Saida\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.448 ns" { clk~clkctrl Registrador:MDRReg|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.48 % ) " "Info: Total cell delay = 1.462 ns ( 55.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.173 ns ( 44.52 % ) " "Info: Total interconnect delay = 1.173 ns ( 44.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.635 ns" { clk clk~clkctrl Registrador:MDRReg|Saida[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.635 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:MDRReg|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.830ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.526 ns" { clk Controle:inst4|LSControl[0] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} Controle:inst4|LSControl[0] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[3] {} } { 0.000ns 0.000ns 1.561ns 0.343ns 1.706ns 1.082ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.635 ns" { clk clk~clkctrl Registrador:MDRReg|Saida[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.635 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:MDRReg|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.830ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.241 ns - Shortest register register " "Info: - Shortest register to register delay is 0.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:MDRReg\|Saida\[3\] 1 REG LCFF_X25_Y19_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y19_N1; Fanout = 2; REG Node = 'Registrador:MDRReg\|Saida\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:MDRReg|Saida[3] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns LS:inst14\|LSOut\[3\] 2 REG LCCOMB_X25_Y19_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X25_Y19_N0; Fanout = 2; REG Node = 'LS:inst14\|LSOut\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { Registrador:MDRReg|Saida[3] LS:inst14|LSOut[3] } "NODE_NAME" } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.241 ns ( 100.00 % ) " "Info: Total cell delay = 0.241 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { Registrador:MDRReg|Saida[3] LS:inst14|LSOut[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.241 ns" { Registrador:MDRReg|Saida[3] {} LS:inst14|LSOut[3] {} } { 0.000ns 0.000ns } { 0.000ns 0.241ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } } { "LS.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/LS.v" 8 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.526 ns" { clk Controle:inst4|LSControl[0] LS:inst14|LSOut[31]~1 LS:inst14|LSOut[31]~1clkctrl LS:inst14|LSOut[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} Controle:inst4|LSControl[0] {} LS:inst14|LSOut[31]~1 {} LS:inst14|LSOut[31]~1clkctrl {} LS:inst14|LSOut[3] {} } { 0.000ns 0.000ns 1.561ns 0.343ns 1.706ns 1.082ns } { 0.000ns 0.844ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.635 ns" { clk clk~clkctrl Registrador:MDRReg|Saida[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.635 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:MDRReg|Saida[3] {} } { 0.000ns 0.000ns 0.343ns 0.830ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.241 ns" { Registrador:MDRReg|Saida[3] LS:inst14|LSOut[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.241 ns" { Registrador:MDRReg|Saida[3] {} LS:inst14|LSOut[3] {} } { 0.000ns 0.000ns } { 0.000ns 0.241ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk overfloww Controle:inst4\|ALUSrcB\[1\] 16.400 ns register " "Info: tco from clock \"clk\" to destination pin \"overfloww\" through register \"Controle:inst4\|ALUSrcB\[1\]\" is 16.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.626 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns clk 1 CLK PIN_P23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 3; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.187 ns clk~clkctrl 2 COMB CLKCTRL_G3 1473 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1473; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.618 ns) 2.626 ns Controle:inst4\|ALUSrcB\[1\] 3 REG LCFF_X21_Y19_N17 37 " "Info: 3: + IC(0.821 ns) + CELL(0.618 ns) = 2.626 ns; Loc. = LCFF_X21_Y19_N17; Fanout = 37; REG Node = 'Controle:inst4\|ALUSrcB\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.439 ns" { clk~clkctrl Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 55.67 % ) " "Info: Total cell delay = 1.462 ns ( 55.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.164 ns ( 44.33 % ) " "Info: Total interconnect delay = 1.164 ns ( 44.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.343ns 0.821ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 158 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.680 ns + Longest register pin " "Info: + Longest register to pin delay is 13.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUSrcB\[1\] 1 REG LCFF_X21_Y19_N17 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y19_N17; Fanout = 37; REG Node = 'Controle:inst4\|ALUSrcB\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "Controle.sv" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.sv" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.053 ns) 1.618 ns ALUSrcB:inst6\|Mux23~0 2 COMB LCCOMB_X32_Y20_N20 1 " "Info: 2: + IC(1.565 ns) + CELL(0.053 ns) = 1.618 ns; Loc. = LCCOMB_X32_Y20_N20; Fanout = 1; COMB Node = 'ALUSrcB:inst6\|Mux23~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.618 ns" { Controle:inst4|ALUSrcB[1] ALUSrcB:inst6|Mux23~0 } "NODE_NAME" } } { "ALUSrcB.v" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ALUSrcB.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.228 ns) 2.630 ns Ula32:ALUControl\|Mux55~0 3 COMB LCCOMB_X34_Y19_N0 3 " "Info: 3: + IC(0.784 ns) + CELL(0.228 ns) = 2.630 ns; Loc. = LCCOMB_X34_Y19_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|Mux55~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.012 ns" { ALUSrcB:inst6|Mux23~0 Ula32:ALUControl|Mux55~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.225 ns) 4.032 ns Ula32:ALUControl\|carry_temp\[9\]~6 4 COMB LCCOMB_X24_Y18_N24 4 " "Info: 4: + IC(1.177 ns) + CELL(0.225 ns) = 4.032 ns; Loc. = LCCOMB_X24_Y18_N24; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.402 ns" { Ula32:ALUControl|Mux55~0 Ula32:ALUControl|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.053 ns) 5.508 ns Ula32:ALUControl\|carry_temp\[11\]~7 5 COMB LCCOMB_X32_Y24_N14 4 " "Info: 5: + IC(1.423 ns) + CELL(0.053 ns) = 5.508 ns; Loc. = LCCOMB_X32_Y24_N14; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.476 ns" { Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 5.792 ns Ula32:ALUControl\|carry_temp\[13\]~8 6 COMB LCCOMB_X32_Y24_N20 4 " "Info: 6: + IC(0.231 ns) + CELL(0.053 ns) = 5.792 ns; Loc. = LCCOMB_X32_Y24_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 6.063 ns Ula32:ALUControl\|carry_temp\[15\]~34 7 COMB LCCOMB_X32_Y24_N16 4 " "Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 6.063 ns; Loc. = LCCOMB_X32_Y24_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~34'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~34 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 6.334 ns Ula32:ALUControl\|carry_temp\[17\]~9 8 COMB LCCOMB_X32_Y24_N0 4 " "Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 6.334 ns; Loc. = LCCOMB_X32_Y24_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALUControl|carry_temp[15]~34 Ula32:ALUControl|carry_temp[17]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 6.611 ns Ula32:ALUControl\|carry_temp\[19\]~10 9 COMB LCCOMB_X32_Y24_N4 4 " "Info: 9: + IC(0.224 ns) + CELL(0.053 ns) = 6.611 ns; Loc. = LCCOMB_X32_Y24_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:ALUControl|carry_temp[17]~9 Ula32:ALUControl|carry_temp[19]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 6.886 ns Ula32:ALUControl\|carry_temp\[21\]~11 10 COMB LCCOMB_X32_Y24_N26 4 " "Info: 10: + IC(0.222 ns) + CELL(0.053 ns) = 6.886 ns; Loc. = LCCOMB_X32_Y24_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALUControl|carry_temp[19]~10 Ula32:ALUControl|carry_temp[21]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 7.154 ns Ula32:ALUControl\|carry_temp\[23\]~12 11 COMB LCCOMB_X32_Y24_N28 6 " "Info: 11: + IC(0.215 ns) + CELL(0.053 ns) = 7.154 ns; Loc. = LCCOMB_X32_Y24_N28; Fanout = 6; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALUControl|carry_temp[21]~11 Ula32:ALUControl|carry_temp[23]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.053 ns) 8.306 ns Ula32:ALUControl\|carry_temp\[25\]~13 12 COMB LCCOMB_X19_Y24_N0 4 " "Info: 12: + IC(1.099 ns) + CELL(0.053 ns) = 8.306 ns; Loc. = LCCOMB_X19_Y24_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.152 ns" { Ula32:ALUControl|carry_temp[23]~12 Ula32:ALUControl|carry_temp[25]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.053 ns) 8.657 ns Ula32:ALUControl\|carry_temp\[27\]~14 13 COMB LCCOMB_X20_Y24_N4 5 " "Info: 13: + IC(0.298 ns) + CELL(0.053 ns) = 8.657 ns; Loc. = LCCOMB_X20_Y24_N4; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.351 ns" { Ula32:ALUControl|carry_temp[25]~13 Ula32:ALUControl|carry_temp[27]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 8.925 ns Ula32:ALUControl\|carry_temp\[29\]~15 14 COMB LCCOMB_X20_Y24_N26 7 " "Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 8.925 ns; Loc. = LCCOMB_X20_Y24_N26; Fanout = 7; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALUControl|carry_temp[27]~14 Ula32:ALUControl|carry_temp[29]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.053 ns) 9.222 ns Ula32:ALUControl\|carry_temp\[30\]~17 15 COMB LCCOMB_X20_Y24_N30 3 " "Info: 15: + IC(0.244 ns) + CELL(0.053 ns) = 9.222 ns; Loc. = LCCOMB_X20_Y24_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[30\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.297 ns" { Ula32:ALUControl|carry_temp[29]~15 Ula32:ALUControl|carry_temp[30]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.366 ns) 10.120 ns Ula32:ALUControl\|Overflow 16 COMB LCCOMB_X23_Y24_N2 1 " "Info: 16: + IC(0.532 ns) + CELL(0.366 ns) = 10.120 ns; Loc. = LCCOMB_X23_Y24_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl\|Overflow'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.898 ns" { Ula32:ALUControl|carry_temp[30]~17 Ula32:ALUControl|Overflow } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(2.114 ns) 13.680 ns overfloww 17 PIN PIN_M6 0 " "Info: 17: + IC(1.446 ns) + CELL(2.114 ns) = 13.680 ns; Loc. = PIN_M6; Fanout = 0; PIN Node = 'overfloww'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.560 ns" { Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "E:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -1032 1544 1720 -1016 "overfloww" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.569 ns ( 26.09 % ) " "Info: Total cell delay = 3.569 ns ( 26.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.111 ns ( 73.91 % ) " "Info: Total interconnect delay = 10.111 ns ( 73.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.680 ns" { Controle:inst4|ALUSrcB[1] ALUSrcB:inst6|Mux23~0 Ula32:ALUControl|Mux55~0 Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~34 Ula32:ALUControl|carry_temp[17]~9 Ula32:ALUControl|carry_temp[19]~10 Ula32:ALUControl|carry_temp[21]~11 Ula32:ALUControl|carry_temp[23]~12 Ula32:ALUControl|carry_temp[25]~13 Ula32:ALUControl|carry_temp[27]~14 Ula32:ALUControl|carry_temp[29]~15 Ula32:ALUControl|carry_temp[30]~17 Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.680 ns" { Controle:inst4|ALUSrcB[1] {} ALUSrcB:inst6|Mux23~0 {} Ula32:ALUControl|Mux55~0 {} Ula32:ALUControl|carry_temp[9]~6 {} Ula32:ALUControl|carry_temp[11]~7 {} Ula32:ALUControl|carry_temp[13]~8 {} Ula32:ALUControl|carry_temp[15]~34 {} Ula32:ALUControl|carry_temp[17]~9 {} Ula32:ALUControl|carry_temp[19]~10 {} Ula32:ALUControl|carry_temp[21]~11 {} Ula32:ALUControl|carry_temp[23]~12 {} Ula32:ALUControl|carry_temp[25]~13 {} Ula32:ALUControl|carry_temp[27]~14 {} Ula32:ALUControl|carry_temp[29]~15 {} Ula32:ALUControl|carry_temp[30]~17 {} Ula32:ALUControl|Overflow {} overfloww {} } { 0.000ns 1.565ns 0.784ns 1.177ns 1.423ns 0.231ns 0.218ns 0.218ns 0.224ns 0.222ns 0.215ns 1.099ns 0.298ns 0.215ns 0.244ns 0.532ns 1.446ns } { 0.000ns 0.053ns 0.228ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.366ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.626 ns" { clk clk~clkctrl Controle:inst4|ALUSrcB[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.626 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUSrcB[1] {} } { 0.000ns 0.000ns 0.343ns 0.821ns } { 0.000ns 0.844ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.680 ns" { Controle:inst4|ALUSrcB[1] ALUSrcB:inst6|Mux23~0 Ula32:ALUControl|Mux55~0 Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~34 Ula32:ALUControl|carry_temp[17]~9 Ula32:ALUControl|carry_temp[19]~10 Ula32:ALUControl|carry_temp[21]~11 Ula32:ALUControl|carry_temp[23]~12 Ula32:ALUControl|carry_temp[25]~13 Ula32:ALUControl|carry_temp[27]~14 Ula32:ALUControl|carry_temp[29]~15 Ula32:ALUControl|carry_temp[30]~17 Ula32:ALUControl|Overflow overfloww } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.680 ns" { Controle:inst4|ALUSrcB[1] {} ALUSrcB:inst6|Mux23~0 {} Ula32:ALUControl|Mux55~0 {} Ula32:ALUControl|carry_temp[9]~6 {} Ula32:ALUControl|carry_temp[11]~7 {} Ula32:ALUControl|carry_temp[13]~8 {} Ula32:ALUControl|carry_temp[15]~34 {} Ula32:ALUControl|carry_temp[17]~9 {} Ula32:ALUControl|carry_temp[19]~10 {} Ula32:ALUControl|carry_temp[21]~11 {} Ula32:ALUControl|carry_temp[23]~12 {} Ula32:ALUControl|carry_temp[25]~13 {} Ula32:ALUControl|carry_temp[27]~14 {} Ula32:ALUControl|carry_temp[29]~15 {} Ula32:ALUControl|carry_temp[30]~17 {} Ula32:ALUControl|Overflow {} overfloww {} } { 0.000ns 1.565ns 0.784ns 1.177ns 1.423ns 0.231ns 0.218ns 0.218ns 0.224ns 0.222ns 0.215ns 1.099ns 0.298ns 0.215ns 0.244ns 0.532ns 1.446ns } { 0.000ns 0.053ns 0.228ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.366ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 36 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4399 " "Info: Peak virtual memory: 4399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 08:40:13 2019 " "Info: Processing ended: Fri Oct 18 08:40:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
