EESchema-LIBRARY Version 2.3  Date: Mon 30 Sep 2013 10:39:22 AM EDT
#encoding utf-8
#
# 555
#
DEF 555 U 0 40 Y Y 1 F N
F0 "U" 0 650 50 H V C CNN
F1 "555" 0 550 50 H V C CNN
F2 "~" 0 400 60 H V C CNN
F3 "~" 0 400 60 H V C CNN
$FPLIST
 DIP-8
 SOIC127P600X175-8
$ENDFPLIST
DRAW
S -250 500 250 -500 0 1 10 f
X GND 1 400 -400 150 L 50 50 1 1 W
X TRIG 2 -400 -200 150 R 50 50 1 1 I
X OUT 3 400 -200 150 L 50 50 1 1 O
X ~RST 4 -400 400 150 R 50 50 1 1 I
X CV 5 -400 -400 150 R 50 50 1 1 I
X THRES 6 -400 -100 150 R 50 50 1 1 I
X DIS 7 -400 200 150 R 50 50 1 1 C
X VCC 8 400 400 150 L 50 50 1 1 W
ENDDRAW
ENDDEF
#
# LPC11U2-QFP48
#
DEF LPC11U2-QFP48 U 0 40 Y Y 1 F N
F0 "U" 0 1600 50 H V C CNN
F1 "LPC11U2-QFP48" 0 1500 50 H V C CNN
F2 "~" 0 1300 60 H V C CNN
F3 "~" 0 1300 60 H V C CNN
$FPLIST
 QFP50P900X900X160-48
$ENDFPLIST
DRAW
S -1450 1400 1450 -1450 0 1 10 f
X PIO1_25/CT32B0_MAT1 1 -1600 -400 150 R 50 50 1 1 B
X PIO1_19/~DTR~/SSEL1 2 -1600 200 150 R 50 50 1 1 B
X ~RST~/PIO0_0 3 1600 1300 150 L 50 50 1 1 B
X PIO0_1/CLKOUT/CT32B0_MAT2/USB_FTOGGLE 4 1600 1200 150 L 50 50 1 1 B
X VSS 5 -1600 -1300 150 R 50 50 1 1 W
X XTALIN 6 -300 -1600 150 U 50 50 1 1 P
X XTALOUT 7 300 -1600 150 U 50 50 1 1 P
X VDD 8 -1600 1300 150 R 50 50 1 1 W
X PIO0_20/CT16B1_CAP0 9 1600 -700 150 L 50 50 1 1 W
X PIO0_2/SSEL0_CT16B0_CAP0 10 1600 1100 150 L 50 50 1 1 B
X USB_DP 20 1600 -1300 150 L 50 50 1 1 B
X PIO0_22/AD6/CT16B1_MAT1/MISO1 30 1600 -900 150 L 50 50 1 1 B
X PIO0_16/AD5/CT32B1_MAT3/WAKEUP 40 1600 -300 150 L 50 50 1 1 B
X PIO1_26/CT32B0_MAT2/RXD 11 -1600 -500 150 R 50 50 1 1 B
X PIO1_24/CT32B0_MAT0 21 -1600 -300 150 R 50 50 1 1 B
X PIO1_29/SCK0/CT32B0_CAP1 31 -1600 -800 150 R 50 50 1 1 B
X VSS 41 -1600 -1200 150 R 50 50 1 1 W
X PIO1_27/CT32B0_MAT3/TXD 12 -1600 -600 150 R 50 50 1 1 B
X PIO0_6/~USB_CONNECT~/SCK0 22 1600 700 150 L 50 50 1 1 B
X TDI/PIO0_11/AD0/CT32B0_MAT3 32 1600 200 150 L 50 50 1 1 B
X PIO0_23/AD7 42 1600 -1000 150 L 50 50 1 1 B
X PIO1_20/~DSR~/SCK1 13 -1600 100 150 R 50 50 1 1 B
X PIO0_7/~CTS~ 23 1600 600 150 L 50 50 1 1 B
X TMS/PIO0_12/AD1/CT32B1_CAP0 33 1600 100 150 L 50 50 1 1 B
X PIO1_15/~DCD~/CT16B0_MAT2/SCK1 43 -1600 500 150 R 50 50 1 1 B
X PIO0_3/USB_VBUS 14 1600 1000 150 L 50 50 1 1 B
X PIO1_28/CT32B0_CAP0/SCLK 24 -1600 -700 150 R 50 50 1 1 B
X TDO/PIO0_13/AD2/CT32B1_MAT0 34 1600 0 150 L 50 50 1 1 B
X VDD 44 -1600 1200 150 R 50 50 1 1 W
X PIO0_4/SCL 15 1600 900 150 L 50 50 1 1 B
X PIO1_31 25 -1600 -1000 150 R 50 50 1 1 B
X ~TRST~/PIO0_14/AD3/CT32B1_MAT1 35 1600 -100 150 L 50 50 1 1 B
X PIO0_17/~RTS~/CT32B0_CAP0/SCLK 45 1600 -400 150 L 50 50 1 1 B
X PIO0_5/SDA 16 1600 800 150 L 50 50 1 1 B
X PIO1_21/~DCD~/MISO1 26 -1600 0 150 R 50 50 1 1 B
X PIO1_13/~DTR~/CT16B0_MAT0/TXD 36 -1600 700 150 R 50 50 1 1 B
X PIO0_18/RXD/CT32B0_MAT0 46 1600 -500 150 L 50 50 1 1 B
X PIO0_21/CT16B1_MAT0/MOSI1 17 1600 -800 150 L 50 50 1 1 B
X PIO0_8/MISO0/CT16B0_MAT0 27 1600 500 150 L 50 50 1 1 B
X PIO1_14/~DSR~/CT16B0_MAT1/RXD 37 -1600 600 150 R 50 50 1 1 B
X PIO0_19/TXD/CT32B0_MAT1 47 1600 -600 150 L 50 50 1 1 B
X PIO1_23/CT16B1_MAT1/SSEL1 18 -1600 -200 150 R 50 50 1 1 B
X PIO0_9/MOSI0/CT16B0_MAT1 28 1600 400 150 L 50 50 1 1 B
X PIO1_22/~RI~/MOSI1 38 -1600 -100 150 R 50 50 1 1 B
X PIO1_16/~RI~/CT16B0_CAP0 48 -1600 400 150 R 50 50 1 1 B
X USB_DM 19 1600 -1200 150 L 50 50 1 1 B
X SWCLK/PIO0_10/SCK0/CT16B0_MAT2 29 1600 300 150 L 50 50 1 1 B
X SWDIO/PIO0_15/AD4/CT32B1_MAT2 39 1600 -200 150 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# XC7SET14GV
#
DEF XC7SET14GV U 0 40 Y Y 1 F N
F0 "U" 0 350 50 H V C CNN
F1 "XC7SET14GV" 0 250 50 H V C CNN
F2 "~" -150 250 60 H V C CNN
F3 "~" -150 250 60 H V C CNN
$FPLIST
 SOT-753
$ENDFPLIST
DRAW
T 0 60 90 40 0 0 0 VDD  Normal 0 C C
T 0 60 -110 40 0 0 0 VSS  Normal 0 C C
C 175 0 25 1 1 0 N
P 2 1 1 0  -125 -50  -150 -50 N
P 3 1 1 0  0 50  -50 50  -100 -50 N
P 4 1 1 0  -125 -50  -50 -50  0 50  50 50 N
P 4 1 1 10  150 0  -150 150  -150 -150  150 0 f
X ~ 2 -250 0 100 R 50 50 1 1 I
X ~ 3 0 -200 125 U 50 50 1 1 W
X ~ 4 300 0 100 L 50 50 1 1 O
X ~ 5 0 200 125 D 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
