read_verilog -sv rtl/reg_init_ctrl.sv
hierarchy -check -top reg_init_ctrl
proc; opt; fsm; opt; memory; opt
techmap; opt
abc -g AND,OR,XOR; opt
clean
write_verilog netlists/reg_init_ctrl_netlist.v
write_json netlists/reg_init_ctrl.json
stat -top reg_init_ctrl
