// Copyright (C) 2017-2021 Hercules Microelectronics Co., Ltd. All rights reserved.
// This file is generated by Andara version 4.3
// Date: Tue Jun 14 22:44:23 2022

module RISCV_P1_TOP 
(
CLK_12M,
CLK_25M,
RST_N,
i2c0_scl,
i2c0_sda,
jtag_tck,
jtag_tdi,
jtag_tdo,
jtag_tms,
led,
spi0_clk,
spi0_miso,
spi0_mosi,
spi0_scl,
uart0_rxd,
uart0_txd
);
input CLK_12M ;
input CLK_25M ;
input RST_N ;
inout i2c0_scl ;
inout i2c0_sda ;
input jtag_tck ;
input jtag_tdi ;
output jtag_tdo ;
input jtag_tms ;
output [3:0] led ;
output spi0_clk ;
input spi0_miso ;
output spi0_mosi ;
output spi0_scl ;
input uart0_rxd ;
output uart0_txd ;
wire CLK_12M ;
wire CLK_25M ;
wire RST_N ;
wire i2c0_scl ;
wire i2c0_sda ;
wire jtag_tck ;
wire jtag_tdi ;
wire jtag_tdo ;
wire jtag_tms ;
wire [3:0] led ;
wire spi0_clk ;
wire spi0_miso ;
wire spi0_mosi ;
wire spi0_scl ;
wire uart0_rxd ;
wire uart0_txd ;
wire nc572 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[431]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5].mclk1b  ;
wire \u_if_T_S_reg_0__dup.sclk1  ;
wire nc571 ;
wire \u_FDMA_axi_awaddr_reg[16]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1428]_net  ;
wire nc570 ;
wire nc569 ;
wire nc568 ;
wire \io_led_2__inst.id  ;
wire \u_FDMA_axi_awaddr_reg[31].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1059]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1060]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[249]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[250]_net  ;
wire \u_if_fdma_waddr_r_reg[16].sr1  ;
wire nc567 ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1823]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1].sr1  ;
wire nc566 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26].mclk1b  ;
wire nc565 ;
wire \PCKRTINSERT_C82R63_lut_3|xy_net  ;
wire nc564 ;
wire \u_FDMA_wburst_len_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[683]_net  ;
wire \u_if_test_cnt_reg[2]|qx_net  ;
wire nc563 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1681]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35].sclk1  ;
wire nc562 ;
wire \ii06065|xy_net  ;
wire nc561 ;
wire \carry_16_5__ADD_8|co_net  ;
wire \ii06451|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1322]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[512]_net  ;
wire nc560 ;
wire nc559 ;
wire \u_FDMA_axi_araddr_reg[2]|qx_net  ;
wire nc558 ;
wire nc557 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[182]_net  ;
wire nc556 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1179]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1180]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[945]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  ;
wire nc555 ;
wire \u_FDMA_fdma_wleft_cnt_reg[8]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1943]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2043]_net  ;
wire nc554 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sr1  ;
wire nc553 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1574]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[764]_net  ;
wire nc552 ;
wire nc551 ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6].sr1  ;
wire \u_if_t_data7_reg[5].sclk1  ;
wire nc550 ;
wire nc549 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[444]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg|qx_net  ;
wire nc548 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1442]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].sr1  ;
wire nc547 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21]|qx_net  ;
wire \u_if_t_data5_reg[4].sr1  ;
wire nc546 ;
wire \ii06382|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1073]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[263]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53].sclk1  ;
wire \u_if_fdma_waddr_r_reg[30].sr1  ;
wire \u_if_fdma_waddr_r_reg[29].sr1  ;
wire nc545 ;
wire \carry_11_ADD_10|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1836]_net  ;
wire nc544 ;
wire nc543 ;
wire \u_FDMA_axi_araddr_reg[15].mclk1b  ;
wire nc542 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[696]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[706]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15].sclk1  ;
wire nc541 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1694]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1704]_net  ;
wire nc540 ;
wire nc539 ;
wire \u_if_rst_cnt_reg[2].sr1  ;
wire nc538 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1335]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[525]_net  ;
wire nc537 ;
wire nc536 ;
wire \carry_32_4__ADD_31|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1].sr1  ;
wire nc535 ;
wire \u_FDMA_axi_rstart_locked_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[195]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[205]_net  ;
wire nc534 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1193]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1203]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[958]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].sr1  ;
wire nc533 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1956]_net  ;
wire nc532 ;
wire \ii06323|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23].sr1  ;
wire nc531 ;
wire \u_FDMA_wburst_cnt_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1587]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[777]_net  ;
wire nc530 ;
wire nc529 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8].sclk1  ;
wire nc528 ;
wire \u_FDMA_rfdma_cnt_reg[15].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sr1  ;
wire nc527 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[457]_net  ;
wire nc526 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1455]_net  ;
wire nc525 ;
wire \u_FDMA_wburst_cnt_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[0]_net  ;
wire \u_if_t_data8_reg[5].sclk1  ;
wire nc524 ;
wire \carry_10_ADD_2|p_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1086]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[276]_net  ;
wire nc523 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1849]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1850]_net  ;
wire nc522 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13]|qx_net  ;
wire nc521 ;
wire nc520 ;
wire nc519 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[719]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[720]_net  ;
wire nc518 ;
wire \ii05768|xy_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[15].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1717]_net  ;
wire nc517 ;
wire nc516 ;
wire \u_FDMA_fdma_wleft_cnt_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1348]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[538]_net  ;
wire nc515 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14]|qx_net  ;
wire nc514 ;
wire nc513 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[218]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21].sr1  ;
wire nc512 ;
wire \u_FDMA_axi_awaddr_reg[28]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1216]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[972]_net  ;
wire \u_if_fdma_waddr_r_reg[31].sclk1  ;
wire \u_if_fdma_waddr_r_reg[14]|qx_net  ;
wire nc511 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1969]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1970]_net  ;
wire \u_if_t_data6_reg[6].mclk1b  ;
wire nc510 ;
wire nc509 ;
wire nc499 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36].sr1  ;
wire \u_if_rst_cnt_reg[8]|qx_net  ;
wire nc508 ;
wire nc498 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1611]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[801]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[791]_net  ;
wire nc507 ;
wire nc497 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38].mclk1b  ;
wire nc506 ;
wire nc496 ;
wire nc505 ;
wire nc495 ;
wire \carry_16_ADD_1.ainv  ;
wire \u_FDMA_rfdma_cnt_reg[14].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[471]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18].sclk1  ;
wire nc504 ;
wire nc494 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1468]_net  ;
wire nc503 ;
wire nc493 ;
wire \ii06185|xy_net  ;
wire nc502 ;
wire nc492 ;
wire \carry_32_ADD_8.ainv  ;
wire \led_ctrl_ins_ctrl_cnt_reg[14].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1099]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1109]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1110]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[300]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[290]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[289]_net  ;
wire nc501 ;
wire nc491 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1863]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7]|qx_net  ;
wire nc500 ;
wire nc490 ;
wire nc489 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7].sr1  ;
wire nc488 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7].sclk1  ;
wire nc487 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[733]_net  ;
wire nc486 ;
wire \C84R63_cso_logic|p4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1731]_net  ;
wire nc485 ;
wire nc484 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1362]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[552]_net  ;
wire nc483 ;
wire nc482 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6]|qx_net  ;
wire \u_if_t_data3_reg[4].sr1  ;
wire nc481 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[232]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34].sr1  ;
wire nc480 ;
wire nc479 ;
wire \ii05641|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1229]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1230]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[985]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5]|qx_net  ;
wire nc478 ;
wire \ii06126|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1983]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]|qx_net  ;
wire nc477 ;
wire nc476 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1624]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[814]_net  ;
wire nc475 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]|qx_net  ;
wire nc474 ;
wire \u_FDMA_axi_araddr_reg[27].mclk1b  ;
wire nc473 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[484]_net  ;
wire nc472 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1482]_net  ;
wire nc471 ;
wire \u_FDMA_wburst_len_reg[4].sr1  ;
wire nc470 ;
wire nc469 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1123]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[313]_net  ;
wire nc468 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1876]_net  ;
wire nc467 ;
wire nc466 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34].sr1  ;
wire nc465 ;
wire \ii05572|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[746]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27].sclk1  ;
wire \u_if_t_data8_reg[4].mclk1b  ;
wire nc464 ;
wire \ii05957|xy_net  ;
wire \ii06057|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1744]_net  ;
wire nc463 ;
wire \carry_16_5__ADD_1|co_net  ;
wire \ii06443|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[19].mclk1b  ;
wire \u_FDMA_axi_awaddr_reg[20].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sr1  ;
wire nc462 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1375]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[565]_net  ;
wire nc461 ;
wire \clk_rst_manage_ins_ddr_rstn_flag_reg.sr1  ;
wire \u_FDMA_fdma_wleft_cnt_reg[13]|qx_net  ;
wire \u_if_rst_cnt_reg[0].mclk1b  ;
wire nc460 ;
wire nc459 ;
wire nc458 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[245]_net  ;
wire nc457 ;
wire \carry_32_4__ADD_18|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1243]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[998]_net  ;
wire nc456 ;
wire \PCKRTINSERT_C100R75_lut_0|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1996]_net  ;
wire \u_if_test_cnt_reg[5].mclk1b  ;
wire nc455 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5].sclk1  ;
wire nc454 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1637]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[827]_net  ;
wire nc453 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25]|qx_net  ;
wire nc452 ;
wire \u_FDMA_axi_araddr_reg[5].mclk1b  ;
wire nc451 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[497]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[507]_net  ;
wire nc450 ;
wire nc449 ;
wire \ii05888|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1495]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1505]_net  ;
wire \u_if_test_cnt_reg[3].sr1  ;
wire nc448 ;
wire \ii06374|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45].sclk1  ;
wire nc447 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1136]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[326]_net  ;
wire nc446 ;
wire \carry_8_1__ADD_5.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1889]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1890]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1900]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2000]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26]|qx_net  ;
wire nc445 ;
wire \u_FDMA_wfdma_cnt_reg[8]|qx_net  ;
wire nc444 ;
wire \u_FDMA_axi_araddr_reg[11].sr1  ;
wire nc443 ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1004]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[759]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[760]_net  ;
wire \u_if_fdma_waddr_r_reg[26]|qx_net  ;
wire nc442 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1757]_net  ;
wire nc441 ;
wire nc440 ;
wire nc439 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1388]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24].mclk1b  ;
wire \u_if_t_data3_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[578]_net  ;
wire nc438 ;
wire nc437 ;
wire nc436 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[258]_net  ;
wire \u_if_t_data1_reg[1].mclk1b  ;
wire nc435 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1256]_net  ;
wire nc434 ;
wire \ii06315|xy_net  ;
wire nc433 ;
wire nc432 ;
wire \carry_16_5__ADD_14|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1651]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[841]_net  ;
wire nc431 ;
wire \PCKRTINSERT_C100R76_lut_0|xy_net  ;
wire nc430 ;
wire nc429 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].sclk1  ;
wire nc428 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[521]_net  ;
wire nc427 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1518]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sr1  ;
wire nc426 ;
wire \u_if_t_data1_reg[4].sr1  ;
wire nc425 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1149]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1150]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[340]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[339]_net  ;
wire nc424 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1913]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2013]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3]|qx_net  ;
wire nc423 ;
wire nc422 ;
wire \u_FDMA_axi_araddr_reg[24].sr1  ;
wire nc421 ;
wire \ii05761|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1017]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[773]_net  ;
wire nc420 ;
wire nc419 ;
wire \carry_32_4__ADD_23|pb_net  ;
wire \ii06246|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1771]_net  ;
wire nc418 ;
wire \carry_32_ADD_6|pb_net  ;
wire nc417 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1412]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[602]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[592]_net  ;
wire nc416 ;
wire \PCKRTINSERT_C100R81_lut_7|xy_net  ;
wire nc415 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ;
wire nc414 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[272]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16].mclk1b  ;
wire \u_if_fdma_waddr_r_reg[23].sclk1  ;
wire nc413 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1269]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1270]_net  ;
wire nc412 ;
wire nc411 ;
wire \u_FDMA_rburst_len_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[101]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[19]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[20]_net  ;
wire nc410 ;
wire nc409 ;
wire nc399 ;
wire \u_FDMA_fdma_rleft_cnt_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1664]_net  ;
wire \u_if_T_S_reg_0__dup_1_.sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[854]_net  ;
wire nc408 ;
wire nc398 ;
wire nc407 ;
wire nc397 ;
wire \carry_16_ADD_10|s_net  ;
wire \carry_32_4__ADD_28|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1  ;
wire nc406 ;
wire nc396 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[534]_net  ;
wire nc405 ;
wire nc395 ;
wire \ii06177|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1532]_net  ;
wire nc404 ;
wire nc394 ;
wire \C68R79_altinv|o_net  ;
wire \u_if_t_data5_reg[5]|qx_net  ;
wire \u_if_fdma_waddr_r_reg[17].mclk1b  ;
wire nc403 ;
wire nc393 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1163]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[353]_net  ;
wire nc402 ;
wire nc392 ;
wire \carry_11_7__ADD_5.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1926]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2026]_net  ;
wire nc401 ;
wire nc391 ;
wire \C104R81_cso_logic|r4outb_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1  ;
wire nc400 ;
wire nc390 ;
wire nc389 ;
wire nc388 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1031]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[786]_net  ;
wire nc387 ;
wire \u_FDMA_axi_awaddr_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1784]_net  ;
wire nc386 ;
wire nc385 ;
wire \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1425]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[615]_net  ;
wire nc384 ;
wire \u_ddr_v1_u_inst_u_ddrc_crg|mc_rstn_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37]|qx_net  ;
wire nc383 ;
wire nc382 ;
wire \ii05633|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[285]_net  ;
wire nc381 ;
wire \ii06118|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1283]_net  ;
wire nc380 ;
wire nc379 ;
wire nc378 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[114]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[33]_net  ;
wire nc377 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1677]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[867]_net  ;
wire nc376 ;
wire nc375 ;
wire nc374 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[547]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].mclk1b  ;
wire nc373 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1545]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14]|qx_net  ;
wire nc372 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].mclk1b  ;
wire nc371 ;
wire \u_FDMA_axi_wstart_locked_r1_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1176]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[366]_net  ;
wire nc370 ;
wire nc369 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1939]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1940]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2039]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2040]_net  ;
wire nc368 ;
wire nc367 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sclk1  ;
wire nc366 ;
wire \ii05949|xy_net  ;
wire \ii05950|xy_net  ;
wire \ii06049|xy_net  ;
wire \ii06050|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1044]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[799]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[809]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[810]_net  ;
wire nc365 ;
wire \ii06435|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1797]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1807]_net  ;
wire nc364 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16].sr1  ;
wire \u_if_fdma_wareq_reg.mclk1b  ;
wire nc363 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1438]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[5]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[628]_net  ;
wire nc362 ;
wire \u_FDMA_rburst_cnt_reg[3]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].mclk1b  ;
wire nc361 ;
wire nc360 ;
wire nc359 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[298]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[308]_net  ;
wire nc358 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1296]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1306]_net  ;
wire \u_if_t_data7_reg[3]|qx_net  ;
wire nc357 ;
wire nc356 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[127]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[46]_net  ;
wire nc355 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1691]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1701]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[881]_net  ;
wire nc354 ;
wire nc353 ;
wire nc352 ;
wire \ii05881|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[561]_net  ;
wire nc351 ;
wire \ii06366|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1558]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sclk1  ;
wire nc350 ;
wire nc349 ;
wire \C52R79_cso_logic|p8outb_net  ;
wire \C82R57_altinv|o_net  ;
wire nc348 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[18]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1189]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1190]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1200]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[380]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[379]_net  ;
wire nc347 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1953]_net  ;
wire nc346 ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0].mclk1b  ;
wire nc345 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28].mclk1b  ;
wire nc344 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1057]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[823]_net  ;
wire nc343 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1821]_net  ;
wire nc342 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29].sr1  ;
wire nc341 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1452]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[642]_net  ;
wire nc340 ;
wire nc339 ;
wire \carry_8_2__ADD_5|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2].mclk1b  ;
wire nc338 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0].mclk1b  ;
wire nc337 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[322]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5].sr1  ;
wire nc336 ;
wire \ii06297|xy_net  ;
wire \ii06307|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1319]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1320]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net  ;
wire nc335 ;
wire \carry_11_ADD_7.ainv  ;
wire \u_if_fdma_waddr_r_reg[30].mclk1b  ;
wire \u_if_fdma_waddr_r_reg[29].mclk1b  ;
wire nc334 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[141]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[60]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[59]_net  ;
wire nc333 ;
wire \u_FDMA_wburst_len_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1714]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[904]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[894]_net  ;
wire nc332 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73].sclk1  ;
wire nc331 ;
wire \PCKRTINSERT_C108R74_lut_1|xy_net  ;
wire \carry_16_ADD_14|s_net  ;
wire nc330 ;
wire nc329 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[574]_net  ;
wire nc328 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1572]_net  ;
wire nc327 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5].sr1  ;
wire nc326 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[32]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1213]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[403]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[393]_net  ;
wire nc325 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1966]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49]|qx_net  ;
wire nc324 ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[25].sclk1  ;
wire nc323 ;
wire \ii05753|xy_net  ;
wire \u_if_T_S_reg_1__dup_4_|qx_net  ;
wire nc322 ;
wire \carry_32_4__ADD_15|pb_net  ;
wire \ii06238|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1071]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[836]_net  ;
wire nc321 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1834]_net  ;
wire nc320 ;
wire nc319 ;
wire \carry_11_8__ADD_2|s_net  ;
wire \carry_32_4__ADD_13.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43].sr1  ;
wire nc318 ;
wire \PCKRTINSERT_C100R81_lut_0|xy_net  ;
wire \carry_10_ADD_1.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1465]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[655]_net  ;
wire nc317 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14].sclk1  ;
wire nc316 ;
wire \u_FDMA_axi_awaddr_reg[29].sclk1  ;
wire \u_FDMA_axi_awaddr_reg[30].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6].mclk1b  ;
wire \u_if_fdma_waddr_r_reg[15].sclk1  ;
wire nc315 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[335]_net  ;
wire nc314 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1333]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]|qx_net  ;
wire nc313 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3]|qx_net  ;
wire nc312 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[154]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[73]_net  ;
wire nc311 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1727]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[917]_net  ;
wire nc310 ;
wire nc309 ;
wire nc299 ;
wire \carry_32_4__ADD_21|co_net  ;
wire nc308 ;
wire nc298 ;
wire \carry_32_ADD_4|co_net  ;
wire nc307 ;
wire nc297 ;
wire \ii06169|xy_net  ;
wire \ii06170|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[587]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[5]_net  ;
wire nc306 ;
wire nc296 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1585]_net  ;
wire nc305 ;
wire nc295 ;
wire \PCKRTINSERT_C108R75_lut_1|xy_net  ;
wire \carry_8_2__ADD_6.ainv  ;
wire nc304 ;
wire nc294 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[45]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1226]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[416]_net  ;
wire nc303 ;
wire nc293 ;
wire \C88R58_cso_logic|p8outb_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1979]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1980]_net  ;
wire nc302 ;
wire nc292 ;
wire \u_FDMA_fdma_rleft_cnt_reg[6].mclk1b  ;
wire \u_FDMA_rburst_cnt_reg[4].sclk1  ;
wire \u_FDMA_wfdma_cnt_reg[12].mclk1b  ;
wire nc301 ;
wire nc291 ;
wire \carry_10_6__ADD_5|pb_net  ;
wire nc300 ;
wire nc290 ;
wire nc289 ;
wire \u_FDMA_rfdma_cnt_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1084]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[849]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[850]_net  ;
wire nc288 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1847]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].mclk1b  ;
wire nc287 ;
wire \carry_32_4__ADD_26.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sr1  ;
wire nc286 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1478]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[668]_net  ;
wire nc285 ;
wire \u_FDMA_axi_rstart_locked_r1_reg.sr1  ;
wire nc284 ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2].sr1  ;
wire \ii05625|xy_net  ;
wire nc283 ;
wire \ii06111|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[348]_net  ;
wire nc282 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1346]_net  ;
wire nc281 ;
wire \u_FDMA_fdma_rstart_locked_reg.sr1  ;
wire nc280 ;
wire nc279 ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[167]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[86]_net  ;
wire nc278 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1741]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[931]_net  ;
wire nc277 ;
wire nc276 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41].mclk1b  ;
wire nc275 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[611]_net  ;
wire nc274 ;
wire \io_jtag_tdo_inst.f_od  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1598]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1608]_net  ;
wire nc273 ;
wire \u_FDMA_axi_awaddr_reg[6]|qx_net  ;
wire nc272 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[58]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1239]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1240]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[430]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[429]_net  ;
wire nc271 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1993]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30]|qx_net  ;
wire nc270 ;
wire nc269 ;
wire \u_FDMA_fdma_wleft_cnt_reg[1].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12].sclk1  ;
wire nc268 ;
wire \ii05942|xy_net  ;
wire \ii06042|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[109]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[110]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13]|qx_net  ;
wire nc267 ;
wire \ii06427|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1097]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1107]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[863]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8]|qx_net  ;
wire nc266 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1861]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[15]_net  ;
wire nc265 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17].mclk1b  ;
wire nc264 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1492]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1502]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[682]_net  ;
wire nc263 ;
wire \io_spi0_scl_inst.id  ;
wire nc262 ;
wire nc261 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[362]_net  ;
wire nc260 ;
wire nc259 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1359]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1360]_net  ;
wire nc258 ;
wire nc257 ;
wire \u_FDMA_rburst_cnt_reg[5].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1001]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[181]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[99]_net  ;
wire nc256 ;
wire \carry_16_5__ADD_1.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1754]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[944]_net  ;
wire nc255 ;
wire nc254 ;
wire \ii05873|xy_net  ;
wire \u_FDMA_rburst_cnt_reg[6].mclk1b  ;
wire nc253 ;
wire \ii06358|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[624]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0].sclk1  ;
wire nc252 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1622]_net  ;
wire nc251 ;
wire \carry_11_8__ADD_6.ainv  ;
wire \u_if_t_data7_reg[6].mclk1b  ;
wire nc250 ;
wire nc249 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[72]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1253]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[443]_net  ;
wire nc248 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sclk1  ;
wire nc247 ;
wire nc246 ;
wire \led_ctrl_ins_ctrl_cnt_reg[21]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[123]_net  ;
wire nc245 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1121]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[876]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38]|qx_net  ;
wire nc244 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1874]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[28]_net  ;
wire nc243 ;
wire \carry_11_8__ADD_6|s_net  ;
wire nc242 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1515]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[705]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[695]_net  ;
wire nc241 ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7]|qx_net  ;
wire nc240 ;
wire nc239 ;
wire nc238 ;
wire \ii06289|xy_net  ;
wire \ii06290|xy_net  ;
wire \ii06300|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[375]_net  ;
wire nc237 ;
wire \C82R62_altinv|o_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1373]_net  ;
wire nc236 ;
wire \carry_32_ADD_22|pb_net  ;
wire \u_FDMA_axi_rstart_locked_r1_reg.mclk1b  ;
wire nc235 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1014]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[194]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[204]_net  ;
wire nc234 ;
wire \u_FDMA_axi_awaddr_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1767]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[957]_net  ;
wire nc233 ;
wire \led_ctrl_ins_ctrl_cnt_reg[24].sclk1  ;
wire nc232 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21].mclk1b  ;
wire nc231 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[637]_net  ;
wire nc230 ;
wire nc229 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1635]_net  ;
wire nc228 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].mclk1b  ;
wire nc227 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[85]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1266]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[456]_net  ;
wire nc226 ;
wire \u_FDMA_axi_araddr_reg[17].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8].mclk1b  ;
wire nc225 ;
wire \ii05745|xy_net  ;
wire nc224 ;
wire \carry_32_ADD_27|co_net  ;
wire \ii06231|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[136]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[12]_net  ;
wire nc223 ;
wire \carry_11_7__ADD_6|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1134]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[889]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[890]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[900]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17].sr1  ;
wire nc222 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1887]_net  ;
wire nc221 ;
wire nc220 ;
wire nc219 ;
wire \carry_32_ADD_14.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1528]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6]|qx_net  ;
wire \u_if_t_data8_reg[5].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[718]_net  ;
wire nc218 ;
wire \u_FDMA_axi_awaddr_reg[22].sclk1  ;
wire nc217 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53].mclk1b  ;
wire nc216 ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[388]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].sclk1  ;
wire nc215 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1386]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4]|qx_net  ;
wire nc214 ;
wire nc213 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1027]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[217]_net  ;
wire nc212 ;
wire \carry_32_4__ADD_13|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1781]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[971]_net  ;
wire nc211 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ;
wire nc210 ;
wire nc209 ;
wire nc199 ;
wire \carry_10_ADD_8|co_net  ;
wire \ii06162|xy_net  ;
wire \io_led_0__inst.f_oen  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25]|qx_net  ;
wire nc208 ;
wire nc198 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[651]_net  ;
wire nc207 ;
wire nc197 ;
wire \led_ctrl_ins_ctrl_cnt_reg[12].mclk1b  ;
wire \u_FDMA_wburst_len_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1648]_net  ;
wire nc206 ;
wire nc196 ;
wire \C72R32_altinv|o_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29].mclk1b  ;
wire nc205 ;
wire nc195 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[98]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1279]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1280]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[470]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[469]_net  ;
wire nc204 ;
wire nc194 ;
wire nc203 ;
wire nc193 ;
wire nc202 ;
wire nc192 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[149]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[150]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net  ;
wire nc201 ;
wire nc191 ;
wire \clk_rst_manage_ins_ddr_rstn_flag_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1147]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[913]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1].sr1  ;
wire nc200 ;
wire nc190 ;
wire nc189 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1911]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2011]_net  ;
wire nc188 ;
wire nc187 ;
wire \C88R58_csi_logic|cin_net  ;
wire \carry_32_ADD_27.ainv  ;
wire \u_FDMA_wfdma_cnt_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1542]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[732]_net  ;
wire nc186 ;
wire nc185 ;
wire \ii06093|xy_net  ;
wire \ii06103|xy_net  ;
wire nc184 ;
wire \carry_32_4__ADD_4.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[412]_net  ;
wire nc183 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1399]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1409]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1410]_net  ;
wire nc182 ;
wire \u_FDMA_rfdma_cnt_reg[6].mclk1b  ;
wire nc181 ;
wire \carry_10_6__ADD_3|co_net  ;
wire \u_FDMA_axi_awaddr_reg[12].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1041]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[231]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75]|qx_net  ;
wire nc180 ;
wire nc179 ;
wire \io_spi0_mosi_inst.id  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1794]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1804]_net  ;
wire \u_if_t_data4_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[984]_net  ;
wire nc178 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35].sclk1  ;
wire nc177 ;
wire nc176 ;
wire \u_FDMA_axi_araddr_reg[14]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[664]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg|qx_net  ;
wire \u_if_t_data2_reg[1].mclk1b  ;
wire nc175 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1662]_net  ;
wire nc174 ;
wire \carry_11_ADD_8|co_net  ;
wire nc173 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1293]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1303]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[483]_net  ;
wire nc172 ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[3].mclk1b  ;
wire nc171 ;
wire \ii06034|xy_net  ;
wire nc170 ;
wire nc169 ;
wire \ii06419|xy_net  ;
wire \ii06420|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[163]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].sclk1  ;
wire nc168 ;
wire \GND_0_inst|Y_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1161]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[926]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].sr1  ;
wire nc167 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1924]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2024]_net  ;
wire nc166 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[5]_net  ;
wire nc165 ;
wire \u_FDMA_axi_awaddr_reg[9].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1555]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[745]_net  ;
wire nc164 ;
wire nc163 ;
wire \io_led_1__inst.id  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].sr1  ;
wire nc162 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[425]_net  ;
wire nc161 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1423]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].mclk1b  ;
wire nc160 ;
wire nc159 ;
wire \io_jtag_tck_inst.f_oen  ;
wire nc158 ;
wire \u_FDMA_axi_awaddr_reg[25].sr1  ;
wire \u_FDMA_wburst_cnt_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1054]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[244]_net  ;
wire nc157 ;
wire \PCKRTINSERT_C108R81_lut_1|xy_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1817]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[997]_net  ;
wire nc156 ;
wire \ii05865|xy_net  ;
wire nc155 ;
wire \ii06351|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22].sclk1  ;
wire nc154 ;
wire \carry_8_3__ADD_7.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[677]_net  ;
wire \u_if_t_data6_reg[5].sr1  ;
wire nc153 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1675]_net  ;
wire nc152 ;
wire nc151 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1316]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[506]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[496]_net  ;
wire nc150 ;
wire nc149 ;
wire \carry_16_5__ADD_9|s_net  ;
wire nc148 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65].mclk1b  ;
wire nc147 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[176]_net  ;
wire nc146 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1174]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[939]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[940]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57].sr1  ;
wire nc145 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1937]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2037]_net  ;
wire nc144 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4].sclk1  ;
wire \u_if_t_data6_reg[5]|qx_net  ;
wire nc143 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1568]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[758]_net  ;
wire nc142 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11]|qx_net  ;
wire nc141 ;
wire \ii06282|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc_crg|bypasspll_mc_clk_x4_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37]|qx_net  ;
wire nc140 ;
wire nc139 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[438]_net  ;
wire nc138 ;
wire \carry_32_ADD_14|pb_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[24].mclk1b  ;
wire \u_FDMA_rfdma_cnt_reg[13]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1436]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4].sr1  ;
wire nc137 ;
wire nc136 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1067]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[257]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57].sclk1  ;
wire \u_if_fdma_waddr_r_reg[24].sr1  ;
wire nc135 ;
wire \C96R81_cso_logic|p8outb_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[16].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1831]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8].sr1  ;
wire nc134 ;
wire nc133 ;
wire nc132 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[691]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[701]_net  ;
wire nc131 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1688]_net  ;
wire nc130 ;
wire nc129 ;
wire nc128 ;
wire \carry_16_ADD_11.ainv  ;
wire \u_FDMA_axi_araddr_reg[10].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1329]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1330]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[520]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[519]_net  ;
wire nc127 ;
wire nc126 ;
wire \carry_32_ADD_19|co_net  ;
wire \carry_32_ADD_20|co_net  ;
wire \ii06223|xy_net  ;
wire nc125 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[189]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[190]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[200]_net  ;
wire nc124 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1187]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[953]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].sr1  ;
wire nc123 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1951]_net  ;
wire nc122 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17].sr1  ;
wire nc121 ;
wire \u_FDMA_axi_awaddr_reg[14].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1582]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[772]_net  ;
wire nc120 ;
wire nc119 ;
wire nc118 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2].sr1  ;
wire nc117 ;
wire \u_FDMA_axi_araddr_reg[26]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[452]_net  ;
wire nc116 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1449]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1450]_net  ;
wire nc115 ;
wire nc114 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1081]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[271]_net  ;
wire nc113 ;
wire \ii05668|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1844]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5].sclk1  ;
wire nc112 ;
wire \carry_10_6__ADD_4|s_net  ;
wire \carry_10_ADD_1|co_net  ;
wire \ii06154|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9].mclk1b  ;
wire nc111 ;
wire nc110 ;
wire nc109 ;
wire \u_FDMA_fdma_wleft_cnt_reg[11].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[714]_net  ;
wire nc108 ;
wire \u_FDMA_fdma_wleft_cnt_reg[10].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1712]_net  ;
wire \u_if_t_data8_reg[3]|qx_net  ;
wire nc107 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7].mclk1b  ;
wire nc106 ;
wire \u_FDMA_axi_awaddr_reg[18]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1343]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[533]_net  ;
wire nc105 ;
wire nc104 ;
wire \u_FDMA_rburst_len_reg[2].sclk1  ;
wire \u_if_T_S_reg_0__dup|qx_net  ;
wire nc103 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[213]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15].sr1  ;
wire nc102 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1211]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[966]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28].mclk1b  ;
wire nc101 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1964]_net  ;
wire nc100 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31].sr1  ;
wire \u_if_test_cnt_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1595]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1605]_net  ;
wire \u_if_t_data4_reg[5].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[785]_net  ;
wire \ii06085|xy_net  ;
wire \u_FDMA_axi_araddr_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[465]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1463]_net  ;
wire \u_if_T_S_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[7]_net  ;
wire \carry_32_ADD_3.ainv  ;
wire \carry_8_0__ADD_2|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1094]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1104]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[284]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1857]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27].sclk1  ;
wire \carry_8_3__ADD_5|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[727]_net  ;
wire \carry_11_ADD_1|co_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1725]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1356]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[546]_net  ;
wire \ii06026|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23]|qx_net  ;
wire \ii06412|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[226]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1224]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[979]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[980]_net  ;
wire \u_if_t_data1_reg[0]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[17].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1977]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1618]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[808]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[798]_net  ;
wire \carry_16_ADD_8.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[478]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[8].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1476]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[22].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1117]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[307]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[297]_net  ;
wire \ii05857|xy_net  ;
wire \io_spi0_scl_inst.f_oen  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1871]_net  ;
wire \ii06343|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[10].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[741]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1738]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1369]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1370]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[560]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[559]_net  ;
wire \u_FDMA_wburst_cnt_reg[4].mclk1b  ;
wire \u_FDMA_wfdma_cnt_reg[8].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[239]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[240]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1237]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[993]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15]|qx_net  ;
wire \carry_11_7__ADD_3|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1991]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[7].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1632]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[822]_net  ;
wire \carry_16_5__ADD_12.ainv  ;
wire \ii06274|xy_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[492]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[502]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16]|qx_net  ;
wire \u_FDMA_wburst_cnt_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1489]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1490]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1500]_net  ;
wire \u_FDMA_rfdma_cnt_reg[11].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[5]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49].sclk1  ;
wire \u_FDMA_axi_awaddr_reg[31]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1131]_net  ;
wire \u_if_fdma_waddr_r_reg[16]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[321]_net  ;
wire \carry_16_ADD_8|co_net  ;
wire \carry_8_1__ADD_0.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1884]_net  ;
wire \carry_10_6__ADD_8|s_net  ;
wire \carry_32_4__ADD_6|pb_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[754]_net  ;
wire \u_if_t_data2_reg[5].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1752]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.mclk1b  ;
wire \ii05344|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1383]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[573]_net  ;
wire \carry_32_ADD_12|co_net  ;
wire \ii06215|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[253]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1251]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1645]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[835]_net  ;
wire \carry_11_8__ADD_3|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[515]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1513]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8]|qx_net  ;
wire \ii05661|xy_net  ;
wire \u_FDMA_axi_araddr_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1144]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[334]_net  ;
wire \ii06146|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1897]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1907]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2007]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[18].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1012]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[767]_net  ;
wire \carry_32_ADD_10|s_net  ;
wire \u_FDMA_axi_araddr_reg[29].mclk1b  ;
wire \u_FDMA_axi_araddr_reg[30].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1765]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1396]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1406]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[586]_net  ;
wire \C68R79_and4_logic|o_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8].sclk1  ;
wire \C84R34_altinv|o_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8]|qx_net  ;
wire \carry_16_5__ADD_2|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[266]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1264]_net  ;
wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_update_net  ;
wire \ii05592|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[14]_net  ;
wire \u_if_t_data8_reg[6].mclk1b  ;
wire \ii06077|xy_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[5].sclk1  ;
wire \u_FDMA_wfdma_cnt_reg[11].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1658]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[848]_net  ;
wire \u_FDMA_axi_awaddr_reg[22].mclk1b  ;
wire \u_FDMA_fdma_wleft_cnt_reg[15]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[528]_net  ;
wire \u_if_rst_cnt_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1526]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1157]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[347]_net  ;
wire \carry_11_7__ADD_0.ainv  ;
wire net_C102R69_c1r1_db_12 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1921]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2021]_net  ;
wire \u_if_test_cnt_reg[7].mclk1b  ;
wire \C104R79_csi_logic|cin_net  ;
wire \C104R80_csi_logic|cin_net  ;
wire net_C102R69_c1r1_db_11 ;
wire net_C102R69_c1r1_db_10 ;
wire \u_FDMA_rfdma_cnt_reg[5].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1025]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[781]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27]|qx_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[2].sclk1  ;
wire \u_FDMA_axi_araddr_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1778]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].mclk1b  ;
wire \carry_16_ADD_11|co_net  ;
wire \ii06018|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1419]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1420]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[610]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[609]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[599]_net  ;
wire \ii06394|xy_net  ;
wire \ii06404|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[279]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[280]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1277]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sclk1  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[108]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[27]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].mclk1b  ;
wire \u_if_fdma_waddr_r_reg[28]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1672]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[862]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26].mclk1b  ;
wire \u_FDMA_fdma_wleft_cnt_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[542]_net  ;
wire \carry_11_8__ADD_6|co_net  ;
wire \u_FDMA_axi_rstart_locked_r2_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1539]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1540]_net  ;
wire \u_if_t_data1_reg[3].mclk1b  ;
wire \carry_32_ADD_6|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1171]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[361]_net  ;
wire \PCKRTINSERT_C78R56_lut_1|xy_net  ;
wire \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ;
wire \ii06335|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1934]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2034]_net  ;
wire \C96R82_csi_logic|cin_net  ;
wire \u_if_test_cnt_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1038]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[794]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[804]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].mclk1b  ;
wire \u_if_t_data1_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1792]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1802]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11].sr1  ;
wire \u_FDMA_wfdma_cnt_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1433]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[0]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[623]_net  ;
wire \carry_10_6__ADD_6.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[293]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[303]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1291]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1301]_net  ;
wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[0]_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[0].sclk1  ;
wire \ii05781|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[122]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[41]_net  ;
wire \ii06266|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1685]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[875]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7].sclk1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6].sr1  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[555]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1553]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18].mclk1b  ;
wire \carry_16_ADD_1|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[13]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1184]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[374]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1947]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2047]_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sr1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[5].sr1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[5]|qx_net  ;
wire \u_FDMA_wfdma_cnt_reg[11]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1052]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[817]_net  ;
wire \carry_32_ADD_14|s_net  ;
wire \ii05336|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1815]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31].sclk1  ;
wire \u_FDMA_wfdma_cnt_reg[2].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24].sr1  ;
wire \ii06197|xy_net  ;
wire \ii06207|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1446]_net  ;
wire \u_if_t_data2_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[636]_net  ;
wire \u_if_t_data5_reg[7]|qx_net  ;
wire \u_if_fdma_waddr_r_reg[20].mclk1b  ;
wire \u_if_fdma_waddr_r_reg[19].mclk1b  ;
wire \u_FDMA_axi_araddr_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[316]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1314]_net  ;
wire \u_if_t_data3_reg[1].mclk1b  ;
wire \carry_11_ADD_2.ainv  ;
wire \carry_32_4__ADD_4|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[135]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[54]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1698]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1708]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[888]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[568]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1566]_net  ;
wire \ii05653|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].sr1  ;
wire \ii06138|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[26]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1197]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1207]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[387]_net  ;
wire \io_RST_N_inst|f_id[0]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1961]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[6]_net  ;
wire \carry_16_5__ADD_7|pb_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1065]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[831]_net  ;
wire \u_if_rst_cnt_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1828]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1459]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1460]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[650]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[649]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[329]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[330]_net  ;
wire \u_if_t_data3_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1327]_net  ;
wire \ii06069|xy_net  ;
wire \ii06070|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[148]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[67]_net  ;
wire \ii06455|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1722]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[912]_net  ;
wire \u_FDMA_rburst_cnt_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[582]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[0]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1579]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1580]_net  ;
wire \carry_8_2__ADD_1.ainv  ;
wire \u_FDMA_axi_rready_reg.sclk1  ;
wire \u_FDMA_axi_wvalid_reg.sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[39]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[40]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1221]_net  ;
wire \u_if_t_data7_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[411]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1974]_net  ;
wire \carry_10_6__ADD_1|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1078]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[844]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1842]_net  ;
wire \carry_32_4__ADD_21.ainv  ;
wire \ii06011|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51].sr1  ;
wire \carry_10_ADD_8.ainv  ;
wire \ii06386|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1473]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[663]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[343]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].sclk1  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2].mclk1b  ;
wire \led_ctrl_ins_ctrl_cnt_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1341]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19].sclk1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[12].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[162]_net  ;
wire \u_if_t_data4_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[81]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1735]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[925]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[595]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[605]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1593]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1603]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0].mclk1b  ;
wire \ii06327|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[53]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1234]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[424]_net  ;
wire net_C102R65_c1r1_db_12 ;
wire \u_FDMA_wburst_cnt_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1987]_net  ;
wire net_C102R65_c1r1_db_11 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7]|qx_net  ;
wire net_C102R65_c1r1_db_10 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[104]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1092]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1102]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[857]_net  ;
wire \carry_32_ADD_18|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1855]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[10]_net  ;
wire \PCKRTINSERT_C110R74_lut_1|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  ;
wire \io_uart0_rxd_inst.id  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1486]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[676]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[356]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1354]_net  ;
wire \ii05773|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net  ;
wire \ii06258|xy_net  ;
wire \u_FDMA_rburst_cnt_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[175]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[94]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1748]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[938]_net  ;
wire \PCKRTINSERT_C106R74_lut_2|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53]|qx_net  ;
wire \u_if_t_data5_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[618]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1616]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8].mclk1b  ;
wire \carry_11_8__ADD_1.ainv  ;
wire \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[66]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1247]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[437]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5]|qx_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[8].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2].sclk1  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[117]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1115]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[871]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1868]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[23]_net  ;
wire \ii06189|xy_net  ;
wire \ii06190|xy_net  ;
wire \ii06200|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77].sr1  ;
wire \carry_8_1__ADD_2|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1499]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1509]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1510]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[700]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[690]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[689]_net  ;
wire \C82R62_cso_logic|r4outb_net  ;
wire \PCKRTINSERT_C110R75_lut_1|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[369]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[370]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[8].mclk1b  ;
wire \u_FDMA_wfdma_cnt_reg[14].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1367]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11].mclk1b  ;
wire \u_FDMA_rfdma_cnt_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1008]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[188]_net  ;
wire \carry_16_5__ADD_8.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1762]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[952]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2].mclk1b  ;
wire \u_FDMA_fdma_rleft_cnt_reg[6].sr1  ;
wire \u_FDMA_wfdma_cnt_reg[12].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[632]_net  ;
wire \ii05645|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1629]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1630]_net  ;
wire \u_if_t_data2_reg[0]|qx_net  ;
wire \PCKRTINSERT_C106R75_lut_2|xy_net  ;
wire \clk_rst_manage_ins_ddr_rstn_flag_reg.mclk1b  ;
wire \ii06131|xy_net  ;
wire \u_if_t_data6_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[79]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[80]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1261]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[451]_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[131]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1128]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[884]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1882]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43].mclk1b  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0].mclk1b  ;
wire \u_FDMA_axi_arvalid_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1523]_net  ;
wire \u_if_t_data8_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[713]_net  ;
wire \u_FDMA_axi_awaddr_reg[8]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[383]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1381]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32].sclk1  ;
wire \ii06062|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15]|qx_net  ;
wire \carry_16_5__ADD_5|co_net  ;
wire \ii06447|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1022]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[212]_net  ;
wire \u_FDMA_axi_awaddr_reg[9].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1775]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[965]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19].mclk1b  ;
wire \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[645]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1643]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[93]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1274]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[464]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8].sr1  ;
wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_tdi_net  ;
wire \u_if_t_data7_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[144]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64]|qx_net  ;
wire \u_FDMA_wburst_len_req_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1142]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[897]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[907]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25].sr1  ;
wire \carry_32_ADD_23|s_net  ;
wire \u_FDMA_rburst_cnt_reg[8].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1895]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1905]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2005]_net  ;
wire \ii06378|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50].sclk1  ;
wire \carry_32_ADD_22.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1536]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[726]_net  ;
wire \carry_11_ADD_4|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[396]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[406]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1394]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1404]_net  ;
wire \C104R81_and4_logic|o_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[23]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1035]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[225]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1788]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[978]_net  ;
wire \PCKRTINSERT_C110R77_lut_1|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[658]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.sr1  ;
wire \u_FDMA_fdma_wstart_locked_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1656]_net  ;
wire \ii06319|xy_net  ;
wire \ii06320|xy_net  ;
wire \u_FDMA_wburst_cnt_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1287]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[477]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5].sclk1  ;
wire \io_jtag_tdi_inst.id  ;
wire \u_FDMA_rfdma_cnt_reg[12].sclk1  ;
wire \u_if_t_data7_reg[6].sr1  ;
wire \u_FDMA_axi_awaddr_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[157]_net  ;
wire \led_ctrl_ins_tem_led_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1155]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[921]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].sr1  ;
wire \io_led_0__inst.id  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1918]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2018]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23].mclk1b  ;
wire \u_if_t_data8_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[0]_net  ;
wire \u_FDMA_wfdma_cnt_reg[9].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1549]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1550]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[740]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[739]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[419]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[420]_net  ;
wire \ii05765|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1417]_net  ;
wire \ii06251|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[19].sr1  ;
wire \u_FDMA_axi_awaddr_reg[20].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1048]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[238]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1812]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[992]_net  ;
wire \carry_8_0__ADD_6.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26].sclk1  ;
wire \carry_8_3__ADD_2.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[672]_net  ;
wire \u_if_t_data6_reg[0].sr1  ;
wire \u_if_fdma_waddr_r_reg[27].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1669]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1670]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55].mclk1b  ;
wire \u_FDMA_axi_wstart_locked_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1311]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[501]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[491]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.mclk1b  ;
wire \carry_32_ADD_3|p_net  ;
wire \u_FDMA_rfdma_cnt_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[171]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1168]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[934]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56].mclk1b  ;
wire \ii06182|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1932]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2032]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27]|qx_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[14].mclk1b  ;
wire \u_FDMA_wburst_len_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1563]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[753]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32].mclk1b  ;
wire \u_if_T_S_reg_1__dup_5_.sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[433]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1431]_net  ;
wire \u_FDMA_axi_awaddr_reg[7].sclk1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1062]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[252]_net  ;
wire \u_if_fdma_waddr_r_reg[18].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1825]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76]|qx_net  ;
wire \ii05637|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[685]_net  ;
wire \ii06123|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1683]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1324]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[514]_net  ;
wire \u_FDMA_rfdma_cnt_reg[8].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[184]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1182]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[947]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].sr1  ;
wire \carry_32_ADD_27|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1945]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2045]_net  ;
wire \u_FDMA_axi_araddr_reg[16]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12].sr1  ;
wire \u_if_t_data2_reg[3].mclk1b  ;
wire \carry_32_ADD_11|p_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1576]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[766]_net  ;
wire \carry_11_ADD_8|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].sr1  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[5].mclk1b  ;
wire \ii05568|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[446]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24].sclk1  ;
wire \ii05954|xy_net  ;
wire \ii06054|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1444]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].mclk1b  ;
wire \ii06439|xy_net  ;
wire \ii06440|xy_net  ;
wire \u_if_t_data5_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1075]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[265]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1838]_net  ;
wire \carry_16_ADD_0|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[698]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[708]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1696]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1706]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2].sclk1  ;
wire \u_if_rst_cnt_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1337]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[527]_net  ;
wire \u_FDMA_wburst_cnt_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[197]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[207]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10].sr1  ;
wire \u_if_T_S_reg_1__dup.sr1  ;
wire \ii05885|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1195]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1205]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[961]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78].sr1  ;
wire \ii06371|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1958]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1589]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1590]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1600]_net  ;
wire \u_if_t_data4_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[780]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[779]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[11].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9].sr1  ;
wire \u_FDMA_fdma_wleft_cnt_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[459]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[460]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1457]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67].mclk1b  ;
wire \carry_32_4__ADD_4|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1088]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[278]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1852]_net  ;
wire \u_if_t_data6_reg[7]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[722]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13]|qx_net  ;
wire \ii06312|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1719]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1720]_net  ;
wire \u_if_t_data4_reg[1].mclk1b  ;
wire \u_FDMA_axi_rstart_locked_r2_reg|qx_net  ;
wire \carry_16_5__ADD_11|co_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[26].mclk1b  ;
wire \u_FDMA_rfdma_cnt_reg[15]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1351]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[541]_net  ;
wire \u_FDMA_axi_awvalid_reg.sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[221]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1218]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[974]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1972]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1613]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[803]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[793]_net  ;
wire \u_FDMA_axi_araddr_reg[29].sclk1  ;
wire \u_FDMA_axi_araddr_reg[30].sclk1  ;
wire \carry_16_ADD_3.ainv  ;
wire \ii05757|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[473]_net  ;
wire \carry_32_4__ADD_20|pb_net  ;
wire \ii06243|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1471]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[16].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1112]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[302]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[292]_net  ;
wire \PCKRTINSERT_C100R81_lut_4|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1865]_net  ;
wire \carry_16_5__ADD_11|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23].sr1  ;
wire \u_if_fdma_waddr_r_reg[20].sclk1  ;
wire \u_if_fdma_waddr_r_reg[19].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[735]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1733]_net  ;
wire \PCKRTINSERT_C118R76_lut_2|xy_net  ;
wire \u_FDMA_axi_araddr_reg[28]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1364]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[554]_net  ;
wire \carry_32_4__ADD_25|co_net  ;
wire \u_if_t_data3_reg[6].sr1  ;
wire \carry_32_ADD_8|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[234]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sr1  ;
wire \C82R57_and4_logic|o_net  ;
wire \ii06174|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1232]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[987]_net  ;
wire \ii06560|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1985]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1626]_net  ;
wire \u_if_t_data8_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[816]_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9].mclk1b  ;
wire \u_FDMA_axi_awaddr_reg[21]|qx_net  ;
wire \u_FDMA_rburst_cnt_reg[8].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[486]_net  ;
wire \u_FDMA_axi_awaddr_reg[0].sclk1  ;
wire \u_FDMA_wburst_cnt_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1484]_net  ;
wire \u_if_rst_cnt_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[0]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1125]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[315]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1878]_net  ;
wire \carry_32_4__ADD_10|s_net  ;
wire \u_if_test_cnt_reg[6]|qx_net  ;
wire \ii05629|xy_net  ;
wire \ii05630|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sr1  ;
wire \ii06115|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[748]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.sclk1  ;
wire \u_if_t_data2_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1746]_net  ;
wire \u_FDMA_axi_araddr_reg[6]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1377]_net  ;
wire \u_if_T_S_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[567]_net  ;
wire \u_FDMA_axi_wstart_locked_r1_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[247]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1245]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79].mclk1b  ;
wire \u_if_T_S_reg[2].sclk1  ;
wire \io_uart0_rxd_inst.f_oen  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1998]_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1639]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1640]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[830]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[829]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16].sclk1  ;
wire \ii05946|xy_net  ;
wire \ii06046|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[499]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[509]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[510]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25]|qx_net  ;
wire \ii06432|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1497]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1507]_net  ;
wire \u_if_test_cnt_reg[5].sr1  ;
wire \carry_32_4__ADD_8|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1138]_net  ;
wire \u_if_t_data1_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[328]_net  ;
wire \carry_8_1__ADD_7.ainv  ;
wire \u_FDMA_axi_araddr_reg[19].mclk1b  ;
wire \u_FDMA_axi_araddr_reg[20].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1892]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1902]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2002]_net  ;
wire \u_FDMA_axi_araddr_reg[13].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1006]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[762]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1759]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1760]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1391]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1401]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[581]_net  ;
wire \ii05877|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[261]_net  ;
wire \ii06363|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[12].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1258]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].sclk1  ;
wire \C104R81_cso_logic|p4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1653]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[843]_net  ;
wire \u_FDMA_wburst_cnt_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[523]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1521]_net  ;
wire \u_if_t_data1_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1152]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[342]_net  ;
wire \carry_8_2__ADD_2|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1915]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2015]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4].sclk1  ;
wire \carry_16_5__ADD_15|s_net  ;
wire \u_FDMA_axi_araddr_reg[26].sr1  ;
wire \ii06294|xy_net  ;
wire \ii06304|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1019]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1020]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[775]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1773]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18]|qx_net  ;
wire \carry_11_7__ADD_5|pb_net  ;
wire \u_FDMA_wfdma_cnt_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1414]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[604]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[594]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69].sclk1  ;
wire \u_if_fdma_waddr_r_reg[18]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[274]_net  ;
wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_drck_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1272]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16].mclk1b  ;
wire \u_if_t_data3_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[103]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[22]_net  ;
wire \carry_32_ADD_19|p_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1666]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[856]_net  ;
wire \u_FDMA_axi_araddr_reg[22].sclk1  ;
wire \ii05749|xy_net  ;
wire \ii05750|xy_net  ;
wire \carry_32_4__ADD_12|pb_net  ;
wire \ii06235|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[536]_net  ;
wire \carry_11_ADD_1|p_net  ;
wire \io_uart0_txd_inst.f_oen  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1534]_net  ;
wire \carry_10_ADD_7|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1165]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[355]_net  ;
wire \carry_11_7__ADD_7.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1928]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2028]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11].sclk1  ;
wire \carry_32_4__ADD_14|s_net  ;
wire \u_FDMA_axi_awaddr_reg[26].sclk1  ;
wire \u_if_fdma_waddr_r_reg[12].sclk1  ;
wire \C84R63_cso_logic|p8outb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1033]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[788]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1786]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1427]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[617]_net  ;
wire \carry_32_4__ADD_17|co_net  ;
wire \carry_10_6__ADD_1.ainv  ;
wire \carry_32_ADD_1|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]|qx_net  ;
wire \ii06166|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[287]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37]|qx_net  ;
wire \carry_10_ADD_2|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1285]_net  ;
wire \carry_8_0__ADD_3|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[116]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[35]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1679]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1680]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[870]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[869]_net  ;
wire \u_FDMA_rburst_cnt_reg[1].sclk1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[549]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[550]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1547]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1178]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[368]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1942]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2042]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10].mclk1b  ;
wire \carry_11_ADD_7|pb_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sr1  ;
wire \ii06097|xy_net  ;
wire \ii06107|xy_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[0].sr1  ;
wire \u_FDMA_axi_awaddr_reg[24].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1046]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[812]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1799]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1809]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1810]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18].sr1  ;
wire \u_if_rst_cnt_reg[4].mclk1b  ;
wire \carry_10_6__ADD_7|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1441]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[7]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[631]_net  ;
wire \u_FDMA_axi_araddr_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[311]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1298]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1308]_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]|qx_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[129]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[130]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[48]_net  ;
wire \u_FDMA_axi_araddr_reg[9].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1693]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1703]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[883]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.sclk1  ;
wire \carry_8_1__ADD_3|s_net  ;
wire \ii06038|xy_net  ;
wire \ii06424|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[563]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1561]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[21]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1192]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1202]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[382]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1955]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[1]_net  ;
wire \u_if_fdma_waddr_r_reg[31]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1059]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1060]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[825]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1823]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1454]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[644]_net  ;
wire \u_if_t_data1_reg[5].mclk1b  ;
wire \u_if_fdma_wareq_reg.sr1  ;
wire \ii05869|xy_net  ;
wire \ii05870|xy_net  ;
wire \ii06355|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[324]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1322]_net  ;
wire \carry_11_ADD_9.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[143]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[62]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1716]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[906]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[896]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[576]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1574]_net  ;
wire \carry_8_2__ADD_3|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7]|qx_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[11].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[34]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1215]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[405]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[395]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1968]_net  ;
wire \carry_32_4__ADD_18|s_net  ;
wire \ii06286|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1073]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[838]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1836]_net  ;
wire \carry_32_4__ADD_15.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45].sr1  ;
wire \carry_10_ADD_3.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1467]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[657]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[21].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[337]_net  ;
wire \carry_10_ADD_6|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1335]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[7]|qx_net  ;
wire \u_FDMA_wfdma_cnt_reg[13]|qx_net  ;
wire \carry_8_0__ADD_7|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[156]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[75]_net  ;
wire \u_FDMA_axi_araddr_reg[14].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1729]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1730]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[920]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[919]_net  ;
wire \ii05742|xy_net  ;
wire \u_FDMA_wfdma_cnt_reg[4].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11]|qx_net  ;
wire \carry_32_ADD_24|co_net  ;
wire \ii06227|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net  ;
wire \carry_11_7__ADD_3|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[589]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[590]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[600]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[7]_net  ;
wire \u_if_fdma_waddr_r_reg[22].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1587]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[47]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1228]_net  ;
wire \u_if_t_data3_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[418]_net  ;
wire \carry_32_4__ADD_1|p_net  ;
wire \u_FDMA_axi_awaddr_reg[18].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1982]_net  ;
wire \carry_8_3__ADD_3|s_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1086]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[852]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1849]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1850]_net  ;
wire \carry_32_4__ADD_28.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42]|qx_net  ;
wire \carry_32_4__ADD_10|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1481]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[671]_net  ;
wire \ii05673|xy_net  ;
wire \carry_10_ADD_5|co_net  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4].sr1  ;
wire \ii06158|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[351]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[15].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1348]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[169]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[170]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[88]_net  ;
wire \u_FDMA_rburst_len_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1743]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[933]_net  ;
wire \carry_8_1__ADD_7|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[613]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1611]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[61]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1242]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[432]_net  ;
wire \ii05614|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1995]_net  ;
wire \ii06089|xy_net  ;
wire \ii06090|xy_net  ;
wire \ii06100|xy_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[112]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1099]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1109]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1110]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[865]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1863]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[17]_net  ;
wire \carry_10_6__ADD_0|co_net  ;
wire \u_FDMA_rburst_cnt_reg[7]|qx_net  ;
wire \u_FDMA_rburst_len_reg[0].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72].sr1  ;
wire \carry_8_0__ADD_6|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1494]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1504]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[684]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32].sclk1  ;
wire \u_if_t_data7_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[364]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1362]_net  ;
wire \carry_11_ADD_5|co_net  ;
wire \u_if_t_data5_reg[1].mclk1b  ;
wire \u_if_T_S_reg_1__dup_4_.sr1  ;
wire \u_FDMA_rburst_cnt_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_arstn_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1003]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[183]_net  ;
wire \carry_16_5__ADD_3.ainv  ;
wire \ii05545|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1756]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[946]_net  ;
wire \ii06031|xy_net  ;
wire \ii06416|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77].sclk1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[626]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1624]_net  ;
wire \carry_11_8__ADD_8.ainv  ;
wire \carry_8_2__ADD_7|s_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4].mclk1b  ;
wire \led_ctrl_ins_ctrl_cnt_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[74]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1255]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[445]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33].mclk1b  ;
wire \carry_32_4__ADD_23|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[125]_net  ;
wire \C82R62_csi_logic|cin_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1123]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[878]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1876]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[31]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1517]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[707]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[697]_net  ;
wire \ii05862|xy_net  ;
wire \ii06347|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[377]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1375]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1016]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[196]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[206]_net  ;
wire \u_FDMA_axi_awaddr_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1769]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1770]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[960]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[959]_net  ;
wire \C84R64_csi_logic|cin_net  ;
wire \carry_16_ADD_7|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[639]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[640]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1637]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[87]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1268]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[458]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3].sr1  ;
wire \carry_8_3__ADD_7|s_net  ;
wire \ii06278|xy_net  ;
wire net_C102R65_c1r1_db_9 ;
wire net_C102R65_c1r1_db_8 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[138]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net  ;
wire net_C102R65_c1r1_db_7 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1136]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[892]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[902]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19].sr1  ;
wire net_C102R65_c1r1_db_6 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1889]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1890]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1900]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2000]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55]|qx_net  ;
wire net_C102R65_c1r1_db_5 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54].sclk1  ;
wire \carry_32_ADD_16.ainv  ;
wire \led_ctrl_ins_ctrl_cnt_reg[13].sclk1  ;
wire net_C102R65_c1r1_db_4 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1531]_net  ;
wire \u_if_t_data8_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[721]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net  ;
wire net_C102R65_c1r1_db_3 ;
wire net_C102R65_c1r1_db_2 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31]|qx_net  ;
wire net_C102R65_c1r1_db_1 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[391]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[401]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7]|qx_net  ;
wire net_C102R65_c1r1_db_0 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1388]_net  ;
wire \ii05348|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1029]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1030]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[219]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[220]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1783]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[973]_net  ;
wire \carry_32_ADD_16|co_net  ;
wire \ii06219|xy_net  ;
wire \ii06220|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[653]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1651]_net  ;
wire \u_FDMA_axi_awaddr_reg[11].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1282]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[472]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13].mclk1b  ;
wire \u_FDMA_rfdma_cnt_reg[7]|qx_net  ;
wire \u_if_t_data7_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[152]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1149]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1150]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[915]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3].sr1  ;
wire \C84R59_altinv|o_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1913]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2013]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].mclk1b  ;
wire \carry_32_ADD_29.ainv  ;
wire \carry_32_ADD_30.ainv  ;
wire \ii05665|xy_net  ;
wire \u_FDMA_axi_araddr_reg[8].sclk1  ;
wire \u_FDMA_wfdma_cnt_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1544]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2].sclk1  ;
wire \u_if_t_data2_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[734]_net  ;
wire \ii06151|xy_net  ;
wire \carry_32_4__ADD_6.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[414]_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1412]_net  ;
wire \u_FDMA_axi_awaddr_reg[14].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1043]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[233]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1796]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1806]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[986]_net  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2].mclk1b  ;
wire \carry_8_0__ADD_1.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[666]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1664]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1295]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1305]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[485]_net  ;
wire \ii06082|xy_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[9].sclk1  ;
wire \u_FDMA_wfdma_cnt_reg[15].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17]|qx_net  ;
wire \carry_32_4__ADD_27|s_net  ;
wire \u_FDMA_rfdma_cnt_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[165]_net  ;
wire \carry_32_4__ADD_11|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1163]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[928]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1926]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2026]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[7]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1557]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[747]_net  ;
wire \carry_8_3__ADD_2|co_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[10]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[427]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].sclk1  ;
wire \u_FDMA_rfdma_cnt_reg[9].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1425]_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[6].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66]|qx_net  ;
wire \u_FDMA_axi_awaddr_reg[27].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1056]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[246]_net  ;
wire \u_if_fdma_waddr_r_reg[13].sr1  ;
wire \carry_11_8__ADD_5|pb_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4].sr1  ;
wire \ii06023|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1819]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1820]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[999]_net  ;
wire \ii06398|xy_net  ;
wire \ii06408|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[679]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[680]_net  ;
wire \u_if_t_data6_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1677]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32].sclk1  ;
wire \u_if_t_data4_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1318]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[508]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[498]_net  ;
wire \carry_32_4__ADD_9|p_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[25]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[178]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[5].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1176]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[942]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1939]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1940]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2039]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2040]_net  ;
wire \io_i2c0_sda_inst.id  ;
wire \ii05854|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1571]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[761]_net  ;
wire \ii06339|xy_net  ;
wire \ii06340|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11].sclk1  ;
wire \C96R81_and4_logic|o_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[441]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1438]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6].sr1  ;
wire \u_if_t_data1_reg[6].sclk1  ;
wire \u_FDMA_axi_awaddr_reg[2].mclk1b  ;
wire \u_if_t_data5_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1069]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1070]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[259]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[260]_net  ;
wire \u_if_fdma_waddr_r_reg[26].sr1  ;
wire \u_FDMA_wfdma_cnt_reg[5].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1833]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].mclk1b  ;
wire \clk_rst_manage_ins_sys_rstn_flag_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[693]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[703]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1691]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1701]_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[4].sclk1  ;
wire \u_if_T_S_reg_0__dup.sr1  ;
wire \carry_16_ADD_13.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1332]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[522]_net  ;
wire \ii06271|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[192]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[202]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1189]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1190]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1200]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[955]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1953]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19].sr1  ;
wire \carry_16_ADD_5|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1584]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[774]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[454]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1452]_net  ;
wire \ii05341|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1083]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[273]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58].mclk1b  ;
wire \C84R63_altinv|o_net  ;
wire \ii06212|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1846]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29]|qx_net  ;
wire \u_if_t_data2_reg[6].sclk1  ;
wire \ii06587|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[16].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[716]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34].mclk1b  ;
wire \u_FDMA_fdma_wleft_cnt_reg[12].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1714]_net  ;
wire \carry_32_4__ADD_8|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1345]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[535]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].mclk1b  ;
wire \u_if_T_S_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[215]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1213]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[968]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1966]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78]|qx_net  ;
wire \ii05657|xy_net  ;
wire \u_FDMA_axi_araddr_reg[1].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sr1  ;
wire \ii06143|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1597]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1607]_net  ;
wire \u_if_t_data4_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[787]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[467]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1465]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80]|qx_net  ;
wire \u_if_rst_cnt_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[9]_net  ;
wire \carry_10_ADD_3|p_net  ;
wire \carry_32_ADD_5.ainv  ;
wire \led_ctrl_ins_ctrl_cnt_reg[11].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1096]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1106]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[286]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1859]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1860]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5].sclk1  ;
wire \C104R82_csi_logic|cin_net  ;
wire \u_FDMA_axi_araddr_reg[18]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sr1  ;
wire \u_if_t_data2_reg[5].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[729]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[730]_net  ;
wire \u_if_t_data3_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1727]_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[7].mclk1b  ;
wire \ii06074|xy_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1358]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[548]_net  ;
wire \ii06459|xy_net  ;
wire \ii06460|xy_net  ;
wire \u_if_t_data3_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[228]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1226]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[982]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0].mclk1b  ;
wire \u_FDMA_axi_awaddr_reg[11]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1979]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1980]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1621]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37].mclk1b  ;
wire \u_if_T_S_reg_0__dup_2_.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[811]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21].mclk1b  ;
wire \u_FDMA_rfdma_cnt_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[481]_net  ;
wire \u_FDMA_wburst_cnt_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1478]_net  ;
wire \u_FDMA_wburst_len_reg[1].sr1  ;
wire \ii06015|xy_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[24].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1119]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1120]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[310]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[309]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[299]_net  ;
wire \ii06391|xy_net  ;
wire \ii06401|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1873]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[743]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5].sclk1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[13].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1741]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24].sclk1  ;
wire \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.sr1  ;
wire \u_FDMA_fdma_wleft_cnt_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1372]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69].mclk1b  ;
wire \u_if_t_data4_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[562]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[242]_net  ;
wire \carry_11_8__ADD_3|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1239]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1240]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[995]_net  ;
wire \C74R34_altinv|o_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1993]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15]|qx_net  ;
wire \ii06332|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1634]_net  ;
wire \u_if_t_data4_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[824]_net  ;
wire \carry_16_5__ADD_14.ainv  ;
wire \u_if_test_cnt_reg[3].sclk1  ;
wire \io_RST_N_inst.f_od  ;
wire \u_FDMA_axi_araddr_reg[10].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[494]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[504]_net  ;
wire \u_FDMA_wburst_cnt_reg[8].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1492]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1502]_net  ;
wire \u_if_test_cnt_reg[0].sr1  ;
wire \u_FDMA_rfdma_cnt_reg[13].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[7]_net  ;
wire \PCKRTINSERT_C110R74_lut_5|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1133]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[323]_net  ;
wire \carry_8_1__ADD_2.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1886]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1001]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[756]_net  ;
wire \u_if_t_data2_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1754]_net  ;
wire \ii05777|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].sr1  ;
wire \ii06263|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1385]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[575]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net  ;
wire \PCKRTINSERT_C106R74_lut_6|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[255]_net  ;
wire \u_if_t_data5_reg[6].sclk1  ;
wire \carry_32_4__ADD_19|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1253]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|gating_mc_clk_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1647]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[837]_net  ;
wire \u_FDMA_axi_araddr_reg[31]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].sclk1  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[517]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1515]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1  ;
wire \u_if_t_data1_reg[1].sr1  ;
wire \ii06194|xy_net  ;
wire \ii06204|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1146]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[336]_net  ;
wire \carry_8_1__ADD_6|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1899]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1909]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1910]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2009]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2010]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2].mclk1b  ;
wire \PCKRTINSERT_C110R75_lut_5|xy_net  ;
wire \carry_11_ADD_10.ainv  ;
wire \u_FDMA_axi_araddr_reg[21].sr1  ;
wire \u_if_t_data8_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1014]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[769]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[770]_net  ;
wire \u_FDMA_axi_awaddr_reg[23]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1767]_net  ;
wire \carry_32_4__ADD_1|co_net  ;
wire \u_if_t_data6_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1398]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1408]_net  ;
wire \u_if_rst_cnt_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[588]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[268]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1266]_net  ;
wire \u_if_test_cnt_reg[8]|qx_net  ;
wire \ii05649|xy_net  ;
wire \ii05650|xy_net  ;
wire \ii06135|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[16]_net  ;
wire \u_if_t_data6_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1661]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[851]_net  ;
wire \u_FDMA_axi_araddr_reg[8]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2]|qx_net  ;
wire \carry_16_5__ADD_4|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[531]_net  ;
wire \u_if_rst_cnt_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1528]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1159]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1160]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[350]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[349]_net  ;
wire \carry_11_7__ADD_2.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1923]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2023]_net  ;
wire \PCKRTINSERT_C82R63_lut_4|xy_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1027]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[783]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1781]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sclk1  ;
wire \ii06066|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27]|qx_net  ;
wire \carry_16_5__ADD_9|co_net  ;
wire \ii06452|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1422]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[612]_net  ;
wire \u_if_t_data1_reg[4]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[22].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[282]_net  ;
wire \C68R79_csi_logic|cin_net  ;
wire \C68R80_csi_logic|cin_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1279]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1280]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[111]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[30]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[29]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1674]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[864]_net  ;
wire \carry_16_ADD_11|s_net  ;
wire \u_if_t_data7_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[544]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1542]_net  ;
wire \ii06383|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[14].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1173]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[363]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1936]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2036]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1041]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[796]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[806]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1794]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1804]_net  ;
wire \u_FDMA_wburst_cnt_reg[8].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13].sr1  ;
wire \u_if_test_cnt_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1435]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[2]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[625]_net  ;
wire \carry_10_6__ADD_8.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[295]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[305]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1293]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1303]_net  ;
wire \ii06324|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[124]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[43]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[6].mclk1b  ;
wire \u_FDMA_wburst_cnt_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1687]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[877]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21]|qx_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[5].sr1  ;
wire \u_FDMA_wfdma_cnt_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[557]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1555]_net  ;
wire \u_if_fdma_waddr_r_reg[21]|qx_net  ;
wire \u_if_t_data8_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[15]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1186]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[376]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1949]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1950]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18].mclk1b  ;
wire \u_if_t_data3_reg[2]|qx_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1054]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[819]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[820]_net  ;
wire \ii05769|xy_net  ;
wire \ii05770|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1817]_net  ;
wire \ii06255|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1448]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[638]_net  ;
wire \u_FDMA_axi_araddr_reg[8].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[318]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1316]_net  ;
wire \carry_11_ADD_4.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[137]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[56]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1711]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[901]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[891]_net  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[571]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1568]_net  ;
wire \ii06186|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[28]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1199]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1209]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1210]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[400]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[390]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[389]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1963]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[8]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1067]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[833]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1831]_net  ;
wire \carry_32_4__ADD_10.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1462]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[652]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[332]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ;
wire \ii05642|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1329]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1330]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[169]_net  ;
wire \ii06127|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[26].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[151]_net  ;
wire \u_if_t_data5_reg[0]|qx_net  ;
wire \u_if_fdma_waddr_r_reg[12].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[70]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[69]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1724]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[914]_net  ;
wire \u_if_rst_cnt_reg[6].mclk1b  ;
wire \carry_16_ADD_15|s_net  ;
wire \u_FDMA_axi_awvalid_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[584]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[2]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1582]_net  ;
wire \C68R79_cso_logic|r4outb_net  ;
wire \carry_8_2__ADD_3.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[42]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1223]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[413]_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]|qx_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1976]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1081]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[846]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].sclk1  ;
wire \ii05958|xy_net  ;
wire \ii06058|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1844]_net  ;
wire \carry_11_8__ADD_3|s_net  ;
wire \carry_16_5__ADD_2|co_net  ;
wire \carry_32_4__ADD_23.ainv  ;
wire \ii06444|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1475]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[665]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[345]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1343]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[164]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[83]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1737]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[927]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[597]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[607]_net  ;
wire \u_if_t_data1_reg[7].mclk1b  ;
wire \ii05889|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1595]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1605]_net  ;
wire \ii06375|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[55]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1236]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[426]_net  ;
wire \C82R62_cso_logic|p4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1989]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1990]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[106]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1094]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1104]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[859]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[860]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1857]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[12]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1488]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[678]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9]|qx_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[11].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[358]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1356]_net  ;
wire \ii06316|xy_net  ;
wire \u_FDMA_rburst_cnt_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[177]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[96]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1751]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[941]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[621]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23].mclk1b  ;
wire \C96R79_cso_logic|r4outb_net  ;
wire \C96R80_cso_logic|r4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1618]_net  ;
wire \carry_11_8__ADD_3.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[68]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1249]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1250]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[440]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[439]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[9]|qx_net  ;
wire \u_FDMA_wfdma_cnt_reg[15]|qx_net  ;
wire \u_FDMA_axi_rready_reg|qx_net  ;
wire \u_FDMA_axi_wvalid_reg|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[119]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[120]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].mclk1b  ;
wire \ii05762|xy_net  ;
wire \u_FDMA_wfdma_cnt_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1117]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[873]_net  ;
wire \ii06247|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1871]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[25]_net  ;
wire \carry_32_ADD_7|pb_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79].sr1  ;
wire \u_if_fdma_waddr_r_reg[24].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1512]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[702]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[692]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23].sclk1  ;
wire \u_if_t_data3_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[372]_net  ;
wire \u_if_fdma_waddr_r_reg[24].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1369]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1370]_net  ;
wire \clk_rst_manage_ins_pll_main_pll_u0|CO4_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1011]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[191]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[201]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1764]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[954]_net  ;
wire \C104R79_and4_logic|o_net  ;
wire \C104R80_and4_logic|o_net  ;
wire \ii06111_dup|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44]|qx_net  ;
wire \carry_32_4__ADD_29|co_net  ;
wire \carry_32_4__ADD_30|co_net  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sclk1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[8].sr1  ;
wire \u_FDMA_wfdma_cnt_reg[14].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[634]_net  ;
wire \ii06178|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1632]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[82]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1263]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[453]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[133]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1131]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[886]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14].sr1  ;
wire \u_FDMA_axi_awaddr_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1884]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21]|qx_net  ;
wire \carry_11_8__ADD_7|s_net  ;
wire \carry_32_ADD_11.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1525]_net  ;
wire \u_if_t_data8_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[715]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.sclk1  ;
wire \ii05634|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[385]_net  ;
wire \ii06119|xy_net  ;
wire \ii06120|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1383]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1024]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[214]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1777]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[967]_net  ;
wire \u_FDMA_rburst_len_reg[2].mclk1b  ;
wire \u_FDMA_fdma_rleft_cnt_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[647]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1645]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[95]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1276]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[466]_net  ;
wire \u_if_t_data5_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[146]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21].sclk1  ;
wire \ii05951|xy_net  ;
wire \ii06051|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1144]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[899]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[909]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[910]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27].sr1  ;
wire \ii06436|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1897]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1907]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2007]_net  ;
wire \carry_32_ADD_24.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1538]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[728]_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].mclk1b  ;
wire \led_ctrl_ins_ctrl_cnt_reg[5].mclk1b  ;
wire nc99 ;
wire \carry_32_4__ADD_1.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[398]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[408]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35].mclk1b  ;
wire nc98 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1396]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1406]_net  ;
wire nc97 ;
wire nc96 ;
wire \u_FDMA_axi_awaddr_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1037]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[227]_net  ;
wire nc95 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1791]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1801]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[981]_net  ;
wire nc94 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8].mclk1b  ;
wire nc93 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36].mclk1b  ;
wire nc92 ;
wire \ii05882|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[661]_net  ;
wire nc91 ;
wire \ii06367|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1658]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3]|qx_net  ;
wire nc90 ;
wire nc89 ;
wire nc88 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1289]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1290]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1300]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[480]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[479]_net  ;
wire nc87 ;
wire nc86 ;
wire nc85 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[159]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[160]_net  ;
wire nc84 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1157]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[923]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41].sr1  ;
wire nc83 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1921]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2021]_net  ;
wire nc82 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[2]_net  ;
wire nc81 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1552]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[742]_net  ;
wire nc80 ;
wire nc79 ;
wire \carry_8_2__ADD_6|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56]|qx_net  ;
wire nc78 ;
wire nc77 ;
wire \u_FDMA_rburst_cnt_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[422]_net  ;
wire nc76 ;
wire \ii06298|xy_net  ;
wire \ii06308|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1419]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1420]_net  ;
wire nc75 ;
wire nc74 ;
wire \u_FDMA_axi_awaddr_reg[22].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1051]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[241]_net  ;
wire \u_if_t_data7_reg[1].mclk1b  ;
wire nc73 ;
wire \u_FDMA_wburst_len_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1814]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[994]_net  ;
wire nc72 ;
wire \carry_10_6__ADD_1|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74].sclk1  ;
wire nc71 ;
wire nc70 ;
wire nc69 ;
wire \carry_8_3__ADD_4.ainv  ;
wire \led_ctrl_ins_ctrl_cnt_reg[15]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[674]_net  ;
wire \u_if_t_data6_reg[2].sr1  ;
wire nc68 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1672]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33]|qx_net  ;
wire nc67 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9]|qx_net  ;
wire nc66 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1313]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[503]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[493]_net  ;
wire nc65 ;
wire nc64 ;
wire \u_FDMA_axi_araddr_reg[26].sclk1  ;
wire \u_FDMA_rfdma_cnt_reg[9].sr1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2]|qx_net  ;
wire nc63 ;
wire \ii05754|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[173]_net  ;
wire nc62 ;
wire \ii06239|xy_net  ;
wire \ii06240|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1171]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[936]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  ;
wire nc61 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1934]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2034]_net  ;
wire nc60 ;
wire nc59 ;
wire nc58 ;
wire \PCKRTINSERT_C100R81_lut_1|xy_net  ;
wire \io_jtag_tck_inst.id  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1565]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[755]_net  ;
wire nc57 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15].sclk1  ;
wire nc56 ;
wire \u_FDMA_axi_awaddr_reg[31].sclk1  ;
wire \u_if_fdma_waddr_r_reg[16].sclk1  ;
wire nc55 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[435]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15].mclk1b  ;
wire nc54 ;
wire \u_FDMA_rfdma_cnt_reg[9]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1433]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8].sclk1  ;
wire nc53 ;
wire nc52 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1064]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[254]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6].mclk1b  ;
wire \u_if_fdma_waddr_r_reg[21].sr1  ;
wire nc51 ;
wire \u_FDMA_rburst_len_req_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1827]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5].sr1  ;
wire nc50 ;
wire nc49 ;
wire \carry_32_4__ADD_22|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3].mclk1b  ;
wire nc48 ;
wire \carry_32_ADD_5|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].mclk1b  ;
wire \u_if_t_data2_reg[4]|qx_net  ;
wire nc47 ;
wire \ii06171|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[687]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.sr1  ;
wire nc46 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1685]_net  ;
wire nc45 ;
wire \u_if_T_S_reg_0__dup_1_.mclk1b  ;
wire nc44 ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[6]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1326]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[516]_net  ;
wire nc43 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1]|qx_net  ;
wire nc42 ;
wire \u_FDMA_rburst_cnt_reg[5].sclk1  ;
wire nc41 ;
wire \carry_10_6__ADD_6|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[186]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47].mclk1b  ;
wire nc40 ;
wire nc39 ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1184]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[949]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[950]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67].sr1  ;
wire nc38 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1947]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2047]_net  ;
wire nc37 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14].sr1  ;
wire nc36 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1578]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[768]_net  ;
wire nc35 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36]|qx_net  ;
wire nc34 ;
wire \ii05626|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48].mclk1b  ;
wire nc33 ;
wire \ii06112|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[448]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19]|qx_net  ;
wire nc32 ;
wire \ii06487|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1446]_net  ;
wire nc31 ;
wire nc30 ;
wire nc29 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1077]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[267]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24].mclk1b  ;
wire nc28 ;
wire \VCC_0_inst|Y_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1841]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1].mclk1b  ;
wire nc27 ;
wire nc26 ;
wire nc25 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[711]_net  ;
wire nc24 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1698]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1708]_net  ;
wire nc23 ;
wire \u_FDMA_fdma_rleft_cnt_reg[12]|qx_net  ;
wire \u_if_rst_cnt_reg[6].sr1  ;
wire nc22 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1339]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1340]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[530]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[529]_net  ;
wire nc21 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68]|qx_net  ;
wire nc20 ;
wire nc19 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13].sclk1  ;
wire nc18 ;
wire \ii05943|xy_net  ;
wire \ii06043|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[199]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[209]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[210]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12].sr1  ;
wire nc17 ;
wire \ii06428|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1197]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1207]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[963]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].sr1  ;
wire nc16 ;
wire \carry_11_7__ADD_0|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1961]_net  ;
wire nc15 ;
wire \u_FDMA_rfdma_cnt_reg[1].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sr1  ;
wire nc14 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1592]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1602]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70]|qx_net  ;
wire \u_if_t_data4_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[782]_net  ;
wire nc13 ;
wire \u_if_t_data4_reg[2]|qx_net  ;
wire nc12 ;
wire nc11 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[462]_net  ;
wire nc10 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1459]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1460]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[4]_net  ;
wire \carry_32_ADD_0.ainv  ;
wire net_C102R69_c1r1_db_9 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1091]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1101]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[281]_net  ;
wire net_C102R69_c1r1_db_8 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1854]_net  ;
wire \carry_10_6__ADD_5|s_net  ;
wire \io_i2c0_scl_inst.id  ;
wire net_C102R69_c1r1_db_7 ;
wire \ii05874|xy_net  ;
wire net_C102R69_c1r1_db_6 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sr1  ;
wire \ii06359|xy_net  ;
wire \ii06360|xy_net  ;
wire net_C102R69_c1r1_db_5 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[724]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1].sclk1  ;
wire net_C102R69_c1r1_db_4 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1722]_net  ;
wire net_C102R69_c1r1_db_3 ;
wire net_C102R69_c1r1_db_2 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1353]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[543]_net  ;
wire net_C102R69_c1r1_db_1 ;
wire \u_FDMA_axi_awaddr_reg[4].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[10]_net  ;
wire \io_spi0_scl_inst.f_od  ;
wire net_C102R69_c1r1_db_0 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[223]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1221]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[976]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1974]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1615]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[805]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[795]_net  ;
wire \carry_11_8__ADD_0|p_net  ;
wire \carry_16_ADD_5.ainv  ;
wire \ii06291|xy_net  ;
wire \ii06301|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[475]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1473]_net  ;
wire \carry_32_ADD_23|pb_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[18].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1114]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[304]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[294]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1867]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[25].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[737]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1735]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1366]_net  ;
wire \u_if_t_data6_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[556]_net  ;
wire \u_FDMA_axi_araddr_reg[18].sclk1  ;
wire \ii05746|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61].mclk1b  ;
wire \carry_32_ADD_28|co_net  ;
wire \ii06232|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[236]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32]|qx_net  ;
wire \carry_11_7__ADD_7|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1234]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[989]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[990]_net  ;
wire \carry_10_ADD_4|pb_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[18].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1987]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1628]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[818]_net  ;
wire \u_FDMA_axi_awaddr_reg[23].sclk1  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[488]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1].sclk1  ;
wire \u_FDMA_wburst_cnt_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1486]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1127]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[317]_net  ;
wire \carry_32_4__ADD_14|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1881]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81]|qx_net  ;
wire \ii06163|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[751]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.mclk1b  ;
wire \u_if_t_data2_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1748]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1379]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1380]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[570]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[569]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[249]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[250]_net  ;
wire \u_FDMA_axi_araddr_reg[21]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1247]_net  ;
wire \u_if_t_data2_reg[7].mclk1b  ;
wire \io_spi0_clk_inst.id  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1642]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[832]_net  ;
wire \carry_11_ADD_4|pb_net  ;
wire \ii05618|xy_net  ;
wire \ii06094|xy_net  ;
wire \ii06104|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[512]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1499]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1509]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1510]_net  ;
wire \u_if_test_cnt_reg[7].sr1  ;
wire \carry_10_6__ADD_4|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1141]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[331]_net  ;
wire \u_FDMA_axi_awaddr_reg[13]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1894]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1904]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2004]_net  ;
wire \carry_10_6__ADD_9|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg|qx_net  ;
wire \u_FDMA_axi_araddr_reg[15].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1008]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[764]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1762]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23].mclk1b  ;
wire \carry_11_ADD_9|co_net  ;
wire \u_FDMA_wburst_cnt_reg[7]|qx_net  ;
wire \u_FDMA_wburst_len_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1393]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1403]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[583]_net  ;
wire \ii05549|xy_net  ;
wire \ii06035|xy_net  ;
wire \ii06421|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[263]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1261]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[11]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[15].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1655]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[845]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[5]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[525]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1523]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1154]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[344]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1917]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2017]_net  ;
wire \ii05866|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17]|qx_net  ;
wire \ii06352|xy_net  ;
wire \u_FDMA_axi_araddr_reg[28].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23].sclk1  ;
wire \u_if_t_data4_reg[5].mclk1b  ;
wire \u_if_fdma_rareq_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1022]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[777]_net  ;
wire \carry_32_ADD_11|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1775]_net  ;
wire \u_FDMA_axi_araddr_reg[12].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1416]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[606]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[596]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.sclk1  ;
wire \carry_16_5__ADD_3|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[276]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1274]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[105]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[24]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1668]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[858]_net  ;
wire \ii06283|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[538]_net  ;
wire \carry_32_ADD_15|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1536]_net  ;
wire \clk_rst_manage_ins_pll_main_pll_u0|PLOCK_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1167]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[357]_net  ;
wire \carry_11_7__ADD_9.ainv  ;
wire \led_ctrl_ins_ctrl_cnt_reg[17].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1931]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2031]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1035]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[791]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[801]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1788]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[11].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1429]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1430]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[620]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[619]_net  ;
wire \carry_10_6__ADD_3.ainv  ;
wire \carry_32_ADD_21|co_net  ;
wire \ii06224|xy_net  ;
wire \C96R79_altinv|o_net  ;
wire \carry_11_7__ADD_0|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[289]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[290]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[300]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1287]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[118]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[37]_net  ;
wire \u_FDMA_axi_awaddr_reg[15].sclk1  ;
wire \u_FDMA_axi_awaddr_reg[25]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1682]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[872]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sr1  ;
wire \u_if_t_data6_reg[3].mclk1b  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0].sclk1  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[0].sr1  ;
wire \u_if_rst_cnt_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[552]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1549]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1550]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].mclk1b  ;
wire \carry_32_ADD_7|s_net  ;
wire \u_FDMA_rfdma_cnt_reg[11].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[10]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1181]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[371]_net  ;
wire \ii05669|xy_net  ;
wire \ii05670|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1944]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2044]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6].sclk1  ;
wire \carry_10_ADD_2|co_net  ;
wire \ii06155|xy_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3].sr1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[2].sr1  ;
wire \u_FDMA_fdma_wleft_cnt_reg[12].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1048]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[814]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1812]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[11]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1443]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[9]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[633]_net  ;
wire \u_FDMA_rburst_len_reg[3].sclk1  ;
wire \C84R63_and4_logic|o_net  ;
wire \u_FDMA_axi_araddr_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[313]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1311]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[132]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[51]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1695]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1705]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]|qx_net  ;
wire \u_if_T_S_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[885]_net  ;
wire \ii06086|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[565]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1563]_net  ;
wire \u_if_t_data1_reg[6]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[24].mclk1b  ;
wire \carry_8_0__ADD_3|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[23]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1194]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1204]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[384]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1957]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28].sclk1  ;
wire \carry_8_3__ADD_6|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[3]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1062]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[827]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6].sclk1  ;
wire \carry_11_ADD_2|co_net  ;
wire \carry_32_ADD_15|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1825]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34].sr1  ;
wire \io_RST_N_inst.id  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1456]_net  ;
wire \u_if_t_data8_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[646]_net  ;
wire \ii06027|xy_net  ;
wire \ii06413|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[16].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[326]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1324]_net  ;
wire \C104R81_cso_logic|p8outb_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[145]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[64]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1718]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[908]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[898]_net  ;
wire \u_if_test_cnt_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[578]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[9].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1576]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[2].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9].sr1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[13].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[36]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1217]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[407]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[397]_net  ;
wire \ii05858|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1971]_net  ;
wire \ii06344|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15].sclk1  ;
wire \u_FDMA_fdma_wleft_cnt_reg[8].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1075]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[841]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23]|qx_net  ;
wire \u_if_fdma_rareq_reg|qx_net  ;
wire \u_FDMA_wfdma_cnt_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1838]_net  ;
wire \carry_32_4__ADD_17.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47].sr1  ;
wire \carry_10_ADD_5.ainv  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1469]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1470]_net  ;
wire \u_if_fdma_waddr_r_reg[23]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[660]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[659]_net  ;
wire \C104R79_altinv|o_net  ;
wire \u_FDMA_wfdma_cnt_reg[9].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.mclk1b  ;
wire \carry_16_ADD_4|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[339]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[340]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21].mclk1b  ;
wire \u_if_t_data3_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1337]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[8].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[158]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[77]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1732]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[922]_net  ;
wire \ii06275|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[592]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[602]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[9]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1589]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1590]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1600]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[10].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[49]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[50]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1231]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[421]_net  ;
wire \carry_16_ADD_9|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1984]_net  ;
wire \carry_32_4__ADD_7|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[101]_net  ;
wire \carry_10_6__ADD_2|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1088]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[854]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1852]_net  ;
wire \carry_32_4__ADD_31.ainv  ;
wire \ii05345|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1483]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[673]_net  ;
wire \carry_32_ADD_13|co_net  ;
wire \ii06216|xy_net  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[353]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1351]_net  ;
wire \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[172]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[91]_net  ;
wire \u_FDMA_rburst_len_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1745]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[935]_net  ;
wire \u_FDMA_rburst_len_reg[1]|qx_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[615]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1613]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14].mclk1b  ;
wire \ii05662|xy_net  ;
wire \u_FDMA_axi_araddr_reg[5].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[63]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1244]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[434]_net  ;
wire \ii06147|xy_net  ;
wire \io_spi0_clk_inst.f_od  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1997]_net  ;
wire \u_FDMA_axi_awaddr_reg[28].mclk1b  ;
wire \u_FDMA_fdma_wleft_cnt_reg[5].sr1  ;
wire \u_if_t_data5_reg[2]|qx_net  ;
wire \u_if_fdma_waddr_r_reg[14].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[114]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1112]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[867]_net  ;
wire \u_if_rst_cnt_reg[8].mclk1b  ;
wire \carry_32_ADD_19|s_net  ;
wire \carry_32_ADD_20|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1865]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[20]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[19]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1496]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1506]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[686]_net  ;
wire \io_jtag_tdi_inst.f_od  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sclk1  ;
wire \carry_11_ADD_1|s_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]|qx_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[366]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1364]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7].mclk1b  ;
wire \ii05593|xy_net  ;
wire \u_FDMA_fdma_rstart_locked_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1005]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[185]_net  ;
wire \carry_16_5__ADD_5.ainv  ;
wire \ii06078|xy_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[6].sclk1  ;
wire \u_FDMA_wfdma_cnt_reg[12].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1758]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[948]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7]|qx_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[628]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1626]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[76]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1257]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[447]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[127]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33].mclk1b  ;
wire \u_FDMA_rfdma_cnt_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1125]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[881]_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1878]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0].mclk1b  ;
wire \carry_16_ADD_12|co_net  ;
wire \ii06019|xy_net  ;
wire \ii06020|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1519]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1520]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[710]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[709]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[699]_net  ;
wire \ii06395|xy_net  ;
wire \ii06405|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[379]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[380]_net  ;
wire \u_FDMA_rburst_cnt_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1377]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1018]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[198]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[208]_net  ;
wire \u_FDMA_axi_awaddr_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1772]_net  ;
wire \u_if_t_data7_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[962]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[642]_net  ;
wire \carry_11_8__ADD_7|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1639]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1640]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.sclk1  ;
wire \u_FDMA_fdma_wleft_cnt_reg[13].mclk1b  ;
wire \ii05851|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[89]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[90]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1271]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[461]_net  ;
wire \PCKRTINSERT_C78R56_lut_2|xy_net  ;
wire \ii06336|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5].sr1  ;
wire \carry_32_ADD_0|p_net  ;
wire \u_if_test_cnt_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[141]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1138]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[894]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[904]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22].sr1  ;
wire \u_if_t_data1_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1892]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1902]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2002]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25].mclk1b  ;
wire \carry_32_ADD_18.ainv  ;
wire \io_i2c0_scl_inst.f_od  ;
wire \u_FDMA_wfdma_cnt_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1533]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[723]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[393]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[403]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1391]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1401]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14]|qx_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[1].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26].mclk1b  ;
wire \ii05782|xy_net  ;
wire \u_FDMA_wfdma_cnt_reg[8].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1032]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[222]_net  ;
wire \ii06267|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1785]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[975]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8].sclk1  ;
wire \u_if_fdma_waddr_r_reg[26].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2]|qx_net  ;
wire \io_led_3__inst.f_oen  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[655]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1653]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43].sclk1  ;
wire \u_if_t_data3_reg[7].mclk1b  ;
wire \carry_16_ADD_2|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1284]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21].sr1  ;
wire \u_if_T_S_reg_0__dup_0_|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[474]_net  ;
wire \u_if_t_data7_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[154]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1152]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[917]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46]|qx_net  ;
wire \carry_32_ADD_24|s_net  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]|qx_net  ;
wire \ii05337|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1915]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2015]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32].sclk1  ;
wire \ii06198|xy_net  ;
wire \ii06208|xy_net  ;
wire \u_FDMA_wfdma_cnt_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1546]_net  ;
wire \u_if_t_data2_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[736]_net  ;
wire \carry_11_ADD_5|s_net  ;
wire \carry_32_4__ADD_8.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[416]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47]|qx_net  ;
wire \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1414]_net  ;
wire \C96R79_and4_logic|o_net  ;
wire \C96R80_and4_logic|o_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3].mclk1b  ;
wire \carry_32_4__ADD_5|co_net  ;
wire \u_FDMA_axi_awaddr_reg[16].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1045]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[235]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1798]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1808]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[988]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]|qx_net  ;
wire \carry_8_0__ADD_3.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[668]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1666]_net  ;
wire \ii05654|xy_net  ;
wire \ii06139|xy_net  ;
wire \ii06140|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1297]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1307]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[487]_net  ;
wire \u_FDMA_rfdma_cnt_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[167]_net  ;
wire \u_FDMA_rburst_len_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1165]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[931]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48].sr1  ;
wire \u_if_rst_cnt_reg[4].sclk1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1928]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2028]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[9]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1559]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1560]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[750]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[749]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[429]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[430]_net  ;
wire \u_if_t_data5_reg[5].mclk1b  ;
wire \u_if_t_data3_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1427]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg|qx_net  ;
wire \ii06071|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[29].sr1  ;
wire \u_FDMA_axi_awaddr_reg[30].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1058]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[248]_net  ;
wire \u_if_fdma_waddr_r_reg[15].sr1  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6].sr1  ;
wire \ii06456|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1822]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[682]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1679]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1680]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1321]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[511]_net  ;
wire \u_FDMA_axi_awaddr_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[181]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1178]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[944]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26]|qx_net  ;
wire \ii05526|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1942]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2042]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].mclk1b  ;
wire \ii06012|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10]|qx_net  ;
wire \ii06387|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1573]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[763]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[443]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].sclk1  ;
wire \u_FDMA_axi_wstart_locked_r1_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1441]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21].sclk1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[13].sclk1  ;
wire \u_if_t_data5_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1072]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[262]_net  ;
wire \u_if_t_data4_reg[3].sclk1  ;
wire \u_if_fdma_waddr_r_reg[28].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1835]_net  ;
wire \carry_11_8__ADD_0|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[695]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[705]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1693]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1703]_net  ;
wire \u_FDMA_rburst_cnt_reg[3].mclk1b  ;
wire \u_if_rst_cnt_reg[1].sr1  ;
wire \carry_16_ADD_15.ainv  ;
wire \ii06328|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1334]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[524]_net  ;
wire \u_FDMA_wburst_cnt_reg[8].sclk1  ;
wire \u_if_test_cnt_reg[0].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].sr1  ;
wire \u_if_t_data7_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[194]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[204]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1192]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1202]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[957]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75].sr1  ;
wire \carry_32_ADD_28|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1955]_net  ;
wire \PCKRTINSERT_C110R74_lut_2|xy_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[17]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1586]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[776]_net  ;
wire \io_CLK_12M_inst.id  ;
wire \PCKRTINSERT_C116R75_lut_0|xy_net  ;
wire \carry_11_ADD_9|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[456]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1454]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4]|qx_net  ;
wire \ii05774|xy_net  ;
wire \ii06259|xy_net  ;
wire \ii06260|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1085]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[275]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1848]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1].sclk1  ;
wire \carry_16_ADD_1|p_net  ;
wire \PCKRTINSERT_C106R74_lut_3|xy_net  ;
wire \u_if_t_data5_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[718]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35].sclk1  ;
wire \u_FDMA_fdma_wleft_cnt_reg[14].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1716]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1347]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[537]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3].sclk1  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[217]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1215]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[971]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1968]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].mclk1b  ;
wire \u_if_t_data2_reg[6]|qx_net  ;
wire \ii06191|xy_net  ;
wire \ii06201|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sr1  ;
wire \carry_8_1__ADD_3|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1599]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1609]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1610]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[800]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[790]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[789]_net  ;
wire \PCKRTINSERT_C110R75_lut_2|xy_net  ;
wire \carry_16_ADD_0.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[469]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[470]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1467]_net  ;
wire \carry_32_4__ADD_5|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49].mclk1b  ;
wire \carry_32_ADD_7.ainv  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6].mclk1b  ;
wire \io_RST_N_inst.f_oen  ;
wire \led_ctrl_ins_ctrl_cnt_reg[13].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1098]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1108]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[288]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1862]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.sr1  ;
wire \u_if_T_S_reg_1__dup_4_.mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[732]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38]|qx_net  ;
wire \ii05646|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1729]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1730]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51].mclk1b  ;
wire \PCKRTINSERT_C106R75_lut_3|xy_net  ;
wire \ii06132|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22]|qx_net  ;
wire \u_if_t_data6_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1361]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[551]_net  ;
wire \carry_32_ADD_8|p_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26].mclk1b  ;
wire \u_if_t_data3_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[231]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1228]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[984]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1982]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1623]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[813]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[14]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[483]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1481]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33].sclk1  ;
wire \ii06063|xy_net  ;
wire \u_FDMA_wburst_len_reg[3].sr1  ;
wire \carry_16_5__ADD_6|co_net  ;
wire \ii06448|xy_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[26].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1122]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[312]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_aclk_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1875]_net  ;
wire \carry_16_5__ADD_12|s_net  ;
wire \u_FDMA_rfdma_cnt_reg[3].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[745]_net  ;
wire \u_if_t_data4_reg[4]|qx_net  ;
wire \C82R57_cso_logic|r4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1743]_net  ;
wire \u_FDMA_axi_araddr_reg[11]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1374]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[564]_net  ;
wire \u_if_t_data7_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[244]_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1242]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[997]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1995]_net  ;
wire \ii06379|xy_net  ;
wire \ii06380|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51].sclk1  ;
wire \carry_32_ADD_16|p_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1636]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[826]_net  ;
wire \io_jtag_tdo_inst.id  ;
wire \u_FDMA_axi_awaddr_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[496]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[506]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1494]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1504]_net  ;
wire \u_if_test_cnt_reg[2].sr1  ;
wire \u_FDMA_rfdma_cnt_reg[15].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[9]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1135]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[325]_net  ;
wire \carry_8_1__ADD_4.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1888]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13].mclk1b  ;
wire \carry_32_4__ADD_11|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8].mclk1b  ;
wire \u_FDMA_axi_araddr_reg[10].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1003]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[758]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1756]_net  ;
wire \ii06321|xy_net  ;
wire \u_FDMA_wburst_cnt_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1387]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[577]_net  ;
wire \io_led_2__inst.f_od  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6].sclk1  ;
wire \u_FDMA_rfdma_cnt_reg[13].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[257]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1255]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62].mclk1b  ;
wire \u_if_t_data8_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1649]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1650]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[840]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[839]_net  ;
wire \u_if_t_data6_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[519]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[520]_net  ;
wire \ii05766|xy_net  ;
wire \u_FDMA_axi_rstart_locked_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1517]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ;
wire \carry_32_4__ADD_9|s_net  ;
wire \ii06252|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]|qx_net  ;
wire \u_if_t_data1_reg[3].sr1  ;
wire \ii05674_dup|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1148]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[338]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[21].mclk1b  ;
wire \u_FDMA_rfdma_cnt_reg[10]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1912]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2012]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38].mclk1b  ;
wire \u_FDMA_axi_araddr_reg[23].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1016]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[772]_net  ;
wire \u_if_fdma_waddr_r_reg[28].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1769]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1770]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1411]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[601]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[591]_net  ;
wire \PCKRTINSERT_C116R79_lut_0|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[271]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1268]_net  ;
wire \ii06183|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[100]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[18]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1663]_net  ;
wire \u_if_T_S_reg_0__dup_0_.sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[853]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[533]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1531]_net  ;
wire \u_FDMA_axi_awaddr_reg[8].sclk1  ;
wire \u_FDMA_axi_araddr_reg[23]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1162]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[352]_net  ;
wire \carry_11_7__ADD_4.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1925]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2025]_net  ;
wire \led_ctrl_ins_tem_led_reg.sclk1  ;
wire \ii05638|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1029]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1030]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[785]_net  ;
wire \PCKRTINSERT_C96R79_lut_0|xy_net  ;
wire \ii06124|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1783]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1424]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[614]_net  ;
wire \u_FDMA_axi_arvalid_reg|qx_net  ;
wire \u_if_t_data8_reg[0]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4].mclk1b  ;
wire \u_FDMA_axi_awaddr_reg[15]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[284]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1282]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[113]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[32]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1676]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[866]_net  ;
wire \u_FDMA_wburst_len_reg[2].mclk1b  ;
wire \u_if_test_cnt_reg[1]|qx_net  ;
wire \ii05569|xy_net  ;
wire \ii05570|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[546]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25].sclk1  ;
wire \carry_11_ADD_2|p_net  ;
wire \ii05955|xy_net  ;
wire \ii06055|xy_net  ;
wire \io_led_0__inst.f_od  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1544]_net  ;
wire \ii06441|xy_net  ;
wire \u_FDMA_axi_araddr_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1175]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[365]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1938]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2038]_net  ;
wire \carry_32_4__ADD_15|s_net  ;
wire \clk_rst_manage_ins_sys_rstn_flag_reg.sr1  ;
wire \io_jtag_tck_inst.f_od  ;
wire \u_FDMA_fdma_wleft_cnt_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1043]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[798]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[808]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1796]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1806]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1437]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[4]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[627]_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[297]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[307]_net  ;
wire \carry_10_ADD_3|s_net  ;
wire \ii05886|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1295]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1305]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]|qx_net  ;
wire \ii06372|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43].sclk1  ;
wire \u_if_t_data4_reg[7].mclk1b  ;
wire \carry_8_0__ADD_4|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[126]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[45]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1689]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1690]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1700]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[880]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[879]_net  ;
wire \u_FDMA_axi_araddr_reg[14].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.mclk1b  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[559]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[560]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1557]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[17]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1188]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[378]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1952]_net  ;
wire \io_CLK_25M_inst.id  ;
wire \led_ctrl_ins_ctrl_cnt_reg[9].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1056]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[822]_net  ;
wire \ii06313|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1819]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1820]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28].sr1  ;
wire \carry_16_5__ADD_12|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1451]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[641]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[321]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sr1  ;
wire \C68R79_cso_logic|p4outb_net  ;
wire \u_FDMA_wburst_cnt_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1318]_net  ;
wire \carry_11_ADD_6.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[139]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[140]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[58]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1713]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[903]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[893]_net  ;
wire \carry_8_1__ADD_4|s_net  ;
wire \u_FDMA_axi_araddr_reg[31].sclk1  ;
wire \ii05758|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[573]_net  ;
wire \carry_32_4__ADD_21|pb_net  ;
wire \ii06244|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1571]_net  ;
wire \carry_32_ADD_4|pb_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[31]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1212]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[402]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[392]_net  ;
wire \PCKRTINSERT_C100R81_lut_5|xy_net  ;
wire \clk_rst_manage_ins_rstn_flag_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1965]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19].sclk1  ;
wire \u_FDMA_axi_awaddr_reg[27]|qx_net  ;
wire \u_if_fdma_waddr_r_reg[21].sclk1  ;
wire \u_if_fdma_waddr_r_reg[13]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1069]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1070]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[835]_net  ;
wire \u_if_t_data6_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1833]_net  ;
wire \u_if_rst_cnt_reg[7]|qx_net  ;
wire \carry_32_4__ADD_12.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].mclk1b  ;
wire \carry_10_ADD_0.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1464]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[654]_net  ;
wire \u_FDMA_axi_wstart_locked_reg.sr1  ;
wire \carry_32_4__ADD_26|co_net  ;
wire \u_FDMA_rfdma_cnt_reg[13].mclk1b  ;
wire \carry_32_ADD_9|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[334]_net  ;
wire \ii06175|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1332]_net  ;
wire \ii06561|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[153]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[72]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1726]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[916]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[586]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[4]_net  ;
wire \u_FDMA_axi_awaddr_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1584]_net  ;
wire \carry_8_2__ADD_4|s_net  ;
wire \carry_8_2__ADD_5.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[44]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1225]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[415]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1978]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5]|qx_net  ;
wire \carry_32_4__ADD_19|s_net  ;
wire \carry_32_4__ADD_20|s_net  ;
wire \ii05631|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]|qx_net  ;
wire \ii06116|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1083]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[848]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1846]_net  ;
wire \carry_32_4__ADD_25.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1477]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[667]_net  ;
wire \u_FDMA_axi_araddr_reg[26].mclk1b  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1].sr1  ;
wire \C96R79_cso_logic|p4outb_net  ;
wire \C96R80_cso_logic|p4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[347]_net  ;
wire \carry_10_ADD_7|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1345]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[166]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[85]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1739]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1740]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[930]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[929]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17].sclk1  ;
wire \u_if_t_data8_reg[3].mclk1b  ;
wire \ii05947|xy_net  ;
wire \ii06047|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[599]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[609]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[610]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.sclk1  ;
wire \ii06433|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[18].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1597]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1607]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[12]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[57]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1238]_net  ;
wire \u_if_T_S_reg_0__dup.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[428]_net  ;
wire \carry_32_4__ADD_2|p_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1992]_net  ;
wire \carry_8_3__ADD_4|s_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[108]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1096]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1106]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[862]_net  ;
wire \u_if_test_cnt_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1859]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1860]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[14]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1491]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1501]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[681]_net  ;
wire \u_FDMA_axi_araddr_reg[4].mclk1b  ;
wire \ii05878|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[361]_net  ;
wire \ii06364|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1358]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35].sclk1  ;
wire \u_FDMA_rburst_cnt_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1000]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[179]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[180]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[98]_net  ;
wire \carry_16_5__ADD_0.ainv  ;
wire \u_FDMA_wfdma_cnt_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1753]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[943]_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3].mclk1b  ;
wire \u_if_fdma_waddr_r_reg[25]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[623]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1621]_net  ;
wire \carry_11_8__ADD_5.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23].mclk1b  ;
wire \u_if_t_data3_reg[6]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[71]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1252]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[442]_net  ;
wire \carry_8_2__ADD_3|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5].sclk1  ;
wire \u_if_t_data1_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[122]_net  ;
wire \ii06295|xy_net  ;
wire \ii06305|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1119]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1120]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[875]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1873]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[27]_net  ;
wire \carry_11_7__ADD_6|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1514]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[704]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[694]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[374]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1372]_net  ;
wire \io_jtag_tms_inst.f_oen  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1013]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[193]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[203]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2]|qx_net  ;
wire \u_FDMA_axi_awaddr_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1766]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[956]_net  ;
wire \u_FDMA_axi_araddr_reg[23].sclk1  ;
wire \ii05751|xy_net  ;
wire \carry_32_4__ADD_13|pb_net  ;
wire \ii06236|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[636]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1634]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[84]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1265]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[455]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0].sr1  ;
wire \carry_32_4__ADD_24|s_net  ;
wire \u_FDMA_axi_awaddr_reg[27].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15].mclk1b  ;
wire \u_if_fdma_waddr_r_reg[13].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[135]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[11]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1133]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[888]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16].sr1  ;
wire \u_FDMA_rburst_len_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1886]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[2]|qx_net  ;
wire \carry_32_ADD_13.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1527]_net  ;
wire \u_if_t_data8_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[717]_net  ;
wire \carry_32_4__ADD_18|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16].mclk1b  ;
wire \carry_32_ADD_2|co_net  ;
wire \ii06167|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[387]_net  ;
wire \u_FDMA_axi_awaddr_reg[31].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1385]_net  ;
wire \u_if_t_data5_reg[4]|qx_net  ;
wire \u_if_fdma_waddr_r_reg[16].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1026]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[216]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1779]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1780]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[970]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[969]_net  ;
wire \u_FDMA_rburst_cnt_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[649]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[650]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1647]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0].sclk1  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]|qx_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[97]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1278]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[468]_net  ;
wire \ii05623|xy_net  ;
wire \ii06098|xy_net  ;
wire \ii06108|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[148]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1146]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[912]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1899]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1909]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1910]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2009]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2010]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37]|qx_net  ;
wire \carry_10_6__ADD_8|co_net  ;
wire \carry_32_ADD_26.ainv  ;
wire \u_FDMA_wfdma_cnt_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1541]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[731]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8].mclk1b  ;
wire \carry_32_4__ADD_3.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[411]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1398]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1408]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35].mclk1b  ;
wire \u_FDMA_axi_awaddr_reg[11].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1039]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1040]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[229]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[230]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1793]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1803]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[983]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10].sclk1  ;
wire \u_if_T_S_reg_1__dup.sclk1  ;
wire \ii05940|xy_net  ;
wire \ii06039|xy_net  ;
wire \ii06040|xy_net  ;
wire \ii06425|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[663]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1661]_net  ;
wire \C82R62_cso_logic|p8outb_net  ;
wire \u_FDMA_rburst_cnt_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1292]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1302]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[482]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[162]_net  ;
wire \u_if_t_data7_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1159]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1160]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[925]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1923]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2023]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[4]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1554]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[744]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[15].mclk1b  ;
wire \ii05871|xy_net  ;
wire \ii06356|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[424]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1422]_net  ;
wire \u_FDMA_axi_awaddr_reg[24].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1053]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[243]_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1816]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[996]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.sr1  ;
wire \carry_8_3__ADD_6.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[676]_net  ;
wire \u_if_t_data6_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1674]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1315]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[505]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[495]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].mclk1b  ;
wire \carry_32_4__ADD_28|s_net  ;
wire \ii06287|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[175]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1173]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[938]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56].sr1  ;
wire \u_if_fdma_waddr_r_reg[28].mclk1b  ;
wire \carry_32_ADD_20|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1936]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2036]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1567]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[757]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[22].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0].sr1  ;
wire \u_if_T_S_reg_0__dup_2_|qx_net  ;
wire \io_jtag_tdo_inst.f_oen  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[437]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1435]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3].sr1  ;
wire \carry_10_ADD_0|p_net  ;
wire \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1066]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[256]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48]|qx_net  ;
wire \u_if_fdma_waddr_r_reg[23].sr1  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[15].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1829]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1830]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sr1  ;
wire \ii05743|xy_net  ;
wire \u_if_T_S_reg_1__dup_3_|qx_net  ;
wire \carry_32_ADD_25|co_net  ;
wire \ii06228|xy_net  ;
wire \carry_11_7__ADD_4|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[689]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[690]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[700]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1687]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50]|qx_net  ;
wire \carry_16_ADD_10.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1328]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[518]_net  ;
wire \u_FDMA_axi_awaddr_reg[19].sclk1  ;
wire \u_FDMA_axi_awaddr_reg[20].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].mclk1b  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[188]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1186]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[952]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1949]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1950]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sr1  ;
wire \carry_32_4__ADD_11|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1581]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[771]_net  ;
wire \ii05674|xy_net  ;
wire \carry_10_ADD_6|co_net  ;
wire \ii06159|xy_net  ;
wire \ii06160|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[451]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1448]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1079]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1080]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[269]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[270]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[5].mclk1b  ;
wire \u_FDMA_wfdma_cnt_reg[11].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1843]_net  ;
wire \u_FDMA_rfdma_cnt_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[713]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1711]_net  ;
wire \u_if_t_data5_reg[7].mclk1b  ;
wire \u_if_rst_cnt_reg[8].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1342]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[532]_net  ;
wire \ii05615|xy_net  ;
wire \ii06091|xy_net  ;
wire \ii06101|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[212]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14].sr1  ;
wire \C82R58_csi_logic|cin_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1199]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1209]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1210]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[965]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1963]_net  ;
wire \PCKRTINSERT_C96R79_lut_0|x_net  ;
wire \carry_10_6__ADD_1|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29].sr1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[9].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1594]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1604]_net  ;
wire \u_if_t_data4_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[784]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[464]_net  ;
wire \u_FDMA_axi_awaddr_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1462]_net  ;
wire \carry_11_ADD_6|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[6]_net  ;
wire \carry_32_ADD_2.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1093]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1103]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[283]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28]|qx_net  ;
wire \ii05546|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1856]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41].mclk1b  ;
wire \ii06032|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12]|qx_net  ;
wire \ii06417|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[726]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1724]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1355]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[545]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[12]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[225]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27].sr1  ;
wire \carry_32_4__ADD_16|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1223]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[978]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1976]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1617]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[807]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[797]_net  ;
wire \ii05863|xy_net  ;
wire \u_FDMA_rburst_cnt_reg[5].mclk1b  ;
wire \ii06348|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19].sclk1  ;
wire \carry_16_ADD_7.ainv  ;
wire \u_FDMA_fdma_wstart_locked_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[477]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1475]_net  ;
wire \u_if_t_data7_reg[5].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62]|qx_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[21].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1116]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[306]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[296]_net  ;
wire \io_led_1__inst.f_oen  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1869]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1870]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[19]|qx_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[20]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[739]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[740]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1737]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2].sclk1  ;
wire \clk_rst_manage_ins_pll_main_pll_u0|CO2_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1368]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[558]_net  ;
wire \ii06279|xy_net  ;
wire \ii06280|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[238]_net  ;
wire \carry_32_ADD_12|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1236]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[992]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1989]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1990]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[14].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1631]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[821]_net  ;
wire \carry_16_5__ADD_11.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[491]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[501]_net  ;
wire \u_FDMA_wburst_cnt_reg[5].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1488]_net  ;
wire \u_FDMA_rfdma_cnt_reg[10].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[4]_net  ;
wire \ii05349|xy_net  ;
wire \ii05350|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1129]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1130]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[320]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[319]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1883]_net  ;
wire \carry_32_ADD_17|co_net  ;
wire \ii06221|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9].sclk1  ;
wire \io_spi0_clk_inst.f_oen  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[753]_net  ;
wire \u_if_t_data2_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1751]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6].sr1  ;
wire \u_FDMA_axi_awaddr_reg[12].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1382]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[572]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[252]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1249]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1250]_net  ;
wire \ii05666|xy_net  ;
wire \u_FDMA_axi_araddr_reg[9].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1644]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[834]_net  ;
wire \ii06152|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24]|qx_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[11].mclk1b  ;
wire \u_FDMA_wburst_len_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[514]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1512]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1143]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[333]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1896]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1906]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2006]_net  ;
wire \u_FDMA_rburst_len_reg[0].sclk1  ;
wire \u_FDMA_axi_araddr_reg[17].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1011]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[766]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1764]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1395]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1405]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[585]_net  ;
wire \ii06083|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[265]_net  ;
wire \u_FDMA_rfdma_cnt_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1263]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74]|qx_net  ;
wire \carry_8_0__ADD_0|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[13]_net  ;
wire \u_if_t_data4_reg[6]|qx_net  ;
wire \u_FDMA_fdma_wstart_locked_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1657]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[847]_net  ;
wire \carry_8_3__ADD_3|co_net  ;
wire \u_FDMA_axi_araddr_reg[13]|qx_net  ;
wire \u_if_t_data2_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[527]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1525]_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[7].sclk1  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1156]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[346]_net  ;
wire \carry_11_8__ADD_6|pb_net  ;
wire \ii06024|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1919]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1920]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2019]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2020]_net  ;
wire \ii06399|xy_net  ;
wire \ii06409|xy_net  ;
wire \ii06410|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].sclk1  ;
wire \u_FDMA_axi_araddr_reg[31].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1024]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[779]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[780]_net  ;
wire \u_FDMA_axi_wstart_locked_r2_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1777]_net  ;
wire \u_FDMA_axi_awaddr_reg[8].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1418]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[608]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[598]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[278]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15].mclk1b  ;
wire \u_FDMA_fdma_wleft_cnt_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1276]_net  ;
wire \u_FDMA_wburst_cnt_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[107]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[26]_net  ;
wire \ii05855|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1671]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[861]_net  ;
wire \ii06341|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[541]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1538]_net  ;
wire \u_if_t_data1_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1169]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1170]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[360]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[359]_net  ;
wire \u_FDMA_wfdma_cnt_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1933]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2033]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ;
wire \u_FDMA_wburst_len_req_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1037]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[793]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[803]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1791]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1801]_net  ;
wire \u_if_t_data6_reg[4]|qx_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[5].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10].sr1  ;
wire \io_jtag_tdi_inst.f_oen  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1432]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10]|qx_net  ;
wire \u_if_T_S_reg_1__dup|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[622]_net  ;
wire \ii06272|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36]|qx_net  ;
wire \carry_10_6__ADD_5.ainv  ;
wire \led_ctrl_ins_ctrl_cnt_reg[23].mclk1b  ;
wire \u_FDMA_rfdma_cnt_reg[12]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[292]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[302]_net  ;
wire \u_FDMA_rburst_len_req_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1289]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1290]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1300]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[121]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[40]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[39]_net  ;
wire \carry_16_ADD_6|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1684]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[874]_net  ;
wire \carry_16_ADD_12|s_net  ;
wire \carry_32_4__ADD_4|pb_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[554]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1552]_net  ;
wire \ii05342|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[12]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1183]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[373]_net  ;
wire \carry_32_ADD_10|co_net  ;
wire \ii06213|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1946]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2046]_net  ;
wire \u_if_t_data2_reg[7].sclk1  ;
wire \led_ctrl_ins_tem_led_reg.mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sclk1  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5].sr1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1051]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[816]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1814]_net  ;
wire \carry_11_8__ADD_0|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23].sr1  ;
wire \carry_32_4__ADD_9|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1445]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[635]_net  ;
wire \u_FDMA_axi_araddr_reg[25]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[5].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[315]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1313]_net  ;
wire \carry_11_ADD_1.ainv  ;
wire \ii05658|xy_net  ;
wire \u_FDMA_axi_araddr_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[134]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[53]_net  ;
wire \ii06144|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1697]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1707]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[887]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[567]_net  ;
wire \u_if_t_data8_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1565]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6].mclk1b  ;
wire \u_if_rst_cnt_reg[8].sclk1  ;
wire \u_FDMA_axi_awaddr_reg[17]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[25]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1196]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1206]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[386]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1959]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1960]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sclk1  ;
wire \C96R81_csi_logic|cin_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[5]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1064]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[829]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[830]_net  ;
wire \u_if_t_data3_reg[7].sclk1  ;
wire \u_FDMA_wburst_len_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1827]_net  ;
wire \u_if_test_cnt_reg[3]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36].sr1  ;
wire \ii06075|xy_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1458]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[648]_net  ;
wire \ii06461|xy_net  ;
wire \u_FDMA_axi_araddr_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[328]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1326]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[9]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[147]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[66]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1721]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[911]_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net  ;
wire \u_FDMA_rfdma_cnt_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[581]_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1578]_net  ;
wire \C82R62_and4_logic|o_net  ;
wire \carry_8_2__ADD_0.ainv  ;
wire \ii06016|xy_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[15].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[38]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1219]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1220]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[410]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[409]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[399]_net  ;
wire \ii06392|xy_net  ;
wire \ii06402|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1973]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ;
wire \u_FDMA_axi_araddr_reg[16].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1077]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[843]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1841]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sclk1  ;
wire \carry_32_4__ADD_19.ainv  ;
wire \carry_32_4__ADD_20.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49].sr1  ;
wire \carry_10_ADD_7.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1472]_net  ;
wire \u_if_t_data4_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[662]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[342]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc_crg|x0_async_clk_net  ;
wire \carry_11_8__ADD_4|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1339]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1340]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[161]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[80]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[79]_net  ;
wire \ii06333|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1734]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[924]_net  ;
wire \u_if_test_cnt_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[594]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[604]_net  ;
wire \u_if_t_data1_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1592]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1602]_net  ;
wire \PCKRTINSERT_C110R74_lut_6|xy_net  ;
wire \u_FDMA_wburst_cnt_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[52]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1233]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[423]_net  ;
wire \io_CLK_25M_inst|f_id[0]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1986]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[103]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1091]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1101]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[856]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1854]_net  ;
wire \carry_11_8__ADD_4|s_net  ;
wire \ii05778|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63].sr1  ;
wire \ii06264|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1485]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[675]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[1].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15]|qx_net  ;
wire \PCKRTINSERT_C106R74_lut_7|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[355]_net  ;
wire \u_if_t_data5_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1353]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39].sclk1  ;
wire \u_FDMA_axi_awaddr_reg[29]|qx_net  ;
wire \u_FDMA_axi_awaddr_reg[30]|qx_net  ;
wire \u_if_fdma_waddr_r_reg[15]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[174]_net  ;
wire \u_if_t_data6_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[93]_net  ;
wire \u_FDMA_rburst_len_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1747]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[937]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7].sclk1  ;
wire \u_FDMA_axi_rstart_locked_r2_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[617]_net  ;
wire \ii05334|xy_net  ;
wire \u_FDMA_rfdma_cnt_reg[15].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1615]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1  ;
wire \carry_11_8__ADD_0.ainv  ;
wire \ii06195|xy_net  ;
wire \ii06205|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[65]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1246]_net  ;
wire \u_if_t_data2_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[436]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1999]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[7].sr1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8]|qx_net  ;
wire \PCKRTINSERT_C110R75_lut_6|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[116]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1114]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[869]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[870]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1867]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[22]_net  ;
wire \carry_11_7__ADD_10|s_net  ;
wire \carry_32_4__ADD_2|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1498]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1508]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[688]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[368]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1366]_net  ;
wire \ii05651|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]|qx_net  ;
wire \ii06136|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1007]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[187]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34]|qx_net  ;
wire \u_if_t_data6_reg[7].sclk1  ;
wire \carry_16_5__ADD_7.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1761]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[951]_net  ;
wire \carry_16_5__ADD_5|pb_net  ;
wire \u_FDMA_axi_araddr_reg[28].mclk1b  ;
wire \u_FDMA_fdma_rleft_cnt_reg[5].sr1  ;
wire \u_FDMA_wfdma_cnt_reg[11].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[631]_net  ;
wire \u_if_rst_cnt_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1628]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[78]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1259]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1260]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[450]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[449]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7]|qx_net  ;
wire \PCKRTINSERT_C82R63_lut_5|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[129]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[130]_net  ;
wire \u_if_t_data3_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1127]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[883]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1881]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].sclk1  ;
wire \u_if_t_data8_reg[5].mclk1b  ;
wire \ii06067|xy_net  ;
wire \ii06453|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[21].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1522]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[712]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[14]|qx_net  ;
wire \u_if_rst_cnt_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[382]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1379]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1380]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1021]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[211]_net  ;
wire \u_if_test_cnt_reg[6].mclk1b  ;
wire \u_FDMA_axi_awaddr_reg[8].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1774]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[964]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26]|qx_net  ;
wire \u_if_t_data7_reg[7].sclk1  ;
wire \u_FDMA_axi_araddr_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[644]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1642]_net  ;
wire \ii06384|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[92]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1273]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[463]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27]|qx_net  ;
wire \u_FDMA_wfdma_cnt_reg[9]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[143]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1141]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[896]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[906]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17].sclk1  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].mclk1b  ;
wire \u_FDMA_fdma_rleft_cnt_reg[10].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1894]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1904]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2004]_net  ;
wire \u_if_fdma_waddr_r_reg[27]|qx_net  ;
wire \carry_11_8__ADD_8|s_net  ;
wire \u_if_t_data4_reg[0].sclk1  ;
wire \carry_32_ADD_21.ainv  ;
wire \clk_rst_manage_ins_rstn_flag_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1535]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[725]_net  ;
wire \C84R59_cso_logic|r4outb_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[395]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[405]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1393]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1403]_net  ;
wire \u_if_t_data1_reg[2].mclk1b  ;
wire \ii06325|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1034]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[224]_net  ;
wire \u_FDMA_wburst_cnt_reg[5].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1787]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[977]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[657]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1655]_net  ;
wire \u_if_t_data8_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1286]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[476]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4]|qx_net  ;
wire \u_if_t_data7_reg[5].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[156]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1154]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[919]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[920]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sr1  ;
wire \ii05771|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1917]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2017]_net  ;
wire \ii06256|xy_net  ;
wire \u_FDMA_wfdma_cnt_reg[8].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1548]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[738]_net  ;
wire \PCKRTINSERT_C106R74_lut_0|xy_net  ;
wire \u_if_t_data5_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[418]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1416]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17].mclk1b  ;
wire \u_FDMA_axi_wstart_locked_reg|qx_net  ;
wire \u_FDMA_axi_awaddr_reg[18].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1047]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[237]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1811]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[991]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[4]|qx_net  ;
wire \u_FDMA_wfdma_cnt_reg[10]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0].sclk1  ;
wire \carry_8_0__ADD_5.ainv  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1].sclk1  ;
wire \carry_8_3__ADD_1.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[671]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21].sclk1  ;
wire \u_FDMA_wfdma_cnt_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1668]_net  ;
wire \ii06187|xy_net  ;
wire \carry_8_1__ADD_0|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1299]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1309]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1310]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36].sr1  ;
wire \u_if_t_data5_reg[6]|qx_net  ;
wire \u_if_fdma_waddr_r_reg[18].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[500]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[490]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[489]_net  ;
wire \u_FDMA_rfdma_cnt_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[169]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[170]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].sclk1  ;
wire \u_if_t_data3_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1167]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[933]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1931]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2031]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1562]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[752]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[432]_net  ;
wire \ii05643|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1429]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1430]_net  ;
wire \PCKRTINSERT_C106R75_lut_0|xy_net  ;
wire \ii06128|xy_net  ;
wire \u_if_t_data6_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1061]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[251]_net  ;
wire \u_if_fdma_waddr_r_reg[17].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1824]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2].sr1  ;
wire \carry_10_6__ADD_2|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[684]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1682]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1323]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[513]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[183]_net  ;
wire \u_if_u_dbg_sift_u_gbuf_update|out_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1181]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[946]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29].sclk1  ;
wire \ii05959|xy_net  ;
wire \ii05960|xy_net  ;
wire \ii06059|xy_net  ;
wire \ii06060|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1944]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2044]_net  ;
wire \carry_16_5__ADD_3|co_net  ;
wire \ii06445|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1575]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[765]_net  ;
wire \u_FDMA_rburst_cnt_reg[4]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[445]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1443]_net  ;
wire \u_if_t_data7_reg[4]|qx_net  ;
wire \u_if_t_data5_reg[5].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1074]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[264]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7].sclk1  ;
wire \u_if_fdma_waddr_r_reg[31].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1837]_net  ;
wire \u_if_t_data7_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[697]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[707]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1695]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1705]_net  ;
wire \ii06376|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sclk1  ;
wire \u_if_rst_cnt_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1336]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[526]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sclk1  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].mclk1b  ;
wire \led_ctrl_ins_ctrl_cnt_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[196]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[206]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1194]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1204]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[959]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[960]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1957]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1588]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[778]_net  ;
wire nc9 ;
wire nc8 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3].mclk1b  ;
wire nc7 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[458]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1].mclk1b  ;
wire nc6 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1456]_net  ;
wire nc5 ;
wire \ii06317|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net  ;
wire nc4 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1087]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[277]_net  ;
wire \u_if_fdma_waddr_r_reg[31].mclk1b  ;
wire nc3 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1851]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6]|qx_net  ;
wire nc2 ;
wire \u_FDMA_rfdma_cnt_reg[10].sclk1  ;
wire nc1 ;
wire nc0 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[721]_net  ;
wire \u_FDMA_axi_arvalid_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1718]_net  ;
wire \u_if_t_data8_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1349]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1350]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[540]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[539]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51]|qx_net  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[219]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[220]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22].sr1  ;
wire \ii05763|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1217]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[973]_net  ;
wire \u_if_T_S_reg_1__dup_5_|qx_net  ;
wire \carry_11_7__ADD_1|p_net  ;
wire \ii06248|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1971]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1612]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[802]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[792]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24].sclk1  ;
wire \C82R57_cso_logic|p4outb_net  ;
wire \carry_16_ADD_2.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[472]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7].mclk1b  ;
wire \u_if_fdma_waddr_r_reg[25].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[10]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1469]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1470]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27]|qx_net  ;
wire \carry_32_ADD_9.ainv  ;
wire \led_ctrl_ins_ctrl_cnt_reg[15].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1111]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[301]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[291]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1864]_net  ;
wire \carry_10_6__ADD_6|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[734]_net  ;
wire \ii06179|xy_net  ;
wire \ii06180|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1732]_net  ;
wire \C78R34_csi_logic|cin_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1363]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[553]_net  ;
wire \u_if_T_S_reg_1__dup_3_.sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sclk1  ;
wire \u_if_t_data3_reg[5].sr1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[7].mclk1b  ;
wire \u_FDMA_wfdma_cnt_reg[13].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[233]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1231]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[986]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].mclk1b  ;
wire \u_FDMA_axi_awaddr_reg[5].sclk1  ;
wire \u_FDMA_rfdma_cnt_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1984]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1625]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[815]_net  ;
wire \carry_11_8__ADD_1|p_net  ;
wire \u_FDMA_axi_rstart_locked_r2_reg.sr1  ;
wire \ii05635|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[485]_net  ;
wire \ii06121|xy_net  ;
wire \u_FDMA_wburst_cnt_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1483]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1124]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[314]_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1877]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[747]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc_crg|x1_async_clk_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1745]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1].sr1  ;
wire \u_FDMA_axi_awaddr_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1376]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[566]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31]|qx_net  ;
wire \carry_16_5__ADD_0|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[246]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22].sclk1  ;
wire \PCKRTINSERT_C106R80_lut_0|xy_net  ;
wire \ii05952|xy_net  ;
wire \ii06052|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1244]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[999]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14]|qx_net  ;
wire \ii06437|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1997]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1638]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[828]_net  ;
wire \C104R79_cso_logic|r4outb_net  ;
wire \C104R80_cso_logic|r4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[498]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[508]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1496]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1506]_net  ;
wire \u_if_test_cnt_reg[4].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1137]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[327]_net  ;
wire \carry_8_1__ADD_6.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1891]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1901]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2001]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[12].sr1  ;
wire \ii05883|xy_net  ;
wire \u_FDMA_rburst_cnt_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1005]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[761]_net  ;
wire \ii06368|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1758]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1389]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1390]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1400]_net  ;
wire \u_if_t_data7_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[580]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[579]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64]|qx_net  ;
wire \C88R58_altinv|o_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[259]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[260]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[22]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1257]_net  ;
wire \io_jtag_tms_inst.f_od  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1652]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[842]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9].sclk1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[522]_net  ;
wire \ii06299|xy_net  ;
wire \ii06309|xy_net  ;
wire \ii06310|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1519]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1520]_net  ;
wire \u_if_t_data1_reg[5].sr1  ;
wire \carry_11_8__ADD_10|s_net  ;
wire \carry_32_ADD_4|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1151]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[341]_net  ;
wire \u_FDMA_wburst_len_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1914]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2014]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75].sclk1  ;
wire \u_FDMA_axi_araddr_reg[25].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1018]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[774]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1772]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1413]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[603]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[593]_net  ;
wire \u_FDMA_axi_araddr_reg[27].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].mclk1b  ;
wire \ii05755|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[273]_net  ;
wire \ii06241|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1271]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[102]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[21]_net  ;
wire \PCKRTINSERT_C100R81_lut_2|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1665]_net  ;
wire \u_if_T_S_reg_0__dup_2_.sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[855]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16].sclk1  ;
wire \u_if_fdma_waddr_r_reg[17].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[535]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1533]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].sclk1  ;
wire \PCKRTINSERT_C118R76_lut_0|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5]|qx_net  ;
wire \u_if_fdma_wareq_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1164]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[354]_net  ;
wire \carry_11_7__ADD_6.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1927]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2027]_net  ;
wire \carry_32_4__ADD_23|co_net  ;
wire \carry_32_ADD_6|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].mclk1b  ;
wire \ii06172|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1032]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[787]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26]|qx_net  ;
wire \carry_32_ADD_12|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1785]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[13].mclk1b  ;
wire \u_FDMA_wburst_len_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1426]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[616]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7].mclk1b  ;
wire \carry_10_6__ADD_0.ainv  ;
wire \u_FDMA_rburst_cnt_reg[6].sclk1  ;
wire \carry_10_6__ADD_7|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[286]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1284]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[115]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[34]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1678]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[868]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75]|qx_net  ;
wire \ii05627|xy_net  ;
wire \ii06113|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[548]_net  ;
wire \ii06488|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1546]_net  ;
wire \u_FDMA_rfdma_cnt_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1177]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[367]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1941]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2041]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76]|qx_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1045]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[811]_net  ;
wire \u_if_T_S_reg[0].sclk1  ;
wire \io_i2c0_scl_inst.f_oen  ;
wire \u_FDMA_axi_araddr_reg[15]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1798]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1808]_net  ;
wire \u_if_t_data2_reg[2].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17].sr1  ;
wire nc2210 ;
wire nc2209 ;
wire nc2199 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1439]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1440]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[6]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[630]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[629]_net  ;
wire nc2208 ;
wire nc2198 ;
wire nc2207 ;
wire nc2197 ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[4].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14].sclk1  ;
wire nc2206 ;
wire nc2196 ;
wire \ii05944|xy_net  ;
wire \ii06044|xy_net  ;
wire \u_FDMA_axi_araddr_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[299]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[309]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[310]_net  ;
wire nc2205 ;
wire nc2195 ;
wire \ii06429|xy_net  ;
wire \ii06430|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1297]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1307]_net  ;
wire nc2204 ;
wire nc2194 ;
wire nc2203 ;
wire nc2193 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[128]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[47]_net  ;
wire nc2202 ;
wire nc2192 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1692]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1702]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[882]_net  ;
wire nc2201 ;
wire nc2191 ;
wire nc2200 ;
wire nc2190 ;
wire nc2189 ;
wire nc2188 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[562]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].mclk1b  ;
wire nc2187 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1559]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1560]_net  ;
wire nc2186 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17].mclk1b  ;
wire nc2185 ;
wire \carry_32_ADD_8|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[19]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[20]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1191]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1201]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[381]_net  ;
wire nc2184 ;
wire \u_FDMA_wburst_cnt_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1954]_net  ;
wire nc2183 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[0]_net  ;
wire nc2182 ;
wire \ii05875|xy_net  ;
wire nc2181 ;
wire \ii06361|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1058]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[824]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2].sclk1  ;
wire nc2180 ;
wire nc2179 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1822]_net  ;
wire nc2178 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sr1  ;
wire nc2177 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1453]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[643]_net  ;
wire nc2176 ;
wire \u_FDMA_fdma_rleft_cnt_reg[10].mclk1b  ;
wire nc2175 ;
wire \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net  ;
wire nc2174 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[323]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66].mclk1b  ;
wire nc2173 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1321]_net  ;
wire nc2172 ;
wire \carry_11_ADD_8.ainv  ;
wire nc2171 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[142]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[61]_net  ;
wire nc2170 ;
wire nc2169 ;
wire \carry_8_2__ADD_0|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1715]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2].sclk1  ;
wire \u_if_t_data6_reg[6]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[905]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[895]_net  ;
wire nc2168 ;
wire \C52R79_altinv|o_net  ;
wire nc2167 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]|qx_net  ;
wire nc2166 ;
wire \ii06292|xy_net  ;
wire \ii06302|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[575]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38]|qx_net  ;
wire \u_if_t_data4_reg[0].mclk1b  ;
wire nc2165 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1573]_net  ;
wire nc2164 ;
wire \led_ctrl_ins_ctrl_cnt_reg[25].mclk1b  ;
wire \u_FDMA_rfdma_cnt_reg[14]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sr1  ;
wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net  ;
wire nc2163 ;
wire \u_FDMA_fdma_rleft_cnt_reg[10].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[33]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1214]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[404]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[394]_net  ;
wire nc2162 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1967]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67].sclk1  ;
wire nc2161 ;
wire \led_ctrl_ins_ctrl_cnt_reg[26].sclk1  ;
wire nc2160 ;
wire nc2159 ;
wire nc2158 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1072]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[837]_net  ;
wire nc2157 ;
wire \carry_32_ADD_16|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1835]_net  ;
wire nc2156 ;
wire \carry_32_4__ADD_14.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44].sr1  ;
wire nc2155 ;
wire \carry_10_ADD_2.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1466]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[656]_net  ;
wire nc2154 ;
wire \u_FDMA_axi_araddr_reg[19].sclk1  ;
wire \u_FDMA_axi_araddr_reg[20].sclk1  ;
wire nc2153 ;
wire \ii05747|xy_net  ;
wire nc2152 ;
wire \carry_32_ADD_29|co_net  ;
wire \carry_32_ADD_30|co_net  ;
wire \ii06233|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[336]_net  ;
wire nc2151 ;
wire \carry_11_7__ADD_8|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1334]_net  ;
wire nc2150 ;
wire nc2149 ;
wire \carry_10_ADD_5|pb_net  ;
wire nc2148 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[155]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[74]_net  ;
wire nc2147 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1728]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[918]_net  ;
wire nc2146 ;
wire \io_i2c0_sda_inst.f_oen  ;
wire \u_FDMA_axi_awaddr_reg[24].sclk1  ;
wire nc2145 ;
wire nc2144 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[588]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[6]_net  ;
wire nc2143 ;
wire \u_FDMA_axi_araddr_reg[27]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1586]_net  ;
wire nc2142 ;
wire \carry_8_2__ADD_7.ainv  ;
wire nc2141 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[46]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1227]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[417]_net  ;
wire nc2140 ;
wire nc2139 ;
wire \carry_32_4__ADD_15|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1981]_net  ;
wire nc2138 ;
wire nc2137 ;
wire \ii06164|xy_net  ;
wire nc2136 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1085]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[851]_net  ;
wire nc2135 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1848]_net  ;
wire nc2134 ;
wire \carry_32_4__ADD_27.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57].sr1  ;
wire \u_if_t_data8_reg[4]|qx_net  ;
wire nc2133 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1479]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1480]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[670]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[669]_net  ;
wire nc2132 ;
wire \u_FDMA_axi_awaddr_reg[19]|qx_net  ;
wire \u_FDMA_axi_awaddr_reg[20]|qx_net  ;
wire nc2131 ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3].sr1  ;
wire nc2130 ;
wire nc2129 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[349]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[350]_net  ;
wire \u_if_rst_cnt_reg[0]|qx_net  ;
wire nc2128 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1347]_net  ;
wire nc2127 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29].mclk1b  ;
wire nc2126 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[168]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[87]_net  ;
wire nc2125 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1742]_net  ;
wire \u_if_test_cnt_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[932]_net  ;
wire nc2124 ;
wire \carry_11_ADD_5|pb_net  ;
wire \ii05619|xy_net  ;
wire \ii05620|xy_net  ;
wire nc2123 ;
wire \ii06095|xy_net  ;
wire \ii06105|xy_net  ;
wire nc2122 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[612]_net  ;
wire nc2121 ;
wire \u_FDMA_axi_araddr_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1599]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1609]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1610]_net  ;
wire nc2120 ;
wire nc2119 ;
wire \u_if_T_S_reg[1].mclk1b  ;
wire nc2118 ;
wire \carry_10_6__ADD_5|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[59]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[60]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1241]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[431]_net  ;
wire nc2117 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1994]_net  ;
wire nc2116 ;
wire \u_FDMA_fdma_wleft_cnt_reg[2].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37].sclk1  ;
wire nc2115 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[111]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78].mclk1b  ;
wire nc2114 ;
wire \carry_10_6__ADD_3|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1098]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1108]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[864]_net  ;
wire nc2113 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1862]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[16]_net  ;
wire nc2112 ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71].sr1  ;
wire nc2111 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1493]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1503]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[683]_net  ;
wire nc2110 ;
wire nc2109 ;
wire nc2099 ;
wire nc1999 ;
wire \io_spi0_miso_inst.f_od  ;
wire nc2108 ;
wire nc2098 ;
wire nc1998 ;
wire \ii06036|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]|qx_net  ;
wire nc2107 ;
wire nc2097 ;
wire nc1997 ;
wire \ii06422|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[363]_net  ;
wire nc2106 ;
wire nc2096 ;
wire nc1996 ;
wire \PCKRTINSERT_C76R55_lut_0|xy_net  ;
wire \io_CLK_12M_inst.f_oen  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1361]_net  ;
wire nc2105 ;
wire nc2095 ;
wire nc1995 ;
wire \C78R34_altinv|o_net  ;
wire \u_if_t_data1_reg[1]|qx_net  ;
wire \u_if_T_S_reg_1__dup_3_.sr1  ;
wire nc2104 ;
wire nc2094 ;
wire nc1994 ;
wire \u_FDMA_axi_araddr_reg[18].mclk1b  ;
wire \u_FDMA_rburst_cnt_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1002]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[182]_net  ;
wire nc2103 ;
wire nc2093 ;
wire nc1993 ;
wire \carry_16_5__ADD_2.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1755]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[945]_net  ;
wire nc2102 ;
wire nc2092 ;
wire nc1992 ;
wire nc2101 ;
wire nc2091 ;
wire nc1991 ;
wire nc2100 ;
wire nc2090 ;
wire nc2089 ;
wire nc1990 ;
wire nc1989 ;
wire \u_FDMA_fdma_rleft_cnt_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[625]_net  ;
wire nc2088 ;
wire nc1988 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1623]_net  ;
wire nc2087 ;
wire nc1987 ;
wire \carry_11_8__ADD_7.ainv  ;
wire nc2086 ;
wire nc1986 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[73]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1254]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[444]_net  ;
wire nc2085 ;
wire nc1985 ;
wire nc2084 ;
wire nc1984 ;
wire \ii05867|xy_net  ;
wire nc2083 ;
wire nc1983 ;
wire \ii06353|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[11].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[124]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].sclk1  ;
wire nc2082 ;
wire nc1982 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1122]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[877]_net  ;
wire nc2081 ;
wire nc1981 ;
wire \carry_32_ADD_21|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1875]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[30]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[29]_net  ;
wire nc2080 ;
wire nc2079 ;
wire nc1980 ;
wire nc1979 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1].mclk1b  ;
wire nc2078 ;
wire nc1978 ;
wire \C88R59_csi_logic|cin_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1516]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[706]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[696]_net  ;
wire nc2077 ;
wire nc1977 ;
wire nc2076 ;
wire nc1976 ;
wire \C68R79_cso_logic|p8outb_net  ;
wire \carry_11_ADD_2|s_net  ;
wire \u_FDMA_wburst_cnt_reg[5].mclk1b  ;
wire nc2075 ;
wire nc1975 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[376]_net  ;
wire nc2074 ;
wire nc1974 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1374]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0].sr1  ;
wire nc2073 ;
wire nc1973 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16]|qx_net  ;
wire nc2072 ;
wire nc1972 ;
wire \carry_16_ADD_9|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1015]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[195]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[205]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6].sclk1  ;
wire nc2071 ;
wire nc1971 ;
wire \u_FDMA_axi_awaddr_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1768]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[958]_net  ;
wire nc2070 ;
wire nc2069 ;
wire nc1970 ;
wire nc1969 ;
wire nc2068 ;
wire nc1968 ;
wire \ii06284|xy_net  ;
wire nc2067 ;
wire nc1967 ;
wire \u_FDMA_fdma_wleft_cnt_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[638]_net  ;
wire nc2066 ;
wire nc1966 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1636]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17]|qx_net  ;
wire nc2065 ;
wire nc1965 ;
wire nc2064 ;
wire nc1964 ;
wire \io_spi0_mosi_inst.f_od  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[86]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1267]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[457]_net  ;
wire nc2063 ;
wire nc1963 ;
wire \led_ctrl_ins_ctrl_cnt_reg[18].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2].sr1  ;
wire \u_if_fdma_waddr_r_reg[17]|qx_net  ;
wire nc2062 ;
wire nc1962 ;
wire nc2061 ;
wire nc1961 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[137]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net  ;
wire nc2060 ;
wire nc2059 ;
wire nc1960 ;
wire nc1959 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1135]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[891]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[901]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15].mclk1b  ;
wire nc2058 ;
wire nc1958 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1888]_net  ;
wire nc2057 ;
wire nc1957 ;
wire nc2056 ;
wire nc1956 ;
wire \carry_32_ADD_15.ainv  ;
wire \u_FDMA_axi_araddr_reg[12].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1529]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1530]_net  ;
wire \u_if_t_data8_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[720]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[719]_net  ;
wire nc2055 ;
wire nc1955 ;
wire nc2054 ;
wire nc1954 ;
wire \carry_32_ADD_22|co_net  ;
wire \ii06225|xy_net  ;
wire nc2053 ;
wire nc1953 ;
wire \carry_11_7__ADD_1|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[389]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[390]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[400]_net  ;
wire nc2052 ;
wire nc1952 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1387]_net  ;
wire nc2051 ;
wire nc1951 ;
wire nc2050 ;
wire nc2049 ;
wire nc1950 ;
wire nc1949 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1028]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[218]_net  ;
wire nc2048 ;
wire nc1948 ;
wire \u_FDMA_axi_awaddr_reg[16].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1782]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[972]_net  ;
wire nc2047 ;
wire nc1947 ;
wire nc2046 ;
wire nc1946 ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1].sclk1  ;
wire nc2045 ;
wire nc1945 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[652]_net  ;
wire nc2044 ;
wire nc1944 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1649]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1650]_net  ;
wire nc2043 ;
wire nc1943 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9]|qx_net  ;
wire nc2042 ;
wire nc1942 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[99]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1281]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[471]_net  ;
wire nc2041 ;
wire nc1941 ;
wire \ii05671|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7].sclk1  ;
wire nc2040 ;
wire nc2039 ;
wire nc1940 ;
wire nc1939 ;
wire \carry_10_ADD_3|co_net  ;
wire \carry_32_ADD_1|p_net  ;
wire \ii06156|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36]|qx_net  ;
wire \u_if_t_data7_reg[0].sr1  ;
wire nc2038 ;
wire nc1938 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[151]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net  ;
wire nc2037 ;
wire nc1937 ;
wire \u_FDMA_fdma_wleft_cnt_reg[13].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1148]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[914]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2].sr1  ;
wire nc2036 ;
wire nc1936 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1912]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2012]_net  ;
wire nc2035 ;
wire nc1935 ;
wire \u_FDMA_axi_araddr_reg[31].mclk1b  ;
wire nc2034 ;
wire nc1934 ;
wire \carry_32_ADD_28.ainv  ;
wire \u_FDMA_wfdma_cnt_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1543]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[733]_net  ;
wire nc2033 ;
wire nc1933 ;
wire \C96R79_cso_logic|p8outb_net  ;
wire \C96R80_cso_logic|p8outb_net  ;
wire \u_if_fdma_wareq_reg|qx_net  ;
wire nc2032 ;
wire nc1932 ;
wire \u_FDMA_rburst_len_reg[4].sclk1  ;
wire nc2031 ;
wire nc1931 ;
wire \carry_32_4__ADD_5.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[413]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9]|qx_net  ;
wire nc2030 ;
wire nc2029 ;
wire nc1930 ;
wire nc1929 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1411]_net  ;
wire nc2028 ;
wire nc1928 ;
wire \u_FDMA_axi_wstart_locked_r1_reg.sclk1  ;
wire nc2027 ;
wire nc1927 ;
wire \u_FDMA_axi_awaddr_reg[13].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1042]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[232]_net  ;
wire nc2026 ;
wire nc1926 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1795]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1805]_net  ;
wire \u_if_t_data8_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[985]_net  ;
wire nc2025 ;
wire nc1925 ;
wire \ii06087|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]|qx_net  ;
wire nc2024 ;
wire nc1924 ;
wire \C84R63_csi_logic|cin_net  ;
wire \carry_8_0__ADD_0.ainv  ;
wire \u_FDMA_axi_awaddr_reg[23].mclk1b  ;
wire nc2023 ;
wire nc1923 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[665]_net  ;
wire nc2022 ;
wire nc1922 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1663]_net  ;
wire \u_if_rst_cnt_reg[3].mclk1b  ;
wire nc2021 ;
wire nc1921 ;
wire nc2020 ;
wire nc2019 ;
wire nc1920 ;
wire nc1919 ;
wire \carry_8_0__ADD_4|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1294]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1304]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[484]_net  ;
wire nc2018 ;
wire nc1918 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30].sclk1  ;
wire nc2017 ;
wire nc1917 ;
wire \u_FDMA_rfdma_cnt_reg[1].sr1  ;
wire \u_if_test_cnt_reg[8].mclk1b  ;
wire nc2016 ;
wire nc1916 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[164]_net  ;
wire nc2015 ;
wire nc1915 ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1162]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[927]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45].sr1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7].sclk1  ;
wire nc2014 ;
wire nc1914 ;
wire \carry_11_ADD_3|co_net  ;
wire \carry_32_ADD_25|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1925]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2025]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28]|qx_net  ;
wire nc2013 ;
wire nc1913 ;
wire \u_FDMA_axi_araddr_reg[8].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sr1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[6]_net  ;
wire nc2012 ;
wire nc1912 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1556]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[746]_net  ;
wire nc2011 ;
wire nc1911 ;
wire \ii06028|xy_net  ;
wire nc2010 ;
wire nc2009 ;
wire nc1910 ;
wire nc1909 ;
wire nc1899 ;
wire \carry_11_ADD_6|s_net  ;
wire \ii06414|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75].sclk1  ;
wire nc2008 ;
wire nc1908 ;
wire nc1898 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[426]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2]|qx_net  ;
wire nc2007 ;
wire nc1907 ;
wire nc1897 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1424]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]|qx_net  ;
wire nc2006 ;
wire nc1906 ;
wire nc1896 ;
wire nc2005 ;
wire nc1905 ;
wire nc1895 ;
wire \u_FDMA_axi_awaddr_reg[26].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1055]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[245]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37].sclk1  ;
wire \u_if_fdma_waddr_r_reg[12].sr1  ;
wire nc2004 ;
wire nc1904 ;
wire nc1894 ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3].sr1  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1818]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1].mclk1b  ;
wire \u_if_fdma_waddr_r_reg[30]|qx_net  ;
wire \u_if_fdma_waddr_r_reg[29]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[998]_net  ;
wire nc2003 ;
wire nc1903 ;
wire nc1893 ;
wire nc2002 ;
wire nc1902 ;
wire nc1892 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0].mclk1b  ;
wire nc2001 ;
wire nc1901 ;
wire nc1891 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[678]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27].mclk1b  ;
wire \u_if_t_data6_reg[6].sr1  ;
wire nc2000 ;
wire nc1900 ;
wire nc1890 ;
wire nc1889 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1676]_net  ;
wire nc1888 ;
wire nc1887 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1317]_net  ;
wire \u_if_t_data1_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[507]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[497]_net  ;
wire nc1886 ;
wire \ii05859|xy_net  ;
wire \ii05860|xy_net  ;
wire nc1885 ;
wire \ii06345|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16].sclk1  ;
wire nc1884 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[177]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sclk1  ;
wire nc1883 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1175]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[941]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58].sr1  ;
wire nc1882 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1938]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2038]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].mclk1b  ;
wire nc1881 ;
wire nc1880 ;
wire nc1879 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1569]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1570]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[760]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[759]_net  ;
wire nc1878 ;
wire nc1877 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2].sr1  ;
wire nc1876 ;
wire \carry_16_ADD_5|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[439]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[440]_net  ;
wire nc1875 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1437]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6]|qx_net  ;
wire nc1874 ;
wire \u_if_t_data5_reg[0].sr1  ;
wire nc1873 ;
wire \led_ctrl_ins_ctrl_cnt_reg[9].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1068]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[258]_net  ;
wire \u_if_fdma_waddr_r_reg[25].sr1  ;
wire nc1872 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1832]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].sr1  ;
wire nc1871 ;
wire \ii06276|xy_net  ;
wire nc1870 ;
wire nc1869 ;
wire nc1868 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[692]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[702]_net  ;
wire nc1867 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1689]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1690]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1700]_net  ;
wire nc1866 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52].sclk1  ;
wire nc1865 ;
wire \carry_16_ADD_12.ainv  ;
wire \led_ctrl_ins_ctrl_cnt_reg[11].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1331]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[521]_net  ;
wire nc1864 ;
wire nc1863 ;
wire nc1862 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[191]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[201]_net  ;
wire nc1861 ;
wire \u_FDMA_fdma_rleft_cnt_reg[6]|qx_net  ;
wire \u_FDMA_wfdma_cnt_reg[12]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1188]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[954]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72].sr1  ;
wire nc1860 ;
wire nc1859 ;
wire \u_FDMA_wburst_len_req_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1952]_net  ;
wire nc1858 ;
wire \ii05346|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18].sr1  ;
wire nc1857 ;
wire \u_FDMA_wfdma_cnt_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1583]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[773]_net  ;
wire nc1856 ;
wire \carry_32_ADD_14|co_net  ;
wire \ii06217|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net  ;
wire nc1855 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6].sclk1  ;
wire \u_if_fdma_waddr_r_reg[21].mclk1b  ;
wire nc1854 ;
wire \carry_11_7__ADD_10.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[453]_net  ;
wire nc1853 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1451]_net  ;
wire nc1852 ;
wire \u_if_t_data3_reg[2].mclk1b  ;
wire nc1851 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1082]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[272]_net  ;
wire nc1850 ;
wire nc1849 ;
wire \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_arstn_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1845]_net  ;
wire nc1848 ;
wire nc1847 ;
wire nc1846 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[715]_net  ;
wire nc1845 ;
wire \u_FDMA_fdma_wleft_cnt_reg[11].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1713]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41]|qx_net  ;
wire nc1844 ;
wire nc1843 ;
wire \ii05663|xy_net  ;
wire \u_FDMA_axi_araddr_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1344]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0].sr1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[534]_net  ;
wire nc1842 ;
wire \ii06148|xy_net  ;
wire nc1841 ;
wire nc1840 ;
wire nc1839 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[214]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16].sr1  ;
wire nc1838 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1212]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[967]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42]|qx_net  ;
wire nc1837 ;
wire \carry_32_ADD_29|s_net  ;
wire \carry_32_ADD_30|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1965]_net  ;
wire nc1836 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32].sr1  ;
wire nc1835 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1596]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1606]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9].sclk1  ;
wire \u_if_t_data4_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[786]_net  ;
wire nc1834 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17]|qx_net  ;
wire nc1833 ;
wire nc1832 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[466]_net  ;
wire nc1831 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1464]_net  ;
wire nc1830 ;
wire nc1829 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[8]_net  ;
wire nc1828 ;
wire \carry_11_8__ADD_10.ainv  ;
wire \carry_32_ADD_4.ainv  ;
wire \led_ctrl_ins_ctrl_cnt_reg[10].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1095]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1105]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[285]_net  ;
wire nc1827 ;
wire \ii06079|xy_net  ;
wire \ii06080|xy_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[7].sclk1  ;
wire \u_FDMA_wfdma_cnt_reg[13].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1858]_net  ;
wire nc1826 ;
wire \carry_16_ADD_2|p_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3].sr1  ;
wire nc1825 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sr1  ;
wire nc1824 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[728]_net  ;
wire nc1823 ;
wire \u_FDMA_rburst_cnt_reg[6]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1726]_net  ;
wire nc1822 ;
wire nc1821 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1357]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[547]_net  ;
wire nc1820 ;
wire nc1819 ;
wire \carry_8_3__ADD_0|co_net  ;
wire \u_if_t_data7_reg[6]|qx_net  ;
wire nc1818 ;
wire \u_if_t_data3_reg[0].sr1  ;
wire nc1817 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[227]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29].sr1  ;
wire nc1816 ;
wire \u_FDMA_rfdma_cnt_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1225]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[981]_net  ;
wire \u_if_t_data5_reg[0].mclk1b  ;
wire nc1815 ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1978]_net  ;
wire nc1814 ;
wire nc1813 ;
wire \carry_16_ADD_13|co_net  ;
wire \ii06021|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1619]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1620]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[810]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[809]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[799]_net  ;
wire nc1812 ;
wire \ii06396|xy_net  ;
wire \ii06406|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67].sclk1  ;
wire nc1811 ;
wire nc1810 ;
wire nc1809 ;
wire nc1799 ;
wire \carry_16_ADD_9.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[479]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[480]_net  ;
wire nc1808 ;
wire nc1798 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1477]_net  ;
wire nc1807 ;
wire nc1797 ;
wire \carry_32_4__ADD_6|s_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3].mclk1b  ;
wire \led_ctrl_ins_ctrl_cnt_reg[2].mclk1b  ;
wire \u_FDMA_wburst_len_reg[0].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29].sclk1  ;
wire nc1806 ;
wire nc1796 ;
wire \led_ctrl_ins_ctrl_cnt_reg[23].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1118]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[308]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[298]_net  ;
wire nc1805 ;
wire nc1795 ;
wire \u_FDMA_axi_rstart_locked_r1_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1872]_net  ;
wire nc1804 ;
wire nc1794 ;
wire nc1803 ;
wire nc1793 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29].sr1  ;
wire nc1802 ;
wire nc1792 ;
wire \u_FDMA_fdma_wleft_cnt_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[742]_net  ;
wire nc1801 ;
wire nc1791 ;
wire \carry_11_8__ADD_8|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1739]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1740]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sr1  ;
wire nc1800 ;
wire nc1790 ;
wire nc1789 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3].mclk1b  ;
wire nc1788 ;
wire \ii05852|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1371]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[561]_net  ;
wire nc1787 ;
wire \ii06337|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0]|qx_net  ;
wire nc1786 ;
wire \carry_32_ADD_9|p_net  ;
wire \u_if_test_cnt_reg[8].sclk1  ;
wire nc1785 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[241]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]|qx_net  ;
wire nc1784 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1238]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[994]_net  ;
wire \u_if_t_data1_reg[4].sclk1  ;
wire nc1783 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1992]_net  ;
wire nc1782 ;
wire nc1781 ;
wire \u_FDMA_wfdma_cnt_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1633]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[823]_net  ;
wire nc1780 ;
wire nc1779 ;
wire \carry_16_5__ADD_13.ainv  ;
wire nc1778 ;
wire nc1777 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[493]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[503]_net  ;
wire nc1776 ;
wire \u_FDMA_wburst_cnt_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1491]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1501]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53]|qx_net  ;
wire nc1775 ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[2].sclk1  ;
wire \u_FDMA_rfdma_cnt_reg[12].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[6]_net  ;
wire nc1774 ;
wire \ii05783|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1132]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[322]_net  ;
wire nc1773 ;
wire \carry_8_1__ADD_1.ainv  ;
wire \ii06268|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1885]_net  ;
wire nc1772 ;
wire \C104R81_csi_logic|cin_net  ;
wire \carry_16_5__ADD_13|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].sclk1  ;
wire nc1771 ;
wire nc1770 ;
wire nc1769 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1000]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[755]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54]|qx_net  ;
wire \u_if_t_data2_reg[6].sr1  ;
wire nc1768 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1753]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44].sclk1  ;
wire nc1767 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].sr1  ;
wire nc1766 ;
wire \carry_16_ADD_3|co_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[12]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1384]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[574]_net  ;
wire nc1765 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]|qx_net  ;
wire nc1764 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6]|qx_net  ;
wire nc1763 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[254]_net  ;
wire nc1762 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1252]_net  ;
wire nc1761 ;
wire \ii05338|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33].sclk1  ;
wire nc1760 ;
wire nc1759 ;
wire nc1758 ;
wire \carry_32_ADD_17|p_net  ;
wire \ii06199|xy_net  ;
wire \ii06209|xy_net  ;
wire \ii06210|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1646]_net  ;
wire \u_if_t_data2_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[836]_net  ;
wire nc1757 ;
wire \ii06585|xy_net  ;
wire nc1756 ;
wire nc1755 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[516]_net  ;
wire nc1754 ;
wire \io_spi0_miso_inst.id  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1514]_net  ;
wire nc1753 ;
wire \u_FDMA_fdma_rleft_cnt_reg[9].mclk1b  ;
wire \u_FDMA_wfdma_cnt_reg[15].mclk1b  ;
wire \u_if_t_data1_reg[0].sr1  ;
wire nc1752 ;
wire \carry_32_4__ADD_6|co_net  ;
wire \u_FDMA_axi_rready_reg.mclk1b  ;
wire \u_FDMA_axi_wvalid_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1145]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[335]_net  ;
wire nc1751 ;
wire \u_FDMA_rfdma_cnt_reg[6]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1898]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1908]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2008]_net  ;
wire nc1750 ;
wire nc1749 ;
wire \carry_32_4__ADD_12|s_net  ;
wire nc1748 ;
wire \u_FDMA_axi_araddr_reg[19].sr1  ;
wire \u_FDMA_axi_araddr_reg[20].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].mclk1b  ;
wire nc1747 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1013]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[768]_net  ;
wire nc1746 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1766]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0].mclk1b  ;
wire nc1745 ;
wire \ii05655|xy_net  ;
wire \io_uart0_txd_inst.id  ;
wire \u_if_t_data2_reg[1]|qx_net  ;
wire nc1744 ;
wire \ii06141|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1397]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1407]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[587]_net  ;
wire nc1743 ;
wire nc1742 ;
wire \C52R79_cso_logic|r4outb_net  ;
wire nc1741 ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[267]_net  ;
wire nc1740 ;
wire nc1739 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1265]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.mclk1b  ;
wire \u_if_rst_cnt_reg[5].sclk1  ;
wire nc1738 ;
wire nc1737 ;
wire \carry_8_0__ADD_1|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[15]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44].mclk1b  ;
wire nc1736 ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1659]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1660]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[850]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[849]_net  ;
wire nc1735 ;
wire nc1734 ;
wire \u_FDMA_axi_awaddr_reg[9]|qx_net  ;
wire nc1733 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[529]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[530]_net  ;
wire \u_if_t_data3_reg[4].sclk1  ;
wire nc1732 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1527]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33]|qx_net  ;
wire nc1731 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45].mclk1b  ;
wire nc1730 ;
wire nc1729 ;
wire \ii06072|xy_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1158]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[348]_net  ;
wire nc1728 ;
wire \carry_11_7__ADD_1.ainv  ;
wire \ii06457|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1922]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2022]_net  ;
wire nc1727 ;
wire nc1726 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21].mclk1b  ;
wire nc1725 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1026]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[782]_net  ;
wire nc1724 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1779]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1780]_net  ;
wire nc1723 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14].sclk1  ;
wire nc1722 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1421]_net  ;
wire \u_if_T_S_reg_0__dup_0_.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[611]_net  ;
wire nc1721 ;
wire nc1720 ;
wire nc1719 ;
wire nc1718 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[281]_net  ;
wire nc1717 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1278]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65]|qx_net  ;
wire nc1716 ;
wire nc1715 ;
wire \ii06013|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[109]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[110]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[28]_net  ;
wire nc1714 ;
wire \ii06388|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1673]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[863]_net  ;
wire nc1713 ;
wire nc1712 ;
wire \carry_8_1__ADD_1|s_net  ;
wire nc1711 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[543]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66]|qx_net  ;
wire nc1710 ;
wire nc1709 ;
wire nc1699 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1541]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22].sclk1  ;
wire nc1708 ;
wire nc1698 ;
wire \u_FDMA_fdma_rleft_cnt_reg[14].sclk1  ;
wire nc1707 ;
wire nc1697 ;
wire \led_ctrl_ins_ctrl_cnt_reg[24]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1172]_net  ;
wire \u_if_t_data4_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[362]_net  ;
wire nc1706 ;
wire nc1696 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1935]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2035]_net  ;
wire nc1705 ;
wire nc1695 ;
wire nc1704 ;
wire nc1694 ;
wire nc1703 ;
wire nc1693 ;
wire \carry_11_8__ADD_1|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1039]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1040]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[795]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[805]_net  ;
wire nc1702 ;
wire nc1692 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1793]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1803]_net  ;
wire nc1701 ;
wire nc1691 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12].sr1  ;
wire nc1700 ;
wire nc1690 ;
wire nc1689 ;
wire \ii06329|xy_net  ;
wire \ii06330|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1434]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[1]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[624]_net  ;
wire nc1688 ;
wire \u_if_test_cnt_reg[1].sclk1  ;
wire nc1687 ;
wire \carry_10_6__ADD_7.ainv  ;
wire nc1686 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[294]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[304]_net  ;
wire nc1685 ;
wire \C88R58_cso_logic|r4outb_net  ;
wire \u_FDMA_axi_awaddr_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1292]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1302]_net  ;
wire \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net  ;
wire nc1684 ;
wire nc1683 ;
wire \PCKRTINSERT_C110R74_lut_3|xy_net  ;
wire \clk_rst_manage_ins_rstn_flag_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[123]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[42]_net  ;
wire nc1682 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1686]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[876]_net  ;
wire nc1681 ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7].sr1  ;
wire nc1680 ;
wire nc1679 ;
wire \PCKRTINSERT_C116R75_lut_1|xy_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[4].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3].mclk1b  ;
wire nc1678 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[556]_net  ;
wire nc1677 ;
wire \carry_11_ADD_3|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1554]_net  ;
wire nc1676 ;
wire \carry_8_2__ADD_1|s_net  ;
wire \ii05775|xy_net  ;
wire nc1675 ;
wire \ii06261|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[14]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1185]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[375]_net  ;
wire nc1674 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1948]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2].sclk1  ;
wire nc1673 ;
wire \carry_32_4__ADD_16|s_net  ;
wire nc1672 ;
wire \PCKRTINSERT_C106R74_lut_4|xy_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7].sr1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[6].sr1  ;
wire \u_if_t_data5_reg[4].sclk1  ;
wire nc1671 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1053]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[818]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36].sclk1  ;
wire nc1670 ;
wire nc1669 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1816]_net  ;
wire nc1668 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25].sr1  ;
wire nc1667 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1447]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[637]_net  ;
wire nc1666 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7]|qx_net  ;
wire nc1665 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sclk1  ;
wire nc1664 ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5].sclk1  ;
wire \u_FDMA_axi_araddr_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[317]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].sr1  ;
wire nc1663 ;
wire \carry_10_ADD_4|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1315]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25].sclk1  ;
wire nc1662 ;
wire \carry_11_ADD_3.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57].mclk1b  ;
wire nc1661 ;
wire \carry_8_0__ADD_5|s_net  ;
wire \ii06192|xy_net  ;
wire \ii06202|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[136]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[55]_net  ;
wire nc1660 ;
wire nc1659 ;
wire \carry_8_1__ADD_4|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1699]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1709]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1710]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[900]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[890]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[889]_net  ;
wire nc1658 ;
wire \led_ctrl_ins_ctrl_cnt_reg[15].mclk1b  ;
wire nc1657 ;
wire \PCKRTINSERT_C110R75_lut_3|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33].mclk1b  ;
wire nc1656 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[569]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[570]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].mclk1b  ;
wire nc1655 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1567]_net  ;
wire nc1654 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].sr1  ;
wire nc1653 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[27]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1198]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1208]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].mclk1b  ;
wire \u_if_T_S_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[388]_net  ;
wire nc1652 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1962]_net  ;
wire nc1651 ;
wire \carry_8_3__ADD_1|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[7]_net  ;
wire nc1650 ;
wire nc1649 ;
wire nc1648 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1066]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[832]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77]|qx_net  ;
wire nc1647 ;
wire \ii05647|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1829]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1830]_net  ;
wire nc1646 ;
wire \PCKRTINSERT_C106R75_lut_4|xy_net  ;
wire \ii06133|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sr1  ;
wire \u_if_t_data6_reg[4].sclk1  ;
wire nc1645 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1461]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[651]_net  ;
wire nc1644 ;
wire nc1643 ;
wire \u_FDMA_rfdma_cnt_reg[9].mclk1b  ;
wire nc1642 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[331]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78]|qx_net  ;
wire nc1641 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1328]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[168]_net  ;
wire nc1640 ;
wire nc1639 ;
wire nc1638 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[149]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[150]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[68]_net  ;
wire nc1637 ;
wire \u_FDMA_axi_araddr_reg[17]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1723]_net  ;
wire \u_if_t_data2_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[913]_net  ;
wire nc1636 ;
wire nc1635 ;
wire \carry_8_1__ADD_5|s_net  ;
wire nc1634 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[583]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[1]_net  ;
wire nc1633 ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1581]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34].sclk1  ;
wire nc1632 ;
wire \carry_8_2__ADD_2.ainv  ;
wire \ii06064|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].mclk1b  ;
wire nc1631 ;
wire \carry_16_5__ADD_7|co_net  ;
wire \ii06449|xy_net  ;
wire \ii06450|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[41]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1222]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[412]_net  ;
wire nc1630 ;
wire nc1629 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1975]_net  ;
wire nc1628 ;
wire nc1627 ;
wire nc1626 ;
wire \u_FDMA_axi_awaddr_reg[10]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1079]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1080]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[845]_net  ;
wire nc1625 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1843]_net  ;
wire nc1624 ;
wire \carry_32_4__ADD_22.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52].sr1  ;
wire nc1623 ;
wire \carry_10_ADD_9.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1474]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[664]_net  ;
wire nc1622 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19].mclk1b  ;
wire nc1621 ;
wire \u_if_t_data7_reg[4].sclk1  ;
wire nc1620 ;
wire nc1619 ;
wire \u_FDMA_wburst_cnt_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[344]_net  ;
wire nc1618 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1342]_net  ;
wire nc1617 ;
wire nc1616 ;
wire \ii06381|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[163]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[82]_net  ;
wire nc1615 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1736]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[926]_net  ;
wire nc1614 ;
wire nc1613 ;
wire nc1612 ;
wire \u_FDMA_fdma_rleft_cnt_reg[12].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[596]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[606]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14].sclk1  ;
wire nc1611 ;
wire \u_FDMA_fdma_wleft_cnt_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1594]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1604]_net  ;
wire nc1610 ;
wire nc1609 ;
wire nc1599 ;
wire \carry_8_2__ADD_5|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68].mclk1b  ;
wire nc1608 ;
wire nc1598 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[54]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1235]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[425]_net  ;
wire nc1607 ;
wire nc1597 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1988]_net  ;
wire nc1606 ;
wire nc1596 ;
wire \carry_32_4__ADD_21|s_net  ;
wire nc1605 ;
wire nc1595 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[105]_net  ;
wire nc1604 ;
wire nc1594 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1093]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1103]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[858]_net  ;
wire nc1603 ;
wire nc1593 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1856]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[11]_net  ;
wire nc1602 ;
wire nc1592 ;
wire \ii06322|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65].sr1  ;
wire \u_if_t_data4_reg[2].mclk1b  ;
wire nc1601 ;
wire nc1591 ;
wire \u_FDMA_wburst_cnt_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1487]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[677]_net  ;
wire nc1600 ;
wire nc1590 ;
wire nc1589 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7].sclk1  ;
wire nc1588 ;
wire \u_FDMA_rfdma_cnt_reg[14].sclk1  ;
wire nc1587 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[357]_net  ;
wire nc1586 ;
wire \carry_10_ADD_8|s_net  ;
wire \ii05623_dup|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1355]_net  ;
wire nc1585 ;
wire \u_if_t_data8_reg[4].sclk1  ;
wire nc1584 ;
wire \u_FDMA_rburst_cnt_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[176]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[95]_net  ;
wire nc1583 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1749]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1750]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[940]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[939]_net  ;
wire nc1582 ;
wire nc1581 ;
wire nc1580 ;
wire nc1579 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[619]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[620]_net  ;
wire nc1578 ;
wire \PCKRTINSERT_C120R80_lut_0|xy_net  ;
wire \ii05767|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1617]_net  ;
wire nc1577 ;
wire \carry_11_8__ADD_2.ainv  ;
wire \ii06253|xy_net  ;
wire nc1576 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[67]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1248]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[438]_net  ;
wire nc1575 ;
wire \carry_32_4__ADD_3|p_net  ;
wire nc1574 ;
wire \carry_8_3__ADD_5|s_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[9].sr1  ;
wire nc1573 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[118]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28].sclk1  ;
wire nc1572 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1116]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[872]_net  ;
wire \u_if_fdma_waddr_r_reg[30].sclk1  ;
wire \u_if_fdma_waddr_r_reg[29].sclk1  ;
wire nc1571 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1869]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1870]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[24]_net  ;
wire nc1570 ;
wire nc1569 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78].sr1  ;
wire nc1568 ;
wire \u_FDMA_axi_araddr_reg[29]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[30]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1511]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[701]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[691]_net  ;
wire nc1567 ;
wire nc1566 ;
wire nc1565 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[371]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17].sclk1  ;
wire nc1564 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1368]_net  ;
wire nc1563 ;
wire \ii06184|xy_net  ;
wire nc1562 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1009]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1010]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[189]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[190]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[200]_net  ;
wire nc1561 ;
wire \carry_16_5__ADD_9.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1763]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[953]_net  ;
wire nc1560 ;
wire nc1559 ;
wire \u_if_t_data8_reg[6]|qx_net  ;
wire nc1558 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6].sclk1  ;
wire nc1557 ;
wire \u_FDMA_axi_awaddr_reg[22]|qx_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[7].sr1  ;
wire \u_FDMA_wfdma_cnt_reg[13].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[633]_net  ;
wire nc1556 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1631]_net  ;
wire \u_if_t_data6_reg[0].mclk1b  ;
wire nc1555 ;
wire \u_FDMA_axi_awaddr_reg[9].sclk1  ;
wire \u_if_rst_cnt_reg[2]|qx_net  ;
wire nc1554 ;
wire \C52R79_and4_logic|o_net  ;
wire \C84R59_cso_logic|p4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[81]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1262]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[452]_net  ;
wire nc1553 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32].mclk1b  ;
wire nc1552 ;
wire nc1551 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[132]_net  ;
wire \u_if_test_cnt_reg[7]|qx_net  ;
wire nc1550 ;
wire nc1549 ;
wire \ii05639|xy_net  ;
wire \ii05640|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1129]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1130]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[885]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13].sr1  ;
wire nc1548 ;
wire \PCKRTINSERT_C96R79_lut_1|xy_net  ;
wire \ii06125|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1883]_net  ;
wire nc1547 ;
wire nc1546 ;
wire \carry_32_ADD_10.ainv  ;
wire \u_FDMA_axi_araddr_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1524]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1]|qx_net  ;
wire \u_if_t_data8_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[714]_net  ;
wire nc1545 ;
wire nc1544 ;
wire nc1543 ;
wire \u_FDMA_axi_wstart_locked_r2_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[384]_net  ;
wire nc1542 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1382]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7].sr1  ;
wire nc1541 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].mclk1b  ;
wire nc1540 ;
wire nc1539 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1023]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[213]_net  ;
wire nc1538 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1776]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[966]_net  ;
wire nc1537 ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0]|qx_net  ;
wire nc1536 ;
wire nc1535 ;
wire \C84R34_csi_logic|cin_net  ;
wire \ii05571|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[646]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26].sclk1  ;
wire nc1534 ;
wire \ii05956|xy_net  ;
wire \ii06056|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1644]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26]|qx_net  ;
wire nc1533 ;
wire \carry_16_5__ADD_0|co_net  ;
wire \ii06442|xy_net  ;
wire nc1532 ;
wire \u_FDMA_axi_rready_reg.sr1  ;
wire \u_FDMA_axi_wvalid_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[94]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1275]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[465]_net  ;
wire nc1531 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9].sr1  ;
wire \u_if_t_data1_reg[3]|qx_net  ;
wire nc1530 ;
wire nc1529 ;
wire \carry_32_4__ADD_25|s_net  ;
wire \u_FDMA_axi_araddr_reg[21].mclk1b  ;
wire nc1528 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[145]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net  ;
wire nc1527 ;
wire \C96R81_cso_logic|r4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1143]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[898]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[908]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26].sr1  ;
wire nc1526 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1896]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1906]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2006]_net  ;
wire nc1525 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4].sclk1  ;
wire nc1524 ;
wire \carry_32_ADD_23.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1537]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[727]_net  ;
wire nc1523 ;
wire nc1522 ;
wire nc1521 ;
wire \carry_32_4__ADD_0.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[397]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[407]_net  ;
wire nc1520 ;
wire nc1519 ;
wire \ii05887|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1395]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1405]_net  ;
wire nc1518 ;
wire \ii06373|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[13].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].sclk1  ;
wire nc1517 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1036]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[226]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.mclk1b  ;
wire nc1516 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1789]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1790]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1800]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[980]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[979]_net  ;
wire nc1515 ;
wire nc1514 ;
wire \led_ctrl_ins_tem_led_reg.sr1  ;
wire nc1513 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[659]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[660]_net  ;
wire nc1512 ;
wire \u_FDMA_wburst_cnt_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1657]_net  ;
wire nc1511 ;
wire nc1510 ;
wire nc1509 ;
wire nc1499 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1288]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[478]_net  ;
wire nc1508 ;
wire nc1498 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18]|qx_net  ;
wire nc1507 ;
wire nc1497 ;
wire \u_if_t_data7_reg[7].sr1  ;
wire nc1506 ;
wire nc1496 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[158]_net  ;
wire nc1505 ;
wire nc1495 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1156]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[922]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40].sr1  ;
wire nc1504 ;
wire nc1494 ;
wire \ii06314|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1919]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1920]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2019]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2020]_net  ;
wire nc1503 ;
wire nc1493 ;
wire \u_FDMA_fdma_wleft_cnt_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[1]_net  ;
wire nc1502 ;
wire nc1492 ;
wire \carry_16_5__ADD_13|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1551]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[741]_net  ;
wire nc1501 ;
wire nc1491 ;
wire \u_FDMA_wfdma_cnt_reg[2]|qx_net  ;
wire nc1500 ;
wire nc1490 ;
wire nc1489 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79].sclk1  ;
wire nc1488 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[421]_net  ;
wire \u_if_fdma_waddr_r_reg[20]|qx_net  ;
wire \u_if_fdma_waddr_r_reg[19]|qx_net  ;
wire nc1487 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1418]_net  ;
wire nc1486 ;
wire nc1485 ;
wire \u_FDMA_axi_awaddr_reg[21].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1049]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1050]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[239]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[240]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17].mclk1b  ;
wire \u_if_t_data3_reg[1]|qx_net  ;
wire nc1484 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1813]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[993]_net  ;
wire nc1483 ;
wire nc1482 ;
wire \carry_8_0__ADD_7.ainv  ;
wire nc1481 ;
wire \carry_8_3__ADD_3.ainv  ;
wire \ii05759|xy_net  ;
wire \ii05760|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[673]_net  ;
wire \u_if_t_data6_reg[1].sr1  ;
wire nc1480 ;
wire nc1479 ;
wire \carry_32_4__ADD_22|pb_net  ;
wire \ii06245|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1671]_net  ;
wire nc1478 ;
wire \carry_32_ADD_5|pb_net  ;
wire nc1477 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1312]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[502]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[492]_net  ;
wire nc1476 ;
wire \PCKRTINSERT_C100R81_lut_6|xy_net  ;
wire nc1475 ;
wire \u_FDMA_rfdma_cnt_reg[8].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.mclk1b  ;
wire nc1474 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[172]_net  ;
wire \u_if_fdma_waddr_r_reg[22].sclk1  ;
wire nc1473 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1169]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1170]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[935]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53].sr1  ;
wire nc1472 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1933]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2033]_net  ;
wire nc1471 ;
wire nc1470 ;
wire nc1469 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1564]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[754]_net  ;
wire nc1468 ;
wire nc1467 ;
wire \carry_32_4__ADD_27|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10].sclk1  ;
wire nc1466 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[434]_net  ;
wire nc1465 ;
wire \ii06176|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1432]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38]|qx_net  ;
wire nc1464 ;
wire \ii06562|xy_net  ;
wire nc1463 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1063]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[253]_net  ;
wire \u_if_fdma_waddr_r_reg[20].sr1  ;
wire \u_if_fdma_waddr_r_reg[19].sr1  ;
wire nc1462 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1826]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4].sr1  ;
wire nc1461 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10].mclk1b  ;
wire nc1459 ;
wire nc1460 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[686]_net  ;
wire nc1458 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1684]_net  ;
wire \u_FDMA_axi_awaddr_reg[2].sclk1  ;
wire nc1457 ;
wire nc1456 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[515]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1325]_net  ;
wire nc1455 ;
wire nc1454 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11].mclk1b  ;
wire \carry_32_4__ADD_30|s_net  ;
wire \carry_32_4__ADD_29|s_net  ;
wire nc1453 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[185]_net  ;
wire \ii05632|xy_net  ;
wire nc1452 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[948]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1183]_net  ;
wire \ii06117|xy_net  ;
wire nc1451 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2046]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1946]_net  ;
wire \u_FDMA_axi_awaddr_reg[25].mclk1b  ;
wire nc1449 ;
wire nc1450 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13].sr1  ;
wire nc1448 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[767]_net  ;
wire \u_if_rst_cnt_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1577]_net  ;
wire nc1447 ;
wire nc1446 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].sr1  ;
wire nc1445 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[447]_net  ;
wire nc1444 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1445]_net  ;
wire nc1443 ;
wire \u_if_t_data5_reg[7].sr1  ;
wire nc1442 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[266]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1076]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]|qx_net  ;
wire \carry_10_ADD_1|p_net  ;
wire nc1441 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1840]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1839]_net  ;
wire nc1439 ;
wire nc1440 ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].mclk1b  ;
wire nc1438 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18].sclk1  ;
wire nc1437 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[710]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[709]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[699]_net  ;
wire \ii06048|xy_net  ;
wire \ii05948|xy_net  ;
wire nc1436 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1707]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1697]_net  ;
wire \ii06434|xy_net  ;
wire nc1435 ;
wire \u_if_rst_cnt_reg[5].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4]|qx_net  ;
wire nc1434 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[528]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1338]_net  ;
wire nc1433 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]|qx_net  ;
wire nc1432 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sclk1  ;
wire nc1431 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[208]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[198]_net  ;
wire nc1429 ;
wire nc1430 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[962]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1206]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1196]_net  ;
wire nc1428 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1960]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1959]_net  ;
wire nc1427 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30].mclk1b  ;
wire nc1426 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[781]_net  ;
wire \u_if_t_data4_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1601]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1591]_net  ;
wire nc1425 ;
wire nc1424 ;
wire \u_if_t_data1_reg[6].mclk1b  ;
wire nc1423 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[461]_net  ;
wire \ii05880|xy_net  ;
wire \ii05879|xy_net  ;
wire nc1422 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1458]_net  ;
wire \ii06365|xy_net  ;
wire nc1421 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[3]_net  ;
wire nc1419 ;
wire nc1420 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[280]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[279]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1100]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1090]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1089]_net  ;
wire nc1418 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1853]_net  ;
wire nc1417 ;
wire nc1416 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sr1  ;
wire nc1415 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[723]_net  ;
wire nc1414 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1721]_net  ;
wire nc1413 ;
wire nc1412 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[542]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1352]_net  ;
wire nc1411 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6].sclk1  ;
wire \carry_8_2__ADD_4|co_net  ;
wire nc1399 ;
wire nc1409 ;
wire nc1410 ;
wire \u_FDMA_fdma_wleft_cnt_reg[10].mclk1b  ;
wire nc1398 ;
wire nc1408 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[222]_net  ;
wire nc1397 ;
wire nc1407 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[975]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1220]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1219]_net  ;
wire \ii06306|xy_net  ;
wire \ii06296|xy_net  ;
wire nc1396 ;
wire nc1406 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1973]_net  ;
wire nc1395 ;
wire nc1405 ;
wire \PCKRTINSERT_C96R79_lut_1|x_net  ;
wire nc1394 ;
wire nc1404 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[794]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[804]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1614]_net  ;
wire \u_FDMA_wburst_len_reg[0].sclk1  ;
wire \carry_11_7__ADD_7|pb_net  ;
wire nc1393 ;
wire nc1403 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72].sclk1  ;
wire nc1392 ;
wire nc1402 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ;
wire \PCKRTINSERT_C108R74_lut_0|xy_net  ;
wire nc1391 ;
wire nc1401 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[474]_net  ;
wire \carry_16_ADD_4.ainv  ;
wire nc1389 ;
wire nc1390 ;
wire nc1400 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1472]_net  ;
wire nc1388 ;
wire nc1387 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[293]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[303]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1113]_net  ;
wire \u_FDMA_wfdma_cnt_reg[14]|qx_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[8]|qx_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[17].sr1  ;
wire nc1386 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1866]_net  ;
wire nc1385 ;
wire \u_if_fdma_rareq_reg.mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23].mclk1b  ;
wire \u_FDMA_axi_araddr_reg[24].sclk1  ;
wire nc1384 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24].sr1  ;
wire \u_FDMA_wfdma_cnt_reg[5].mclk1b  ;
wire \ii05752|xy_net  ;
wire nc1383 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[736]_net  ;
wire \ii06237|xy_net  ;
wire \carry_32_4__ADD_14|pb_net  ;
wire nc1382 ;
wire \u_if_fdma_waddr_r_reg[23].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1734]_net  ;
wire nc1381 ;
wire nc1379 ;
wire nc1380 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[555]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1365]_net  ;
wire nc1378 ;
wire \u_if_t_data3_reg[4].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13].sclk1  ;
wire \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net  ;
wire \C104R80_cso_logic|p4outb_net  ;
wire \C104R79_cso_logic|p4outb_net  ;
wire nc1377 ;
wire \u_if_fdma_waddr_r_reg[14].sclk1  ;
wire \u_if_t_data3_reg[7].sr1  ;
wire \u_FDMA_axi_awaddr_reg[28].sclk1  ;
wire nc1376 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[235]_net  ;
wire nc1375 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[988]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1233]_net  ;
wire \carry_32_4__ADD_17|p_net  ;
wire nc1374 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1986]_net  ;
wire nc1373 ;
wire nc1372 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[817]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1627]_net  ;
wire nc1371 ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net  ;
wire \carry_32_4__ADD_20|co_net  ;
wire \carry_32_4__ADD_19|co_net  ;
wire nc1369 ;
wire nc1370 ;
wire \carry_32_ADD_3|co_net  ;
wire nc1368 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[487]_net  ;
wire \ii06168|xy_net  ;
wire nc1367 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1485]_net  ;
wire \u_FDMA_wburst_cnt_reg[2].sr1  ;
wire nc1366 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1]_net  ;
wire nc1365 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[316]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1126]_net  ;
wire nc1364 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1880]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1879]_net  ;
wire nc1363 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].mclk1b  ;
wire \u_FDMA_rburst_cnt_reg[3].sclk1  ;
wire nc1362 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sr1  ;
wire \carry_10_6__ADD_4|pb_net  ;
wire nc1361 ;
wire \u_if_t_data2_reg[1].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[750]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[749]_net  ;
wire nc1359 ;
wire nc1360 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1747]_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net  ;
wire nc1358 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sr1  ;
wire nc1357 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[568]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1378]_net  ;
wire nc1356 ;
wire nc1355 ;
wire \ii05624|xy_net  ;
wire nc1354 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[248]_net  ;
wire \ii06110|xy_net  ;
wire \ii06109|xy_net  ;
wire \ii06099|xy_net  ;
wire \clk_rst_manage_ins_sys_rstn_flag_reg.mclk1b  ;
wire nc1353 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1246]_net  ;
wire nc1352 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1999]_net  ;
wire nc1351 ;
wire nc1349 ;
wire nc1350 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[831]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1641]_net  ;
wire \u_FDMA_rburst_len_reg[1].mclk1b  ;
wire \u_FDMA_rburst_cnt_reg[8]|qx_net  ;
wire nc1348 ;
wire \u_FDMA_fdma_rleft_cnt_reg[0].mclk1b  ;
wire nc1347 ;
wire nc1346 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[511]_net  ;
wire nc1345 ;
wire \u_if_test_cnt_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1508]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1498]_net  ;
wire nc1344 ;
wire nc1343 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[329]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[330]_net  ;
wire \u_if_t_data5_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1140]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1139]_net  ;
wire nc1342 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2003]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1903]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1893]_net  ;
wire nc1341 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1  ;
wire nc1339 ;
wire nc1340 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.sr1  ;
wire \u_FDMA_axi_araddr_reg[14].sr1  ;
wire \ii06041|xy_net  ;
wire \ii05941|xy_net  ;
wire nc1338 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[763]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1007]_net  ;
wire \ii06426|xy_net  ;
wire nc1337 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1761]_net  ;
wire nc1336 ;
wire nc1335 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[582]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1402]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1392]_net  ;
wire \io_spi0_miso_inst.f_oen  ;
wire nc1334 ;
wire \led_ctrl_ins_ctrl_cnt_reg[4].mclk1b  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5].mclk1b  ;
wire nc1333 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34].mclk1b  ;
wire nc1332 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[262]_net  ;
wire nc1331 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1260]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1259]_net  ;
wire \u_FDMA_fdma_rstart_locked_reg.mclk1b  ;
wire nc1329 ;
wire nc1330 ;
wire \u_FDMA_axi_awaddr_reg[0]|qx_net  ;
wire \io_CLK_25M_inst.f_od  ;
wire nc1328 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[10]_net  ;
wire nc1327 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[844]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1654]_net  ;
wire nc1326 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35].mclk1b  ;
wire nc1325 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.mclk1b  ;
wire \ii05872|xy_net  ;
wire nc1324 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[524]_net  ;
wire \ii06357|xy_net  ;
wire nc1323 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1522]_net  ;
wire nc1322 ;
wire \u_if_t_data1_reg[7].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].mclk1b  ;
wire nc1321 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[343]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1153]_net  ;
wire nc1319 ;
wire nc1320 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2016]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1916]_net  ;
wire nc1318 ;
wire nc1317 ;
wire \u_FDMA_axi_araddr_reg[27].sr1  ;
wire nc1316 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[776]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1021]_net  ;
wire nc1315 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1774]_net  ;
wire nc1314 ;
wire nc1313 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[595]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[605]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1415]_net  ;
wire nc1312 ;
wire nc1311 ;
wire \u_FDMA_rburst_cnt_reg[0].mclk1b  ;
wire nc1299 ;
wire nc1309 ;
wire nc1310 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[275]_net  ;
wire \ii06288|xy_net  ;
wire nc1298 ;
wire nc1308 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1273]_net  ;
wire nc1297 ;
wire nc1307 ;
wire \u_if_t_data7_reg[0].mclk1b  ;
wire \carry_32_ADD_21|pb_net  ;
wire nc1296 ;
wire nc1306 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[23]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[104]_net  ;
wire nc1295 ;
wire nc1305 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[857]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1667]_net  ;
wire nc1294 ;
wire nc1304 ;
wire \led_ctrl_ins_ctrl_cnt_reg[23].sclk1  ;
wire \C82R57_cso_logic|p8outb_net  ;
wire nc1293 ;
wire nc1303 ;
wire \led_ctrl_ins_ctrl_cnt_reg[14]|qx_net  ;
wire nc1292 ;
wire nc1302 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[537]_net  ;
wire nc1291 ;
wire nc1301 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1535]_net  ;
wire nc1289 ;
wire nc1290 ;
wire nc1300 ;
wire nc1288 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[356]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1166]_net  ;
wire nc1287 ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2030]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2029]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1930]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1929]_net  ;
wire \u_FDMA_axi_araddr_reg[16].sclk1  ;
wire \carry_11_7__ADD_8.ainv  ;
wire nc1286 ;
wire \ii05744|xy_net  ;
wire nc1285 ;
wire \ii06230|xy_net  ;
wire \ii06229|xy_net  ;
wire \carry_32_ADD_26|co_net  ;
wire nc1284 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[800]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[790]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[789]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1034]_net  ;
wire \carry_11_7__ADD_5|co_net  ;
wire nc1283 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1787]_net  ;
wire nc1282 ;
wire nc1281 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[618]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1428]_net  ;
wire nc1279 ;
wire nc1280 ;
wire \u_FDMA_axi_awaddr_reg[21].sclk1  ;
wire nc1278 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14].mclk1b  ;
wire \carry_10_6__ADD_2.ainv  ;
wire nc1277 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[288]_net  ;
wire \u_FDMA_rfdma_cnt_reg[8]|qx_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1  ;
wire nc1276 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1286]_net  ;
wire nc1275 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5].mclk1b  ;
wire nc1274 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[36]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[117]_net  ;
wire nc1273 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[871]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1681]_net  ;
wire \carry_32_4__ADD_12|co_net  ;
wire nc1272 ;
wire \u_if_t_data2_reg[3]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].sr1  ;
wire nc1271 ;
wire \ii06161|xy_net  ;
wire \carry_10_ADD_7|co_net  ;
wire nc1269 ;
wire nc1270 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[551]_net  ;
wire nc1268 ;
wire \u_if_T_S_reg_0__dup_0_.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1548]_net  ;
wire nc1267 ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[5]|qx_net  ;
wire nc1266 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[369]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[370]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1180]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1179]_net  ;
wire nc1265 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2043]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1943]_net  ;
wire nc1264 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46].mclk1b  ;
wire nc1263 ;
wire \led_ctrl_ins_ctrl_cnt_reg[1].sr1  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2].sr1  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3].mclk1b  ;
wire nc1262 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[813]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1047]_net  ;
wire nc1261 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1811]_net  ;
wire nc1259 ;
wire nc1260 ;
wire \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[10]_net  ;
wire nc1258 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[632]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[8]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1442]_net  ;
wire nc1257 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].mclk1b  ;
wire nc1256 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18]|qx_net  ;
wire \ii06102|xy_net  ;
wire \ii06092|xy_net  ;
wire nc1255 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[312]_net  ;
wire \u_FDMA_axi_araddr_reg[2].sr1  ;
wire nc1254 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1310]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1309]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1299]_net  ;
wire nc1253 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23].mclk1b  ;
wire nc1252 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[49]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[50]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[131]_net  ;
wire \carry_10_6__ADD_2|co_net  ;
wire nc1251 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[884]_net  ;
wire \u_if_T_S_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1704]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1694]_net  ;
wire nc1249 ;
wire nc1250 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sclk1  ;
wire nc1248 ;
wire \carry_16_ADD_13|s_net  ;
wire nc1247 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[564]_net  ;
wire nc1246 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1562]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[11]|qx_net  ;
wire nc1245 ;
wire \carry_11_ADD_7|co_net  ;
wire nc1244 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[383]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1203]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1193]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[22]_net  ;
wire nc1243 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1956]_net  ;
wire \ii05547|xy_net  ;
wire nc1242 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[2]_net  ;
wire \ii06033|xy_net  ;
wire nc1241 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].sclk1  ;
wire \ii06418|xy_net  ;
wire nc1239 ;
wire nc1240 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[826]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1061]_net  ;
wire nc1238 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1824]_net  ;
wire nc1237 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68]|qx_net  ;
wire \carry_11_8__ADD_1|s_net  ;
wire nc1236 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[645]_net  ;
wire \u_if_t_data4_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1455]_net  ;
wire nc1235 ;
wire nc1234 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.mclk1b  ;
wire \led_ctrl_ins_ctrl_cnt_reg[26]|qx_net  ;
wire nc1233 ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[325]_net  ;
wire nc1232 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1323]_net  ;
wire nc1231 ;
wire nc1229 ;
wire nc1230 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[63]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[144]_net  ;
wire nc1228 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[897]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[907]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1717]_net  ;
wire \PCKRTINSERT_C108R81_lut_0|xy_net  ;
wire nc1227 ;
wire \ii05864|xy_net  ;
wire nc1226 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].sclk1  ;
wire \ii06350|xy_net  ;
wire \ii06349|xy_net  ;
wire nc1225 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[577]_net  ;
wire nc1224 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1575]_net  ;
wire nc1223 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8].sr1  ;
wire nc1222 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[396]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[406]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1216]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[35]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[12].sr1  ;
wire \u_FDMA_axi_awaddr_reg[3].mclk1b  ;
wire nc1221 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1970]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1969]_net  ;
wire nc1219 ;
wire nc1220 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].mclk1b  ;
wire nc1218 ;
wire nc1217 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[840]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[839]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1074]_net  ;
wire nc1216 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1837]_net  ;
wire nc1215 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1  ;
wire \carry_32_4__ADD_16.ainv  ;
wire nc1214 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[658]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1468]_net  ;
wire \carry_10_ADD_4.ainv  ;
wire nc1213 ;
wire nc1212 ;
wire \ii06281|xy_net  ;
wire nc1211 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[338]_net  ;
wire \io_uart0_txd_inst.f_od  ;
wire nc1199 ;
wire nc1209 ;
wire nc1210 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1336]_net  ;
wire \carry_32_ADD_13|pb_net  ;
wire nc1198 ;
wire nc1208 ;
wire nc1197 ;
wire nc1207 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[76]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[157]_net  ;
wire nc1196 ;
wire nc1206 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[921]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1731]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[15].sclk1  ;
wire nc1195 ;
wire nc1205 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net  ;
wire nc1194 ;
wire nc1204 ;
wire nc1193 ;
wire nc1203 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[8]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[601]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[591]_net  ;
wire nc1192 ;
wire nc1202 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1588]_net  ;
wire nc1191 ;
wire nc1201 ;
wire nc1189 ;
wire nc1190 ;
wire nc1200 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[419]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[420]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1230]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1229]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[48]_net  ;
wire \ii05351|xy_net  ;
wire nc1188 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1983]_net  ;
wire nc1187 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31]|qx_net  ;
wire \ii06222|xy_net  ;
wire \carry_32_ADD_18|co_net  ;
wire nc1186 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[100]_net  ;
wire nc1185 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[853]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1087]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[17].mclk1b  ;
wire \C82R63_csi_logic|cin_net  ;
wire nc1184 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1851]_net  ;
wire nc1183 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60].sr1  ;
wire \carry_32_4__ADD_30.ainv  ;
wire \carry_32_4__ADD_29.ainv  ;
wire nc1182 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[672]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1482]_net  ;
wire \u_FDMA_axi_awaddr_reg[13].sclk1  ;
wire nc1181 ;
wire nc1179 ;
wire nc1180 ;
wire \u_if_T_S_reg[2]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4].mclk1b  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5].sr1  ;
wire nc1178 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[352]_net  ;
wire nc1177 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1350]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1349]_net  ;
wire nc1176 ;
wire nc1175 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[89]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[90]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[171]_net  ;
wire nc1174 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[934]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1744]_net  ;
wire \u_FDMA_rburst_len_reg[1].sr1  ;
wire \ii05667|xy_net  ;
wire nc1173 ;
wire \ii06153|xy_net  ;
wire \carry_10_ADD_0|co_net  ;
wire nc1172 ;
wire nc1171 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[614]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[10].sclk1  ;
wire nc1169 ;
wire nc1170 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1612]_net  ;
wire nc1168 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81]|qx_net  ;
wire nc1167 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[433]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1243]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[62]_net  ;
wire nc1166 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1996]_net  ;
wire nc1165 ;
wire \u_FDMA_rburst_len_reg[1].sclk1  ;
wire \u_FDMA_fdma_wleft_cnt_reg[4].sr1  ;
wire nc1164 ;
wire \u_if_t_data2_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[113]_net  ;
wire \u_FDMA_axi_araddr_reg[20]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[19]|qx_net  ;
wire nc1163 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[866]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1111]_net  ;
wire nc1162 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[18]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1864]_net  ;
wire nc1161 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73].sr1  ;
wire \carry_11_8__ADD_5|s_net  ;
wire nc1159 ;
wire nc1160 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[685]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1505]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1495]_net  ;
wire nc1158 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3].mclk1b  ;
wire \ii06084|xy_net  ;
wire nc1157 ;
wire nc1156 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[365]_net  ;
wire nc1155 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1363]_net  ;
wire nc1154 ;
wire \u_if_T_S_reg_1__dup_5_.sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1].mclk1b  ;
wire nc1153 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[184]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1004]_net  ;
wire \u_FDMA_rburst_cnt_reg[8].sr1  ;
wire \u_FDMA_axi_awaddr_reg[12]|qx_net  ;
wire \carry_8_0__ADD_1|co_net  ;
wire nc1152 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[947]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1757]_net  ;
wire \carry_16_5__ADD_4.ainv  ;
wire nc1151 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38].mclk1b  ;
wire \carry_8_3__ADD_4|co_net  ;
wire nc1149 ;
wire nc1150 ;
wire nc1148 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[627]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[2].sr1  ;
wire nc1147 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1625]_net  ;
wire \carry_11_ADD_0|co_net  ;
wire nc1146 ;
wire \u_FDMA_wburst_cnt_reg[6]|qx_net  ;
wire \carry_11_8__ADD_9.ainv  ;
wire nc1145 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[446]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1256]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[75]_net  ;
wire nc1144 ;
wire \ii06025|xy_net  ;
wire \carry_11_8__ADD_7|pb_net  ;
wire nc1143 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72].sclk1  ;
wire \ii06411|xy_net  ;
wire nc1142 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[126]_net  ;
wire nc1141 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[880]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[879]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1124]_net  ;
wire nc1139 ;
wire nc1140 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1877]_net  ;
wire nc1138 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34].sclk1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[14].mclk1b  ;
wire nc1137 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[698]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[708]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1518]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net  ;
wire nc1136 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71].mclk1b  ;
wire nc1135 ;
wire nc1134 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[378]_net  ;
wire nc1133 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1376]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[7].sclk1  ;
wire nc1132 ;
wire nc1131 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[207]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[197]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1017]_net  ;
wire nc1129 ;
wire nc1130 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[961]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1771]_net  ;
wire \u_FDMA_axi_awaddr_reg[5].sr1  ;
wire \ii05856|xy_net  ;
wire nc1128 ;
wire \u_if_t_data4_reg[4].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13].sclk1  ;
wire \ii06342|xy_net  ;
wire nc1127 ;
wire nc1126 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[641]_net  ;
wire nc1125 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1638]_net  ;
wire \u_FDMA_axi_araddr_reg[11].mclk1b  ;
wire nc1124 ;
wire nc1123 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[459]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[460]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1270]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1269]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[88]_net  ;
wire nc1122 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4].sr1  ;
wire \u_FDMA_wfdma_cnt_reg[7].sclk1  ;
wire nc1121 ;
wire nc1119 ;
wire nc1120 ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[140]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[139]_net  ;
wire nc1118 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[903]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[893]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1137]_net  ;
wire nc1117 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2001]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1901]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1891]_net  ;
wire nc1116 ;
wire \led_ctrl_ins_ctrl_cnt_reg[6].sclk1  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7].sclk1  ;
wire nc1115 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[722]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1532]_net  ;
wire \carry_32_ADD_17.ainv  ;
wire nc1114 ;
wire \ii06273|xy_net  ;
wire nc1113 ;
wire nc1112 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[402]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[392]_net  ;
wire nc1111 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1400]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1390]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1389]_net  ;
wire nc1099 ;
wire nc1109 ;
wire nc1110 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ;
wire nc1098 ;
wire nc1108 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[221]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1031]_net  ;
wire nc1097 ;
wire nc1107 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[974]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1784]_net  ;
wire \carry_16_ADD_7|co_net  ;
wire nc1096 ;
wire nc1106 ;
wire nc1095 ;
wire nc1105 ;
wire \carry_32_4__ADD_5|pb_net  ;
wire nc1094 ;
wire nc1104 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[654]_net  ;
wire nc1093 ;
wire nc1103 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1652]_net  ;
wire nc1092 ;
wire nc1102 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sclk1  ;
wire \ii05343|xy_net  ;
wire nc1091 ;
wire nc1101 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[473]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1283]_net  ;
wire nc1089 ;
wire nc1090 ;
wire nc1100 ;
wire \ii06214|xy_net  ;
wire \carry_32_ADD_11|co_net  ;
wire nc1088 ;
wire \u_if_t_data7_reg[2].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3].sclk1  ;
wire nc1087 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[153]_net  ;
wire nc1086 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[916]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1151]_net  ;
wire nc1085 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2014]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1914]_net  ;
wire nc1084 ;
wire \u_FDMA_axi_awaddr_reg[24]|qx_net  ;
wire \carry_11_8__ADD_9|s_net  ;
wire nc1083 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[735]_net  ;
wire \u_if_t_data6_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1545]_net  ;
wire \u_FDMA_wfdma_cnt_reg[5].sr1  ;
wire \carry_32_ADD_31.ainv  ;
wire nc1082 ;
wire \u_if_rst_cnt_reg[4]|qx_net  ;
wire nc1081 ;
wire \u_FDMA_axi_rstart_locked_reg.mclk1b  ;
wire nc1079 ;
wire nc1080 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[415]_net  ;
wire \carry_32_4__ADD_7.ainv  ;
wire nc1078 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1413]_net  ;
wire nc1077 ;
wire \u_FDMA_rfdma_cnt_reg[10].mclk1b  ;
wire nc1076 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[234]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1044]_net  ;
wire \u_FDMA_axi_awaddr_reg[15].sr1  ;
wire \u_FDMA_axi_araddr_reg[3].sclk1  ;
wire \ii05660|xy_net  ;
wire \ii05659|xy_net  ;
wire nc1075 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[987]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1807]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1797]_net  ;
wire \ii06145|xy_net  ;
wire nc1074 ;
wire nc1073 ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[9]|qx_net  ;
wire \carry_8_0__ADD_2.ainv  ;
wire nc1072 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[667]_net  ;
wire nc1071 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1665]_net  ;
wire nc1069 ;
wire nc1070 ;
wire nc1068 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[486]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1306]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1296]_net  ;
wire nc1067 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7].sclk1  ;
wire nc1066 ;
wire \u_FDMA_rfdma_cnt_reg[3].sr1  ;
wire nc1065 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[166]_net  ;
wire nc1064 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[930]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[929]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1164]_net  ;
wire nc1063 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2027]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1927]_net  ;
wire nc1062 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[8]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]|qx_net  ;
wire \ii05591|xy_net  ;
wire nc1061 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[748]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1558]_net  ;
wire \u_FDMA_wfdma_cnt_reg[10].sclk1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[4].sclk1  ;
wire \ii06076|xy_net  ;
wire nc1059 ;
wire nc1060 ;
wire nc1058 ;
wire nc1057 ;
wire \u_if_t_data1_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[428]_net  ;
wire nc1056 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1426]_net  ;
wire \u_FDMA_axi_araddr_reg[23].mclk1b  ;
wire nc1055 ;
wire nc1054 ;
wire \u_if_fdma_waddr_r_reg[14].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[247]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1057]_net  ;
wire \u_FDMA_axi_awaddr_reg[28].sr1  ;
wire nc1053 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1821]_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sr1  ;
wire nc1052 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2]|qx_net  ;
wire nc1051 ;
wire nc1049 ;
wire nc1050 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[681]_net  ;
wire \u_FDMA_rfdma_cnt_reg[4].sclk1  ;
wire nc1048 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1678]_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[1].sclk1  ;
wire nc1047 ;
wire \u_if_t_data8_reg[0].mclk1b  ;
wire \u_FDMA_axi_arvalid_reg.mclk1b  ;
wire nc1046 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[499]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[509]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[510]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1320]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1319]_net  ;
wire \ii06017|xy_net  ;
wire \carry_16_ADD_10|co_net  ;
wire nc1045 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64].sclk1  ;
wire \u_FDMA_axi_awaddr_reg[15].mclk1b  ;
wire \ii06403|xy_net  ;
wire \ii06393|xy_net  ;
wire nc1044 ;
wire nc1043 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[180]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[179]_net  ;
wire nc1042 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[943]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1177]_net  ;
wire nc1041 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2041]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1941]_net  ;
wire nc1039 ;
wire nc1040 ;
wire nc1038 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[762]_net  ;
wire \u_if_test_cnt_reg[1].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1572]_net  ;
wire nc1037 ;
wire nc1036 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4].sr1  ;
wire nc1035 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[442]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[0].sclk1  ;
wire nc1034 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1440]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1439]_net  ;
wire \u_FDMA_axi_araddr_reg[1].mclk1b  ;
wire \carry_11_8__ADD_5|co_net  ;
wire nc1033 ;
wire \u_if_t_data5_reg[2].sr1  ;
wire nc1032 ;
wire \u_if_fdma_waddr_r_reg[27].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[261]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1071]_net  ;
wire nc1031 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1834]_net  ;
wire \ii06334|xy_net  ;
wire \PCKRTINSERT_C78R56_lut_0|xy_net  ;
wire nc1029 ;
wire nc1030 ;
wire \u_if_test_cnt_reg[5].sclk1  ;
wire \u_FDMA_fdma_wleft_cnt_reg[7].mclk1b  ;
wire \carry_10_6__ADD_3|s_net  ;
wire nc1028 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22]|qx_net  ;
wire nc1027 ;
wire \u_if_t_data1_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[704]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[694]_net  ;
wire \u_FDMA_wfdma_cnt_reg[4]|qx_net  ;
wire nc1026 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1702]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1692]_net  ;
wire nc1025 ;
wire \u_if_fdma_waddr_r_reg[22]|qx_net  ;
wire \u_if_rst_cnt_reg[0].sr1  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0].mclk1b  ;
wire nc1024 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[523]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1333]_net  ;
wire \carry_16_ADD_14.ainv  ;
wire \PCKRTINSERT_C110R74_lut_7|xy_net  ;
wire nc1023 ;
wire nc1022 ;
wire \u_if_t_data3_reg[3]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20].mclk1b  ;
wire nc1021 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[203]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[193]_net  ;
wire nc1019 ;
wire nc1020 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[956]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1201]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1191]_net  ;
wire nc1018 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1954]_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0].sclk1  ;
wire nc1017 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21].sr1  ;
wire \ii05780|xy_net  ;
wire \ii05779|xy_net  ;
wire nc1016 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[775]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1585]_net  ;
wire \ii06265|xy_net  ;
wire nc1015 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6].sclk1  ;
wire nc1014 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5].sr1  ;
wire nc1013 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[455]_net  ;
wire nc1012 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1453]_net  ;
wire nc1011 ;
wire \u_FDMA_rburst_len_req_reg.sr1  ;
wire nc1009 ;
wire nc1010 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[274]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1084]_net  ;
wire \carry_16_ADD_0|co_net  ;
wire nc1008 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1847]_net  ;
wire nc1007 ;
wire \u_FDMA_axi_rstart_locked_r1_reg.sclk1  ;
wire nc1006 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8].sclk1  ;
wire nc1005 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[717]_net  ;
wire nc1004 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1715]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[13].sr1  ;
wire \ii05335|xy_net  ;
wire nc1003 ;
wire nc1002 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[536]_net  ;
wire \u_if_t_data2_reg[1].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1346]_net  ;
wire \ii06206|xy_net  ;
wire \ii06196|xy_net  ;
wire nc1001 ;
wire nc1000 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[216]_net  ;
wire \PCKRTINSERT_C110R75_lut_7|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[970]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[969]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1214]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1967]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34].sr1  ;
wire \carry_32_4__ADD_3|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[788]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1608]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1598]_net  ;
wire \u_FDMA_rburst_len_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[468]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1466]_net  ;
wire \ii05652|xy_net  ;
wire \clk_rst_manage_ins_rstn_flag_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[287]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1107]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1097]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[12].sr1  ;
wire \ii06137|xy_net  ;
wire \carry_32_ADD_6.ainv  ;
wire \u_if_fdma_waddr_r_reg[13].mclk1b  ;
wire \u_if_t_data5_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1861]_net  ;
wire \u_FDMA_axi_awaddr_reg[27].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5].sr1  ;
wire \io_spi0_mosi_inst.f_oen  ;
wire \u_if_rst_cnt_reg[7].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18].sr1  ;
wire \carry_16_5__ADD_6|pb_net  ;
wire \u_if_rst_cnt_reg[2].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[731]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1728]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[549]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[550]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1360]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1359]_net  ;
wire \u_if_t_data3_reg[2].sr1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net  ;
wire \u_if_t_data3_reg[1].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[230]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[229]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[983]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1227]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1981]_net  ;
wire \carry_11_7__ADD_2|p_net  ;
wire \ii06068|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[812]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1622]_net  ;
wire \ii06454|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6]|qx_net  ;
wire \io_i2c0_sda_inst.f_od  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[482]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1480]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1479]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11].sclk1  ;
wire \u_FDMA_wburst_len_reg[2].sr1  ;
wire \io_CLK_12M_inst.f_od  ;
wire \C84R59_and4_logic|o_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[311]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1121]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[25].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1874]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32].mclk1b  ;
wire \carry_10_6__ADD_7|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[744]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1742]_net  ;
wire \ii05524|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[563]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1373]_net  ;
wire \ii06385|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[243]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[996]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1241]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1994]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[11].sclk1  ;
wire \u_if_t_data4_reg[1].sclk1  ;
wire \C84R63_cso_logic|r4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[825]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1635]_net  ;
wire \carry_16_5__ADD_15.ainv  ;
wire \carry_11_8__ADD_2|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[505]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[495]_net  ;
wire \u_if_test_cnt_reg[1].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1503]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1493]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[12].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[8]_net  ;
wire \u_FDMA_rfdma_cnt_reg[14].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[324]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1134]_net  ;
wire \ii06326|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1887]_net  ;
wire \u_FDMA_wburst_cnt_reg[6].sclk1  ;
wire \carry_8_1__ADD_3.ainv  ;
wire \C52R79_cso_logic|p4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[757]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1002]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1755]_net  ;
wire \PCKRTINSERT_C110R74_lut_0|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[576]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1386]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[256]_net  ;
wire \carry_16_5__ADD_1|p_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1254]_net  ;
wire \u_FDMA_wfdma_cnt_reg[7].mclk1b  ;
wire \ii05772|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net  ;
wire \ii06257|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[838]_net  ;
wire \u_if_fdma_waddr_r_reg[25].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1648]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1]|qx_net  ;
wire \u_if_t_data5_reg[1].sclk1  ;
wire \PCKRTINSERT_C106R74_lut_1|xy_net  ;
wire \u_if_t_data3_reg[6].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[518]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1516]_net  ;
wire \u_if_t_data1_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[337]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1147]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2011]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1911]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[22].sr1  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[771]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1015]_net  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1768]_net  ;
wire \ii06188|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[589]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[590]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[600]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1410]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1409]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1399]_net  ;
wire \carry_8_1__ADD_1|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[270]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[269]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1267]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[17]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[852]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1662]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[532]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1530]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1529]_net  ;
wire \ii05644|xy_net  ;
wire \u_if_t_data6_reg[1].sclk1  ;
wire \ii06130|xy_net  ;
wire \ii06129|xy_net  ;
wire \PCKRTINSERT_C106R75_lut_1|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[351]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1161]_net  ;
wire \carry_32_ADD_5|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2024]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1924]_net  ;
wire \carry_11_7__ADD_3.ainv  ;
wire \u_FDMA_rburst_len_reg[3].mclk1b  ;
wire \C88R58_cso_logic|p4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[784]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1028]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1782]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[613]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1423]_net  ;
wire \u_if_t_data5_reg[4].mclk1b  ;
wire \u_FDMA_axi_awvalid_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[283]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1281]_net  ;
wire \ii06061|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[31]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[112]_net  ;
wire \ii06446|xy_net  ;
wire \carry_16_5__ADD_4|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[865]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1675]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[545]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[6].mclk1b  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1543]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[364]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1174]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2037]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1937]_net  ;
wire \u_FDMA_axi_awaddr_reg[2]|qx_net  ;
wire \u_if_t_data7_reg[1].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[807]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[797]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1042]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1805]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1795]_net  ;
wire \carry_32_ADD_13|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48].sclk1  ;
wire \ii06377|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[626]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[3]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1436]_net  ;
wire \C52R80_csi_logic|cin_net  ;
wire \C52R79_csi_logic|cin_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13].mclk1b  ;
wire \carry_10_6__ADD_9.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[306]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[296]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1304]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1294]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[44]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[125]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[878]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1688]_net  ;
wire \PCKRTINSERT_C110R77_lut_0|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57]|qx_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[558]_net  ;
wire net_C80R65_c1r1_db_9 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1556]_net  ;
wire \u_FDMA_rburst_cnt_reg[2].mclk1b  ;
wire net_C80R65_c1r1_db_8 ;
wire net_C80R65_c1r1_db_7 ;
wire \ii06318|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[377]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1187]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[16]_net  ;
wire net_C80R65_c1r1_db_6 ;
wire \u_if_t_data7_reg[2].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1951]_net  ;
wire net_C80R65_c1r1_db_5 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58]|qx_net  ;
wire \u_FDMA_rfdma_cnt_reg[11].sclk1  ;
wire net_C80R65_c1r1_db_4 ;
wire net_C80R65_c1r1_db_3 ;
wire \led_ctrl_ins_ctrl_cnt_reg[8].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[821]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1055]_net  ;
wire net_C80R65_c1r1_db_2 ;
wire \u_if_t_data8_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1818]_net  ;
wire net_C80R65_c1r1_db_1 ;
wire \led_ctrl_ins_ctrl_cnt_reg[16]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27].sr1  ;
wire net_C80R65_c1r1_db_0 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[639]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[640]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1450]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1449]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3].sr1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[320]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[319]_net  ;
wire \u_FDMA_axi_araddr_reg[9].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1317]_net  ;
wire \ii05764|xy_net  ;
wire \ii06250|xy_net  ;
wire \ii06249|xy_net  ;
wire \carry_11_ADD_5.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[57]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[138]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[892]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[902]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1712]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25].sclk1  ;
wire \u_if_fdma_waddr_r_reg[26].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[572]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1570]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1569]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[391]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[401]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1211]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[30]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[29]_net  ;
wire \carry_32_ADD_9|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1964]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[9]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14].sclk1  ;
wire \u_if_t_data2_reg[5]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[834]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1068]_net  ;
wire \carry_10_6__ADD_0|p_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1832]_net  ;
wire \ii06181|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41].sr1  ;
wire \carry_32_4__ADD_11.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[653]_net  ;
wire \u_if_T_S_reg_0__dup_2_.mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1463]_net  ;
wire \u_if_T_S_reg_1__dup_4_.sclk1  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[7]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[333]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1331]_net  ;
wire \u_FDMA_axi_awaddr_reg[6].sclk1  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[71]_net  ;
wire \u_if_T_S_reg_1__dup_3_.mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[152]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[915]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1725]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[3]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[585]_net  ;
wire \ii05636|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1583]_net  ;
wire \ii06122|xy_net  ;
wire \carry_8_2__ADD_4.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[414]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1224]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[43]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1977]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[847]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1082]_net  ;
wire \C72R32_csi_logic|cin_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1845]_net  ;
wire \carry_32_ADD_17|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54].sr1  ;
wire \carry_32_4__ADD_24.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[666]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1476]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[13]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70]|qx_net  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[346]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1344]_net  ;
wire \ii06053|xy_net  ;
wire \ii05953|xy_net  ;
wire \ii06438|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[84]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[165]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[928]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1738]_net  ;
wire \u_FDMA_rfdma_cnt_reg[2].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71]|qx_net  ;
wire \u_if_t_data4_reg[3]|qx_net  ;
wire \C74R34_csi_logic|cin_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[608]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[598]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1606]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1596]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1].sclk1  ;
wire \u_FDMA_axi_araddr_reg[10]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[427]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1237]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[56]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1991]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[107]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[861]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1105]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1095]_net  ;
wire \ii05884|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[13]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1858]_net  ;
wire \ii06370|xy_net  ;
wire \ii06369|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[679]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[680]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1500]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1490]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1489]_net  ;
wire \u_FDMA_axi_awaddr_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[360]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[359]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1357]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[97]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[178]_net  ;
wire \u_FDMA_rburst_cnt_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[942]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1752]_net  ;
wire net_C80R65_c1r1_db_12 ;
wire net_C80R65_c1r1_db_11 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[622]_net  ;
wire net_C80R65_c1r1_db_10 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1620]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1619]_net  ;
wire \ii06311|xy_net  ;
wire \carry_11_8__ADD_4.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[441]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1251]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[70]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[69]_net  ;
wire \carry_16_5__ADD_10|co_net  ;
wire \u_FDMA_wburst_len_reg[4].sclk1  ;
wire \ii05784_dup|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[121]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[874]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1118]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[26]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1872]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[693]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[703]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1513]_net  ;
wire \u_if_t_data6_reg[1]|qx_net  ;
wire \u_FDMA_axi_araddr_reg[28].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[373]_net  ;
wire \ii05756|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1371]_net  ;
wire \ii06242|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[202]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[192]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1012]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[20].mclk1b  ;
wire \led_ctrl_ins_ctrl_cnt_reg[19].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[955]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1765]_net  ;
wire \u_FDMA_axi_awaddr_reg[0].sr1  ;
wire \PCKRTINSERT_C100R81_lut_3|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17].sclk1  ;
wire \u_if_fdma_waddr_r_reg[18].sclk1  ;
wire \C96R81_cso_logic|p4outb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[635]_net  ;
wire \u_FDMA_wfdma_cnt_reg[15].sr1  ;
wire \u_FDMA_fdma_rleft_cnt_reg[9].sr1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1633]_net  ;
wire \PCKRTINSERT_C118R76_lut_1|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[454]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1264]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[83]_net  ;
wire \carry_32_4__ADD_24|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[10]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[134]_net  ;
wire \carry_32_ADD_7|co_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[887]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1132]_net  ;
wire \ii06173|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1885]_net  ;
wire \carry_32_ADD_22|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[716]_net  ;
wire \u_if_t_data8_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1526]_net  ;
wire \carry_32_ADD_12.ainv  ;
wire \u_FDMA_rburst_cnt_reg[7].sclk1  ;
wire \carry_11_ADD_3|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[386]_net  ;
wire \io_jtag_tms_inst.id  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1384]_net  ;
wire \u_FDMA_axi_araddr_reg[22]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[215]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1025]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[968]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1778]_net  ;
wire \ii05628|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[648]_net  ;
wire \ii06114|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1646]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[467]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1277]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[96]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3].mclk1b  ;
wire \u_FDMA_axi_awaddr_reg[14]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[147]_net  ;
wire \u_if_T_S_reg[1].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[911]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1145]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2008]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1908]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1898]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[729]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[730]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1540]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1539]_net  ;
wire \carry_32_ADD_25.ainv  ;
wire \u_if_test_cnt_reg[0]|qx_net  ;
wire \u_FDMA_wburst_len_reg[1].mclk1b  ;
wire \u_FDMA_wburst_cnt_reg[8]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[410]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[409]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[399]_net  ;
wire \ii06045|xy_net  ;
wire \ii05945|xy_net  ;
wire \carry_32_4__ADD_2.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1407]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1397]_net  ;
wire \ii06431|xy_net  ;
wire \u_FDMA_axi_araddr_reg[0]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[228]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1038]_net  ;
wire \u_FDMA_axi_awaddr_reg[10].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[982]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1802]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1792]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[6]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[662]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1660]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1659]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[481]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1301]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1291]_net  ;
wire \carry_32_ADD_2|p_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[161]_net  ;
wire \ii05876|xy_net  ;
wire \u_if_t_data4_reg[6].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[924]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1158]_net  ;
wire \ii06362|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2022]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1922]_net  ;
wire \u_FDMA_fdma_wstart_locked_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[3]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[743]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1553]_net  ;
wire \u_FDMA_axi_araddr_reg[13].mclk1b  ;
wire \io_uart0_rxd_inst.f_od  ;
wire \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[423]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1421]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[242]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1052]_net  ;
wire \u_FDMA_axi_awaddr_reg[23].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[995]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1815]_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0].sr1  ;
wire \carry_8_2__ADD_1|co_net  ;
wire nc999 ;
wire nc998 ;
wire \u_FDMA_axi_wstart_locked_r2_reg.mclk1b  ;
wire nc997 ;
wire \u_if_t_data6_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[675]_net  ;
wire \ii06303|xy_net  ;
wire \ii06293|xy_net  ;
wire \carry_8_3__ADD_5.ainv  ;
wire nc996 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1673]_net  ;
wire nc995 ;
wire nc994 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[494]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[504]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1314]_net  ;
wire \carry_11_7__ADD_4|pb_net  ;
wire nc993 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68].sclk1  ;
wire nc992 ;
wire nc991 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[174]_net  ;
wire \u_FDMA_wburst_cnt_reg[0].mclk1b  ;
wire nc989 ;
wire nc990 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[937]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1172]_net  ;
wire nc988 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2035]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1935]_net  ;
wire \carry_32_ADD_26|s_net  ;
wire nc987 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11]|qx_net  ;
wire \clk_rst_manage_ins_pll_main_pll_u0|CO3_net  ;
wire nc986 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[756]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1566]_net  ;
wire \carry_32_ADD_10|p_net  ;
wire nc985 ;
wire \u_FDMA_axi_araddr_reg[21].sclk1  ;
wire nc984 ;
wire \ii05748|xy_net  ;
wire \carry_11_ADD_7|s_net  ;
wire nc983 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[436]_net  ;
wire \ii06234|xy_net  ;
wire nc982 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1434]_net  ;
wire \carry_11_7__ADD_9|co_net  ;
wire nc981 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5].mclk1b  ;
wire \carry_10_ADD_6|pb_net  ;
wire nc979 ;
wire nc980 ;
wire \u_if_fdma_waddr_r_reg[22].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[255]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1065]_net  ;
wire nc978 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1828]_net  ;
wire nc977 ;
wire \u_if_fdma_waddr_r_reg[12]|qx_net  ;
wire \u_FDMA_axi_awaddr_reg[26]|qx_net  ;
wire \u_FDMA_axi_awaddr_reg[25].sclk1  ;
wire nc976 ;
wire \u_if_t_data6_reg[4].mclk1b  ;
wire nc975 ;
wire \u_if_rst_cnt_reg[6]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[688]_net  ;
wire \io_led_3__inst.id  ;
wire nc974 ;
wire \u_if_T_S_reg_1__dup.mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1686]_net  ;
wire \u_FDMA_axi_awvalid_reg|qx_net  ;
wire \C84R59_cso_logic|p8outb_net  ;
wire nc973 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36].mclk1b  ;
wire nc972 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[517]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1327]_net  ;
wire nc971 ;
wire \u_FDMA_rfdma_cnt_reg[12].mclk1b  ;
wire \carry_32_4__ADD_16|co_net  ;
wire nc969 ;
wire nc970 ;
wire \carry_32_ADD_0|co_net  ;
wire nc968 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[187]_net  ;
wire \ii06165|xy_net  ;
wire nc967 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[951]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1185]_net  ;
wire nc966 ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1948]_net  ;
wire nc965 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15].sr1  ;
wire \u_FDMA_fdma_rstart_locked_reg.sclk1  ;
wire nc964 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[769]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[770]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1580]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1579]_net  ;
wire nc963 ;
wire \u_FDMA_rburst_cnt_reg[0].sclk1  ;
wire nc962 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].sr1  ;
wire nc961 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[450]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[449]_net  ;
wire nc959 ;
wire nc960 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1447]_net  ;
wire nc958 ;
wire nc957 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[268]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1078]_net  ;
wire nc956 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1842]_net  ;
wire nc955 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3]|qx_net  ;
wire \ii05621|xy_net  ;
wire \carry_11_ADD_6|pb_net  ;
wire nc954 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31]|qx_net  ;
wire \ii06106|xy_net  ;
wire \ii06096|xy_net  ;
wire nc953 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[712]_net  ;
wire nc952 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1710]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1709]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1699]_net  ;
wire nc951 ;
wire \u_if_rst_cnt_reg[7].sr1  ;
wire \u_if_t_data1_reg[7]|qx_net  ;
wire nc949 ;
wire nc950 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[531]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1341]_net  ;
wire \u_FDMA_axi_araddr_reg[25].mclk1b  ;
wire \carry_10_6__ADD_6|co_net  ;
wire nc948 ;
wire nc947 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38].sclk1  ;
wire nc946 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[211]_net  ;
wire nc945 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[964]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1208]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1198]_net  ;
wire nc944 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1962]_net  ;
wire nc943 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28].sr1  ;
wire nc942 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[783]_net  ;
wire \u_if_t_data4_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1603]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1593]_net  ;
wire nc941 ;
wire \u_if_t_data8_reg[2].mclk1b  ;
wire \u_FDMA_axi_rstart_locked_reg.sclk1  ;
wire nc939 ;
wire nc940 ;
wire \ii06037|xy_net  ;
wire nc938 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[463]_net  ;
wire \u_FDMA_axi_awaddr_reg[17].mclk1b  ;
wire \ii06423|xy_net  ;
wire nc937 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1461]_net  ;
wire nc936 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[5]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[11]|qx_net  ;
wire nc935 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[282]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1102]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1092]_net  ;
wire \carry_32_ADD_1.ainv  ;
wire nc934 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1855]_net  ;
wire nc933 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0].sr1  ;
wire \carry_16_5__ADD_10|s_net  ;
wire nc932 ;
wire \u_if_test_cnt_reg[3].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13].sr1  ;
wire nc931 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[725]_net  ;
wire nc929 ;
wire nc930 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1723]_net  ;
wire nc928 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23]|qx_net  ;
wire nc927 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[544]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1354]_net  ;
wire \u_FDMA_axi_araddr_reg[3].mclk1b  ;
wire nc926 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[11]_net  ;
wire nc925 ;
wire \ii05868|xy_net  ;
wire nc924 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[224]_net  ;
wire \ii06354|xy_net  ;
wire nc923 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[977]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1222]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[9].mclk1b  ;
wire nc922 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1975]_net  ;
wire \carry_32_ADD_31|s_net  ;
wire nc921 ;
wire \u_FDMA_wfdma_cnt_reg[6]|qx_net  ;
wire nc919 ;
wire nc920 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[796]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[806]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1616]_net  ;
wire nc918 ;
wire \u_if_fdma_waddr_r_reg[24]|qx_net  ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2].mclk1b  ;
wire nc917 ;
wire nc916 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[476]_net  ;
wire \carry_16_ADD_6.ainv  ;
wire nc915 ;
wire \u_if_t_data3_reg[5]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1474]_net  ;
wire nc914 ;
wire nc913 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[295]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[305]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1115]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[20].sr1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[19].sr1  ;
wire nc912 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1868]_net  ;
wire \ii05424|xy_net  ;
wire nc911 ;
wire \carry_16_ADD_3|p_net  ;
wire nc899 ;
wire nc909 ;
wire nc910 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26].sr1  ;
wire \ii06285|xy_net  ;
wire nc898 ;
wire nc908 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[738]_net  ;
wire nc897 ;
wire nc907 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1736]_net  ;
wire nc896 ;
wire nc906 ;
wire nc895 ;
wire nc905 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[557]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1367]_net  ;
wire nc894 ;
wire nc904 ;
wire \led_ctrl_ins_ctrl_cnt_reg[20].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[19].sclk1  ;
wire nc893 ;
wire nc903 ;
wire nc892 ;
wire nc902 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[237]_net  ;
wire nc891 ;
wire nc901 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[991]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1235]_net  ;
wire \C82R57_csi_logic|cin_net  ;
wire nc889 ;
wire nc890 ;
wire nc900 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1988]_net  ;
wire nc888 ;
wire \io_led_3__inst.f_od  ;
wire nc887 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[819]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[820]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1630]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1629]_net  ;
wire \u_FDMA_axi_araddr_reg[13].sclk1  ;
wire nc886 ;
wire \u_FDMA_axi_wstart_locked_r2_reg.sclk1  ;
wire \ii05741|xy_net  ;
wire \carry_16_5__ADD_10.ainv  ;
wire nc885 ;
wire \ii06226|xy_net  ;
wire \carry_32_ADD_23|co_net  ;
wire nc884 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[500]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[490]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[489]_net  ;
wire \carry_11_7__ADD_2|co_net  ;
wire nc883 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1487]_net  ;
wire \u_FDMA_wburst_cnt_reg[4].sr1  ;
wire nc882 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[3]_net  ;
wire \carry_32_4__ADD_7|s_net  ;
wire nc881 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[318]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1128]_net  ;
wire nc879 ;
wire nc880 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1882]_net  ;
wire \u_FDMA_axi_awaddr_reg[17].sclk1  ;
wire nc878 ;
wire nc877 ;
wire \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2].sclk1  ;
wire \C84R60_csi_logic|cin_net  ;
wire \C84R59_csi_logic|cin_net  ;
wire nc876 ;
wire \u_if_t_data2_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[752]_net  ;
wire \u_FDMA_rburst_len_reg[2]|qx_net  ;
wire nc875 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1750]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1749]_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[1]|qx_net  ;
wire nc874 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5].sr1  ;
wire nc873 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[571]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1381]_net  ;
wire nc872 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0].sr1  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].sclk1  ;
wire \ii05672|xy_net  ;
wire nc871 ;
wire \ii06157|xy_net  ;
wire \carry_10_ADD_4|co_net  ;
wire nc869 ;
wire nc870 ;
wire \u_if_fdma_waddr_r_reg[15].mclk1b  ;
wire \u_if_t_data5_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[251]_net  ;
wire \u_FDMA_axi_awaddr_reg[30].mclk1b  ;
wire \u_FDMA_axi_awaddr_reg[29].mclk1b  ;
wire nc868 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1248]_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[14].sclk1  ;
wire nc867 ;
wire nc866 ;
wire nc865 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[833]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1643]_net  ;
wire nc864 ;
wire nc863 ;
wire nc862 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[513]_net  ;
wire nc861 ;
wire \u_if_test_cnt_reg[8].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1511]_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[5]|qx_net  ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net  ;
wire nc859 ;
wire nc860 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35]|qx_net  ;
wire nc858 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[332]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1142]_net  ;
wire nc857 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2005]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1905]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1895]_net  ;
wire nc856 ;
wire \ii06088|xy_net  ;
wire \carry_16_5__ADD_14|s_net  ;
wire nc855 ;
wire \u_FDMA_axi_araddr_reg[16].sr1  ;
wire nc854 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[765]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1010]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1009]_net  ;
wire nc853 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1763]_net  ;
wire nc852 ;
wire nc851 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[584]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1404]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1394]_net  ;
wire \carry_8_0__ADD_5|co_net  ;
wire nc849 ;
wire nc850 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31].sclk1  ;
wire nc848 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12]|qx_net  ;
wire nc847 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[264]_net  ;
wire nc846 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1262]_net  ;
wire nc845 ;
wire \carry_11_ADD_4|co_net  ;
wire nc844 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[12]_net  ;
wire nc843 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[846]_net  ;
wire nc842 ;
wire \carry_32_ADD_18|p_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1656]_net  ;
wire nc841 ;
wire \ii06029|xy_net  ;
wire \ii06030|xy_net  ;
wire nc840 ;
wire nc839 ;
wire \ii06415|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].sclk1  ;
wire nc838 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[526]_net  ;
wire nc837 ;
wire \carry_11_ADD_0|p_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1524]_net  ;
wire nc836 ;
wire \u_FDMA_rburst_cnt_reg[1]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0].sr1  ;
wire nc835 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1155]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[345]_net  ;
wire nc834 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1918]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2018]_net  ;
wire nc833 ;
wire \carry_32_4__ADD_13|s_net  ;
wire \u_if_t_data7_reg[1]|qx_net  ;
wire nc832 ;
wire \io_led_1__inst.f_od  ;
wire \u_FDMA_axi_araddr_reg[29].sr1  ;
wire \u_FDMA_axi_araddr_reg[30].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net  ;
wire nc831 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1023]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[778]_net  ;
wire nc830 ;
wire nc829 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1776]_net  ;
wire nc828 ;
wire nc827 ;
wire \u_FDMA_fdma_wleft_cnt_reg[14].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1417]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[607]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[597]_net  ;
wire nc826 ;
wire \ii05861|xy_net  ;
wire nc825 ;
wire \ii06346|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17].sclk1  ;
wire nc824 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[277]_net  ;
wire nc823 ;
wire \carry_10_ADD_1|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1275]_net  ;
wire nc822 ;
wire nc821 ;
wire \carry_8_0__ADD_2|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[106]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[25]_net  ;
wire nc820 ;
wire nc819 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1669]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1670]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[860]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[859]_net  ;
wire nc818 ;
wire nc817 ;
wire nc816 ;
wire \carry_16_ADD_6|pb_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[539]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[540]_net  ;
wire nc815 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1537]_net  ;
wire nc814 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0].mclk1b  ;
wire nc813 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1168]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[358]_net  ;
wire nc812 ;
wire \u_FDMA_wfdma_cnt_reg[9].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1932]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2032]_net  ;
wire nc811 ;
wire \ii06277|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net  ;
wire nc810 ;
wire nc809 ;
wire nc799 ;
wire \u_FDMA_rburst_len_req_reg|qx_net  ;
wire \u_if_fdma_waddr_r_reg[27].mclk1b  ;
wire nc808 ;
wire nc798 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1036]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[792]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[802]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3]|qx_net  ;
wire nc807 ;
wire nc797 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1789]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1790]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1800]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]|qx_net  ;
wire nc806 ;
wire nc796 ;
wire \C104R79_cso_logic|p8outb_net  ;
wire \C104R80_cso_logic|p8outb_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53].sclk1  ;
wire nc805 ;
wire nc795 ;
wire \led_ctrl_ins_ctrl_cnt_reg[12].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1431]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[621]_net  ;
wire nc804 ;
wire nc794 ;
wire \u_if_T_S_reg_0__dup_1_|qx_net  ;
wire nc803 ;
wire nc793 ;
wire \carry_10_6__ADD_4.ainv  ;
wire nc802 ;
wire nc792 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[291]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[301]_net  ;
wire nc801 ;
wire nc791 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1288]_net  ;
wire nc800 ;
wire nc790 ;
wire nc789 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47]|qx_net  ;
wire nc788 ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net  ;
wire \ii05347|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[119]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[120]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[38]_net  ;
wire nc787 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1683]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[873]_net  ;
wire nc786 ;
wire \carry_32_ADD_15|co_net  ;
wire \ii06218|xy_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4].sr1  ;
wire nc785 ;
wire \carry_8_1__ADD_2|s_net  ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[1].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7].sclk1  ;
wire nc784 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[553]_net  ;
wire nc783 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1551]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48]|qx_net  ;
wire nc782 ;
wire nc781 ;
wire \u_FDMA_axi_awaddr_reg[10].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[11]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1182]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[372]_net  ;
wire nc780 ;
wire nc779 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1945]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2045]_net  ;
wire nc778 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24]|qx_net  ;
wire nc777 ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4].sr1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[3].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]|qx_net  ;
wire nc776 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1049]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1050]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[815]_net  ;
wire nc775 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1813]_net  ;
wire nc774 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[12]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  ;
wire nc773 ;
wire \ii05664|xy_net  ;
wire \u_FDMA_axi_araddr_reg[7].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1444]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[634]_net  ;
wire nc772 ;
wire \ii06149|xy_net  ;
wire \ii06150|xy_net  ;
wire nc771 ;
wire nc770 ;
wire nc769 ;
wire \u_FDMA_axi_araddr_reg[4].sr1  ;
wire \u_FDMA_axi_wstart_locked_reg.mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[314]_net  ;
wire nc768 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1312]_net  ;
wire nc767 ;
wire \carry_11_ADD_0.ainv  ;
wire nc766 ;
wire \u_FDMA_fdma_rleft_cnt_reg[4].mclk1b  ;
wire \u_FDMA_wfdma_cnt_reg[10].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[133]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[52]_net  ;
wire nc765 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1696]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1706]_net  ;
wire \u_if_T_S_reg[2].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[886]_net  ;
wire nc764 ;
wire \u_FDMA_rfdma_cnt_reg[1]|qx_net  ;
wire nc763 ;
wire nc762 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[566]_net  ;
wire nc761 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1564]_net  ;
wire \u_if_t_data5_reg[6].mclk1b  ;
wire nc760 ;
wire nc759 ;
wire \carry_8_2__ADD_2|s_net  ;
wire \io_led_2__inst.f_oen  ;
wire nc758 ;
wire \ii05595|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[24]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1195]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1205]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[385]_net  ;
wire nc757 ;
wire \ii06081|xy_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[8].sclk1  ;
wire \u_FDMA_wfdma_cnt_reg[14].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1958]_net  ;
wire nc756 ;
wire \carry_32_4__ADD_17|s_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[4]_net  ;
wire nc755 ;
wire nc754 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1063]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[828]_net  ;
wire nc753 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1826]_net  ;
wire nc752 ;
wire \led_ctrl_ins_ctrl_cnt_reg[8].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35].sr1  ;
wire nc751 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1457]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[647]_net  ;
wire nc750 ;
wire nc749 ;
wire \carry_8_3__ADD_1|co_net  ;
wire nc748 ;
wire nc747 ;
wire \u_FDMA_axi_awaddr_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[327]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1].sclk1  ;
wire nc746 ;
wire \carry_10_ADD_5|s_net  ;
wire \u_FDMA_rfdma_cnt_reg[8].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1325]_net  ;
wire nc745 ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[5].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27]|qx_net  ;
wire nc744 ;
wire \carry_8_0__ADD_6|s_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[146]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[65]_net  ;
wire nc743 ;
wire \carry_11_8__ADD_4|pb_net  ;
wire \carry_16_ADD_14|co_net  ;
wire \ii06022|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1719]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1720]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[910]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[909]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[899]_net  ;
wire nc742 ;
wire \ii06397|xy_net  ;
wire \ii06407|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6]|qx_net  ;
wire nc741 ;
wire nc740 ;
wire nc739 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[579]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[580]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15].mclk1b  ;
wire nc738 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1577]_net  ;
wire nc737 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31].sclk1  ;
wire nc736 ;
wire \u_FDMA_fdma_rleft_cnt_reg[14].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[37]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1218]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[408]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[398]_net  ;
wire nc735 ;
wire \carry_32_4__ADD_0|p_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1972]_net  ;
wire nc734 ;
wire \carry_8_3__ADD_2|s_net  ;
wire nc733 ;
wire nc732 ;
wire \u_FDMA_fdma_wleft_cnt_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1076]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[842]_net  ;
wire nc731 ;
wire \carry_11_8__ADD_9|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1839]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1840]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59]|qx_net  ;
wire nc730 ;
wire nc729 ;
wire \carry_32_4__ADD_18.ainv  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ;
wire nc728 ;
wire \carry_10_ADD_6.ainv  ;
wire \ii05853|xy_net  ;
wire \u_FDMA_rburst_cnt_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1471]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[661]_net  ;
wire nc727 ;
wire \ii06338|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10].sclk1  ;
wire nc726 ;
wire nc725 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[341]_net  ;
wire \u_if_t_data7_reg[4].mclk1b  ;
wire nc724 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1338]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61]|qx_net  ;
wire \u_if_t_data1_reg[5].sclk1  ;
wire nc723 ;
wire nc722 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[159]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[160]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[78]_net  ;
wire nc721 ;
wire \led_ctrl_ins_ctrl_cnt_reg[18]|qx_net  ;
wire \u_FDMA_wfdma_cnt_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1733]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[923]_net  ;
wire nc720 ;
wire nc719 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36]|qx_net  ;
wire nc718 ;
wire \carry_8_1__ADD_6|s_net  ;
wire nc717 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[593]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[603]_net  ;
wire nc716 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1591]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1601]_net  ;
wire nc715 ;
wire \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4].sclk1  ;
wire \led_ctrl_ins_ctrl_cnt_reg[3].sclk1  ;
wire nc714 ;
wire \ii05784|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[51]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1232]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[422]_net  ;
wire nc713 ;
wire \ii06269|xy_net  ;
wire \ii06270|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1985]_net  ;
wire nc712 ;
wire \C96R79_csi_logic|cin_net  ;
wire \C96R80_csi_logic|cin_net  ;
wire nc711 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[102]_net  ;
wire nc710 ;
wire nc709 ;
wire nc699 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1089]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1090]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1100]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[855]_net  ;
wire nc708 ;
wire nc698 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1853]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45].sclk1  ;
wire nc707 ;
wire nc697 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62].sr1  ;
wire nc706 ;
wire nc696 ;
wire \carry_16_ADD_4|co_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1484]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[674]_net  ;
wire nc705 ;
wire nc695 ;
wire nc704 ;
wire nc694 ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sr1  ;
wire nc703 ;
wire nc693 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[354]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].mclk1b  ;
wire nc702 ;
wire nc692 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1352]_net  ;
wire nc701 ;
wire nc691 ;
wire \ii05339|xy_net  ;
wire \ii05340|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].mclk1b  ;
wire nc700 ;
wire nc690 ;
wire nc689 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[173]_net  ;
wire \u_if_t_data2_reg[7]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[92]_net  ;
wire nc688 ;
wire \ii06211|xy_net  ;
wire \u_FDMA_rburst_len_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1746]_net  ;
wire \u_if_t_data2_reg[5].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[936]_net  ;
wire nc687 ;
wire \ii06586|xy_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0].sclk1  ;
wire nc686 ;
wire nc685 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[616]_net  ;
wire nc684 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1614]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4]|qx_net  ;
wire nc683 ;
wire \carry_8_2__ADD_6|s_net  ;
wire nc682 ;
wire \carry_32_4__ADD_7|co_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[64]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1245]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[435]_net  ;
wire nc681 ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1998]_net  ;
wire nc680 ;
wire nc679 ;
wire \carry_32_4__ADD_22|s_net  ;
wire \u_FDMA_fdma_wleft_cnt_reg[6].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2]|qx_net  ;
wire \u_if_T_S_reg_1__dup_5_.mclk1b  ;
wire nc678 ;
wire \C88R58_and4_logic|o_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[115]_net  ;
wire nc677 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1113]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[868]_net  ;
wire nc676 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1866]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[21]_net  ;
wire nc675 ;
wire \ii05656|xy_net  ;
wire \u_FDMA_axi_araddr_reg[0].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75].sr1  ;
wire nc674 ;
wire \ii06142|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1497]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1507]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[687]_net  ;
wire nc673 ;
wire nc672 ;
wire \led_ctrl_ins_ctrl_cnt_reg[10].mclk1b  ;
wire \u_FDMA_wburst_len_reg[0]|qx_net  ;
wire \u_FDMA_wburst_len_req_reg.sr1  ;
wire nc671 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[367]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].mclk1b  ;
wire nc670 ;
wire nc669 ;
wire \carry_10_ADD_9|s_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1365]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4].mclk1b  ;
wire \u_if_rst_cnt_reg[6].sclk1  ;
wire nc668 ;
wire nc667 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1006]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[186]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3].sclk1  ;
wire nc666 ;
wire \carry_16_5__ADD_6.ainv  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1759]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1760]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[950]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[949]_net  ;
wire nc665 ;
wire nc664 ;
wire \u_FDMA_fdma_rleft_cnt_reg[15]|qx_net  ;
wire nc663 ;
wire \u_FDMA_fdma_rleft_cnt_reg[4].sr1  ;
wire \u_FDMA_wfdma_cnt_reg[10].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[629]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[630]_net  ;
wire \u_if_t_data3_reg[5].sclk1  ;
wire nc662 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1627]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72]|qx_net  ;
wire nc661 ;
wire nc660 ;
wire nc659 ;
wire \ii06073|xy_net  ;
wire \u_FDMA_fdma_rleft_cnt_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[77]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1258]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[448]_net  ;
wire nc658 ;
wire \ii06458|xy_net  ;
wire nc657 ;
wire \carry_8_3__ADD_6|s_net  ;
wire nc656 ;
wire \u_FDMA_rfdma_cnt_reg[4].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[128]_net  ;
wire nc655 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1126]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[882]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10].sr1  ;
wire nc654 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1879]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1880]_net  ;
wire \u_if_t_data4_reg[5]|qx_net  ;
wire nc653 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15].sclk1  ;
wire nc652 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1521]_net  ;
wire \u_if_T_S_reg_0__dup_1_.sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[711]_net  ;
wire nc651 ;
wire \u_FDMA_axi_araddr_reg[12]|qx_net  ;
wire nc650 ;
wire nc649 ;
wire nc648 ;
wire \u_FDMA_rfdma_cnt_reg[1].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[381]_net  ;
wire nc647 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1378]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4].sr1  ;
wire nc646 ;
wire \clk_rst_manage_ins_rst_wait_cnt_reg[1].mclk1b  ;
wire nc645 ;
wire \ii06014|xy_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1019]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1020]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[199]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[209]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[210]_net  ;
wire nc644 ;
wire \ii06389|xy_net  ;
wire \ii06390|xy_net  ;
wire \ii06400|xy_net  ;
wire \u_FDMA_axi_awaddr_reg[7].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1773]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[963]_net  ;
wire nc643 ;
wire \io_CLK_25M_inst.f_oen  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sr1  ;
wire nc642 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[643]_net  ;
wire nc641 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1641]_net  ;
wire \u_FDMA_axi_awaddr_reg[7].mclk1b  ;
wire nc639 ;
wire nc640 ;
wire \u_FDMA_fdma_rleft_cnt_reg[15].sclk1  ;
wire nc638 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[462]_net  ;
wire \u_if_t_data4_reg[5].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1272]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[91]_net  ;
wire nc637 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].sr1  ;
wire nc636 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14].mclk1b  ;
wire nc635 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[142]_net  ;
wire nc634 ;
wire \u_if_fdma_rareq_reg.sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[905]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[895]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1140]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1139]_net  ;
wire \carry_11_8__ADD_2|co_net  ;
wire nc633 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2003]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1903]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1893]_net  ;
wire nc632 ;
wire nc631 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[724]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1534]_net  ;
wire \ii06331|xy_net  ;
wire \carry_32_ADD_20.ainv  ;
wire \carry_32_ADD_19.ainv  ;
wire nc629 ;
wire nc630 ;
wire \u_if_test_cnt_reg[2].sclk1  ;
wire nc628 ;
wire nc627 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[404]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[394]_net  ;
wire nc626 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1402]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1392]_net  ;
wire nc625 ;
wire nc624 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63].mclk1b  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[223]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1033]_net  ;
wire \PCKRTINSERT_C110R74_lut_4|xy_net  ;
wire nc623 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[976]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1786]_net  ;
wire nc622 ;
wire nc621 ;
wire nc619 ;
wire nc620 ;
wire \u_if_t_data6_reg[3]|qx_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[656]_net  ;
wire nc618 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1654]_net  ;
wire nc617 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64].mclk1b  ;
wire \ii05776|xy_net  ;
wire nc616 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[475]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35]|qx_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1285]_net  ;
wire \ii06262|xy_net  ;
wire nc615 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3].sclk1  ;
wire nc614 ;
wire \u_if_t_data7_reg[4].sr1  ;
wire \u_FDMA_rfdma_cnt_reg[11]|qx_net  ;
wire \led_ctrl_ins_ctrl_cnt_reg[22].mclk1b  ;
wire \carry_32_4__ADD_26|s_net  ;
wire nc613 ;
wire \u_if_t_data5_reg[5].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[155]_net  ;
wire \PCKRTINSERT_C106R74_lut_5|xy_net  ;
wire nc612 ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36].sr1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[918]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1153]_net  ;
wire \carry_32_4__ADD_10|p_net  ;
wire nc611 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2016]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1916]_net  ;
wire nc599 ;
wire nc609 ;
wire nc610 ;
wire nc598 ;
wire nc608 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[737]_net  ;
wire \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8].mclk1b  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1547]_net  ;
wire \u_FDMA_wfdma_cnt_reg[7].sr1  ;
wire nc597 ;
wire nc607 ;
wire nc596 ;
wire nc606 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5].sclk1  ;
wire nc595 ;
wire nc605 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[417]_net  ;
wire \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6].sclk1  ;
wire \carry_32_4__ADD_9.ainv  ;
wire nc594 ;
wire nc604 ;
wire \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26].sclk1  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1415]_net  ;
wire nc593 ;
wire nc603 ;
wire nc592 ;
wire nc602 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[236]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1046]_net  ;
wire \u_FDMA_axi_awaddr_reg[17].sr1  ;
wire \ii06203|xy_net  ;
wire \ii06193|xy_net  ;
wire nc591 ;
wire nc601 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[989]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[990]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1810]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1809]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1799]_net  ;
wire \carry_8_1__ADD_5|co_net  ;
wire nc589 ;
wire nc600 ;
wire nc590 ;
wire nc588 ;
wire nc587 ;
wire \PCKRTINSERT_C110R75_lut_4|xy_net  ;
wire \carry_8_0__ADD_4.ainv  ;
wire nc586 ;
wire \carry_8_3__ADD_0.ainv  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[669]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[670]_net  ;
wire nc585 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1667]_net  ;
wire nc584 ;
wire \carry_32_4__ADD_0|co_net  ;
wire nc583 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1298]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1308]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35].sr1  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[488]_net  ;
wire nc582 ;
wire \carry_32_4__ADD_8|p_net  ;
wire \u_FDMA_axi_araddr_reg[24]|qx_net  ;
wire nc581 ;
wire \u_FDMA_rfdma_cnt_reg[5].sr1  ;
wire nc580 ;
wire nc579 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[168]_net  ;
wire nc578 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1166]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[932]_net  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49].sr1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50].sr1  ;
wire \ii05648|xy_net  ;
wire nc577 ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1929]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1930]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2029]_net  ;
wire \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2030]_net  ;
wire \u_if_t_data6_reg[5].sclk1  ;
wire \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7].mclk1b  ;
wire \ii06134|xy_net  ;
wire nc576 ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[751]_net  ;
wire \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1561]_net  ;
wire nc575 ;
wire nc574 ;
wire \u_if_t_data8_reg[1]|qx_net  ;
wire nc573 ;
ADD_1BIT carry_10_6__ADD_4 (
	. a ( \carry_10_6__ADD_4.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]|qx_net  ),
	. ci ( \carry_10_6__ADD_3|co_net  ),
	. co ( \carry_10_6__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_10_6__ADD_4|pb_net  ),
	. s ( \carry_10_6__ADD_4|s_net  )
);
CFG_NOTINV \carry_10_ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_ADD_4.ainv  )
);
defparam \carry_10_ADD_4.notinv0 .SEL = 1;
ADD_1BIT carry_10_6__ADD_5 (
	. a ( \carry_10_6__ADD_5.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5]|qx_net  ),
	. ci ( \carry_10_6__ADD_4|co_net  ),
	. co ( \carry_10_6__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_10_6__ADD_5|pb_net  ),
	. s ( \carry_10_6__ADD_5|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24] .CLKSRSEL = 1'b1;
ADD_1BIT carry_10_6__ADD_6 (
	. a ( \carry_10_6__ADD_6.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]|qx_net  ),
	. ci ( \carry_10_6__ADD_5|co_net  ),
	. co ( \carry_10_6__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_10_6__ADD_6|pb_net  ),
	. s ( \carry_10_6__ADD_6|s_net  )
);
EMBMUX5S4 C102R65emb5k_misc_1_u2_b_mux (
	. i0 ( \u_if_t_data7_reg[4]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_2 )
);
defparam C102R65emb5k_misc_1_u2_b_mux.SEL = 4'b0000;
ADD_1BIT carry_10_6__ADD_7 (
	. a ( \carry_10_6__ADD_7.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]|qx_net  ),
	. ci ( \carry_10_6__ADD_6|co_net  ),
	. co ( \carry_10_6__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_10_6__ADD_7|pb_net  ),
	. s ( \carry_10_6__ADD_7|s_net  )
);
ADD_1BIT carry_10_6__ADD_8 (
	. a ( \carry_10_6__ADD_8.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]|qx_net  ),
	. ci ( \C88R59_csi_logic|cin_net  ),
	. co ( \carry_10_6__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_10_6__ADD_8|s_net  )
);
REG2CKSR u_FDMA_fdma_wstart_locked_reg (
	. di ( \ii06030|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_wareq_reg.mclk1b  ),
	. qx ( \u_FDMA_fdma_wstart_locked_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_wareq_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_wareq_reg.sr1  )
);
defparam u_FDMA_fdma_wstart_locked_reg.PRESET = 0;
defparam u_FDMA_fdma_wstart_locked_reg.CLKSRSEL = 1'b1;
ADD_1BIT carry_10_6__ADD_9 (
	. a ( \carry_10_6__ADD_9.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]|qx_net  ),
	. ci ( \carry_10_6__ADD_8|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_10_6__ADD_9|s_net  )
);
REG2CKSR u_if_T_S_reg_1__dup_5_ (
	. di ( \ii06115|xy_net  ),
	. mclk0b ( \u_if_T_S_reg_1__dup_5_.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_T_S_reg_1__dup_5_|qx_net  ),
	. sclk0 ( \u_if_T_S_reg_1__dup_5_.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_T_S_reg_1__dup_5_.sr1  ),
	. sr1 ( )
);
defparam u_if_T_S_reg_1__dup_5_.PRESET = 0;
defparam u_if_T_S_reg_1__dup_5_.CLKSRSEL = 1'b0;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[9]  (
	. di ( \ii05659|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[26].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[26].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[9] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR u_FDMA_axi_rstart_locked_reg (
	. di ( \ii05884|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_wvalid_reg.mclk1b  ),
	. qx ( \u_FDMA_axi_rstart_locked_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_wvalid_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_wvalid_reg.sr1  )
);
defparam u_FDMA_axi_rstart_locked_reg.PRESET = 0;
defparam u_FDMA_axi_rstart_locked_reg.CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_3__ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_3__ADD_7.ainv  )
);
defparam \carry_8_3__ADD_7.notinv0 .SEL = 1;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg (
	. di ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.PRESET = 1;
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[0]  (
	. di ( \ii05888|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[0] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[0] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R65emb5k_misc_1_u1_b_mux (
	. i0 ( \u_if_t_data7_reg[3]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_1 )
);
defparam C102R65emb5k_misc_1_u1_b_mux.SEL = 4'b0000;
CFG_NOTINV \carry_8_2__ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_2__ADD_6.ainv  )
);
defparam \carry_8_2__ADD_6.notinv0 .SEL = 1;
LRAM64 ii06585 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2211 ,
		/* f [4] (nc) */ nc2212 ,
		/* f [3] (nc) */ nc2213 ,
		/* f [2] (nc) */ nc2214 ,
		/* f [1] (nc) */ nc2215 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06585|xy_net  )
);
defparam ii06585.mode = 3'h0;
defparam ii06585.config_data = 64'haaaaaaaaaaaaaaaa;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg (
	. di ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.sr1  ),
	. sr1 ( )
);
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.PRESET = 1;
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.CLKSRSEL = 1'b0;
FG6X2 ii06586 (
	. f ( {
		/* f [5] (nc) */ nc2216 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net ,
		/* f [3] (nc) */ nc2217 ,
		/* f [2] (nc) */ nc2218 ,
		/* f [1] (nc) */ nc2219 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06586|xy_net  )
);
defparam ii06586.mode = 1'b0;
defparam ii06586.config_data = 64'haaaaffffaaaaffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26] .CLKSRSEL = 1'b1;
FG6X2 ii06587 (
	. f ( {
		/* f [5] (nc) */ nc2220 ,
		/* f [4] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [3] (nc) */ nc2221 ,
		/* f [2] (nc) */ nc2222 ,
		/* f [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[0]_net ,
		/* f [0] (nc) */ nc2223 
	} ),
	. x ( ),
	. xy ( \ii06587|xy_net  )
);
defparam ii06587.mode = 1'b0;
defparam ii06587.config_data = 64'h3333ffff3333ffff;
CARRY_SKIP_IN C84R64_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_10_ADD_7|co_net  ),
	. cin ( \C84R64_csi_logic|cin_net  ),
	. cskip4 ( \carry_10_ADD_3|co_net  ),
	. cskip8 ( \C84R63_csi_logic|cin_net  ),
	. p03 ( \C84R63_and4_logic|o_net  ),
	. p07 ( \C84R63_cso_logic|p8outb_net  ),
	. p47 ( \C84R63_cso_logic|p4outb_net  ),
	. ripple ( \C84R63_cso_logic|r4outb_net  )
);
defparam C84R64_csi_logic.ALLOW_SKIP = 1;
defparam C84R64_csi_logic.CIN_BELOW = 1;
CFG_NOTINV \carry_8_1__ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_1__ADD_5.ainv  )
);
defparam \carry_8_1__ADD_5.notinv0 .SEL = 1;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[1]  (
	. di ( \ii05946|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[12].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[12].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[1] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[1] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_9.ainv  )
);
defparam \carry_32_ADD_9.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10]  (
	. di ( \ii06306|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR u_if_T_S_reg_1__dup (
	. di ( \ii06115|xy_net  ),
	. mclk0b ( \u_if_T_S_reg_1__dup.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_T_S_reg_1__dup|qx_net  ),
	. sclk0 ( \u_if_T_S_reg_1__dup.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_T_S_reg_1__dup.sr1  ),
	. sr1 ( )
);
defparam u_if_T_S_reg_1__dup.PRESET = 0;
defparam u_if_T_S_reg_1__dup.CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_0__ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_0__ADD_4.ainv  )
);
defparam \carry_8_0__ADD_4.notinv0 .SEL = 1;
ADD_1BIT carry_8_2__ADD_0 (
	. a ( \carry_8_2__ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C72R32_csi_logic|cin_net  ),
	. co ( \carry_8_2__ADD_0|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
LBUF \u_FDMA_rfdma_cnt_reg[2].lbuf1  (
	. asr ( \u_FDMA_rfdma_cnt_reg[2].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05889|xy_net  ),
	. mclkb ( \u_FDMA_rfdma_cnt_reg[2].mclk1b  ),
	. sclk ( \u_FDMA_rfdma_cnt_reg[2].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_rfdma_cnt_reg[2].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_rfdma_cnt_reg[2].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_rfdma_cnt_reg[2].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[2].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_rfdma_cnt_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_rfdma_cnt_reg[2].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b0;
EMBMUX5S4 C102R65emb5k_misc_1_u0_b_mux (
	. i0 ( \u_if_t_data7_reg[2]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_0 )
);
defparam C102R65emb5k_misc_1_u0_b_mux.SEL = 4'b0000;
ADD_1BIT carry_8_2__ADD_1 (
	. a ( \carry_8_2__ADD_1.ainv  ),
	. b ( \clk_rst_manage_ins_rst_wait_cnt_reg[1]|qx_net  ),
	. ci ( \carry_8_2__ADD_0|co_net  ),
	. co ( \carry_8_2__ADD_1|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_2__ADD_1|s_net  )
);
ADD_1BIT carry_8_2__ADD_2 (
	. a ( \carry_8_2__ADD_2.ainv  ),
	. b ( \clk_rst_manage_ins_rst_wait_cnt_reg[2]|qx_net  ),
	. ci ( \carry_8_2__ADD_1|co_net  ),
	. co ( \carry_8_2__ADD_2|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_2__ADD_2|s_net  )
);
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[2]  (
	. di ( \ii05947|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[2] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[2] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_4__ADD_26.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_26.ainv  )
);
defparam \carry_32_4__ADD_26.notinv0 .SEL = 1;
ADD_1BIT carry_8_2__ADD_3 (
	. a ( \carry_8_2__ADD_3.ainv  ),
	. b ( \clk_rst_manage_ins_rst_wait_cnt_reg[3]|qx_net  ),
	. ci ( \carry_8_2__ADD_2|co_net  ),
	. co ( \carry_8_2__ADD_3|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_2__ADD_3|s_net  )
);
ADD_1BIT carry_8_2__ADD_4 (
	. a ( \carry_8_2__ADD_4.ainv  ),
	. b ( \clk_rst_manage_ins_rst_wait_cnt_reg[4]|qx_net  ),
	. ci ( \carry_8_2__ADD_3|co_net  ),
	. co ( \carry_8_2__ADD_4|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_2__ADD_4|s_net  )
);
ADD_1BIT carry_8_2__ADD_5 (
	. a ( \carry_8_2__ADD_5.ainv  ),
	. b ( \clk_rst_manage_ins_rst_wait_cnt_reg[5]|qx_net  ),
	. ci ( \carry_8_2__ADD_4|co_net  ),
	. co ( \carry_8_2__ADD_5|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_2__ADD_5|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11]  (
	. di ( \ii06308|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11] .CLKSRSEL = 1'b1;
ADD_1BIT carry_8_2__ADD_6 (
	. a ( \carry_8_2__ADD_6.ainv  ),
	. b ( \clk_rst_manage_ins_rst_wait_cnt_reg[6]|qx_net  ),
	. ci ( \carry_8_2__ADD_5|co_net  ),
	. co ( \carry_8_2__ADD_6|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_2__ADD_6|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28] .CLKSRSEL = 1'b1;
ADD_1BIT carry_8_2__ADD_7 (
	. a ( \carry_8_2__ADD_7.ainv  ),
	. b ( \clk_rst_manage_ins_rst_wait_cnt_reg[7]|qx_net  ),
	. ci ( \carry_8_2__ADD_6|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_2__ADD_7|s_net  )
);
CFGINV C78R34_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C78R34_altinv|o_net  )
);
defparam C78R34_altinv.SEL = 0;
CARRY_SKIP_IN C96R82_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_32_4__ADD_23|co_net  ),
	. cin ( \C96R82_csi_logic|cin_net  ),
	. cskip4 ( \carry_32_4__ADD_19|co_net  ),
	. cskip8 ( \C96R81_csi_logic|cin_net  ),
	. p03 ( \C96R81_and4_logic|o_net  ),
	. p07 ( \C96R81_cso_logic|p8outb_net  ),
	. p47 ( \C96R81_cso_logic|p4outb_net  ),
	. ripple ( \C96R81_cso_logic|r4outb_net  )
);
defparam C96R82_csi_logic.ALLOW_SKIP = 1;
defparam C96R82_csi_logic.CIN_BELOW = 1;
CFG_NOTINV \carry_16_5__ADD_13.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[13]|qx_net  ),
	. o ( \carry_16_5__ADD_13.ainv  )
);
defparam \carry_16_5__ADD_13.notinv0 .SEL = 0;
CFG_NOTINV \carry_16_ADD_8.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[8]|qx_net  ),
	. o ( \carry_16_ADD_8.ainv  )
);
defparam \carry_16_ADD_8.notinv0 .SEL = 0;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[3]  (
	. di ( \ii05948|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[3] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[3] .CLKSRSEL = 1'b1;
CARRY_SKIP_OUT C84R63_cso_logic (
	. p0b ( \carry_10_ADD_4|pb_net  ),
	. p1b ( \carry_10_ADD_5|pb_net  ),
	. p2b ( \carry_10_ADD_6|pb_net  ),
	. p3b ( \carry_10_ADD_7|pb_net  ),
	. p4outb ( \C84R63_cso_logic|p4outb_net  ),
	. p8outb ( \C84R63_cso_logic|p8outb_net  ),
	. plower4 ( \C84R63_and4_logic|o_net  ),
	. r4outb ( \C84R63_cso_logic|r4outb_net  )
);
REG2CKSR \u_if_t_data1_reg[0]  (
	. di ( \ii06160|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data1_reg[0].mclk1b  ),
	. qx ( \u_if_t_data1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data1_reg[0].sr1  )
);
defparam \u_if_t_data1_reg[0] .PRESET = 0;
defparam \u_if_t_data1_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]  (
	. di ( \ii06310|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[10]  (
	. di ( \ii06011|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[10].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[10] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]  (
	. di ( \ii06393|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0] .CLKSRSEL = 1'b1;
IOC_LVDS \io_CLK_25M_inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( )
,
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. oen ( ),
	. q ( )
,
	. rstn ( ),
	. rxd_dr ( \io_CLK_25M_inst|f_id[0]_net  ),
	. rxd_in ( \io_CLK_25M_inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_CLK_25M_inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_CLK_25M_inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b0000;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b000;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_CLK_25M_inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
CFG_NOTINV \carry_32_4__ADD_5.notinv0  (
	. i ( \u_FDMA_axi_awaddr_reg[5]|qx_net  ),
	. o ( \carry_32_4__ADD_5.ainv  )
);
defparam \carry_32_4__ADD_5.notinv0 .SEL = 1;
CFG_NOTINV \carry_32_ADD_17.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_17.ainv  )
);
defparam \carry_32_ADD_17.notinv0 .SEL = 1;
REG2CKSR \u_FDMA_wfdma_cnt_reg[10]  (
	. di ( \ii06092|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[7].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[7].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[10] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[4]  (
	. di ( \ii05949|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[4] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[4] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_8.ainv  )
);
defparam \carry_11_ADD_8.notinv0 .SEL = 1;
REG2CKSR \u_if_t_data1_reg[1]  (
	. di ( \ii06163|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data5_reg[6].mclk1b  ),
	. qx ( \u_if_t_data1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data5_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data5_reg[6].sr1  )
);
defparam \u_if_t_data1_reg[1] .PRESET = 0;
defparam \u_if_t_data1_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13]  (
	. di ( \ii06312|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[11]  (
	. di ( \ii06012|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[11].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[11].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[11] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[11] .CLKSRSEL = 1'b1;
ADD_1BIT carry_11_8__ADD_0 (
	. a ( \carry_11_8__ADD_0.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0]|qx_net  ),
	. ci ( \C82R57_csi_logic|cin_net  ),
	. co ( \carry_11_8__ADD_0|co_net  ),
	. p ( \carry_11_8__ADD_0|p_net  ),
	. pb ( ),
	. s ( \carry_11_8__ADD_0|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1]  (
	. di ( \ii06395|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1] .CLKSRSEL = 1'b0;
ADD_1BIT carry_11_8__ADD_1 (
	. a ( \carry_11_8__ADD_1.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1]|qx_net  ),
	. ci ( \carry_11_8__ADD_0|co_net  ),
	. co ( \carry_11_8__ADD_1|co_net  ),
	. p ( \carry_11_8__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_11_8__ADD_1|s_net  )
);
FG6X2 ii05674_dup (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] (nc) */ nc2224 ,
		/* f [3] (nc) */ nc2225 ,
		/* f [2] (nc) */ nc2226 ,
		/* f [1] */ \ii05673|xy_net ,
		/* f [0] */ \ii05666|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05674_dup|xy_net  )
);
defparam ii05674_dup.mode = 1'b0;
defparam ii05674_dup.config_data = 64'h1111111100000000;
ADD_1BIT carry_11_8__ADD_2 (
	. a ( \carry_11_8__ADD_2.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2]|qx_net  ),
	. ci ( \carry_11_8__ADD_1|co_net  ),
	. co ( \carry_11_8__ADD_2|co_net  ),
	. p ( \carry_11_8__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_11_8__ADD_2|s_net  )
);
ADD_1BIT carry_16_5__ADD_0 (
	. a ( \carry_16_5__ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C52R79_csi_logic|cin_net  ),
	. co ( \carry_16_5__ADD_0|co_net  ),
	. p ( \carry_16_5__ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
ADD_1BIT carry_11_8__ADD_3 (
	. a ( \carry_11_8__ADD_3.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3]|qx_net  ),
	. ci ( \carry_11_8__ADD_2|co_net  ),
	. co ( \carry_11_8__ADD_3|co_net  ),
	. p ( \carry_11_8__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_11_8__ADD_3|s_net  )
);
ADD_1BIT carry_16_5__ADD_1 (
	. a ( \carry_16_5__ADD_1.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_0|co_net  ),
	. co ( \carry_16_5__ADD_1|co_net  ),
	. p ( \carry_16_5__ADD_1|p_net  ),
	. pb ( ),
	. s ( )
);
ADD_1BIT carry_11_8__ADD_4 (
	. a ( \carry_11_8__ADD_4.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4]|qx_net  ),
	. ci ( \carry_11_8__ADD_3|co_net  ),
	. co ( \carry_11_8__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_11_8__ADD_4|pb_net  ),
	. s ( \carry_11_8__ADD_4|s_net  )
);
ADD_1BIT carry_16_5__ADD_2 (
	. a ( \carry_16_5__ADD_2.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_1|co_net  ),
	. co ( \carry_16_5__ADD_2|co_net  ),
	. p ( \carry_16_5__ADD_2|p_net  ),
	. pb ( ),
	. s ( )
);
ADD_1BIT carry_11_8__ADD_5 (
	. a ( \carry_11_8__ADD_5.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5]|qx_net  ),
	. ci ( \carry_11_8__ADD_4|co_net  ),
	. co ( \carry_11_8__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_11_8__ADD_5|pb_net  ),
	. s ( \carry_11_8__ADD_5|s_net  )
);
ADD_1BIT carry_16_5__ADD_3 (
	. a ( \carry_16_5__ADD_3.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_2|co_net  ),
	. co ( \carry_16_5__ADD_3|co_net  ),
	. p ( \carry_16_5__ADD_3|p_net  ),
	. pb ( ),
	. s ( )
);
REG2CKSR \u_FDMA_wfdma_cnt_reg[11]  (
	. di ( \ii06094|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[7].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[7].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[11] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[5]  (
	. di ( \ii05950|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[5] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[5] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R69emb5k_misc_1_u9_b_mux (
	. i0 ( \u_if_fdma_rareq_reg|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_9 )
);
defparam C102R69emb5k_misc_1_u9_b_mux.SEL = 4'b0000;
ADD_1BIT carry_11_8__ADD_6 (
	. a ( \carry_11_8__ADD_6.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6]|qx_net  ),
	. ci ( \carry_11_8__ADD_5|co_net  ),
	. co ( \carry_11_8__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_11_8__ADD_6|pb_net  ),
	. s ( \carry_11_8__ADD_6|s_net  )
);
ADD_1BIT carry_16_5__ADD_4 (
	. a ( \carry_16_5__ADD_4.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_3|co_net  ),
	. co ( \carry_16_5__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_16_5__ADD_4|pb_net  ),
	. s ( )
);
REG2CKSR u_if_fdma_wareq_reg (
	. di ( \ii06146|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_wareq_reg.mclk1b  ),
	. qx ( \u_if_fdma_wareq_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_wareq_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_wareq_reg.sr1  )
);
defparam u_if_fdma_wareq_reg.PRESET = 0;
defparam u_if_fdma_wareq_reg.CLKSRSEL = 1'b1;
CARRY_SKIP_OUT C96R81_cso_logic (
	. p0b ( \carry_32_4__ADD_20|pb_net  ),
	. p1b ( \carry_32_4__ADD_21|pb_net  ),
	. p2b ( \carry_32_4__ADD_22|pb_net  ),
	. p3b ( \carry_32_4__ADD_23|pb_net  ),
	. p4outb ( \C96R81_cso_logic|p4outb_net  ),
	. p8outb ( \C96R81_cso_logic|p8outb_net  ),
	. plower4 ( \C96R81_and4_logic|o_net  ),
	. r4outb ( \C96R81_cso_logic|r4outb_net  )
);
CARRY_SKIP_IN C78R34_csi_logic (
	. c0alt ( \C78R34_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C78R34_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C78R34_csi_logic.ALLOW_SKIP = 0;
defparam C78R34_csi_logic.CIN_BELOW = 0;
ADD_1BIT carry_11_8__ADD_7 (
	. a ( \carry_11_8__ADD_7.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7]|qx_net  ),
	. ci ( \carry_11_8__ADD_6|co_net  ),
	. co ( \carry_11_8__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_11_8__ADD_7|pb_net  ),
	. s ( \carry_11_8__ADD_7|s_net  )
);
ADD_1BIT carry_16_5__ADD_5 (
	. a ( \carry_16_5__ADD_5.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_4|co_net  ),
	. co ( \carry_16_5__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_16_5__ADD_5|pb_net  ),
	. s ( )
);
REG2CKSR \u_if_t_data1_reg[2]  (
	. di ( \ii06164|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data6_reg[6].mclk1b  ),
	. qx ( \u_if_t_data1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data6_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data6_reg[6].sr1  )
);
defparam \u_if_t_data1_reg[2] .PRESET = 0;
defparam \u_if_t_data1_reg[2] .CLKSRSEL = 1'b1;
ADD_1BIT carry_11_8__ADD_8 (
	. a ( \carry_11_8__ADD_8.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8]|qx_net  ),
	. ci ( \C82R58_csi_logic|cin_net  ),
	. co ( \carry_11_8__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_11_8__ADD_8|s_net  )
);
ADD_1BIT carry_16_5__ADD_6 (
	. a ( \carry_16_5__ADD_6.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_5|co_net  ),
	. co ( \carry_16_5__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_16_5__ADD_6|pb_net  ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14]  (
	. di ( \ii06314|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[12]  (
	. di ( \ii06013|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[12] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[12] .CLKSRSEL = 1'b1;
ADD_1BIT carry_11_8__ADD_9 (
	. a ( \carry_11_8__ADD_9.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9]|qx_net  ),
	. ci ( \carry_11_8__ADD_8|co_net  ),
	. co ( \carry_11_8__ADD_9|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_11_8__ADD_9|s_net  )
);
ADD_1BIT carry_16_5__ADD_7 (
	. a ( \carry_16_5__ADD_7.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_6|co_net  ),
	. co ( \carry_16_5__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_16_5__ADD_7|pb_net  ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32]  (
	. di ( \PCKRTINSERT_C110R74_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]  (
	. di ( \ii06397|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2] .CLKSRSEL = 1'b1;
ADD_1BIT carry_16_5__ADD_8 (
	. a ( \carry_16_5__ADD_8.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \C52R80_csi_logic|cin_net  ),
	. co ( \carry_16_5__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
ADD_1BIT carry_16_5__ADD_9 (
	. a ( \carry_16_5__ADD_9.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_8|co_net  ),
	. co ( \carry_16_5__ADD_9|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_5__ADD_9|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0]  (
	. di ( \ii06407|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0] .CLKSRSEL = 1'b0;
CARRY_SKIP_OUT C52R79_cso_logic (
	. p0b ( \carry_16_5__ADD_4|pb_net  ),
	. p1b ( \carry_16_5__ADD_5|pb_net  ),
	. p2b ( \carry_16_5__ADD_6|pb_net  ),
	. p3b ( \carry_16_5__ADD_7|pb_net  ),
	. p4outb ( \C52R79_cso_logic|p4outb_net  ),
	. p8outb ( \C52R79_cso_logic|p8outb_net  ),
	. plower4 ( \C52R79_and4_logic|o_net  ),
	. r4outb ( \C52R79_cso_logic|r4outb_net  )
);
CFG_NOTINV \carry_10_ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_ADD_9.ainv  )
);
defparam \carry_10_ADD_9.notinv0 .SEL = 1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1 .CFG_INV_EN = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_FDMA_wfdma_cnt_reg[12]  (
	. di ( \ii06096|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[6].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[12] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[6]  (
	. di ( \ii05951|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[6] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[6] .CLKSRSEL = 1'b1;
CFGINV C84R63_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C84R63_altinv|o_net  )
);
defparam C84R63_altinv.SEL = 0;
REG2CKSR \u_if_t_data1_reg[3]  (
	. di ( \ii06165|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data6_reg[6].mclk1b  ),
	. qx ( \u_if_t_data1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data6_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data6_reg[6].sr1  )
);
defparam \u_if_t_data1_reg[3] .PRESET = 0;
defparam \u_if_t_data1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15]  (
	. di ( \ii06316|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[13]  (
	. di ( \ii06014|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[0].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[0].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[13] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33]  (
	. di ( \PCKRTINSERT_C110R74_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3]  (
	. di ( \ii06398|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10] .CLKSRSEL = 1'b0;
EMBMUX5S4 C102R69emb5k_misc_1_u8_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_8 )
);
defparam C102R69emb5k_misc_1_u8_b_mux.SEL = 4'b0000;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1]  (
	. di ( \ii06419|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_wfdma_cnt_reg[13]  (
	. di ( \ii06097|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[6].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[13] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[7]  (
	. di ( \ii05952|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[7] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[7] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_16_ADD_14.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[14]|qx_net  ),
	. o ( \carry_16_ADD_14.ainv  )
);
defparam \carry_16_ADD_14.notinv0 .SEL = 0;
REG2CKSR \u_if_t_data1_reg[4]  (
	. di ( \ii06166|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data6_reg[6].mclk1b  ),
	. qx ( \u_if_t_data1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data6_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data6_reg[6].sr1  )
);
defparam \u_if_t_data1_reg[4] .PRESET = 0;
defparam \u_if_t_data1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16]  (
	. di ( \ii06318|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[14]  (
	. di ( \ii06015|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[14] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[14] .CLKSRSEL = 1'b1;
IOC_CMOS \io_jtag_tck_inst.ioc_cmos_inst0  (
	. clk_en ( ),
	. f_id ( )
,
	. f_od ( \io_jtag_tck_inst.f_od  ),
	. f_oen ( \io_jtag_tck_inst.f_oen  ),
	. fclk ( ),
	. id ( \io_jtag_tck_inst.id  ),
	. od ( )
,
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_FOEN_SELN = 1'b1;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_OEN_RSTN_EN = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_DDR = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_FCLK_GATE_EN = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_OEN_SETN_EN = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_ID_RSTN_EN = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_SETN_INV = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_CLK_INV = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_FIN_SELN = 1'b1;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_FOUT_SELN = 1'b1;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_ID_SETN_EN = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_RSTN_SYNC = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_RSTN_INV = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_OD_RSTN_EN = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_DDR_NREG = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_SETN_SYNC = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_OD_SETN_EN = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_DDR_PREG = 0;
defparam \io_jtag_tck_inst.ioc_cmos_inst0 .CFG_DDR_REG = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34] .CLKSRSEL = 1'b0;
BASIC_IO \io_spi0_mosi_inst.basic_io_inst0  (
	. PAD ( spi0_mosi ),
	. f_od ( \io_spi0_mosi_inst.f_od  ),
	. f_oen ( \io_spi0_mosi_inst.f_oen  ),
	. id ( \io_spi0_mosi_inst.id  )
);
defparam \io_spi0_mosi_inst.basic_io_inst0 .VPCI_EN = 0;
defparam \io_spi0_mosi_inst.basic_io_inst0 .CFG_OEN_SEL = 1;
defparam \io_spi0_mosi_inst.basic_io_inst0 .CFG_KEEP = 0;
defparam \io_spi0_mosi_inst.basic_io_inst0 .CFG_PDR = 15;
defparam \io_spi0_mosi_inst.basic_io_inst0 .CFG_NS_LV = 3;
defparam \io_spi0_mosi_inst.basic_io_inst0 .CFG_RX_DIG_EN = 0;
defparam \io_spi0_mosi_inst.basic_io_inst0 .CFG_OUT_SEL = 1;
defparam \io_spi0_mosi_inst.basic_io_inst0 .CFG_NDR = 15;
LBUF \clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0  (
	. asr ( \clk_rst_manage_ins_sys_rstn_flag_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \clk_rst_manage_ins_sys_rstn_flag_reg.mclk1b  ),
	. sclk ( \clk_rst_manage_ins_sys_rstn_flag_reg.sclk1  ),
	. sr ( \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net  )
);
defparam \clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0 .CFG_SYNC = 0;
defparam \clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0 .CFG_LAT = 0;
defparam \clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0 .CFG_INV = 0;
defparam \clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0 .CFG_INV_EN = 0;
defparam \clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0 .CFG_EN = 1'b0;
defparam \clk_rst_manage_ins_sys_rstn_flag_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2]  (
	. di ( \ii06430|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_4__ADD_14.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_14.ainv  )
);
defparam \carry_32_4__ADD_14.notinv0 .SEL = 1;
REG2CKSR \u_FDMA_wfdma_cnt_reg[14]  (
	. di ( \ii06098|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[6].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[14] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[8]  (
	. di ( \ii05953|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[8] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[8] .CLKSRSEL = 1'b1;
BASIC_IO \io_jtag_tms_inst.basic_io_inst0  (
	. PAD ( jtag_tms ),
	. f_od ( \io_jtag_tms_inst.f_od  ),
	. f_oen ( \io_jtag_tms_inst.f_oen  ),
	. id ( \io_jtag_tms_inst.id  )
);
defparam \io_jtag_tms_inst.basic_io_inst0 .VPCI_EN = 0;
defparam \io_jtag_tms_inst.basic_io_inst0 .CFG_OEN_SEL = 0;
defparam \io_jtag_tms_inst.basic_io_inst0 .CFG_KEEP = 0;
defparam \io_jtag_tms_inst.basic_io_inst0 .CFG_PDR = 0;
defparam \io_jtag_tms_inst.basic_io_inst0 .CFG_NS_LV = 3;
defparam \io_jtag_tms_inst.basic_io_inst0 .CFG_RX_DIG_EN = 1;
defparam \io_jtag_tms_inst.basic_io_inst0 .CFG_OUT_SEL = 0;
defparam \io_jtag_tms_inst.basic_io_inst0 .CFG_NDR = 0;
REG2CKSR \u_if_t_data1_reg[5]  (
	. di ( \PCKRTINSERT_C120R80_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data6_reg[6].mclk1b  ),
	. qx ( \u_if_t_data1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data6_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data6_reg[6].sr1  )
);
defparam \u_if_t_data1_reg[5] .PRESET = 0;
defparam \u_if_t_data1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17]  (
	. di ( \ii06320|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[15]  (
	. di ( \ii06016|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[15] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[15] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R69emb5k_misc_1_u7_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_7 )
);
defparam C102R69emb5k_misc_1_u7_b_mux.SEL = 4'b0000;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35]  (
	. di ( \PCKRTINSERT_C110R74_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35] .CLKSRSEL = 1'b1;
GND GND_0_inst (
	. Y ( \GND_0_inst|Y_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3]  (
	. di ( \ii06440|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3] .CLKSRSEL = 1'b1;
VCC VCC_0_inst (
	. Y ( \VCC_0_inst|Y_net  )
);
REG2CKSR \u_FDMA_wfdma_cnt_reg[15]  (
	. di ( \ii06099|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[7].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[7].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[15] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[9]  (
	. di ( \ii05954|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[9] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data1_reg[6]  (
	. di ( \ii06170|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data6_reg[6].mclk1b  ),
	. qx ( \u_if_t_data1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data6_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data6_reg[6].sr1  )
);
defparam \u_if_t_data1_reg[6] .PRESET = 0;
defparam \u_if_t_data1_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18]  (
	. di ( \ii06322|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_8__ADD_3.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3]|qx_net  ),
	. o ( \carry_11_8__ADD_3.ainv  )
);
defparam \carry_11_8__ADD_3.notinv0 .SEL = 1;
CFG_NOTINV \carry_16_5__ADD_1.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[1]|qx_net  ),
	. o ( \carry_16_5__ADD_1.ainv  )
);
defparam \carry_16_5__ADD_1.notinv0 .SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4]  (
	. di ( \ii06441|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4] .CLKSRSEL = 1'b1;
LRAM64 ii05334 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2227 ,
		/* f [4] (nc) */ nc2228 ,
		/* f [3] (nc) */ nc2229 ,
		/* f [2] (nc) */ nc2230 ,
		/* f [1] */ \u_FDMA_wburst_len_reg[0]|qx_net ,
		/* f [0] (nc) */ nc2231 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05334|xy_net  )
);
defparam ii05334.mode = 3'h0;
defparam ii05334.config_data = 64'hcccccccccccccccc;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0 .CFG_INV_EN = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].lbuf0 .CFG_ALLOW_SR = 1'b1;
EMBMUX5S4 C102R69emb5k_misc_1_u6_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_6 )
);
defparam C102R69emb5k_misc_1_u6_b_mux.SEL = 4'b0000;
FG6X2 ii05335 (
	. f ( {
		/* f [5] (nc) */ nc2232 ,
		/* f [4] */ \u_FDMA_wburst_len_reg[1]|qx_net ,
		/* f [3] (nc) */ nc2233 ,
		/* f [2] (nc) */ nc2234 ,
		/* f [1] (nc) */ nc2235 ,
		/* f [0] */ \u_FDMA_wburst_len_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05335|xy_net  )
);
defparam ii05335.mode = 1'b0;
defparam ii05335.config_data = 64'h5555aaaa5555aaaa;
CFG_NOTINV \carry_10_6__ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_6__ADD_3.ainv  )
);
defparam \carry_10_6__ADD_3.notinv0 .SEL = 1;
FG6X2 ii05336 (
	. f ( {
		/* f [5] (nc) */ nc2236 ,
		/* f [4] */ \u_FDMA_wburst_len_reg[2]|qx_net ,
		/* f [3] (nc) */ nc2237 ,
		/* f [2] (nc) */ nc2238 ,
		/* f [1] */ \u_FDMA_wburst_len_reg[0]|qx_net ,
		/* f [0] */ \u_FDMA_wburst_len_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05336|xy_net  )
);
defparam ii05336.mode = 1'b0;
defparam ii05336.config_data = 64'h1111eeee1111eeee;
REG2CKSR \u_if_t_data1_reg[7]  (
	. di ( \ii06171|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data6_reg[6].mclk1b  ),
	. qx ( \u_if_t_data1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data6_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data6_reg[6].sr1  )
);
defparam \u_if_t_data1_reg[7] .PRESET = 0;
defparam \u_if_t_data1_reg[7] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_7__ADD_2.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0]|qx_net  ),
	. o ( \carry_11_7__ADD_2.ainv  )
);
defparam \carry_11_7__ADD_2.notinv0 .SEL = 0;
LRAM64 ii05337 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_wburst_len_reg[2]|qx_net ,
		/* f [4] (nc) */ nc2239 ,
		/* f [3] */ \u_FDMA_wburst_len_reg[0]|qx_net ,
		/* f [2] */ \u_FDMA_wburst_len_reg[1]|qx_net ,
		/* f [1] */ \u_FDMA_wburst_len_reg[3]|qx_net ,
		/* f [0] (nc) */ nc2240 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05337|xy_net  )
);
defparam ii05337.mode = 3'h0;
defparam ii05337.config_data = 64'h33333333333c333c;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20]  (
	. di ( \ii06328|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]  (
	. di ( \ii06324|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19] .CLKSRSEL = 1'b1;
LRAM64 ii05338 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_wburst_len_reg[3]|qx_net ,
		/* f [4] */ \u_FDMA_wburst_len_reg[2]|qx_net ,
		/* f [3] (nc) */ nc2241 ,
		/* f [2] (nc) */ nc2242 ,
		/* f [1] */ \u_FDMA_wburst_len_reg[0]|qx_net ,
		/* f [0] */ \u_FDMA_wburst_len_reg[1]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05338|xy_net  )
);
defparam ii05338.mode = 3'h0;
defparam ii05338.config_data = 64'hffffffffffffeeee;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37]  (
	. di ( \PCKRTINSERT_C110R74_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37] .CLKSRSEL = 1'b1;
FG6X2 ii05339 (
	. f ( {
		/* f [5] */ \u_FDMA_axi_wvalid_reg|qx_net ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[6]|qx_net ,
		/* f [3] */ \u_FDMA_wburst_len_reg[4]|qx_net ,
		/* f [2] */ \u_FDMA_wburst_cnt_reg[8]|qx_net ,
		/* f [1] */ \u_FDMA_wburst_cnt_reg[7]|qx_net ,
		/* f [0] */ \ii05338|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05339|xy_net  )
);
defparam ii05339.mode = 1'b0;
defparam ii05339.config_data = 64'hfff7fcfcffffffff;
FG6X2 ii05340 (
	. f ( {
		/* f [5] */ \ii05339|xy_net ,
		/* f [4] */ \ii05336|xy_net ,
		/* f [3] */ \u_FDMA_wburst_cnt_reg[7]|qx_net ,
		/* f [2] */ \u_FDMA_wburst_cnt_reg[2]|qx_net ,
		/* f [1] */ \u_FDMA_wburst_len_reg[4]|qx_net ,
		/* f [0] */ \ii05338|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05340|xy_net  )
);
defparam ii05340.mode = 1'b0;
defparam ii05340.config_data = 64'h0f2ff0f2ffffffff;
LBUF \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii05341 (
	. f ( {
		/* f [5] (nc) */ nc2243 ,
		/* f [4] (nc) */ nc2244 ,
		/* f [3] (nc) */ nc2245 ,
		/* f [2] (nc) */ nc2246 ,
		/* f [1] */ \u_FDMA_wburst_cnt_reg[3]|qx_net ,
		/* f [0] */ \ii05337|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05341|xy_net  )
);
defparam ii05341.mode = 1'b0;
defparam ii05341.config_data = 64'h6666666666666666;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \clk_rst_manage_ins_rst_wait_cnt_reg[0]  (
	. di ( \ii05570|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_rst_wait_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[0] .PRESET = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii05342 (
	. f ( {
		/* f [5] */ \u_FDMA_wburst_cnt_reg[5]|qx_net ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[7]|qx_net ,
		/* f [3] */ \u_FDMA_wburst_len_reg[0]|qx_net ,
		/* f [2] (nc) */ nc2247 ,
		/* f [1] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net ,
		/* f [0] */ \u_FDMA_wburst_cnt_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05342|xy_net  )
);
defparam ii05342.mode = 1'b0;
defparam ii05342.config_data = 64'hbb77ffffffffbb77;
LRAM64 ii05343 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05342|xy_net ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[1]|qx_net ,
		/* f [3] */ \u_FDMA_wburst_len_reg[1]|qx_net ,
		/* f [2] */ \u_FDMA_wburst_len_reg[0]|qx_net ,
		/* f [1] (nc) */ nc2248 ,
		/* f [0] (nc) */ nc2249 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05343|xy_net  )
);
defparam ii05343.mode = 3'h0;
defparam ii05343.config_data = 64'h0ff0f00fffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5]  (
	. di ( \ii06442|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii05344 (
	. f ( {
		/* f [5] */ \ii05343|xy_net ,
		/* f [4] */ \ii05338|xy_net ,
		/* f [3] */ \u_FDMA_wburst_cnt_reg[4]|qx_net ,
		/* f [2] */ \ii05341|xy_net ,
		/* f [1] */ \u_FDMA_wburst_len_reg[4]|qx_net ,
		/* f [0] */ \ii05340|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05344|xy_net  )
);
defparam ii05344.mode = 1'b0;
defparam ii05344.config_data = 64'hdf7f7fdfffffffff;
LRAM64 ii05345 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_rburst_len_reg[0]|qx_net ,
		/* f [4] (nc) */ nc2250 ,
		/* f [3] (nc) */ nc2251 ,
		/* f [2] (nc) */ nc2252 ,
		/* f [1] (nc) */ nc2253 ,
		/* f [0] (nc) */ nc2254 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05345|xy_net  )
);
defparam ii05345.mode = 3'h0;
defparam ii05345.config_data = 64'hffffffff00000000;
FG6X2 ii05346 (
	. f ( {
		/* f [5] */ \u_FDMA_rburst_len_reg[0]|qx_net ,
		/* f [4] (nc) */ nc2255 ,
		/* f [3] (nc) */ nc2256 ,
		/* f [2] (nc) */ nc2257 ,
		/* f [1] */ \u_FDMA_rburst_len_reg[1]|qx_net ,
		/* f [0] (nc) */ nc2258 
	} ),
	. x ( ),
	. xy ( \ii05346|xy_net  )
);
defparam ii05346.mode = 1'b0;
defparam ii05346.config_data = 64'h33333333cccccccc;
CFG_NOTINV \carry_32_ADD_23.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_23.ainv  )
);
defparam \carry_32_ADD_23.notinv0 .SEL = 1;
LRAM64 ii05347 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2259 ,
		/* f [4] */ \u_FDMA_rburst_len_reg[0]|qx_net ,
		/* f [3] */ \u_FDMA_rburst_len_reg[2]|qx_net ,
		/* f [2] */ \u_FDMA_rburst_len_reg[1]|qx_net ,
		/* f [1] (nc) */ nc2260 ,
		/* f [0] (nc) */ nc2261 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05347|xy_net  )
);
defparam ii05347.mode = 3'h0;
defparam ii05347.config_data = 64'h00ff0ff000ff0ff0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21]  (
	. di ( \ii06330|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21] .CLKSRSEL = 1'b1;
FG6X2 ii05348 (
	. f ( {
		/* f [5] (nc) */ nc2262 ,
		/* f [4] (nc) */ nc2263 ,
		/* f [3] */ \u_FDMA_rburst_len_reg[0]|qx_net ,
		/* f [2] */ \u_FDMA_rburst_len_reg[3]|qx_net ,
		/* f [1] */ \u_FDMA_rburst_len_reg[1]|qx_net ,
		/* f [0] */ \u_FDMA_rburst_len_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05348|xy_net  )
);
defparam ii05348.mode = 1'b0;
defparam ii05348.config_data = 64'h0f1e0f1e0f1e0f1e;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38] .CLKSRSEL = 1'b1;
FG6X2 ii05349 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05349|xy_net  )
);
defparam ii05349.mode = 1'b0;
defparam ii05349.config_data = 64'hffecececffa0a0a0;
LRAM64 ii05350 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05349|xy_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net ,
		/* f [3] (nc) */ nc2264 ,
		/* f [2] (nc) */ nc2265 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05350|xy_net  )
);
defparam ii05350.mode = 3'h0;
defparam ii05350.config_data = 64'h88888888ffff8888;
FG6X2 ii05351 (
	. f ( {
		/* f [5] (nc) */ nc2266 ,
		/* f [4] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[0]_net ,
		/* f [3] */ \ii05350|xy_net ,
		/* f [2] (nc) */ nc2267 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05351|xy_net  )
);
defparam ii05351.mode = 1'b0;
defparam ii05351.config_data = 64'h3333ff553333ff55;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R69emb5k_misc_1_u5_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_5 )
);
defparam C102R69emb5k_misc_1_u5_b_mux.SEL = 4'b0000;
REG2CKSR \clk_rst_manage_ins_rst_wait_cnt_reg[1]  (
	. di ( \carry_8_2__ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_rst_wait_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[1] .PRESET = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6]  (
	. di ( \ii06443|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10]  (
	. di ( \ii06255|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_t_data8_reg[0]  (
	. di ( \ii06231|xy_net  ),
	. mclk0b ( \u_if_t_data8_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data8_reg[0]|qx_net  ),
	. sclk0 ( \u_if_t_data8_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data8_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data8_reg[0] .PRESET = 0;
defparam \u_if_t_data8_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR u_FDMA_axi_arvalid_reg (
	. di ( \ii05778|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_arvalid_reg.mclk1b  ),
	. qx ( \u_FDMA_axi_arvalid_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_arvalid_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_arvalid_reg.sr1  )
);
defparam u_FDMA_axi_arvalid_reg.PRESET = 0;
defparam u_FDMA_axi_arvalid_reg.CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]  (
	. di ( \ii06253|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0] .PRESET = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22]  (
	. di ( \ii06332|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40]  (
	. di ( \PCKRTINSERT_C116R75_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39] .CLKSRSEL = 1'b1;
BRAM18KV1 \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core  (
	. a_addr_ext ( {
		/* a_addr_ext [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net ,
		/* a_addr_ext [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net 
	} ),
	. b_addr_ext ( {
		/* b_addr_ext [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net ,
		/* b_addr_ext [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net 
	} ),
	. c1r1_aa ( {
		/* c1r1_aa [11] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net ,
		/* c1r1_aa [10] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net ,
		/* c1r1_aa [9] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net ,
		/* c1r1_aa [8] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net ,
		/* c1r1_aa [7] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net ,
		/* c1r1_aa [6] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net ,
		/* c1r1_aa [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net ,
		/* c1r1_aa [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net ,
		/* c1r1_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_ab ( {
		/* c1r1_ab [11] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net ,
		/* c1r1_ab [10] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net ,
		/* c1r1_ab [9] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net ,
		/* c1r1_ab [8] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net ,
		/* c1r1_ab [7] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net ,
		/* c1r1_ab [6] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net ,
		/* c1r1_ab [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net ,
		/* c1r1_ab [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net ,
		/* c1r1_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_cea ( \VCC_0_inst|Y_net  ),
	. c1r1_ceb ( \VCC_0_inst|Y_net  ),
	. c1r1_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r1_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r1_da ( )
,
	. c1r1_db ( {
		/* c1r1_db [17] (nc) */ nc2268 ,
		/* c1r1_db [16] (nc) */ nc2269 ,
		/* c1r1_db [15] (nc) */ nc2270 ,
		/* c1r1_db [14] (nc) */ nc2271 ,
		/* c1r1_db [13] (nc) */ nc2272 ,
		/* c1r1_db [12] */ net_C80R65_c1r1_db_12,
		/* c1r1_db [11] */ net_C80R65_c1r1_db_11,
		/* c1r1_db [10] */ net_C80R65_c1r1_db_10,
		/* c1r1_db [9] */ net_C80R65_c1r1_db_9,
		/* c1r1_db [8] */ net_C80R65_c1r1_db_8,
		/* c1r1_db [7] */ net_C80R65_c1r1_db_7,
		/* c1r1_db [6] */ net_C80R65_c1r1_db_6,
		/* c1r1_db [5] */ net_C80R65_c1r1_db_5,
		/* c1r1_db [4] */ net_C80R65_c1r1_db_4,
		/* c1r1_db [3] */ net_C80R65_c1r1_db_3,
		/* c1r1_db [2] */ net_C80R65_c1r1_db_2,
		/* c1r1_db [1] */ net_C80R65_c1r1_db_1,
		/* c1r1_db [0] */ net_C80R65_c1r1_db_0
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc2273 ,
		/* c1r1_q [16] (nc) */ nc2274 ,
		/* c1r1_q [15] (nc) */ nc2275 ,
		/* c1r1_q [14] (nc) */ nc2276 ,
		/* c1r1_q [13] (nc) */ nc2277 ,
		/* c1r1_q [12] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[12]_net ,
		/* c1r1_q [11] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[11]_net ,
		/* c1r1_q [10] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[10]_net ,
		/* c1r1_q [9] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[9]_net ,
		/* c1r1_q [8] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[8]_net ,
		/* c1r1_q [7] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[7]_net ,
		/* c1r1_q [6] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[6]_net ,
		/* c1r1_q [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[5]_net ,
		/* c1r1_q [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[4]_net ,
		/* c1r1_q [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[3]_net ,
		/* c1r1_q [2] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[2]_net ,
		/* c1r1_q [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[1]_net ,
		/* c1r1_q [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[0]_net 
	} ),
	. c1r1_rstna ( ),
	. c1r1_rstnb ( ),
	. c1r1_user_ena ( ),
	. c1r1_user_enb ( ),
	. c1r1_wea ( \GND_0_inst|Y_net  ),
	. c1r1_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. c1r2_aa ( {
		/* c1r2_aa [11] (nc) */ nc2278 ,
		/* c1r2_aa [10] (nc) */ nc2279 ,
		/* c1r2_aa [9] (nc) */ nc2280 ,
		/* c1r2_aa [8] (nc) */ nc2281 ,
		/* c1r2_aa [7] (nc) */ nc2282 ,
		/* c1r2_aa [6] (nc) */ nc2283 ,
		/* c1r2_aa [5] (nc) */ nc2284 ,
		/* c1r2_aa [4] (nc) */ nc2285 ,
		/* c1r2_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_ab ( {
		/* c1r2_ab [11] (nc) */ nc2286 ,
		/* c1r2_ab [10] (nc) */ nc2287 ,
		/* c1r2_ab [9] (nc) */ nc2288 ,
		/* c1r2_ab [8] (nc) */ nc2289 ,
		/* c1r2_ab [7] (nc) */ nc2290 ,
		/* c1r2_ab [6] (nc) */ nc2291 ,
		/* c1r2_ab [5] (nc) */ nc2292 ,
		/* c1r2_ab [4] (nc) */ nc2293 ,
		/* c1r2_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_cea ( ),
	. c1r2_ceb ( ),
	. c1r2_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r2_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r2_da ( )
,
	. c1r2_db ( )
,
	. c1r2_q ( )
,
	. c1r2_rstna ( ),
	. c1r2_rstnb ( ),
	. c1r2_user_ena ( ),
	. c1r2_user_enb ( ),
	. c1r2_wea ( \GND_0_inst|Y_net  ),
	. c1r2_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. c1r3_aa ( {
		/* c1r3_aa [11] (nc) */ nc2294 ,
		/* c1r3_aa [10] (nc) */ nc2295 ,
		/* c1r3_aa [9] (nc) */ nc2296 ,
		/* c1r3_aa [8] (nc) */ nc2297 ,
		/* c1r3_aa [7] (nc) */ nc2298 ,
		/* c1r3_aa [6] (nc) */ nc2299 ,
		/* c1r3_aa [5] (nc) */ nc2300 ,
		/* c1r3_aa [4] (nc) */ nc2301 ,
		/* c1r3_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_ab ( {
		/* c1r3_ab [11] (nc) */ nc2302 ,
		/* c1r3_ab [10] (nc) */ nc2303 ,
		/* c1r3_ab [9] (nc) */ nc2304 ,
		/* c1r3_ab [8] (nc) */ nc2305 ,
		/* c1r3_ab [7] (nc) */ nc2306 ,
		/* c1r3_ab [6] (nc) */ nc2307 ,
		/* c1r3_ab [5] (nc) */ nc2308 ,
		/* c1r3_ab [4] (nc) */ nc2309 ,
		/* c1r3_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_cea ( ),
	. c1r3_ceb ( ),
	. c1r3_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r3_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r3_da ( )
,
	. c1r3_db ( )
,
	. c1r3_q ( )
,
	. c1r3_rstna ( ),
	. c1r3_rstnb ( ),
	. c1r3_user_ena ( ),
	. c1r3_user_enb ( ),
	. c1r3_wea ( \GND_0_inst|Y_net  ),
	. c1r3_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. c1r4_aa ( {
		/* c1r4_aa [11] (nc) */ nc2310 ,
		/* c1r4_aa [10] (nc) */ nc2311 ,
		/* c1r4_aa [9] (nc) */ nc2312 ,
		/* c1r4_aa [8] (nc) */ nc2313 ,
		/* c1r4_aa [7] (nc) */ nc2314 ,
		/* c1r4_aa [6] (nc) */ nc2315 ,
		/* c1r4_aa [5] (nc) */ nc2316 ,
		/* c1r4_aa [4] (nc) */ nc2317 ,
		/* c1r4_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_ab ( {
		/* c1r4_ab [11] (nc) */ nc2318 ,
		/* c1r4_ab [10] (nc) */ nc2319 ,
		/* c1r4_ab [9] (nc) */ nc2320 ,
		/* c1r4_ab [8] (nc) */ nc2321 ,
		/* c1r4_ab [7] (nc) */ nc2322 ,
		/* c1r4_ab [6] (nc) */ nc2323 ,
		/* c1r4_ab [5] (nc) */ nc2324 ,
		/* c1r4_ab [4] (nc) */ nc2325 ,
		/* c1r4_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_cea ( ),
	. c1r4_ceb ( ),
	. c1r4_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r4_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r4_da ( )
,
	. c1r4_db ( )
,
	. c1r4_q ( )
,
	. c1r4_rstna ( ),
	. c1r4_rstnb ( ),
	. c1r4_user_ena ( ),
	. c1r4_user_enb ( ),
	. c1r4_wea ( \GND_0_inst|Y_net  ),
	. c1r4_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. eccindberr ( \GND_0_inst|Y_net  ),
	. eccinsberr ( \GND_0_inst|Y_net  ),
	. eccoutdberr ( ),
	. eccoutsberr ( ),
	. err_addr ( )
,
	. peek_en ( ),
	. peek_rd_en ( ),
	. rd_mem_n ( ),
	. rptr ( )
,
	. wptr ( )
,
	. wr_mem_n ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0e_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_04_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0e_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_04_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .WIDTH_EXT_MODE23 = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0e_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_04_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0e_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_08_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .DEC_REG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_08_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_08_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_08_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .emb5k_1_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .initp_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .initp_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .initp_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0b_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .initp_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0b_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0b_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0b_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_05_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0f_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_05_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .PEEK_MODE = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0f_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_05_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .emb5k_2_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0f_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_05_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0f_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_09_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_09_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_09_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .emb9k_2_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .PORTB_PROG = 8'b00001111;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_09_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .emb5k_2_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .DEPTH_EXT_MODE01 = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .initp_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_PORTB_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .initp_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_02_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .initp_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0c_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_02_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .FIFO_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_PORTB_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .initp_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0c_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_02_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0c_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_02_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0c_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_06_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_06_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_06_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_06_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .emb5k_4_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .emb5k_3_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .ECC_DEC_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .emb5k_1_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EXT_18K = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .emb9k_1_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .WIDTH_EXT_MODE01 = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .PORTA_PROG = 8'b11110000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_03_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .DEPTH_EXT_MODE23 = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0d_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_03_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0d_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_03_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0d_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_03_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0d_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_07_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_07_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_07_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_07_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .emb5k_4_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .ECC_ENC_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .emb5k_3_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0a_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0a_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_2_PORTB_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_3_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0a_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_1_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_0a_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .init_04_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0.u0_emb18k_core .EMB5K_4_PORTB_CKINV = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16] .CLKSRSEL = 1'b1;
REG2CKSR \clk_rst_manage_ins_rst_wait_cnt_reg[2]  (
	. di ( \carry_8_2__ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_rst_wait_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[2] .PRESET = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[2] .CLKSRSEL = 1'b1;
LBUF \u_if_T_S_reg_1__dup.lbuf0  (
	. asr ( \u_if_T_S_reg_1__dup.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_T_S_reg_1__dup.mclk1b  ),
	. sclk ( \u_if_T_S_reg_1__dup.sclk1  ),
	. sr ( )
);
defparam \u_if_T_S_reg_1__dup.lbuf0 .CFG_SYNC = 1;
defparam \u_if_T_S_reg_1__dup.lbuf0 .CFG_LAT = 0;
defparam \u_if_T_S_reg_1__dup.lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_T_S_reg_1__dup.lbuf0 .CFG_INV = 0;
defparam \u_if_T_S_reg_1__dup.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_T_S_reg_1__dup.lbuf0 .CFG_INV_EN = 0;
defparam \u_if_T_S_reg_1__dup.lbuf0 .CFG_EN = 1'b0;
defparam \u_if_T_S_reg_1__dup.lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7]  (
	. di ( \ii06444|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11]  (
	. di ( \ii06256|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data8_reg[1]  (
	. di ( \ii06232|xy_net  ),
	. mclk0b ( \u_if_t_data8_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data8_reg[1]|qx_net  ),
	. sclk0 ( \u_if_t_data8_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data8_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data8_reg[1] .PRESET = 0;
defparam \u_if_t_data8_reg[1] .CLKSRSEL = 1'b0;
CARRY_SKIP_IN C84R63_csi_logic (
	. c0alt ( \C84R63_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C84R63_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C84R63_csi_logic.ALLOW_SKIP = 0;
defparam C84R63_csi_logic.CIN_BELOW = 0;
CFG_NOTINV \carry_8_3__ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_3__ADD_1.ainv  )
);
defparam \carry_8_3__ADD_1.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23]  (
	. di ( \ii06334|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[10]  (
	. di ( \ii05627|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[10].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[10].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[10] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[10] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R69emb5k_misc_1_u4_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_4 )
);
defparam C102R69emb5k_misc_1_u4_b_mux.SEL = 4'b0000;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41]  (
	. di ( \PCKRTINSERT_C116R75_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_2__ADD_0.notinv0  (
	. i ( \clk_rst_manage_ins_rst_wait_cnt_reg[0]|qx_net  ),
	. o ( \carry_8_2__ADD_0.ainv  )
);
defparam \carry_8_2__ADD_0.notinv0 .SEL = 1;
REG2CKSR \clk_rst_manage_ins_rst_wait_cnt_reg[3]  (
	. di ( \carry_8_2__ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_rst_wait_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[3] .PRESET = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8]  (
	. di ( \ii06445|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12]  (
	. di ( \ii06257|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_t_data8_reg[2]  (
	. di ( \ii06233|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data8_reg[6].mclk1b  ),
	. qx ( \u_if_t_data8_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data8_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data8_reg[6].sr1  )
);
defparam \u_if_t_data8_reg[2] .PRESET = 0;
defparam \u_if_t_data8_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR u_FDMA_axi_wstart_locked_reg (
	. di ( \ii05886|xy_net  ),
	. mclk0b ( \u_FDMA_axi_wstart_locked_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_wstart_locked_reg|qx_net  ),
	. sclk0 ( \u_FDMA_axi_wstart_locked_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_wstart_locked_reg.sr1  ),
	. sr1 ( )
);
defparam u_FDMA_axi_wstart_locked_reg.PRESET = 0;
defparam u_FDMA_axi_wstart_locked_reg.CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]  (
	. di ( \ii06336|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[11]  (
	. di ( \ii05628|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[10].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[10].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[11] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_3.ainv  )
);
defparam \carry_32_ADD_3.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18] .CLKSRSEL = 1'b1;
REG2CKSR \clk_rst_manage_ins_rst_wait_cnt_reg[4]  (
	. di ( \carry_8_2__ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_rst_wait_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[4] .PRESET = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9]  (
	. di ( \ii06446|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13]  (
	. di ( \ii06258|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data8_reg[3]  (
	. di ( \ii06234|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data8_reg[6].mclk1b  ),
	. qx ( \u_if_t_data8_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data8_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data8_reg[6].sr1  )
);
defparam \u_if_t_data8_reg[3] .PRESET = 0;
defparam \u_if_t_data8_reg[3] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R69emb5k_misc_1_u3_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_3 )
);
defparam C102R69emb5k_misc_1_u3_b_mux.SEL = 4'b0000;
CARRY_SKIP_IN C96R81_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_32_4__ADD_15|co_net  ),
	. cin ( \C96R81_csi_logic|cin_net  ),
	. cskip4 ( \carry_32_4__ADD_11|co_net  ),
	. cskip8 ( \C96R80_csi_logic|cin_net  ),
	. p03 ( \C96R80_and4_logic|o_net  ),
	. p07 ( \C96R80_cso_logic|p8outb_net  ),
	. p47 ( \C96R80_cso_logic|p4outb_net  ),
	. ripple ( \C96R80_cso_logic|r4outb_net  )
);
defparam C96R81_csi_logic.ALLOW_SKIP = 1;
defparam C96R81_csi_logic.CIN_BELOW = 1;
REG2CKSR u_if_T_S_reg_0__dup_0_ (
	. di ( \ii06114|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_T_S_reg_0__dup_0_.mclk1b  ),
	. qx ( \u_if_T_S_reg_0__dup_0_|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_T_S_reg_0__dup_0_.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_T_S_reg_0__dup_0_.sr1  )
);
defparam u_if_T_S_reg_0__dup_0_.PRESET = 0;
defparam u_if_T_S_reg_0__dup_0_.CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25]  (
	. di ( \ii06338|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[12]  (
	. di ( \ii05630|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[16].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[16].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[12] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[12] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C74R34_csi_logic (
	. c0alt ( \C74R34_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C74R34_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C74R34_csi_logic.ALLOW_SKIP = 0;
defparam C74R34_csi_logic.CIN_BELOW = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_32_4__ADD_19.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_19.ainv  )
);
defparam \carry_32_4__ADD_19.notinv0 .SEL = 1;
CFG_NOTINV \carry_32_4__ADD_20.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_20.ainv  )
);
defparam \carry_32_4__ADD_20.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20]  (
	. di ( \PCKRTINSERT_C106R74_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \clk_rst_manage_ins_rst_wait_cnt_reg[5]  (
	. di ( \carry_8_2__ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_rst_wait_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[5] .PRESET = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[5] .CLKSRSEL = 1'b1;
BASIC_IO \io_jtag_tdi_inst.basic_io_inst0  (
	. PAD ( jtag_tdi ),
	. f_od ( \io_jtag_tdi_inst.f_od  ),
	. f_oen ( \io_jtag_tdi_inst.f_oen  ),
	. id ( \io_jtag_tdi_inst.id  )
);
defparam \io_jtag_tdi_inst.basic_io_inst0 .VPCI_EN = 0;
defparam \io_jtag_tdi_inst.basic_io_inst0 .CFG_OEN_SEL = 0;
defparam \io_jtag_tdi_inst.basic_io_inst0 .CFG_KEEP = 0;
defparam \io_jtag_tdi_inst.basic_io_inst0 .CFG_PDR = 0;
defparam \io_jtag_tdi_inst.basic_io_inst0 .CFG_NS_LV = 3;
defparam \io_jtag_tdi_inst.basic_io_inst0 .CFG_RX_DIG_EN = 1;
defparam \io_jtag_tdi_inst.basic_io_inst0 .CFG_OUT_SEL = 0;
defparam \io_jtag_tdi_inst.basic_io_inst0 .CFG_NDR = 0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14]  (
	. di ( \ii06259|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C52R79_csi_logic (
	. c0alt ( \C52R79_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C52R79_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C52R79_csi_logic.ALLOW_SKIP = 0;
defparam C52R79_csi_logic.CIN_BELOW = 0;
CARRY_SKIP_IN C52R80_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_16_5__ADD_7|co_net  ),
	. cin ( \C52R80_csi_logic|cin_net  ),
	. cskip4 ( \carry_16_5__ADD_3|co_net  ),
	. cskip8 ( \C52R79_csi_logic|cin_net  ),
	. p03 ( \C52R79_and4_logic|o_net  ),
	. p07 ( \C52R79_cso_logic|p8outb_net  ),
	. p47 ( \C52R79_cso_logic|p4outb_net  ),
	. ripple ( \C52R79_cso_logic|r4outb_net  )
);
defparam C52R80_csi_logic.ALLOW_SKIP = 1;
defparam C52R80_csi_logic.CIN_BELOW = 1;
REG2CKSR \u_if_t_data8_reg[4]  (
	. di ( \ii06235|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data8_reg[6].mclk1b  ),
	. qx ( \u_if_t_data8_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data8_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data8_reg[6].sr1  )
);
defparam \u_if_t_data8_reg[4] .PRESET = 0;
defparam \u_if_t_data8_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR u_if_T_S_reg_0__dup_1_ (
	. di ( \ii06114|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_T_S_reg_0__dup_1_.mclk1b  ),
	. qx ( \u_if_T_S_reg_0__dup_1_|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_T_S_reg_0__dup_1_.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_T_S_reg_0__dup_1_.sr1  )
);
defparam u_if_T_S_reg_0__dup_1_.PRESET = 0;
defparam u_if_T_S_reg_0__dup_1_.CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26]  (
	. di ( \ii06340|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26] .CLKSRSEL = 1'b0;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[13]  (
	. di ( \ii05632|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[16].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[16].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[13] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_16_ADD_2.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[2]|qx_net  ),
	. o ( \carry_16_ADD_2.ainv  )
);
defparam \carry_16_ADD_2.notinv0 .SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]  (
	. di ( \ii06561|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_axi_awaddr_reg[27].lbuf1  (
	. asr ( \u_FDMA_axi_awaddr_reg[27].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05784|xy_net  ),
	. mclkb ( \u_FDMA_axi_awaddr_reg[27].mclk1b  ),
	. sclk ( \u_FDMA_axi_awaddr_reg[27].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_awaddr_reg[27].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_awaddr_reg[27].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_awaddr_reg[27].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[27].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_awaddr_reg[27].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[27].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_awaddr_reg[27].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[27].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21]  (
	. di ( \PCKRTINSERT_C106R74_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R69emb5k_misc_1_u2_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_2 )
);
defparam C102R69emb5k_misc_1_u2_b_mux.SEL = 4'b0000;
ADD_1BIT carry_8_1__ADD_0 (
	. a ( \carry_8_1__ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C78R34_csi_logic|cin_net  ),
	. co ( \carry_8_1__ADD_0|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \clk_rst_manage_ins_rst_wait_cnt_reg[6]  (
	. di ( \carry_8_2__ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_rst_wait_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[6] .PRESET = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[6] .CLKSRSEL = 1'b1;
CFGINV C88R58_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C88R58_altinv|o_net  )
);
defparam C88R58_altinv.SEL = 0;
ADD_1BIT carry_8_1__ADD_1 (
	. a ( \carry_8_1__ADD_1.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]|qx_net  ),
	. ci ( \carry_8_1__ADD_0|co_net  ),
	. co ( \carry_8_1__ADD_1|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_1__ADD_1|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15]  (
	. di ( \ii06260|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15] .CLKSRSEL = 1'b1;
ADD_1BIT carry_8_1__ADD_2 (
	. a ( \carry_8_1__ADD_2.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net  ),
	. ci ( \carry_8_1__ADD_1|co_net  ),
	. co ( \carry_8_1__ADD_2|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_1__ADD_2|s_net  )
);
REG2CKSR \u_if_t_data8_reg[5]  (
	. di ( \ii06237|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data8_reg[6].mclk1b  ),
	. qx ( \u_if_t_data8_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data8_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data8_reg[6].sr1  )
);
defparam \u_if_t_data8_reg[5] .PRESET = 0;
defparam \u_if_t_data8_reg[5] .CLKSRSEL = 1'b1;
ADD_1BIT carry_8_1__ADD_3 (
	. a ( \carry_8_1__ADD_3.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]|qx_net  ),
	. ci ( \carry_8_1__ADD_2|co_net  ),
	. co ( \carry_8_1__ADD_3|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_1__ADD_3|s_net  )
);
LBUF \u_if_T_S_reg_0__dup_1_.lbuf1  (
	. asr ( \u_if_T_S_reg_0__dup_1_.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_T_S_reg_0__dup_1_.mclk1b  ),
	. sclk ( \u_if_T_S_reg_0__dup_1_.sclk1  ),
	. sr ( )
);
defparam \u_if_T_S_reg_0__dup_1_.lbuf1 .CFG_SYNC = 1;
defparam \u_if_T_S_reg_0__dup_1_.lbuf1 .CFG_LAT = 0;
defparam \u_if_T_S_reg_0__dup_1_.lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_T_S_reg_0__dup_1_.lbuf1 .CFG_INV = 0;
defparam \u_if_T_S_reg_0__dup_1_.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_T_S_reg_0__dup_1_.lbuf1 .CFG_INV_EN = 0;
defparam \u_if_T_S_reg_0__dup_1_.lbuf1 .CFG_EN = 1'b0;
defparam \u_if_T_S_reg_0__dup_1_.lbuf1 .CFG_ALLOW_SR = 1'b0;
CFG_NOTINV \carry_32_ADD_11.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_11.ainv  )
);
defparam \carry_32_ADD_11.notinv0 .SEL = 1;
ADD_1BIT carry_8_1__ADD_4 (
	. a ( \carry_8_1__ADD_4.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net  ),
	. ci ( \carry_8_1__ADD_3|co_net  ),
	. co ( \carry_8_1__ADD_4|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_1__ADD_4|s_net  )
);
REG2CKSR u_if_T_S_reg_0__dup_2_ (
	. di ( \ii06114|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_T_S_reg_0__dup_0_.mclk1b  ),
	. qx ( \u_if_T_S_reg_0__dup_2_|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_T_S_reg_0__dup_0_.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_T_S_reg_0__dup_0_.sr1  )
);
defparam u_if_T_S_reg_0__dup_2_.PRESET = 0;
defparam u_if_T_S_reg_0__dup_2_.CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_8__ADD_8.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]|qx_net  ),
	. o ( \carry_11_8__ADD_8.ainv  )
);
defparam \carry_11_8__ADD_8.notinv0 .SEL = 1;
CFG_NOTINV \carry_16_5__ADD_6.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[6]|qx_net  ),
	. o ( \carry_16_5__ADD_6.ainv  )
);
defparam \carry_16_5__ADD_6.notinv0 .SEL = 0;
ADD_1BIT carry_8_1__ADD_5 (
	. a ( \carry_8_1__ADD_5.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]|qx_net  ),
	. ci ( \carry_8_1__ADD_4|co_net  ),
	. co ( \carry_8_1__ADD_5|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_1__ADD_5|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27]  (
	. di ( \ii06342|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[14]  (
	. di ( \ii05633|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[15].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[15].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[15].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[14] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[14] .CLKSRSEL = 1'b1;
ADD_1BIT carry_8_1__ADD_6 (
	. a ( \carry_8_1__ADD_6.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]|qx_net  ),
	. ci ( \carry_8_1__ADD_5|co_net  ),
	. co ( \carry_8_1__ADD_6|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_1__ADD_6|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45] .CLKSRSEL = 1'b0;
CARRY_SKIP_OUT C96R80_cso_logic (
	. p0b ( \carry_32_4__ADD_12|pb_net  ),
	. p1b ( \carry_32_4__ADD_13|pb_net  ),
	. p2b ( \carry_32_4__ADD_14|pb_net  ),
	. p3b ( \carry_32_4__ADD_15|pb_net  ),
	. p4outb ( \C96R80_cso_logic|p4outb_net  ),
	. p8outb ( \C96R80_cso_logic|p8outb_net  ),
	. plower4 ( \C96R80_and4_logic|o_net  ),
	. r4outb ( \C96R80_cso_logic|r4outb_net  )
);
CARRY_SKIP_OUT C96R79_cso_logic (
	. p0b ( \carry_32_4__ADD_4|pb_net  ),
	. p1b ( \carry_32_4__ADD_5|pb_net  ),
	. p2b ( \carry_32_4__ADD_6|pb_net  ),
	. p3b ( \carry_32_4__ADD_7|pb_net  ),
	. p4outb ( \C96R79_cso_logic|p4outb_net  ),
	. p8outb ( \C96R79_cso_logic|p8outb_net  ),
	. plower4 ( \C96R79_and4_logic|o_net  ),
	. r4outb ( \C96R79_cso_logic|r4outb_net  )
);
ADD_1BIT carry_8_1__ADD_7 (
	. a ( \carry_8_1__ADD_7.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]|qx_net  ),
	. ci ( \carry_8_1__ADD_6|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_1__ADD_7|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]  (
	. di ( \carry_10_ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22]  (
	. di ( \PCKRTINSERT_C106R74_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22] .CLKSRSEL = 1'b1;
LRAM64 PCKRTINSERT_C118R76_lut_0 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2326 ,
		/* f [4] (nc) */ nc2327 ,
		/* f [3] (nc) */ nc2328 ,
		/* f [2] (nc) */ nc2329 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62]|qx_net ,
		/* f [0] (nc) */ nc2330 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C118R76_lut_0|xy_net  )
);
defparam PCKRTINSERT_C118R76_lut_0.mode = 3'b000;
defparam PCKRTINSERT_C118R76_lut_0.config_data = 64'h3333333333333333;
CFG_NOTINV \carry_11_ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_2.ainv  )
);
defparam \carry_11_ADD_2.notinv0 .SEL = 1;
REG2CKSR \clk_rst_manage_ins_rst_wait_cnt_reg[7]  (
	. di ( \carry_8_2__ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_rst_wait_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7] .PRESET = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_10_6__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_6__ADD_8.ainv  )
);
defparam \carry_10_6__ADD_8.notinv0 .SEL = 1;
FG6X2 PCKRTINSERT_C118R76_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc2331 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59]|qx_net ,
		/* f [3] (nc) */ nc2332 ,
		/* f [2] (nc) */ nc2333 ,
		/* f [1] (nc) */ nc2334 ,
		/* f [0] (nc) */ nc2335 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C118R76_lut_1|xy_net  )
);
defparam PCKRTINSERT_C118R76_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C118R76_lut_1.config_data = 64'h0000ffff0000ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16]  (
	. di ( \ii06261|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16] .CLKSRSEL = 1'b1;
LRAM64 PCKRTINSERT_C118R76_lut_2 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57]|qx_net ,
		/* f [4] (nc) */ nc2336 ,
		/* f [3] (nc) */ nc2337 ,
		/* f [2] (nc) */ nc2338 ,
		/* f [1] (nc) */ nc2339 ,
		/* f [0] (nc) */ nc2340 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C118R76_lut_2|xy_net  )
);
defparam PCKRTINSERT_C118R76_lut_2.mode = 3'b000;
defparam PCKRTINSERT_C118R76_lut_2.config_data = 64'h00000000ffffffff;
CFG_NOTINV \carry_11_7__ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_7__ADD_7.ainv  )
);
defparam \carry_11_7__ADD_7.notinv0 .SEL = 1;
FG6X2 ii05424 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_1_|qx_net ,
		/* f [4] (nc) */ nc2341 ,
		/* f [3] (nc) */ nc2342 ,
		/* f [2] (nc) */ nc2343 ,
		/* f [1] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [0] */ \u_if_T_S_reg_1__dup_4_|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05424|xy_net  )
);
defparam ii05424.mode = 1'b0;
defparam ii05424.config_data = 64'hffffffffeeeeeeee;
REG2CKSR \u_if_t_data8_reg[6]  (
	. di ( \ii06239|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data8_reg[6].mclk1b  ),
	. qx ( \u_if_t_data8_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data8_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data8_reg[6].sr1  )
);
defparam \u_if_t_data8_reg[6] .PRESET = 0;
defparam \u_if_t_data8_reg[6] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C82R63_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_11_ADD_7|co_net  ),
	. cin ( \C82R63_csi_logic|cin_net  ),
	. cskip4 ( \carry_11_ADD_3|co_net  ),
	. cskip8 ( \C82R62_csi_logic|cin_net  ),
	. p03 ( \C82R62_and4_logic|o_net  ),
	. p07 ( \C82R62_cso_logic|p8outb_net  ),
	. p47 ( \C82R62_cso_logic|p4outb_net  ),
	. ripple ( \C82R62_cso_logic|r4outb_net  )
);
defparam C82R63_csi_logic.ALLOW_SKIP = 1;
defparam C82R63_csi_logic.CIN_BELOW = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28]  (
	. di ( \ii06344|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28] .CLKSRSEL = 1'b0;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[15]  (
	. di ( \ii05634|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[15].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[15].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[15].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[15] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[15] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R69emb5k_misc_1_u1_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_1 )
);
defparam C102R69emb5k_misc_1_u1_b_mux.SEL = 4'b0000;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]  (
	. di ( \carry_10_ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23]  (
	. di ( \PCKRTINSERT_C106R74_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23] .CLKSRSEL = 1'b1;
IOC_LVDS \io_led_3__inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( {
		/* d [7] (nc) */ nc2344 ,
		/* d [6] (nc) */ nc2345 ,
		/* d [5] (nc) */ nc2346 ,
		/* d [4] (nc) */ nc2347 ,
		/* d [3] (nc) */ nc2348 ,
		/* d [2] (nc) */ nc2349 ,
		/* d [1] (nc) */ nc2350 ,
		/* d [0] */ \led_ctrl_ins_tem_led_reg|qx_net 
	} ),
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. oen ( ),
	. q ( )
,
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_led_3__inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_led_3__inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_led_3__inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b1000;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b100;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_led_3__inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17]  (
	. di ( \ii06262|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17] .CLKSRSEL = 1'b1;
CVLVDS \io_CLK_12M_inst.cvlvds_inst0  (
	. PAD0 ( CLK_12M ),
	. PAD1 ( ),
	. RXD0 ( \io_CLK_12M_inst.id  ),
	. RXD1 ( ),
	. TED0 ( \io_CLK_12M_inst.f_oen  ),
	. TED1 ( ),
	. TXD0 ( \io_CLK_12M_inst.f_od  ),
	. TXD1 ( ),
	. term_en ( )
);
defparam \io_CLK_12M_inst.cvlvds_inst0 .NS_LV_0 = 3;
defparam \io_CLK_12M_inst.cvlvds_inst0 .CML_TX_EN = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .NS_LV_1 = 2'h0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .LDR = 3'h0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .TMDS_TX_EN = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .TERM_CML_EN = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .OUT_DEL_EN_0 = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .RX_DIG_EN_0 = 1;
defparam \io_CLK_12M_inst.cvlvds_inst0 .OUT_DEL_EN_1 = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .LVDS_TX_EN = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .RX_DIG_EN_1 = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .TD = 3'h0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .TERM_DIFF_EN = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .IN_DEL_0 = 4'h0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .VPCI_EN_0 = 0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .OUT_DEL_0 = 4'h0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .NDR_0 = 0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .IN_DEL_1 = 4'h0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .LVPECL_TX_EN = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .VPCI_EN_1 = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .RX_LVDS_EN = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .OUT_DEL_1 = 4'h0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .NDR_1 = 4'h0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .DYN_TERM_EN = 1;
defparam \io_CLK_12M_inst.cvlvds_inst0 .IN_DEL_EN_0 = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .KEEP_0 = 0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .PDR_0 = 0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .CMFB_TX_EN = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .IN_DEL_EN_1 = 1'b0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .KEEP_1 = 2'h0;
defparam \io_CLK_12M_inst.cvlvds_inst0 .PDR_1 = 4'h0;
CFG_NOTINV \carry_32_ADD_28.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_28.ainv  )
);
defparam \carry_32_ADD_28.notinv0 .SEL = 1;
REG2CKSR \u_if_t_data8_reg[7]  (
	. di ( \ii06240|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data8_reg[6].mclk1b  ),
	. qx ( \u_if_t_data8_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data8_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data8_reg[6].sr1  )
);
defparam \u_if_t_data8_reg[7] .PRESET = 0;
defparam \u_if_t_data8_reg[7] .CLKSRSEL = 1'b1;
LBUF \u_if_fdma_waddr_r_reg[30].lbuf1  (
	. asr ( \u_if_fdma_waddr_r_reg[30].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06119|xy_net  ),
	. mclkb ( \u_if_fdma_waddr_r_reg[30].mclk1b  ),
	. sclk ( \u_if_fdma_waddr_r_reg[30].sclk1  ),
	. sr ( )
);
defparam \u_if_fdma_waddr_r_reg[30].lbuf1 .CFG_SYNC = 1;
defparam \u_if_fdma_waddr_r_reg[30].lbuf1 .CFG_LAT = 0;
defparam \u_if_fdma_waddr_r_reg[30].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_fdma_waddr_r_reg[30].lbuf1 .CFG_INV = 0;
defparam \u_if_fdma_waddr_r_reg[30].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_fdma_waddr_r_reg[30].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_fdma_waddr_r_reg[30].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_fdma_waddr_r_reg[30].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30]  (
	. di ( \ii06350|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29]  (
	. di ( \ii06346|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[16]  (
	. di ( \ii05636|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[16].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[16].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[16] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[16] .CLKSRSEL = 1'b1;
ADD_1BIT carry_11_7__ADD_0 (
	. a ( \carry_11_7__ADD_0.ainv  ),
	. b ( \carry_11_8__ADD_0|s_net  ),
	. ci ( \C84R59_csi_logic|cin_net  ),
	. co ( \carry_11_7__ADD_0|co_net  ),
	. p ( \carry_11_7__ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1] .CLKSRSEL = 1'b1;
LRAM64 PCKRTINSERT_C76R55_lut_0 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2351 ,
		/* f [4] (nc) */ nc2352 ,
		/* f [3] (nc) */ nc2353 ,
		/* f [2] (nc) */ nc2354 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8]|qx_net ,
		/* f [0] (nc) */ nc2355 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C76R55_lut_0|xy_net  )
);
defparam PCKRTINSERT_C76R55_lut_0.mode = 3'b000;
defparam PCKRTINSERT_C76R55_lut_0.config_data = 64'h3333333333333333;
CFG_NOTINV \carry_10_ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_ADD_3.ainv  )
);
defparam \carry_10_ADD_3.notinv0 .SEL = 1;
ADD_1BIT carry_11_7__ADD_1 (
	. a ( \carry_11_7__ADD_1.ainv  ),
	. b ( \carry_11_8__ADD_1|s_net  ),
	. ci ( \carry_11_7__ADD_0|co_net  ),
	. co ( \carry_11_7__ADD_1|co_net  ),
	. p ( \carry_11_7__ADD_1|p_net  ),
	. pb ( ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]  (
	. di ( \carry_10_ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3] .CLKSRSEL = 1'b1;
ADD_1BIT carry_11_7__ADD_2 (
	. a ( \carry_11_7__ADD_2.ainv  ),
	. b ( \carry_11_8__ADD_2|s_net  ),
	. ci ( \carry_11_7__ADD_1|co_net  ),
	. co ( \carry_11_7__ADD_2|co_net  ),
	. p ( \carry_11_7__ADD_2|p_net  ),
	. pb ( ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24]  (
	. di ( \PCKRTINSERT_C106R74_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24] .CLKSRSEL = 1'b1;
ADD_1BIT carry_11_7__ADD_3 (
	. a ( \carry_11_7__ADD_3.ainv  ),
	. b ( \carry_11_8__ADD_3|s_net  ),
	. ci ( \carry_11_7__ADD_2|co_net  ),
	. co ( \carry_11_7__ADD_3|co_net  ),
	. p ( \carry_11_7__ADD_3|p_net  ),
	. pb ( ),
	. s ( )
);
ADD_1BIT carry_11_7__ADD_4 (
	. a ( \carry_11_7__ADD_4.ainv  ),
	. b ( \carry_11_8__ADD_4|s_net  ),
	. ci ( \carry_11_7__ADD_3|co_net  ),
	. co ( \carry_11_7__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_11_7__ADD_4|pb_net  ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18]  (
	. di ( \ii06263|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18] .CLKSRSEL = 1'b0;
ADD_1BIT carry_11_7__ADD_5 (
	. a ( \carry_11_7__ADD_5.ainv  ),
	. b ( \carry_11_8__ADD_5|s_net  ),
	. ci ( \carry_11_7__ADD_4|co_net  ),
	. co ( \carry_11_7__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_11_7__ADD_5|pb_net  ),
	. s ( )
);
EMBMUX5S4 C102R69emb5k_misc_1_u0_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_0 )
);
defparam C102R69emb5k_misc_1_u0_b_mux.SEL = 4'b0000;
ADD_1BIT carry_11_7__ADD_6 (
	. a ( \carry_11_7__ADD_6.ainv  ),
	. b ( \carry_11_8__ADD_6|s_net  ),
	. ci ( \carry_11_7__ADD_5|co_net  ),
	. co ( \carry_11_7__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_11_7__ADD_6|pb_net  ),
	. s ( )
);
ADD_1BIT carry_11_7__ADD_7 (
	. a ( \carry_11_7__ADD_7.ainv  ),
	. b ( \carry_11_8__ADD_7|s_net  ),
	. ci ( \carry_11_7__ADD_6|co_net  ),
	. co ( \carry_11_7__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_11_7__ADD_7|pb_net  ),
	. s ( )
);
ADD_1BIT carry_11_7__ADD_8 (
	. a ( \carry_11_7__ADD_8.ainv  ),
	. b ( \carry_11_8__ADD_8|s_net  ),
	. ci ( \C84R60_csi_logic|cin_net  ),
	. co ( \carry_11_7__ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31]  (
	. di ( \ii06352|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31] .CLKSRSEL = 1'b1;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg (
	. di ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sr1  ),
	. sr1 ( )
);
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.CLKSRSEL = 1'b0;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[17]  (
	. di ( \ii05637|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[16].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[16].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[17] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[17] .CLKSRSEL = 1'b1;
ADD_1BIT carry_11_7__ADD_9 (
	. a ( \carry_11_7__ADD_9.ainv  ),
	. b ( \carry_11_8__ADD_9|s_net  ),
	. ci ( \carry_11_7__ADD_8|co_net  ),
	. co ( \carry_11_7__ADD_9|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48] .CLKSRSEL = 1'b1;
CARRY_SKIP_OUT C82R62_cso_logic (
	. p0b ( \carry_11_ADD_4|pb_net  ),
	. p1b ( \carry_11_ADD_5|pb_net  ),
	. p2b ( \carry_11_ADD_6|pb_net  ),
	. p3b ( \carry_11_ADD_7|pb_net  ),
	. p4outb ( \C82R62_cso_logic|p4outb_net  ),
	. p8outb ( \C82R62_cso_logic|p8outb_net  ),
	. plower4 ( \C82R62_and4_logic|o_net  ),
	. r4outb ( \C82R62_cso_logic|r4outb_net  )
);
REG2CKSR \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]  (
	. di ( \ii05524|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sr1  )
);
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]  (
	. di ( \carry_10_ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25]  (
	. di ( \PCKRTINSERT_C106R74_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_3__ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_3__ADD_6.ainv  )
);
defparam \carry_8_3__ADD_6.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20]  (
	. di ( \ii06266|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19]  (
	. di ( \ii06264|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]  (
	. di ( \ii06354|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32] .CLKSRSEL = 1'b0;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[18]  (
	. di ( \ii05640|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[24].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[18] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[18] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_2__ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_2__ADD_5.ainv  )
);
defparam \carry_8_2__ADD_5.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]  (
	. di ( \carry_8_0__ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sr1  )
);
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1] .CLKSRSEL = 1'b1;
PLLV1 clk_rst_manage_ins_pll_main_pll_u0 (
	. ACTIVECK ( ),
	. CKBAD0 ( ),
	. CKBAD1 ( ),
	. CO0 ( ),
	. CO1 ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. CO2 ( \clk_rst_manage_ins_pll_main_pll_u0|CO2_net  ),
	. CO3 ( \clk_rst_manage_ins_pll_main_pll_u0|CO3_net  ),
	. CO4 ( \clk_rst_manage_ins_pll_main_pll_u0|CO4_net  ),
	. CO5 ( ),
	. FBIN ( ),
	. FBOUT ( ),
	. FP_PLL_PDB ( ),
	. FP_PLL_RST ( ),
	. PLLCK0 ( \io_CLK_25M_inst|f_id[0]_net  ),
	. PLLCK1 ( ),
	. PLOCK ( \clk_rst_manage_ins_pll_main_pll_u0|PLOCK_net  ),
	. PSCK ( ),
	. PSDIR ( ),
	. PSDONE ( ),
	. PSEN ( ),
	. fp_cf_clk ( ),
	. fp_cf_en ( ),
	. fp_cf_in ( ),
	. fp_cf_out ( ),
	. fp_cf_up ( ),
	. fp_cfg_sel ( )
);
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVN = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO0DLY = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_FRAC = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DTEST_EN = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P4SEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_FP_EN = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_SSEN = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.pll_sel = "auto";
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS0 = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.input_freq = "25.00";
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS1 = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO3DLY = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC0 = 14;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_PSSEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS2 = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC1 = 11;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS3 = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC2 = 14;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS4 = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC3 = 5;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_RST_REG_ENB = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BPS5 = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC4 = 47;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BP_VDOUT = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVC5 = 32;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_ATEST_SEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P2SEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CP_AUTO_ENB = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DTEST_SEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_PPDB_SEL = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_RSTN = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_LKD_TOL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CKSEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_LPF = 3;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_ATEST_EN = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO1DLY = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_BK = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_SEL_FBPATH = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P5SEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CK_SWITCH_EN = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_VCO_INI_SEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CPSEL_CR = 3;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_PFBSEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P0SEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_LKD_MUX = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO4DLY = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_SSDIVH = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN0 = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN1 = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_SSDIVL = 249;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN2 = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN3 = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P3SEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN4 = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_MKEN5 = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_MANUAL = 8;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_WIN = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_LKD_HOLD = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_16_32U = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_RSTPLL_SEL = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_DIV = 25;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO2DLY = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_SSRG = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_FORCE_LOCK = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_LOCK_GATE = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CPSEL_FN = 47;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_FLDD = 3;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVFB = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_VRSEL = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_P1SEL = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CALIB_EN = 1;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_CO5DLY = 0;
defparam clk_rst_manage_ins_pll_main_pll_u0.CFG_DIVM = 47;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]  (
	. di ( \carry_10_ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26]  (
	. di ( \PCKRTINSERT_C106R74_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21]  (
	. di ( \ii06267|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_8_1__ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_1__ADD_4.ainv  )
);
defparam \carry_8_1__ADD_4.notinv0 .SEL = 1;
CFG_NOTINV \carry_32_ADD_8.notinv0  (
	. i ( \u_FDMA_axi_araddr_reg[8]|qx_net  ),
	. o ( \carry_32_ADD_8.ainv  )
);
defparam \carry_32_ADD_8.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]  (
	. di ( \ii06356|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[20]  (
	. di ( \ii05644|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[23].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[20] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[19]  (
	. di ( \ii05642|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[23].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[19] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[19] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51] .CLKSRSEL = 1'b1;
LBUF \led_ctrl_ins_ctrl_cnt_reg[3].lbuf1  (
	. asr ( \led_ctrl_ins_ctrl_cnt_reg[3].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \led_ctrl_ins_ctrl_cnt_reg[3].mclk1b  ),
	. sclk ( \led_ctrl_ins_ctrl_cnt_reg[3].sclk1  ),
	. sr ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[3].lbuf1 .CFG_SYNC = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[3].lbuf1 .CFG_LAT = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[3].lbuf1 .CFG_INV = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \led_ctrl_ins_ctrl_cnt_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]  (
	. di ( \carry_8_0__ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sr1  )
);
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]  (
	. di ( \PCKRTINSERT_C82R63_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[26]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_0__ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_0__ADD_3.ainv  )
);
defparam \carry_8_0__ADD_3.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22]  (
	. di ( \ii06268|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22] .CLKSRSEL = 1'b0;
REG2CKSR clk_rst_manage_ins_rstn_flag_reg (
	. di ( \ii05592|xy_net  ),
	. mclk0b ( \clk_rst_manage_ins_rstn_flag_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \clk_rst_manage_ins_rstn_flag_reg|qx_net  ),
	. sclk0 ( \clk_rst_manage_ins_rstn_flag_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \clk_rst_manage_ins_rstn_flag_reg.sr1  ),
	. sr1 ( )
);
defparam clk_rst_manage_ins_rstn_flag_reg.PRESET = 0;
defparam clk_rst_manage_ins_rstn_flag_reg.CLKSRSEL = 1'b0;
CFG_NOTINV \carry_32_4__ADD_25.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_25.ainv  )
);
defparam \carry_32_4__ADD_25.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34]  (
	. di ( \ii06358|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[21]  (
	. di ( \ii05645|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[23].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[21] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[21] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C108R81_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc2356 ,
		/* f [4] */ \ii05743|xy_net ,
		/* f [3] (nc) */ nc2357 ,
		/* f [2] (nc) */ nc2358 ,
		/* f [1] (nc) */ nc2359 ,
		/* f [0] (nc) */ nc2360 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C108R81_lut_0|xy_net  )
);
defparam PCKRTINSERT_C108R81_lut_0.mode = 1'b0;
defparam PCKRTINSERT_C108R81_lut_0.config_data = 64'h0000ffff0000ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C108R81_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc2361 ,
		/* f [4] */ \ii05756|xy_net ,
		/* f [3] (nc) */ nc2362 ,
		/* f [2] (nc) */ nc2363 ,
		/* f [1] (nc) */ nc2364 ,
		/* f [0] (nc) */ nc2365 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C108R81_lut_1|xy_net  )
);
defparam PCKRTINSERT_C108R81_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C108R81_lut_1.config_data = 64'h0000ffff0000ffff;
REG2CKSR \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]  (
	. di ( \carry_8_0__ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sr1  )
);
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]  (
	. di ( \PCKRTINSERT_C82R63_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[27]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28] .CLKSRSEL = 1'b1;
CVLVDS \io_CLK_25M_inst.cvlvds_inst0  (
	. PAD0 ( CLK_25M ),
	. PAD1 ( ),
	. RXD0 ( \io_CLK_25M_inst.id  ),
	. RXD1 ( ),
	. TED0 ( \io_CLK_25M_inst.f_oen  ),
	. TED1 ( ),
	. TXD0 ( \io_CLK_25M_inst.f_od  ),
	. TXD1 ( ),
	. term_en ( )
);
defparam \io_CLK_25M_inst.cvlvds_inst0 .NS_LV_0 = 3;
defparam \io_CLK_25M_inst.cvlvds_inst0 .CML_TX_EN = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .NS_LV_1 = 2'h0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .LDR = 3'h0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .TMDS_TX_EN = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .TERM_CML_EN = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .OUT_DEL_EN_0 = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .RX_DIG_EN_0 = 1;
defparam \io_CLK_25M_inst.cvlvds_inst0 .OUT_DEL_EN_1 = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .LVDS_TX_EN = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .RX_DIG_EN_1 = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .TD = 3'h0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .TERM_DIFF_EN = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .IN_DEL_0 = 4'h0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .VPCI_EN_0 = 0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .OUT_DEL_0 = 4'h0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .NDR_0 = 0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .IN_DEL_1 = 4'h0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .LVPECL_TX_EN = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .VPCI_EN_1 = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .RX_LVDS_EN = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .OUT_DEL_1 = 4'h0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .NDR_1 = 4'h0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .DYN_TERM_EN = 1;
defparam \io_CLK_25M_inst.cvlvds_inst0 .IN_DEL_EN_0 = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .KEEP_0 = 0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .PDR_0 = 0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .CMFB_TX_EN = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .IN_DEL_EN_1 = 1'b0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .KEEP_1 = 2'h0;
defparam \io_CLK_25M_inst.cvlvds_inst0 .PDR_1 = 4'h0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23]  (
	. di ( \ii06269|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23] .CLKSRSEL = 1'b0;
ADD_1BIT carry_32_4__ADD_10 (
	. a ( \carry_32_4__ADD_10.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[10]|qx_net  ),
	. ci ( \carry_32_4__ADD_9|co_net  ),
	. co ( \carry_32_4__ADD_10|co_net  ),
	. p ( \carry_32_4__ADD_10|p_net  ),
	. pb ( ),
	. s ( \carry_32_4__ADD_10|s_net  )
);
CFG_NOTINV \carry_16_5__ADD_12.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[12]|qx_net  ),
	. o ( \carry_16_5__ADD_12.ainv  )
);
defparam \carry_16_5__ADD_12.notinv0 .SEL = 0;
ADD_1BIT carry_32_4__ADD_11 (
	. a ( \carry_32_4__ADD_11.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[11]|qx_net  ),
	. ci ( \carry_32_4__ADD_10|co_net  ),
	. co ( \carry_32_4__ADD_11|co_net  ),
	. p ( \carry_32_4__ADD_11|p_net  ),
	. pb ( ),
	. s ( \carry_32_4__ADD_11|s_net  )
);
CFG_NOTINV \carry_16_ADD_7.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[7]|qx_net  ),
	. o ( \carry_16_ADD_7.ainv  )
);
defparam \carry_16_ADD_7.notinv0 .SEL = 0;
ADD_1BIT carry_32_4__ADD_12 (
	. a ( \carry_32_4__ADD_12.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[12]|qx_net  ),
	. ci ( \carry_32_4__ADD_11|co_net  ),
	. co ( \carry_32_4__ADD_12|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_12|pb_net  ),
	. s ( \carry_32_4__ADD_12|s_net  )
);
ADD_1BIT carry_32_4__ADD_13 (
	. a ( \carry_32_4__ADD_13.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[13]|qx_net  ),
	. ci ( \carry_32_4__ADD_12|co_net  ),
	. co ( \carry_32_4__ADD_13|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_13|pb_net  ),
	. s ( \carry_32_4__ADD_13|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35]  (
	. di ( \ii06360|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[22]  (
	. di ( \ii05647|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[3].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[3].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[22] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[22] .CLKSRSEL = 1'b1;
ADD_1BIT carry_32_4__ADD_14 (
	. a ( \carry_32_4__ADD_14.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[14]|qx_net  ),
	. ci ( \carry_32_4__ADD_13|co_net  ),
	. co ( \carry_32_4__ADD_14|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_14|pb_net  ),
	. s ( \carry_32_4__ADD_14|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53] .CLKSRSEL = 1'b1;
ADD_1BIT carry_32_4__ADD_15 (
	. a ( \carry_32_4__ADD_15.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[15]|qx_net  ),
	. ci ( \carry_32_4__ADD_14|co_net  ),
	. co ( \carry_32_4__ADD_15|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_15|pb_net  ),
	. s ( \carry_32_4__ADD_15|s_net  )
);
REG2CKSR \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]  (
	. di ( \carry_8_0__ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sr1  )
);
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]  (
	. di ( \PCKRTINSERT_C82R63_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8] .CLKSRSEL = 1'b1;
CVLVDS \io_led_1__inst.cvlvds_inst0  (
	. PAD0 ( led[0] ),
	. PAD1 ( led[1] ),
	. RXD0 ( \io_led_0__inst.id  ),
	. RXD1 ( \io_led_1__inst.id  ),
	. TED0 ( \io_led_0__inst.f_oen  ),
	. TED1 ( \io_led_1__inst.f_oen  ),
	. TXD0 ( \io_led_0__inst.f_od  ),
	. TXD1 ( \io_led_1__inst.f_od  ),
	. term_en ( )
);
defparam \io_led_1__inst.cvlvds_inst0 .NS_LV_0 = 3;
defparam \io_led_1__inst.cvlvds_inst0 .CML_TX_EN = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .NS_LV_1 = 3;
defparam \io_led_1__inst.cvlvds_inst0 .LDR = 3'h0;
defparam \io_led_1__inst.cvlvds_inst0 .TMDS_TX_EN = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .TERM_CML_EN = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .OUT_DEL_EN_0 = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .RX_DIG_EN_0 = 0;
defparam \io_led_1__inst.cvlvds_inst0 .OUT_DEL_EN_1 = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .LVDS_TX_EN = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .RX_DIG_EN_1 = 0;
defparam \io_led_1__inst.cvlvds_inst0 .TD = 3'h0;
defparam \io_led_1__inst.cvlvds_inst0 .TERM_DIFF_EN = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .IN_DEL_0 = 4'h0;
defparam \io_led_1__inst.cvlvds_inst0 .VPCI_EN_0 = 0;
defparam \io_led_1__inst.cvlvds_inst0 .OUT_DEL_0 = 4'h0;
defparam \io_led_1__inst.cvlvds_inst0 .NDR_0 = 15;
defparam \io_led_1__inst.cvlvds_inst0 .IN_DEL_1 = 4'h0;
defparam \io_led_1__inst.cvlvds_inst0 .LVPECL_TX_EN = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .VPCI_EN_1 = 0;
defparam \io_led_1__inst.cvlvds_inst0 .RX_LVDS_EN = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .OUT_DEL_1 = 4'h0;
defparam \io_led_1__inst.cvlvds_inst0 .NDR_1 = 15;
defparam \io_led_1__inst.cvlvds_inst0 .DYN_TERM_EN = 1;
defparam \io_led_1__inst.cvlvds_inst0 .IN_DEL_EN_0 = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .KEEP_0 = 0;
defparam \io_led_1__inst.cvlvds_inst0 .PDR_0 = 15;
defparam \io_led_1__inst.cvlvds_inst0 .CMFB_TX_EN = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .IN_DEL_EN_1 = 1'b0;
defparam \io_led_1__inst.cvlvds_inst0 .KEEP_1 = 0;
defparam \io_led_1__inst.cvlvds_inst0 .PDR_1 = 15;
ADD_1BIT carry_32_4__ADD_16 (
	. a ( \carry_32_4__ADD_16.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[16]|qx_net  ),
	. ci ( \C96R81_csi_logic|cin_net  ),
	. co ( \carry_32_4__ADD_16|co_net  ),
	. p ( \carry_32_4__ADD_16|p_net  ),
	. pb ( ),
	. s ( \carry_32_4__ADD_16|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[28]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[29] .CLKSRSEL = 1'b1;
IOC_CMOS \io_spi0_mosi_inst.ioc_cmos_inst0  (
	. clk_en ( ),
	. f_id ( )
,
	. f_od ( \io_spi0_mosi_inst.f_od  ),
	. f_oen ( \io_spi0_mosi_inst.f_oen  ),
	. fclk ( ),
	. id ( \io_spi0_mosi_inst.id  ),
	. od ( )
,
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_FOEN_SELN = 1'b1;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_OEN_RSTN_EN = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_DDR = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_FCLK_GATE_EN = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_OEN_SETN_EN = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_ID_RSTN_EN = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_SETN_INV = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_CLK_INV = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_FIN_SELN = 1'b1;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_FOUT_SELN = 1'b1;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_ID_SETN_EN = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_RSTN_SYNC = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_RSTN_INV = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_OD_RSTN_EN = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_DDR_NREG = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_SETN_SYNC = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_OD_SETN_EN = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_DDR_PREG = 0;
defparam \io_spi0_mosi_inst.ioc_cmos_inst0 .CFG_DDR_REG = 0;
ADD_1BIT carry_32_4__ADD_17 (
	. a ( \carry_32_4__ADD_17.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[17]|qx_net  ),
	. ci ( \carry_32_4__ADD_16|co_net  ),
	. co ( \carry_32_4__ADD_17|co_net  ),
	. p ( \carry_32_4__ADD_17|p_net  ),
	. pb ( ),
	. s ( \carry_32_4__ADD_17|s_net  )
);
CFG_NOTINV \carry_32_4__ADD_4.notinv0  (
	. i ( \u_FDMA_axi_awaddr_reg[4]|qx_net  ),
	. o ( \carry_32_4__ADD_4.ainv  )
);
defparam \carry_32_4__ADD_4.notinv0 .SEL = 1;
ADD_1BIT carry_32_4__ADD_18 (
	. a ( \carry_32_4__ADD_18.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[18]|qx_net  ),
	. ci ( \carry_32_4__ADD_17|co_net  ),
	. co ( \carry_32_4__ADD_18|co_net  ),
	. p ( \carry_32_4__ADD_18|p_net  ),
	. pb ( ),
	. s ( \carry_32_4__ADD_18|s_net  )
);
CFG_NOTINV \carry_32_ADD_16.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_16.ainv  )
);
defparam \carry_32_ADD_16.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24]  (
	. di ( \ii06270|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24] .CLKSRSEL = 1'b1;
ADD_1BIT carry_32_4__ADD_19 (
	. a ( \carry_32_4__ADD_19.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[19]|qx_net  ),
	. ci ( \carry_32_4__ADD_18|co_net  ),
	. co ( \carry_32_4__ADD_19|co_net  ),
	. p ( \carry_32_4__ADD_19|p_net  ),
	. pb ( ),
	. s ( \carry_32_4__ADD_19|s_net  )
);
ADD_1BIT carry_32_4__ADD_20 (
	. a ( \carry_32_4__ADD_20.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[20]|qx_net  ),
	. ci ( \carry_32_4__ADD_19|co_net  ),
	. co ( \carry_32_4__ADD_20|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_20|pb_net  ),
	. s ( \carry_32_4__ADD_20|s_net  )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0 .CFG_INV_EN = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].lbuf0 .CFG_ALLOW_SR = 1'b1;
CFGINV C52R79_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C52R79_altinv|o_net  )
);
defparam C52R79_altinv.SEL = 1;
ADD_1BIT carry_32_4__ADD_21 (
	. a ( \carry_32_4__ADD_21.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[21]|qx_net  ),
	. ci ( \carry_32_4__ADD_20|co_net  ),
	. co ( \carry_32_4__ADD_21|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_21|pb_net  ),
	. s ( \carry_32_4__ADD_21|s_net  )
);
ADD_1BIT carry_32_4__ADD_22 (
	. a ( \carry_32_4__ADD_22.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[22]|qx_net  ),
	. ci ( \carry_32_4__ADD_21|co_net  ),
	. co ( \carry_32_4__ADD_22|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_22|pb_net  ),
	. s ( \carry_32_4__ADD_22|s_net  )
);
LBUF \u_if_fdma_waddr_r_reg[21].lbuf0  (
	. asr ( \u_if_fdma_waddr_r_reg[21].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06119|xy_net  ),
	. mclkb ( \u_if_fdma_waddr_r_reg[21].mclk1b  ),
	. sclk ( \u_if_fdma_waddr_r_reg[21].sclk1  ),
	. sr ( )
);
defparam \u_if_fdma_waddr_r_reg[21].lbuf0 .CFG_SYNC = 1;
defparam \u_if_fdma_waddr_r_reg[21].lbuf0 .CFG_LAT = 0;
defparam \u_if_fdma_waddr_r_reg[21].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_fdma_waddr_r_reg[21].lbuf0 .CFG_INV = 0;
defparam \u_if_fdma_waddr_r_reg[21].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_fdma_waddr_r_reg[21].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_fdma_waddr_r_reg[21].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_fdma_waddr_r_reg[21].lbuf0 .CFG_ALLOW_SR = 1'b0;
ADD_1BIT carry_32_4__ADD_23 (
	. a ( \carry_32_4__ADD_23.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[23]|qx_net  ),
	. ci ( \carry_32_4__ADD_22|co_net  ),
	. co ( \carry_32_4__ADD_23|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_23|pb_net  ),
	. s ( \carry_32_4__ADD_23|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0]  (
	. di ( \ii06383|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36]  (
	. di ( \ii06362|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[23]  (
	. di ( \ii05648|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[23].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[23] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[23] .CLKSRSEL = 1'b1;
IOC_CMOS \io_jtag_tms_inst.ioc_cmos_inst0  (
	. clk_en ( ),
	. f_id ( )
,
	. f_od ( \io_jtag_tms_inst.f_od  ),
	. f_oen ( \io_jtag_tms_inst.f_oen  ),
	. fclk ( ),
	. id ( \io_jtag_tms_inst.id  ),
	. od ( )
,
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_FOEN_SELN = 1'b1;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_OEN_RSTN_EN = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_DDR = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_FCLK_GATE_EN = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_OEN_SETN_EN = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_ID_RSTN_EN = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_SETN_INV = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_CLK_INV = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_FIN_SELN = 1'b1;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_FOUT_SELN = 1'b1;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_ID_SETN_EN = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_RSTN_SYNC = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_RSTN_INV = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_OD_RSTN_EN = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_DDR_NREG = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_SETN_SYNC = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_OD_SETN_EN = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_DDR_PREG = 0;
defparam \io_jtag_tms_inst.ioc_cmos_inst0 .CFG_DDR_REG = 0;
CFG_NOTINV \carry_11_ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_7.ainv  )
);
defparam \carry_11_ADD_7.notinv0 .SEL = 1;
ADD_1BIT carry_32_4__ADD_24 (
	. a ( \carry_32_4__ADD_24.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[24]|qx_net  ),
	. ci ( \C96R82_csi_logic|cin_net  ),
	. co ( \carry_32_4__ADD_24|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_4__ADD_24|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54] .CLKSRSEL = 1'b1;
ADD_1BIT carry_32_4__ADD_25 (
	. a ( \carry_32_4__ADD_25.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[25]|qx_net  ),
	. ci ( \carry_32_4__ADD_24|co_net  ),
	. co ( \carry_32_4__ADD_25|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_4__ADD_25|s_net  )
);
REG2CKSR \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]  (
	. di ( \carry_8_0__ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sr1  )
);
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]  (
	. di ( \carry_10_ADD_9|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9] .CLKSRSEL = 1'b1;
ADD_1BIT carry_32_4__ADD_26 (
	. a ( \carry_32_4__ADD_26.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[26]|qx_net  ),
	. ci ( \carry_32_4__ADD_25|co_net  ),
	. co ( \carry_32_4__ADD_26|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_4__ADD_26|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31]  (
	. di ( \PCKRTINSERT_C108R74_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31] .CLKSRSEL = 1'b1;
ADD_1BIT carry_32_4__ADD_27 (
	. a ( \carry_32_4__ADD_27.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[27]|qx_net  ),
	. ci ( \carry_32_4__ADD_26|co_net  ),
	. co ( \carry_32_4__ADD_27|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_4__ADD_27|s_net  )
);
ADD_1BIT carry_32_4__ADD_28 (
	. a ( \carry_32_4__ADD_28.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[28]|qx_net  ),
	. ci ( \carry_32_4__ADD_27|co_net  ),
	. co ( \carry_32_4__ADD_28|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_4__ADD_28|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25]  (
	. di ( \ii06271|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25] .CLKSRSEL = 1'b1;
ADD_1BIT carry_32_4__ADD_29 (
	. a ( \carry_32_4__ADD_29.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[29]|qx_net  ),
	. ci ( \carry_32_4__ADD_28|co_net  ),
	. co ( \carry_32_4__ADD_29|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_4__ADD_29|s_net  )
);
ADD_1BIT carry_32_4__ADD_30 (
	. a ( \carry_32_4__ADD_30.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[30]|qx_net  ),
	. ci ( \carry_32_4__ADD_29|co_net  ),
	. co ( \carry_32_4__ADD_30|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_4__ADD_30|s_net  )
);
ADD_1BIT carry_32_4__ADD_31 (
	. a ( \carry_32_4__ADD_31.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[31]|qx_net  ),
	. ci ( \carry_32_4__ADD_30|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_4__ADD_31|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]  (
	. di ( \ii06386|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37]  (
	. di ( \ii06364|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[24]  (
	. di ( \ii05649|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[24].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[24] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[24] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0]  (
	. di ( \PCKRTINSERT_C78R56_lut_1|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55] .CLKSRSEL = 1'b1;
REG2CKSR \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]  (
	. di ( \carry_8_0__ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sr1  )
);
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26]  (
	. di ( \ii06272|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26] .CLKSRSEL = 1'b1;
FG6X2 ii05524 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net ,
		/* f [4] (nc) */ nc2366 ,
		/* f [3] (nc) */ nc2367 ,
		/* f [2] (nc) */ nc2368 ,
		/* f [1] (nc) */ nc2369 ,
		/* f [0] (nc) */ nc2370 
	} ),
	. x ( ),
	. xy ( \ii05524|xy_net  )
);
defparam ii05524.mode = 1'b0;
defparam ii05524.config_data = 64'hffffffff00000000;
REG2CKSR \u_if_t_data7_reg[0]  (
	. di ( \ii06222|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data7_reg[0].mclk1b  ),
	. qx ( \u_if_t_data7_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data7_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data7_reg[0].sr1  )
);
defparam \u_if_t_data7_reg[0] .PRESET = 0;
defparam \u_if_t_data7_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR u_FDMA_axi_rstart_locked_r1_reg (
	. di ( \u_FDMA_axi_rstart_locked_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_rstart_locked_r1_reg.mclk1b  ),
	. qx ( \u_FDMA_axi_rstart_locked_r1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_rstart_locked_r1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_rstart_locked_r1_reg.sr1  )
);
defparam u_FDMA_axi_rstart_locked_r1_reg.PRESET = 0;
defparam u_FDMA_axi_rstart_locked_r1_reg.CLKSRSEL = 1'b1;
CFG_NOTINV \carry_10_ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_ADD_8.ainv  )
);
defparam \carry_10_ADD_8.notinv0 .SEL = 1;
FG6X2 ii05526 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]|qx_net ,
		/* f [1] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05526|xy_net  )
);
defparam ii05526.mode = 1'b0;
defparam ii05526.config_data = 64'hfffffffff0e00000;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]  (
	. di ( \ii06389|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38]  (
	. di ( \ii06366|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[25]  (
	. di ( \ii05650|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[23].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[25] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[25] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b1;
CARRY_SKIP_IN C96R80_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_32_4__ADD_7|co_net  ),
	. cin ( \C96R80_csi_logic|cin_net  ),
	. cskip4 ( \carry_32_4__ADD_3|co_net  ),
	. cskip8 ( \C96R79_csi_logic|cin_net  ),
	. p03 ( \C96R79_and4_logic|o_net  ),
	. p07 ( \C96R79_cso_logic|p8outb_net  ),
	. p47 ( \C96R79_cso_logic|p4outb_net  ),
	. ripple ( \C96R79_cso_logic|r4outb_net  )
);
defparam C96R80_csi_logic.ALLOW_SKIP = 1;
defparam C96R80_csi_logic.CIN_BELOW = 1;
CARRY_SKIP_IN C96R79_csi_logic (
	. c0alt ( \C96R79_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C96R79_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C96R79_csi_logic.ALLOW_SKIP = 0;
defparam C96R79_csi_logic.CIN_BELOW = 0;
REG2CKSR \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]  (
	. di ( \carry_8_0__ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sr1  )
);
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27]  (
	. di ( \ii06273|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data7_reg[1]  (
	. di ( \ii06223|xy_net  ),
	. mclk0b ( \u_if_t_data8_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data7_reg[1]|qx_net  ),
	. sclk0 ( \u_if_t_data8_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data8_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data7_reg[1] .PRESET = 0;
defparam \u_if_t_data7_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_wfdma_cnt_reg[1]  (
	. di ( \ii06100|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[0].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[0].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[1] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[1] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06587|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b0;
CFG_NOTINV \carry_16_ADD_13.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[13]|qx_net  ),
	. o ( \carry_16_ADD_13.ainv  )
);
defparam \carry_16_ADD_13.notinv0 .SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3]  (
	. di ( \ii06390|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[26]  (
	. di ( \GND_0_inst|Y_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[26].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[26].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[26] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[26] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57]  (
	. di ( \PCKRTINSERT_C118R76_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28]  (
	. di ( \ii06274|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data7_reg[2]  (
	. di ( \ii06224|xy_net  ),
	. mclk0b ( \u_if_t_data7_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data7_reg[2]|qx_net  ),
	. sclk0 ( \u_if_t_data7_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data7_reg[2].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data7_reg[2] .PRESET = 0;
defparam \u_if_t_data7_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_wfdma_cnt_reg[2]  (
	. di ( \ii06101|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[0].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[0].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[2] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[2] .CLKSRSEL = 1'b1;
LRAM64 ii05545 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]|qx_net ,
		/* f [1] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05545|xy_net  )
);
defparam ii05545.mode = 3'h0;
defparam ii05545.config_data = 64'hffffffdfffffffff;
CFG_NOTINV \carry_32_4__ADD_13.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_13.ainv  )
);
defparam \carry_32_4__ADD_13.notinv0 .SEL = 1;
LBUF \clk_rst_manage_ins_rstn_flag_reg.lbuf0  (
	. asr ( \clk_rst_manage_ins_rstn_flag_reg.sr1  ),
	. clk ( \io_CLK_25M_inst|f_id[0]_net  ),
	. en ( ),
	. mclkb ( \clk_rst_manage_ins_rstn_flag_reg.mclk1b  ),
	. sclk ( \clk_rst_manage_ins_rstn_flag_reg.sclk1  ),
	. sr ( \ii05571|xy_net  )
);
defparam \clk_rst_manage_ins_rstn_flag_reg.lbuf0 .CFG_SYNC = 0;
defparam \clk_rst_manage_ins_rstn_flag_reg.lbuf0 .CFG_LAT = 0;
defparam \clk_rst_manage_ins_rstn_flag_reg.lbuf0 .CFG_INV_SR = 1'b1;
defparam \clk_rst_manage_ins_rstn_flag_reg.lbuf0 .CFG_INV = 0;
defparam \clk_rst_manage_ins_rstn_flag_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \clk_rst_manage_ins_rstn_flag_reg.lbuf0 .CFG_INV_EN = 0;
defparam \clk_rst_manage_ins_rstn_flag_reg.lbuf0 .CFG_EN = 1'b0;
defparam \clk_rst_manage_ins_rstn_flag_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii05546 (
	. f ( {
		/* f [5] (nc) */ nc2371 ,
		/* f [4] */ \ii05545|xy_net ,
		/* f [3] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net ,
		/* f [2] (nc) */ nc2372 ,
		/* f [1] */ \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05546|xy_net  )
);
defparam ii05546.mode = 1'b0;
defparam ii05546.config_data = 64'h5544555555445555;
FG6X2 ii05547 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net ,
		/* f [4] (nc) */ nc2373 ,
		/* f [3] (nc) */ nc2374 ,
		/* f [2] (nc) */ nc2375 ,
		/* f [1] (nc) */ nc2376 ,
		/* f [0] (nc) */ nc2377 
	} ),
	. x ( ),
	. xy ( \ii05547|xy_net  )
);
defparam ii05547.mode = 1'b0;
defparam ii05547.config_data = 64'hffffffff00000000;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58] .CLKSRSEL = 1'b1;
FG6X2 ii05549 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]|qx_net ,
		/* f [1] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05549|xy_net  )
);
defparam ii05549.mode = 1'b0;
defparam ii05549.config_data = 64'hfafaf0f0faf8f0f0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[34]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30]  (
	. di ( \ii06277|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29]  (
	. di ( \ii06275|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29] .CLKSRSEL = 1'b1;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg (
	. di ( \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg.CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data7_reg[3]  (
	. di ( \ii06225|xy_net  ),
	. mclk0b ( \u_if_t_data7_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data7_reg[3]|qx_net  ),
	. sclk0 ( \u_if_t_data7_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data7_reg[2].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data7_reg[3] .PRESET = 0;
defparam \u_if_t_data7_reg[3] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_wfdma_cnt_reg[3]  (
	. di ( \ii06102|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[6].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[3] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]  (
	. di ( \ii06585|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59]  (
	. di ( \PCKRTINSERT_C118R76_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C82R62_csi_logic (
	. c0alt ( \C82R62_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C82R62_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C82R62_csi_logic.ALLOW_SKIP = 0;
defparam C82R62_csi_logic.CIN_BELOW = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_8__ADD_2.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]|qx_net  ),
	. o ( \carry_11_8__ADD_2.ainv  )
);
defparam \carry_11_8__ADD_2.notinv0 .SEL = 1;
CFG_NOTINV \carry_16_5__ADD_0.notinv0  (
	. i ( \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net  ),
	. o ( \carry_16_5__ADD_0.ainv  )
);
defparam \carry_16_5__ADD_0.notinv0 .SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31]  (
	. di ( \ii06278|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_32_4__ADD_31.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_31.ainv  )
);
defparam \carry_32_4__ADD_31.notinv0 .SEL = 1;
REG2CKSR \u_if_t_data7_reg[4]  (
	. di ( \ii06226|xy_net  ),
	. mclk0b ( \u_if_t_data7_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data7_reg[4]|qx_net  ),
	. sclk0 ( \u_if_t_data7_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data7_reg[2].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data7_reg[4] .PRESET = 0;
defparam \u_if_t_data7_reg[4] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_wfdma_cnt_reg[4]  (
	. di ( \ii06103|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[7].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[7].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[4] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[4] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_10_6__ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_6__ADD_2.ainv  )
);
defparam \carry_10_6__ADD_2.notinv0 .SEL = 1;
FG6X2 ii05568 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net ,
		/* f [1] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05568|xy_net  )
);
defparam ii05568.mode = 1'b0;
defparam ii05568.config_data = 64'hffffffffffffff7f;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]  (
	. di ( \carry_11_ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_7__ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_7__ADD_1.ainv  )
);
defparam \carry_11_7__ADD_1.notinv0 .SEL = 1;
FG6X2 ii05569 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]|qx_net ,
		/* f [4] */ \ii05568|xy_net ,
		/* f [3] (nc) */ nc2378 ,
		/* f [2] */ \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net ,
		/* f [1] */ \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net ,
		/* f [0] (nc) */ nc2379 
	} ),
	. x ( ),
	. xy ( \ii05569|xy_net  )
);
defparam ii05569.mode = 1'b0;
defparam ii05569.config_data = 64'h3333333330303333;
LRAM64 ii05570 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_rst_wait_cnt_reg[0]|qx_net ,
		/* f [4] (nc) */ nc2380 ,
		/* f [3] (nc) */ nc2381 ,
		/* f [2] (nc) */ nc2382 ,
		/* f [1] (nc) */ nc2383 ,
		/* f [0] (nc) */ nc2384 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05570|xy_net  )
);
defparam ii05570.mode = 3'h0;
defparam ii05570.config_data = 64'hffffffff00000000;
FG6X2 ii05571 (
	. f ( {
		/* f [5] (nc) */ nc2385 ,
		/* f [4] (nc) */ nc2386 ,
		/* f [3] (nc) */ nc2387 ,
		/* f [2] */ \io_RST_N_inst|f_id[0]_net ,
		/* f [1] (nc) */ nc2388 ,
		/* f [0] */ \clk_rst_manage_ins_pll_main_pll_u0|PLOCK_net 
	} ),
	. x ( ),
	. xy ( \ii05571|xy_net  )
);
defparam ii05571.mode = 1'b0;
defparam ii05571.config_data = 64'ha0a0a0a0a0a0a0a0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[36]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37] .CLKSRSEL = 1'b1;
ADD_1BIT carry_8_0__ADD_0 (
	. a ( \carry_8_0__ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C74R34_csi_logic|cin_net  ),
	. co ( \carry_8_0__ADD_0|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
LRAM64 ii05572 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_rst_wait_cnt_reg[2]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_rst_wait_cnt_reg[6]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_rst_wait_cnt_reg[4]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_rst_wait_cnt_reg[3]|qx_net ,
		/* f [1] */ \clk_rst_manage_ins_rst_wait_cnt_reg[7]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_rst_wait_cnt_reg[5]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05572|xy_net  )
);
defparam ii05572.mode = 3'h0;
defparam ii05572.config_data = 64'heeeecccceeeccccc;
FG6X2 PCKRTINSERT_C108R75_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc2389 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72]|qx_net ,
		/* f [3] (nc) */ nc2390 ,
		/* f [2] (nc) */ nc2391 ,
		/* f [1] (nc) */ nc2392 ,
		/* f [0] (nc) */ nc2393 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C108R75_lut_1|xy_net  )
);
defparam PCKRTINSERT_C108R75_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C108R75_lut_1.config_data = 64'h0000ffff0000ffff;
ADD_1BIT carry_8_0__ADD_1 (
	. a ( \carry_8_0__ADD_1.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[1]|qx_net  ),
	. ci ( \carry_8_0__ADD_0|co_net  ),
	. co ( \carry_8_0__ADD_1|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_0__ADD_1|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10]  (
	. di ( \ii06305|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32]  (
	. di ( \ii06279|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32] .CLKSRSEL = 1'b1;
ADD_1BIT carry_8_0__ADD_2 (
	. a ( \carry_8_0__ADD_2.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[2]|qx_net  ),
	. ci ( \carry_8_0__ADD_1|co_net  ),
	. co ( \carry_8_0__ADD_2|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_0__ADD_2|s_net  )
);
REG2CKSR \u_if_t_data7_reg[5]  (
	. di ( \ii06228|xy_net  ),
	. mclk0b ( \u_if_t_data7_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data7_reg[5]|qx_net  ),
	. sclk0 ( \u_if_t_data7_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data7_reg[2].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data7_reg[5] .PRESET = 0;
defparam \u_if_t_data7_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_wfdma_cnt_reg[5]  (
	. di ( \ii06105|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[6].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[5] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[5] .CLKSRSEL = 1'b1;
ADD_1BIT carry_8_0__ADD_3 (
	. a ( \carry_8_0__ADD_3.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[3]|qx_net  ),
	. ci ( \carry_8_0__ADD_2|co_net  ),
	. co ( \carry_8_0__ADD_3|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_0__ADD_3|s_net  )
);
LBUF \u_if_T_S_reg_0__dup_0_.lbuf1  (
	. asr ( \u_if_T_S_reg_0__dup_0_.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_T_S_reg_0__dup_0_.mclk1b  ),
	. sclk ( \u_if_T_S_reg_0__dup_0_.sclk1  ),
	. sr ( )
);
defparam \u_if_T_S_reg_0__dup_0_.lbuf1 .CFG_SYNC = 1;
defparam \u_if_T_S_reg_0__dup_0_.lbuf1 .CFG_LAT = 0;
defparam \u_if_T_S_reg_0__dup_0_.lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_T_S_reg_0__dup_0_.lbuf1 .CFG_INV = 0;
defparam \u_if_T_S_reg_0__dup_0_.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_T_S_reg_0__dup_0_.lbuf1 .CFG_INV_EN = 0;
defparam \u_if_T_S_reg_0__dup_0_.lbuf1 .CFG_EN = 1'b0;
defparam \u_if_T_S_reg_0__dup_0_.lbuf1 .CFG_ALLOW_SR = 1'b0;
ADD_1BIT carry_8_0__ADD_4 (
	. a ( \carry_8_0__ADD_4.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[4]|qx_net  ),
	. ci ( \carry_8_0__ADD_3|co_net  ),
	. co ( \carry_8_0__ADD_4|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_0__ADD_4|s_net  )
);
ADD_1BIT carry_8_0__ADD_5 (
	. a ( \carry_8_0__ADD_5.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5]|qx_net  ),
	. ci ( \carry_8_0__ADD_4|co_net  ),
	. co ( \carry_8_0__ADD_5|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_0__ADD_5|s_net  )
);
CFG_NOTINV \carry_32_4__ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_9.ainv  )
);
defparam \carry_32_4__ADD_9.notinv0 .SEL = 1;
ADD_1BIT carry_8_0__ADD_6 (
	. a ( \carry_8_0__ADD_6.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[6]|qx_net  ),
	. ci ( \carry_8_0__ADD_5|co_net  ),
	. co ( \carry_8_0__ADD_6|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_0__ADD_6|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]  (
	. di ( \carry_11_ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62]  (
	. di ( \PCKRTINSERT_C118R76_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_ADD_22.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_22.ainv  )
);
defparam \carry_32_ADD_22.notinv0 .SEL = 1;
ADD_1BIT carry_8_0__ADD_7 (
	. a ( \carry_8_0__ADD_7.ainv  ),
	. b ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[7]|qx_net  ),
	. ci ( \carry_8_0__ADD_6|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_0__ADD_7|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]  (
	. di ( \ii06307|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33]  (
	. di ( \ii06280|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data7_reg[6]  (
	. di ( \ii06229|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data7_reg[6].mclk1b  ),
	. qx ( \u_if_t_data7_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data7_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data7_reg[6].sr1  )
);
defparam \u_if_t_data7_reg[6] .PRESET = 0;
defparam \u_if_t_data7_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_wfdma_cnt_reg[6]  (
	. di ( \ii06106|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[6].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[6] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[6] .CLKSRSEL = 1'b1;
IOC_CMOS \io_jtag_tdi_inst.ioc_cmos_inst0  (
	. clk_en ( ),
	. f_id ( )
,
	. f_od ( \io_jtag_tdi_inst.f_od  ),
	. f_oen ( \io_jtag_tdi_inst.f_oen  ),
	. fclk ( ),
	. id ( \io_jtag_tdi_inst.id  ),
	. od ( )
,
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_FOEN_SELN = 1'b1;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_OEN_RSTN_EN = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_DDR = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_FCLK_GATE_EN = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_OEN_SETN_EN = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_ID_RSTN_EN = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_SETN_INV = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_CLK_INV = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_FIN_SELN = 1'b1;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_FOUT_SELN = 1'b1;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_ID_SETN_EN = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_RSTN_SYNC = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_RSTN_INV = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_OD_RSTN_EN = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_DDR_NREG = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_SETN_SYNC = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_OD_SETN_EN = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_DDR_PREG = 0;
defparam \io_jtag_tdi_inst.ioc_cmos_inst0 .CFG_DDR_REG = 0;
BRAM18KV1 \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core  (
	. a_addr_ext ( {
		/* a_addr_ext [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net ,
		/* a_addr_ext [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net 
	} ),
	. b_addr_ext ( {
		/* b_addr_ext [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net ,
		/* b_addr_ext [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net 
	} ),
	. c1r1_aa ( {
		/* c1r1_aa [11] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net ,
		/* c1r1_aa [10] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net ,
		/* c1r1_aa [9] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net ,
		/* c1r1_aa [8] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net ,
		/* c1r1_aa [7] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net ,
		/* c1r1_aa [6] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net ,
		/* c1r1_aa [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net ,
		/* c1r1_aa [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net ,
		/* c1r1_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_ab ( {
		/* c1r1_ab [11] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net ,
		/* c1r1_ab [10] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net ,
		/* c1r1_ab [9] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net ,
		/* c1r1_ab [8] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net ,
		/* c1r1_ab [7] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net ,
		/* c1r1_ab [6] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net ,
		/* c1r1_ab [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net ,
		/* c1r1_ab [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net ,
		/* c1r1_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_cea ( \VCC_0_inst|Y_net  ),
	. c1r1_ceb ( \VCC_0_inst|Y_net  ),
	. c1r1_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r1_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r1_da ( )
,
	. c1r1_db ( {
		/* c1r1_db [17] (nc) */ nc2394 ,
		/* c1r1_db [16] (nc) */ nc2395 ,
		/* c1r1_db [15] (nc) */ nc2396 ,
		/* c1r1_db [14] (nc) */ nc2397 ,
		/* c1r1_db [13] (nc) */ nc2398 ,
		/* c1r1_db [12] */ net_C102R65_c1r1_db_12,
		/* c1r1_db [11] */ net_C102R65_c1r1_db_11,
		/* c1r1_db [10] */ net_C102R65_c1r1_db_10,
		/* c1r1_db [9] */ net_C102R65_c1r1_db_9,
		/* c1r1_db [8] */ net_C102R65_c1r1_db_8,
		/* c1r1_db [7] */ net_C102R65_c1r1_db_7,
		/* c1r1_db [6] */ net_C102R65_c1r1_db_6,
		/* c1r1_db [5] */ net_C102R65_c1r1_db_5,
		/* c1r1_db [4] */ net_C102R65_c1r1_db_4,
		/* c1r1_db [3] */ net_C102R65_c1r1_db_3,
		/* c1r1_db [2] */ net_C102R65_c1r1_db_2,
		/* c1r1_db [1] */ net_C102R65_c1r1_db_1,
		/* c1r1_db [0] */ net_C102R65_c1r1_db_0
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc2399 ,
		/* c1r1_q [16] (nc) */ nc2400 ,
		/* c1r1_q [15] (nc) */ nc2401 ,
		/* c1r1_q [14] (nc) */ nc2402 ,
		/* c1r1_q [13] (nc) */ nc2403 ,
		/* c1r1_q [12] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[12]_net ,
		/* c1r1_q [11] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[11]_net ,
		/* c1r1_q [10] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[10]_net ,
		/* c1r1_q [9] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[9]_net ,
		/* c1r1_q [8] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[8]_net ,
		/* c1r1_q [7] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[7]_net ,
		/* c1r1_q [6] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[6]_net ,
		/* c1r1_q [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[5]_net ,
		/* c1r1_q [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[4]_net ,
		/* c1r1_q [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[3]_net ,
		/* c1r1_q [2] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[2]_net ,
		/* c1r1_q [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[1]_net ,
		/* c1r1_q [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[0]_net 
	} ),
	. c1r1_rstna ( ),
	. c1r1_rstnb ( ),
	. c1r1_user_ena ( ),
	. c1r1_user_enb ( ),
	. c1r1_wea ( \GND_0_inst|Y_net  ),
	. c1r1_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. c1r2_aa ( {
		/* c1r2_aa [11] (nc) */ nc2404 ,
		/* c1r2_aa [10] (nc) */ nc2405 ,
		/* c1r2_aa [9] (nc) */ nc2406 ,
		/* c1r2_aa [8] (nc) */ nc2407 ,
		/* c1r2_aa [7] (nc) */ nc2408 ,
		/* c1r2_aa [6] (nc) */ nc2409 ,
		/* c1r2_aa [5] (nc) */ nc2410 ,
		/* c1r2_aa [4] (nc) */ nc2411 ,
		/* c1r2_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_ab ( {
		/* c1r2_ab [11] (nc) */ nc2412 ,
		/* c1r2_ab [10] (nc) */ nc2413 ,
		/* c1r2_ab [9] (nc) */ nc2414 ,
		/* c1r2_ab [8] (nc) */ nc2415 ,
		/* c1r2_ab [7] (nc) */ nc2416 ,
		/* c1r2_ab [6] (nc) */ nc2417 ,
		/* c1r2_ab [5] (nc) */ nc2418 ,
		/* c1r2_ab [4] (nc) */ nc2419 ,
		/* c1r2_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_cea ( ),
	. c1r2_ceb ( ),
	. c1r2_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r2_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r2_da ( )
,
	. c1r2_db ( )
,
	. c1r2_q ( )
,
	. c1r2_rstna ( ),
	. c1r2_rstnb ( ),
	. c1r2_user_ena ( ),
	. c1r2_user_enb ( ),
	. c1r2_wea ( \GND_0_inst|Y_net  ),
	. c1r2_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. c1r3_aa ( {
		/* c1r3_aa [11] (nc) */ nc2420 ,
		/* c1r3_aa [10] (nc) */ nc2421 ,
		/* c1r3_aa [9] (nc) */ nc2422 ,
		/* c1r3_aa [8] (nc) */ nc2423 ,
		/* c1r3_aa [7] (nc) */ nc2424 ,
		/* c1r3_aa [6] (nc) */ nc2425 ,
		/* c1r3_aa [5] (nc) */ nc2426 ,
		/* c1r3_aa [4] (nc) */ nc2427 ,
		/* c1r3_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_ab ( {
		/* c1r3_ab [11] (nc) */ nc2428 ,
		/* c1r3_ab [10] (nc) */ nc2429 ,
		/* c1r3_ab [9] (nc) */ nc2430 ,
		/* c1r3_ab [8] (nc) */ nc2431 ,
		/* c1r3_ab [7] (nc) */ nc2432 ,
		/* c1r3_ab [6] (nc) */ nc2433 ,
		/* c1r3_ab [5] (nc) */ nc2434 ,
		/* c1r3_ab [4] (nc) */ nc2435 ,
		/* c1r3_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_cea ( ),
	. c1r3_ceb ( ),
	. c1r3_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r3_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r3_da ( )
,
	. c1r3_db ( )
,
	. c1r3_q ( )
,
	. c1r3_rstna ( ),
	. c1r3_rstnb ( ),
	. c1r3_user_ena ( ),
	. c1r3_user_enb ( ),
	. c1r3_wea ( \GND_0_inst|Y_net  ),
	. c1r3_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. c1r4_aa ( {
		/* c1r4_aa [11] (nc) */ nc2436 ,
		/* c1r4_aa [10] (nc) */ nc2437 ,
		/* c1r4_aa [9] (nc) */ nc2438 ,
		/* c1r4_aa [8] (nc) */ nc2439 ,
		/* c1r4_aa [7] (nc) */ nc2440 ,
		/* c1r4_aa [6] (nc) */ nc2441 ,
		/* c1r4_aa [5] (nc) */ nc2442 ,
		/* c1r4_aa [4] (nc) */ nc2443 ,
		/* c1r4_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_ab ( {
		/* c1r4_ab [11] (nc) */ nc2444 ,
		/* c1r4_ab [10] (nc) */ nc2445 ,
		/* c1r4_ab [9] (nc) */ nc2446 ,
		/* c1r4_ab [8] (nc) */ nc2447 ,
		/* c1r4_ab [7] (nc) */ nc2448 ,
		/* c1r4_ab [6] (nc) */ nc2449 ,
		/* c1r4_ab [5] (nc) */ nc2450 ,
		/* c1r4_ab [4] (nc) */ nc2451 ,
		/* c1r4_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_cea ( ),
	. c1r4_ceb ( ),
	. c1r4_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r4_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r4_da ( )
,
	. c1r4_db ( )
,
	. c1r4_q ( )
,
	. c1r4_rstna ( ),
	. c1r4_rstnb ( ),
	. c1r4_user_ena ( ),
	. c1r4_user_enb ( ),
	. c1r4_wea ( \GND_0_inst|Y_net  ),
	. c1r4_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. eccindberr ( \GND_0_inst|Y_net  ),
	. eccinsberr ( \GND_0_inst|Y_net  ),
	. eccoutdberr ( ),
	. eccoutsberr ( ),
	. err_addr ( )
,
	. peek_en ( ),
	. peek_rd_en ( ),
	. rd_mem_n ( ),
	. rptr ( )
,
	. wptr ( )
,
	. wr_mem_n ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0e_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_04_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0e_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_04_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .WIDTH_EXT_MODE23 = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0e_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_04_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0e_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_08_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .DEC_REG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_08_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_08_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_08_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .emb5k_1_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .initp_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .initp_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .initp_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0b_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .initp_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0b_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0b_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0b_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_05_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0f_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_05_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .PEEK_MODE = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0f_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_05_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .emb5k_2_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0f_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_05_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0f_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_09_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_09_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_09_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .emb9k_2_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .PORTB_PROG = 8'b00001111;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_09_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .emb5k_2_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .DEPTH_EXT_MODE01 = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .initp_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_PORTB_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .initp_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_02_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .initp_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0c_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_02_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .FIFO_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_PORTB_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .initp_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0c_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_02_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0c_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_02_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0c_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_06_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_06_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_06_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_06_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .emb5k_4_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .emb5k_3_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .ECC_DEC_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .emb5k_1_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EXT_18K = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .emb9k_1_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .WIDTH_EXT_MODE01 = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .PORTA_PROG = 8'b11110000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_03_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .DEPTH_EXT_MODE23 = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0d_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_03_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0d_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_03_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0d_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_03_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0d_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_07_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_07_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_07_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_07_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .emb5k_4_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .ECC_ENC_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .emb5k_3_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0a_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0a_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_2_PORTB_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_3_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0a_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_1_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_0a_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .init_04_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1.u0_emb18k_core .EMB5K_4_PORTB_CKINV = 0;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 PCKRTINSERT_C108R74_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc2452 ,
		/* f [4] (nc) */ nc2453 ,
		/* f [3] (nc) */ nc2454 ,
		/* f [2] (nc) */ nc2455 ,
		/* f [1] */ \ii06300|xy_net ,
		/* f [0] (nc) */ nc2456 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C108R74_lut_0|xy_net  )
);
defparam PCKRTINSERT_C108R74_lut_0.mode = 1'b0;
defparam PCKRTINSERT_C108R74_lut_0.config_data = 64'h3333333333333333;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]  (
	. di ( \carry_11_ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63] .CLKSRSEL = 1'b1;
IOC_LVDS \io_led_0__inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( )
,
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. oen ( ),
	. q ( )
,
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_led_0__inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_led_0__inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_led_0__inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b1000;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b001;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_led_0__inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
FG6X2 PCKRTINSERT_C108R74_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc2457 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[30]|qx_net ,
		/* f [3] (nc) */ nc2458 ,
		/* f [2] (nc) */ nc2459 ,
		/* f [1] (nc) */ nc2460 ,
		/* f [0] (nc) */ nc2461 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C108R74_lut_1|xy_net  )
);
defparam PCKRTINSERT_C108R74_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C108R74_lut_1.config_data = 64'h0000ffff0000ffff;
FG6X2 ii05591 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_rst_wait_cnt_reg[1]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_rst_wait_cnt_reg[0]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_rst_wait_cnt_reg[2]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_rst_wait_cnt_reg[5]|qx_net ,
		/* f [1] */ \clk_rst_manage_ins_rst_wait_cnt_reg[3]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_rst_wait_cnt_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05591|xy_net  )
);
defparam ii05591.mode = 1'b0;
defparam ii05591.config_data = 64'hffffffffffffdfff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[39] .CLKSRSEL = 1'b1;
FG6X2 ii05592 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_rst_wait_cnt_reg[7]|qx_net ,
		/* f [4] (nc) */ nc2462 ,
		/* f [3] */ \ii05591|xy_net ,
		/* f [2] (nc) */ nc2463 ,
		/* f [1] */ \clk_rst_manage_ins_rst_wait_cnt_reg[4]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05592|xy_net  )
);
defparam ii05592.mode = 1'b0;
defparam ii05592.config_data = 64'h5555555544554455;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].lbuf0 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii05593 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net ,
		/* f [4] (nc) */ nc2464 ,
		/* f [3] (nc) */ nc2465 ,
		/* f [2] (nc) */ nc2466 ,
		/* f [1] (nc) */ nc2467 ,
		/* f [0] (nc) */ nc2468 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05593|xy_net  )
);
defparam ii05593.mode = 3'h0;
defparam ii05593.config_data = 64'hffffffff00000000;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12]  (
	. di ( \ii06309|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]  (
	. di ( \ii06281|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data7_reg[7]  (
	. di ( \ii06230|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data7_reg[6].mclk1b  ),
	. qx ( \u_if_t_data7_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data7_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data7_reg[6].sr1  )
);
defparam \u_if_t_data7_reg[7] .PRESET = 0;
defparam \u_if_t_data7_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_wfdma_cnt_reg[7]  (
	. di ( \ii06107|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[7].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[7].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[7] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[7] .CLKSRSEL = 1'b1;
LRAM64 ii05595 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net ,
		/* f [1] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05595|xy_net  )
);
defparam ii05595.mode = 3'h0;
defparam ii05595.config_data = 64'hffccff00ffc8ff00;
LBUF \u_if_fdma_waddr_r_reg[28].lbuf1  (
	. asr ( \u_if_fdma_waddr_r_reg[28].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06119|xy_net  ),
	. mclkb ( \u_if_fdma_waddr_r_reg[28].mclk1b  ),
	. sclk ( \u_if_fdma_waddr_r_reg[28].sclk1  ),
	. sr ( )
);
defparam \u_if_fdma_waddr_r_reg[28].lbuf1 .CFG_SYNC = 1;
defparam \u_if_fdma_waddr_r_reg[28].lbuf1 .CFG_LAT = 0;
defparam \u_if_fdma_waddr_r_reg[28].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_fdma_waddr_r_reg[28].lbuf1 .CFG_INV = 0;
defparam \u_if_fdma_waddr_r_reg[28].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_fdma_waddr_r_reg[28].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_fdma_waddr_r_reg[28].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_fdma_waddr_r_reg[28].lbuf1 .CFG_ALLOW_SR = 1'b0;
CFG_NOTINV \carry_8_3__ADD_0.notinv0  (
	. i ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net  ),
	. o ( \carry_8_3__ADD_0.ainv  )
);
defparam \carry_8_3__ADD_0.notinv0 .SEL = 1;
BASIC_IO \io_i2c0_sda_inst.basic_io_inst0  (
	. PAD ( i2c0_sda ),
	. f_od ( \io_i2c0_sda_inst.f_od  ),
	. f_oen ( \io_i2c0_sda_inst.f_oen  ),
	. id ( \io_i2c0_sda_inst.id  )
);
defparam \io_i2c0_sda_inst.basic_io_inst0 .VPCI_EN = 0;
defparam \io_i2c0_sda_inst.basic_io_inst0 .CFG_OEN_SEL = 0;
defparam \io_i2c0_sda_inst.basic_io_inst0 .CFG_KEEP = 0;
defparam \io_i2c0_sda_inst.basic_io_inst0 .CFG_PDR = 15;
defparam \io_i2c0_sda_inst.basic_io_inst0 .CFG_NS_LV = 3;
defparam \io_i2c0_sda_inst.basic_io_inst0 .CFG_RX_DIG_EN = 1;
defparam \io_i2c0_sda_inst.basic_io_inst0 .CFG_OUT_SEL = 0;
defparam \io_i2c0_sda_inst.basic_io_inst0 .CFG_NDR = 15;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]  (
	. di ( \carry_11_ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13]  (
	. di ( \ii06311|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35]  (
	. di ( \ii06282|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35] .CLKSRSEL = 1'b1;
FG6X2 ii05614 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]|qx_net ,
		/* f [1] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05614|xy_net  )
);
defparam ii05614.mode = 1'b0;
defparam ii05614.config_data = 64'hfffffff7ffffffff;
FG6X2 ii05623_dup (
	. f ( {
		/* f [5] */ \ii05621|xy_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ,
		/* f [3] (nc) */ nc2469 ,
		/* f [2] (nc) */ nc2470 ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[25]|qx_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[26]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05623_dup|xy_net  )
);
defparam ii05623_dup.mode = 1'b0;
defparam ii05623_dup.config_data = 64'heeeeeeeeeeeeaaaa;
REG2CKSR \u_FDMA_wfdma_cnt_reg[8]  (
	. di ( \ii06108|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[7].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[7].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[8] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[8] .CLKSRSEL = 1'b1;
FG6X2 ii05615 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net ,
		/* f [4] (nc) */ nc2471 ,
		/* f [3] */ \ii05614|xy_net ,
		/* f [2] (nc) */ nc2472 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05615|xy_net  )
);
defparam ii05615.mode = 1'b0;
defparam ii05615.config_data = 64'h5555555544554455;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg (
	. di ( \ii06461|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.CLKSRSEL = 1'b1;
FG6X2 ii05618 (
	. f ( {
		/* f [5] (nc) */ nc2473 ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[10]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05618|xy_net  )
);
defparam ii05618.mode = 1'b0;
defparam ii05618.config_data = 64'hfffffffefffffffe;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]  (
	. di ( \carry_11_ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65] .CLKSRSEL = 1'b0;
LRAM64 ii05619 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[12]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net ,
		/* f [3] (nc) */ nc2474 ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[14]|qx_net ,
		/* f [1] (nc) */ nc2475 ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[15]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05619|xy_net  )
);
defparam ii05619.mode = 3'h0;
defparam ii05619.config_data = 64'h5f5fffffffffffff;
LRAM64 ii05620 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[21]|qx_net ,
		/* f [3] (nc) */ nc2476 ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[20]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[23]|qx_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[22]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05620|xy_net  )
);
defparam ii05620.mode = 3'h0;
defparam ii05620.config_data = 64'h7f7fffffffffffff;
LRAM64 ii05621 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[18]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[17]|qx_net ,
		/* f [3] */ \ii05619|xy_net ,
		/* f [2] */ \ii05618|xy_net ,
		/* f [1] */ \ii05620|xy_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[16]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05621|xy_net  )
);
defparam ii05621.mode = 3'h0;
defparam ii05621.config_data = 64'h333333337377ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_2.ainv  )
);
defparam \carry_32_ADD_2.notinv0 .SEL = 1;
FG6X2 ii05623 (
	. f ( {
		/* f [5] */ \ii05621|xy_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[25]|qx_net ,
		/* f [3] (nc) */ nc2477 ,
		/* f [2] (nc) */ nc2478 ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[26]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05623|xy_net  )
);
defparam ii05623.mode = 1'b0;
defparam ii05623.config_data = 64'hffffaaaaeeeeaaaa;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14]  (
	. di ( \ii06313|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36]  (
	. di ( \ii06283|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_7__ADD_10.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_7__ADD_10.ainv  )
);
defparam \carry_11_7__ADD_10.notinv0 .SEL = 1;
FG6X2 ii05624 (
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ,
		/* f [4] */ \ii05623_dup|xy_net ,
		/* f [3] (nc) */ nc2479 ,
		/* f [2] (nc) */ nc2480 ,
		/* f [1] (nc) */ nc2481 ,
		/* f [0] (nc) */ nc2482 
	} ),
	. x ( ),
	. xy ( \ii05624|xy_net  )
);
defparam ii05624.mode = 1'b0;
defparam ii05624.config_data = 64'hffffffff0000ffff;
REG2CKSR \u_FDMA_wfdma_cnt_reg[9]  (
	. di ( \ii06109|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[7].mclk1b  ),
	. qx ( \u_FDMA_wfdma_cnt_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[7].sr1  )
);
defparam \u_FDMA_wfdma_cnt_reg[9] .PRESET = 0;
defparam \u_FDMA_wfdma_cnt_reg[9] .CLKSRSEL = 1'b1;
LRAM64 ii05625 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[5]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[4]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05625|xy_net  )
);
defparam ii05625.mode = 3'h0;
defparam ii05625.config_data = 64'h7fffffffffffffff;
FG6X2 ii05626 (
	. f ( {
		/* f [5] (nc) */ nc2483 ,
		/* f [4] */ \ii05625|xy_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ,
		/* f [1] (nc) */ nc2484 ,
		/* f [0] (nc) */ nc2485 
	} ),
	. x ( ),
	. xy ( \ii05626|xy_net  )
);
defparam ii05626.mode = 1'b0;
defparam ii05626.config_data = 64'h0fffffff0fffffff;
FG6X2 ii05627 (
	. f ( {
		/* f [5] (nc) */ nc2486 ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[10]|qx_net ,
		/* f [2] */ \ii05626|xy_net ,
		/* f [1] */ \ii05623_dup|xy_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05627|xy_net  )
);
defparam ii05627.mode = 1'b0;
defparam ii05627.config_data = 64'hb37f33ffb37f33ff;
FG6X2 ii05628 (
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[10]|qx_net ,
		/* f [2] */ \ii05623_dup|xy_net ,
		/* f [1] */ \ii05626|xy_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05628|xy_net  )
);
defparam ii05628.mode = 1'b0;
defparam ii05628.config_data = 64'h9f5f5f5f5f5f5f5f;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]  (
	. di ( \carry_11_ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66] .CLKSRSEL = 1'b1;
IOC_LVDS \io_RST_N_inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( )
,
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. oen ( ),
	. q ( {
		/* q [7] (nc) */ nc2487 ,
		/* q [6] (nc) */ nc2488 ,
		/* q [5] (nc) */ nc2489 ,
		/* q [4] (nc) */ nc2490 ,
		/* q [3] (nc) */ nc2491 ,
		/* q [2] (nc) */ nc2492 ,
		/* q [1] (nc) */ nc2493 ,
		/* q [0] */ \io_RST_N_inst|f_id[0]_net 
	} ),
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_RST_N_inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_RST_N_inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_RST_N_inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b0000;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b000;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_RST_N_inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
FG6X2 ii05629 (
	. f ( {
		/* f [5] (nc) */ nc2494 ,
		/* f [4] (nc) */ nc2495 ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[10]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05629|xy_net  )
);
defparam ii05629.mode = 1'b0;
defparam ii05629.config_data = 64'h7fff7fff7fff7fff;
FG6X2 ii05630 (
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[12]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ,
		/* f [3] */ \ii05625|xy_net ,
		/* f [2] */ \ii05623_dup|xy_net ,
		/* f [1] */ \ii05629|xy_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05630|xy_net  )
);
defparam ii05630.mode = 1'b0;
defparam ii05630.config_data = 64'h8f0f0f0f7fffffff;
FG6X2 ii05631 (
	. f ( {
		/* f [5] */ \ii05629|xy_net ,
		/* f [4] */ \ii05625|xy_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[12]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ,
		/* f [0] (nc) */ nc2496 
	} ),
	. x ( ),
	. xy ( \ii05631|xy_net  )
);
defparam ii05631.mode = 1'b0;
defparam ii05631.config_data = 64'h3fffffffffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[42]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43] .CLKSRSEL = 1'b1;
FG6X2 ii05632 (
	. f ( {
		/* f [5] (nc) */ nc2497 ,
		/* f [4] */ \ii05623_dup|xy_net ,
		/* f [3] (nc) */ nc2498 ,
		/* f [2] (nc) */ nc2499 ,
		/* f [1] */ \ii05631|xy_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05632|xy_net  )
);
defparam ii05632.mode = 1'b0;
defparam ii05632.config_data = 64'h9999ffff9999ffff;
CFG_NOTINV \carry_32_4__ADD_18.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_18.ainv  )
);
defparam \carry_32_4__ADD_18.notinv0 .SEL = 1;
FG6X2 ii05633 (
	. f ( {
		/* f [5] */ \ii05631|xy_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[14]|qx_net ,
		/* f [3] */ \ii05623_dup|xy_net ,
		/* f [2] (nc) */ nc2500 ,
		/* f [1] (nc) */ nc2501 ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05633|xy_net  )
);
defparam ii05633.mode = 1'b0;
defparam ii05633.config_data = 64'haaff55ff00ffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15]  (
	. di ( \ii06315|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37]  (
	. di ( \ii06284|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37] .CLKSRSEL = 1'b1;
LRAM64 ii05634 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[15]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[14]|qx_net ,
		/* f [2] (nc) */ nc2502 ,
		/* f [1] */ \ii05623_dup|xy_net ,
		/* f [0] */ \ii05631|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05634|xy_net  )
);
defparam ii05634.mode = 3'h0;
defparam ii05634.config_data = 64'hbb33333377ffffff;
LBUF \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06587|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06408|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii05635 (
	. f ( {
		/* f [5] (nc) */ nc2503 ,
		/* f [4] (nc) */ nc2504 ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[13]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[14]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[15]|qx_net ,
		/* f [0] (nc) */ nc2505 
	} ),
	. x ( ),
	. xy ( \ii05635|xy_net  )
);
defparam ii05635.mode = 1'b0;
defparam ii05635.config_data = 64'h3fff3fff3fff3fff;
LBUF \u_if_T_S_reg[2].lbuf0  (
	. asr ( \u_if_T_S_reg[2].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_T_S_reg[2].mclk1b  ),
	. sclk ( \u_if_T_S_reg[2].sclk1  ),
	. sr ( )
);
defparam \u_if_T_S_reg[2].lbuf0 .CFG_SYNC = 1;
defparam \u_if_T_S_reg[2].lbuf0 .CFG_LAT = 0;
defparam \u_if_T_S_reg[2].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_T_S_reg[2].lbuf0 .CFG_INV = 0;
defparam \u_if_T_S_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_T_S_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_T_S_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_T_S_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_rburst_cnt_reg[0]  (
	. di ( \ii06031|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_rburst_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_rburst_cnt_reg[0] .PRESET = 0;
defparam \u_FDMA_rburst_cnt_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii05636 (
	. f ( {
		/* f [5] */ \ii05631|xy_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[16]|qx_net ,
		/* f [3] (nc) */ nc2506 ,
		/* f [2] */ \ii05635|xy_net ,
		/* f [1] (nc) */ nc2507 ,
		/* f [0] */ \ii05623_dup|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05636|xy_net  )
);
defparam ii05636.mode = 1'b0;
defparam ii05636.config_data = 64'hf5f55f5f5555ffff;
FG6X2 ii05637 (
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[17]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[16]|qx_net ,
		/* f [3] */ \ii05635|xy_net ,
		/* f [2] */ \ii05631|xy_net ,
		/* f [1] (nc) */ nc2508 ,
		/* f [0] */ \ii05623_dup|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05637|xy_net  )
);
defparam ii05637.mode = 1'b0;
defparam ii05637.config_data = 64'hf55555555fffffff;
LRAM64 ii05638 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05619|xy_net ,
		/* f [4] (nc) */ nc2509 ,
		/* f [3] (nc) */ nc2510 ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[16]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[17]|qx_net ,
		/* f [0] (nc) */ nc2511 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05638|xy_net  )
);
defparam ii05638.mode = 3'h0;
defparam ii05638.config_data = 64'h3f3f3f3fffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]  (
	. di ( \carry_11_ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67] .CLKSRSEL = 1'b0;
LBUF \led_ctrl_ins_ctrl_cnt_reg[2].lbuf1  (
	. asr ( \led_ctrl_ins_ctrl_cnt_reg[2].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \led_ctrl_ins_ctrl_cnt_reg[2].mclk1b  ),
	. sclk ( \led_ctrl_ins_ctrl_cnt_reg[2].sclk1  ),
	. sr ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[2].lbuf1 .CFG_SYNC = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[2].lbuf1 .CFG_LAT = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[2].lbuf1 .CFG_INV = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \led_ctrl_ins_ctrl_cnt_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[2].lbuf1 .CFG_EN = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii05639 (
	. f ( {
		/* f [5] */ \ii05638|xy_net ,
		/* f [4] */ \ii05625|xy_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[18]|qx_net ,
		/* f [0] */ \ii05629|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05639|xy_net  )
);
defparam ii05639.mode = 1'b0;
defparam ii05639.config_data = 64'h9333333333333333;
FG6X2 ii05640 (
	. f ( {
		/* f [5] */ \ii05639|xy_net ,
		/* f [4] (nc) */ nc2512 ,
		/* f [3] (nc) */ nc2513 ,
		/* f [2] (nc) */ nc2514 ,
		/* f [1] */ \ii05623_dup|xy_net ,
		/* f [0] (nc) */ nc2515 
	} ),
	. x ( ),
	. xy ( \ii05640|xy_net  )
);
defparam ii05640.mode = 1'b0;
defparam ii05640.config_data = 64'h33333333ffffffff;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg (
	. di ( \ii06586|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.PRESET = 1;
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.CLKSRSEL = 1'b1;
REG2CKSR u_FDMA_axi_wstart_locked_r2_reg (
	. di ( \u_FDMA_axi_wstart_locked_r1_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_wstart_locked_r2_reg.mclk1b  ),
	. qx ( \u_FDMA_axi_wstart_locked_r2_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_wstart_locked_r2_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_wstart_locked_r2_reg.sr1  )
);
defparam u_FDMA_axi_wstart_locked_r2_reg.PRESET = 0;
defparam u_FDMA_axi_wstart_locked_r2_reg.CLKSRSEL = 1'b1;
FG6X2 ii05641 (
	. f ( {
		/* f [5] */ \ii05629|xy_net ,
		/* f [4] */ \ii05625|xy_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[18]|qx_net ,
		/* f [0] */ \ii05638|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05641|xy_net  )
);
defparam ii05641.mode = 1'b0;
defparam ii05641.config_data = 64'h7fffffffffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[43]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_16_ADD_1.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[1]|qx_net  ),
	. o ( \carry_16_ADD_1.ainv  )
);
defparam \carry_16_ADD_1.notinv0 .SEL = 0;
FG6X2 ii05642 (
	. f ( {
		/* f [5] (nc) */ nc2516 ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ,
		/* f [3] */ \ii05623_dup|xy_net ,
		/* f [2] (nc) */ nc2517 ,
		/* f [1] */ \ii05641|xy_net ,
		/* f [0] (nc) */ nc2518 
	} ),
	. x ( ),
	. xy ( \ii05642|xy_net  )
);
defparam ii05642.mode = 1'b0;
defparam ii05642.config_data = 64'hccff33ffccff33ff;
BASIC_IO \io_jtag_tdo_inst.basic_io_inst0  (
	. PAD ( jtag_tdo ),
	. f_od ( \io_jtag_tdo_inst.f_od  ),
	. f_oen ( \io_jtag_tdo_inst.f_oen  ),
	. id ( \io_jtag_tdo_inst.id  )
);
defparam \io_jtag_tdo_inst.basic_io_inst0 .VPCI_EN = 0;
defparam \io_jtag_tdo_inst.basic_io_inst0 .CFG_OEN_SEL = 1;
defparam \io_jtag_tdo_inst.basic_io_inst0 .CFG_KEEP = 0;
defparam \io_jtag_tdo_inst.basic_io_inst0 .CFG_PDR = 15;
defparam \io_jtag_tdo_inst.basic_io_inst0 .CFG_NS_LV = 3;
defparam \io_jtag_tdo_inst.basic_io_inst0 .CFG_RX_DIG_EN = 0;
defparam \io_jtag_tdo_inst.basic_io_inst0 .CFG_OUT_SEL = 1;
defparam \io_jtag_tdo_inst.basic_io_inst0 .CFG_NDR = 15;
FG6X2 ii05643 (
	. f ( {
		/* f [5] (nc) */ nc2519 ,
		/* f [4] (nc) */ nc2520 ,
		/* f [3] (nc) */ nc2521 ,
		/* f [2] */ \ii05623_dup|xy_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05643|xy_net  )
);
defparam ii05643.mode = 1'b0;
defparam ii05643.config_data = 64'h9f9f9f9f9f9f9f9f;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16]  (
	. di ( \ii06317|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38]  (
	. di ( \ii06285|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38] .CLKSRSEL = 1'b1;
LRAM64 ii05644 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05641|xy_net ,
		/* f [4] (nc) */ nc2522 ,
		/* f [3] */ \ii05623|xy_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ,
		/* f [1] (nc) */ nc2523 ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[20]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05644|xy_net  )
);
defparam ii05644.mode = 3'h0;
defparam ii05644.config_data = 64'ha5ffa5ff55ff55ff;
FG6X2 ii05645 (
	. f ( {
		/* f [5] */ \ii05623|xy_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ,
		/* f [3] (nc) */ nc2524 ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[20]|qx_net ,
		/* f [1] */ \ii05641|xy_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[21]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05645|xy_net  )
);
defparam ii05645.mode = 1'b0;
defparam ii05645.config_data = 64'h95955555ffffffff;
REG2CKSR \u_FDMA_rburst_cnt_reg[1]  (
	. di ( \ii06033|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_rburst_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_rburst_cnt_reg[1] .PRESET = 0;
defparam \u_FDMA_rburst_cnt_reg[1] .CLKSRSEL = 1'b1;
LRAM64 ii05646 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[20]|qx_net ,
		/* f [4] (nc) */ nc2525 ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[19]|qx_net ,
		/* f [2] (nc) */ nc2526 ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[21]|qx_net ,
		/* f [0] (nc) */ nc2527 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05646|xy_net  )
);
defparam ii05646.mode = 3'h0;
defparam ii05646.config_data = 64'h33ff33ffffffffff;
FG6X2 ii05647 (
	. f ( {
		/* f [5] */ \ii05623|xy_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[22]|qx_net ,
		/* f [3] */ \ii05641|xy_net ,
		/* f [2] */ \ii05646|xy_net ,
		/* f [1] (nc) */ nc2528 ,
		/* f [0] (nc) */ nc2529 
	} ),
	. x ( ),
	. xy ( \ii05647|xy_net  )
);
defparam ii05647.mode = 1'b0;
defparam ii05647.config_data = 64'hf0000fffffffffff;
CFG_NOTINV \carry_32_ADD_10.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_10.ainv  )
);
defparam \carry_32_ADD_10.notinv0 .SEL = 1;
FG6X2 ii05648 (
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[22]|qx_net ,
		/* f [4] */ \ii05641|xy_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[23]|qx_net ,
		/* f [2] */ \ii05646|xy_net ,
		/* f [1] */ \ii05623|xy_net ,
		/* f [0] (nc) */ nc2530 
	} ),
	. x ( ),
	. xy ( \ii05648|xy_net  )
);
defparam ii05648.mode = 1'b0;
defparam ii05648.config_data = 64'hf33f33ff33ff33ff;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]  (
	. di ( \carry_11_ADD_8|s_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_axi_wstart_locked_r2_reg.lbuf1  (
	. asr ( \u_FDMA_axi_wstart_locked_r2_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_FDMA_axi_wstart_locked_r2_reg.mclk1b  ),
	. sclk ( \u_FDMA_axi_wstart_locked_r2_reg.sclk1  ),
	. sr ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  )
);
defparam \u_FDMA_axi_wstart_locked_r2_reg.lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_wstart_locked_r2_reg.lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_wstart_locked_r2_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_FDMA_axi_wstart_locked_r2_reg.lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_wstart_locked_r2_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_wstart_locked_r2_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_wstart_locked_r2_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_FDMA_axi_wstart_locked_r2_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_11_8__ADD_7.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]|qx_net  ),
	. o ( \carry_11_8__ADD_7.ainv  )
);
defparam \carry_11_8__ADD_7.notinv0 .SEL = 1;
CFG_NOTINV \carry_16_5__ADD_5.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[5]|qx_net  ),
	. o ( \carry_16_5__ADD_5.ainv  )
);
defparam \carry_16_5__ADD_5.notinv0 .SEL = 0;
FG6X2 ii05649 (
	. f ( {
		/* f [5] */ \ii05641|xy_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ,
		/* f [3] */ \ii05620|xy_net ,
		/* f [2] (nc) */ nc2531 ,
		/* f [1] */ \ii05623|xy_net ,
		/* f [0] (nc) */ nc2532 
	} ),
	. x ( ),
	. xy ( \ii05649|xy_net  )
);
defparam ii05649.mode = 1'b0;
defparam ii05649.config_data = 64'hff3333ff3333ffff;
LRAM64 ii05650 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[25]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ,
		/* f [3] */ \ii05641|xy_net ,
		/* f [2] */ \ii05620|xy_net ,
		/* f [1] (nc) */ nc2533 ,
		/* f [0] */ \ii05623|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05650|xy_net  )
);
defparam ii05650.mode = 3'h0;
defparam ii05650.config_data = 64'h555555555fffffff;
LBUF \u_if_test_cnt_reg[8].lbuf1  (
	. asr ( \u_if_test_cnt_reg[8].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06242|xy_net  ),
	. mclkb ( \u_if_test_cnt_reg[8].mclk1b  ),
	. sclk ( \u_if_test_cnt_reg[8].sclk1  ),
	. sr ( )
);
defparam \u_if_test_cnt_reg[8].lbuf1 .CFG_SYNC = 1;
defparam \u_if_test_cnt_reg[8].lbuf1 .CFG_LAT = 0;
defparam \u_if_test_cnt_reg[8].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_test_cnt_reg[8].lbuf1 .CFG_INV = 0;
defparam \u_if_test_cnt_reg[8].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_test_cnt_reg[8].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_test_cnt_reg[8].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_test_cnt_reg[8].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_FDMA_axi_awaddr_reg[0].lbuf0  (
	. asr ( \u_FDMA_axi_awaddr_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05784_dup|xy_net  ),
	. mclkb ( \u_FDMA_axi_awaddr_reg[0].mclk1b  ),
	. sclk ( \u_FDMA_axi_awaddr_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_awaddr_reg[0].lbuf0 .CFG_SYNC = 1;
defparam \u_FDMA_axi_awaddr_reg[0].lbuf0 .CFG_LAT = 0;
defparam \u_FDMA_axi_awaddr_reg[0].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[0].lbuf0 .CFG_INV = 0;
defparam \u_FDMA_axi_awaddr_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_awaddr_reg[0].lbuf0 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii05651 (
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ,
		/* f [3] (nc) */ nc2534 ,
		/* f [2] (nc) */ nc2535 ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ,
		/* f [0] */ \ii05623|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05651|xy_net  )
);
defparam ii05651.mode = 1'b0;
defparam ii05651.config_data = 64'hdddd77775555ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[44]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45] .CLKSRSEL = 1'b1;
LRAM64 ii05652 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ,
		/* f [4] */ \ii05623|xy_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ,
		/* f [2] (nc) */ nc2536 ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05652|xy_net  )
);
defparam ii05652.mode = 3'h0;
defparam ii05652.config_data = 64'h8877ffff00ffffff;
FG6X2 ii05653 (
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ,
		/* f [4] */ \ii05623|xy_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05653|xy_net  )
);
defparam ii05653.mode = 1'b0;
defparam ii05653.config_data = 64'h9555ffff5555ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17]  (
	. di ( \ii06319|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_11_ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_1.ainv  )
);
defparam \carry_11_ADD_1.notinv0 .SEL = 1;
FG6X2 ii05654 (
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[5]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05654|xy_net  )
);
defparam ii05654.mode = 1'b0;
defparam ii05654.config_data = 64'h807f00ff00ff00ff;
REG2CKSR \u_FDMA_rfdma_cnt_reg[1]  (
	. di ( \ii06061|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[3].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[1] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[1] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_10_6__ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_6__ADD_7.ainv  )
);
defparam \carry_10_6__ADD_7.notinv0 .SEL = 1;
LBUF \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1  (
	. asr ( \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO4_net  ),
	. en ( ),
	. mclkb ( \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.mclk1b  ),
	. sclk ( \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.sclk1  ),
	. sr ( \clk_rst_manage_ins_rstn_flag_reg|qx_net  )
);
defparam \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1 .CFG_SYNC = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1 .CFG_LAT = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1 .CFG_INV = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1 .CFG_INV_EN = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1 .CFG_EN = 1'b0;
defparam \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
LRAM64 ii05655 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05623|xy_net ,
		/* f [4] */ \ii05654|xy_net ,
		/* f [3] (nc) */ nc2537 ,
		/* f [2] (nc) */ nc2538 ,
		/* f [1] (nc) */ nc2539 ,
		/* f [0] (nc) */ nc2540 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05655|xy_net  )
);
defparam ii05655.mode = 3'h0;
defparam ii05655.config_data = 64'h0000ffffffffffff;
REG2CKSR \u_FDMA_rburst_cnt_reg[2]  (
	. di ( \ii06034|xy_net  ),
	. mclk0b ( \u_FDMA_rburst_cnt_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_rburst_cnt_reg[2]|qx_net  ),
	. sclk0 ( \u_FDMA_rburst_cnt_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_rburst_cnt_reg[6].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_rburst_cnt_reg[2] .PRESET = 0;
defparam \u_FDMA_rburst_cnt_reg[2] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_11_7__ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_7__ADD_6.ainv  )
);
defparam \carry_11_7__ADD_6.notinv0 .SEL = 1;
FG6X2 ii05656 (
	. f ( {
		/* f [5] (nc) */ nc2541 ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ,
		/* f [3] */ \ii05625|xy_net ,
		/* f [2] (nc) */ nc2542 ,
		/* f [1] (nc) */ nc2543 ,
		/* f [0] */ \ii05623|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05656|xy_net  )
);
defparam ii05656.mode = 1'b0;
defparam ii05656.config_data = 64'hff5555ffff5555ff;
FG6X2 ii05657 (
	. f ( {
		/* f [5] */ \ii05623|xy_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ,
		/* f [3] (nc) */ nc2544 ,
		/* f [2] (nc) */ nc2545 ,
		/* f [1] */ \ii05625|xy_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05657|xy_net  )
);
defparam ii05657.mode = 1'b0;
defparam ii05657.config_data = 64'h88887777ffffffff;
LRAM64 ii05658 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05623_dup|xy_net ,
		/* f [4] (nc) */ nc2546 ,
		/* f [3] (nc) */ nc2547 ,
		/* f [2] (nc) */ nc2548 ,
		/* f [1] */ \ii05626|xy_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05658|xy_net  )
);
defparam ii05658.mode = 3'h0;
defparam ii05658.config_data = 64'h99999999ffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]  (
	. di ( \carry_11_ADD_9|s_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69] .CLKSRSEL = 1'b0;
REG2CKSR u_if_T_S_reg_0__dup (
	. di ( \ii06114|xy_net  ),
	. mclk0b ( \u_if_T_S_reg_1__dup.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_T_S_reg_0__dup|qx_net  ),
	. sclk0 ( \u_if_T_S_reg_1__dup.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_T_S_reg_1__dup.sr1  ),
	. sr1 ( )
);
defparam u_if_T_S_reg_0__dup.PRESET = 0;
defparam u_if_T_S_reg_0__dup.CLKSRSEL = 1'b0;
FG6X2 ii05659 (
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ,
		/* f [3] */ \ii05623|xy_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ,
		/* f [1] */ \ii05625|xy_net ,
		/* f [0] */ \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05659|xy_net  )
);
defparam ii05659.mode = 1'b0;
defparam ii05659.config_data = 64'h95ff55ff55ff55ff;
LRAM64 ii05660 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[24]|qx_net ,
		/* f [4] (nc) */ nc2549 ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[16]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[18]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[17]|qx_net ,
		/* f [0] (nc) */ nc2550 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05660|xy_net  )
);
defparam ii05660.mode = 3'h0;
defparam ii05660.config_data = 64'hfffffffffff3fff3;
FG6X2 ii05661 (
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[4]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[25]|qx_net ,
		/* f [1] */ \ii05660|xy_net ,
		/* f [0] (nc) */ nc2551 
	} ),
	. x ( ),
	. xy ( \ii05661|xy_net  )
);
defparam ii05661.mode = 1'b0;
defparam ii05661.config_data = 64'hffffffffffffff3f;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[45]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46] .CLKSRSEL = 1'b1;
FG6X2 ii05662 (
	. f ( {
		/* f [5] */ \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[26]|qx_net ,
		/* f [2] */ \ii05661|xy_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[5]|qx_net ,
		/* f [0] (nc) */ nc2552 
	} ),
	. x ( ),
	. xy ( \ii05662|xy_net  )
);
defparam ii05662.mode = 1'b0;
defparam ii05662.config_data = 64'hffffffffffcfffff;
CARRY_SKIP_IN C88R59_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_10_6__ADD_7|co_net  ),
	. cin ( \C88R59_csi_logic|cin_net  ),
	. cskip4 ( \carry_10_6__ADD_3|co_net  ),
	. cskip8 ( \C88R58_csi_logic|cin_net  ),
	. p03 ( \C88R58_and4_logic|o_net  ),
	. p07 ( \C88R58_cso_logic|p8outb_net  ),
	. p47 ( \C88R58_cso_logic|p4outb_net  ),
	. ripple ( \C88R58_cso_logic|r4outb_net  )
);
defparam C88R59_csi_logic.ALLOW_SKIP = 1;
defparam C88R59_csi_logic.CIN_BELOW = 1;
FG6X2 ii05663 (
	. f ( {
		/* f [5] (nc) */ nc2553 ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net ,
		/* f [2] (nc) */ nc2554 ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[26]|qx_net ,
		/* f [0] (nc) */ nc2555 
	} ),
	. x ( ),
	. xy ( \ii05663|xy_net  )
);
defparam ii05663.mode = 1'b0;
defparam ii05663.config_data = 64'hffffffccffffffcc;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18]  (
	. di ( \ii06321|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18] .CLKSRSEL = 1'b0;
FG6X2 ii05664 (
	. f ( {
		/* f [5] (nc) */ nc2556 ,
		/* f [4] */ \led_ctrl_ins_ctrl_cnt_reg[11]|qx_net ,
		/* f [3] */ \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net ,
		/* f [2] */ \led_ctrl_ins_ctrl_cnt_reg[10]|qx_net ,
		/* f [1] */ \led_ctrl_ins_ctrl_cnt_reg[9]|qx_net ,
		/* f [0] */ \ii05663|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05664|xy_net  )
);
defparam ii05664.mode = 1'b0;
defparam ii05664.config_data = 64'hfffffffdfffffffd;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]  (
	. di ( \ii06399|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rfdma_cnt_reg[2]  (
	. di ( \ii06062|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[2].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[2].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[2] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[2] .CLKSRSEL = 1'b1;
CARRY_SKIP_OUT C84R59_cso_logic (
	. p0b ( \carry_11_7__ADD_4|pb_net  ),
	. p1b ( \carry_11_7__ADD_5|pb_net  ),
	. p2b ( \carry_11_7__ADD_6|pb_net  ),
	. p3b ( \carry_11_7__ADD_7|pb_net  ),
	. p4outb ( \C84R59_cso_logic|p4outb_net  ),
	. p8outb ( \C84R59_cso_logic|p8outb_net  ),
	. plower4 ( \C84R59_and4_logic|o_net  ),
	. r4outb ( \C84R59_cso_logic|r4outb_net  )
);
FG6X2 ii05665 (
	. f ( {
		/* f [5] */ \ii05662|xy_net ,
		/* f [4] */ \ii05620|xy_net ,
		/* f [3] (nc) */ nc2557 ,
		/* f [2] */ \led_ctrl_ins_tem_led_reg|qx_net ,
		/* f [1] */ \ii05619|xy_net ,
		/* f [0] */ \ii05664|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05665|xy_net  )
);
defparam ii05665.mode = 1'b0;
defparam ii05665.config_data = 64'h87870f0f0f0f0f0f;
REG2CKSR \u_FDMA_rburst_cnt_reg[3]  (
	. di ( \ii06035|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_rburst_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_rburst_cnt_reg[3] .PRESET = 0;
defparam \u_FDMA_rburst_cnt_reg[3] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_ADD_27.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_27.ainv  )
);
defparam \carry_32_ADD_27.notinv0 .SEL = 1;
LRAM64 ii05666 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2558 ,
		/* f [4] */ \u_if_fdma_rareq_reg|qx_net ,
		/* f [3] */ \u_FDMA_fdma_rstart_locked_reg|qx_net ,
		/* f [2] (nc) */ nc2559 ,
		/* f [1] (nc) */ nc2560 ,
		/* f [0] (nc) */ nc2561 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05666|xy_net  )
);
defparam ii05666.mode = 3'h0;
defparam ii05666.config_data = 64'hff00ffffff00ffff;
FG6X2 ii05667 (
	. f ( {
		/* f [5] (nc) */ nc2562 ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] */ \u_FDMA_axi_araddr_reg[0]|qx_net ,
		/* f [2] (nc) */ nc2563 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] (nc) */ nc2564 
	} ),
	. x ( ),
	. xy ( \ii05667|xy_net  )
);
defparam ii05667.mode = 1'b0;
defparam ii05667.config_data = 64'hffff33ffffff33ff;
FG6X2 ii05668 (
	. f ( {
		/* f [5] */ \u_FDMA_rburst_len_reg[3]|qx_net ,
		/* f [4] */ \u_FDMA_rburst_len_reg[4]|qx_net ,
		/* f [3] */ \u_FDMA_rburst_len_reg[2]|qx_net ,
		/* f [2] */ \u_FDMA_rburst_cnt_reg[4]|qx_net ,
		/* f [1] */ \u_FDMA_rburst_len_reg[0]|qx_net ,
		/* f [0] */ \u_FDMA_rburst_len_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05668|xy_net  )
);
defparam ii05668.mode = 1'b0;
defparam ii05668.config_data = 64'hf0f00f0ff0e10f1e;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_rst_cnt_reg[0]  (
	. di ( \ii06147|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_rst_cnt_reg[0].mclk1b  ),
	. qx ( \u_if_rst_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_rst_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_rst_cnt_reg[0].sr1  )
);
defparam \u_if_rst_cnt_reg[0] .PRESET = 0;
defparam \u_if_rst_cnt_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii05669 (
	. f ( {
		/* f [5] (nc) */ nc2565 ,
		/* f [4] */ \u_FDMA_rburst_len_reg[2]|qx_net ,
		/* f [3] */ \u_FDMA_rburst_len_reg[1]|qx_net ,
		/* f [2] */ \u_FDMA_rburst_cnt_reg[2]|qx_net ,
		/* f [1] */ \u_FDMA_rburst_len_reg[0]|qx_net ,
		/* f [0] */ \ii05668|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05669|xy_net  )
);
defparam ii05669.mode = 1'b0;
defparam ii05669.config_data = 64'hafbefaebafbefaeb;
FG6X2 ii05670 (
	. f ( {
		/* f [5] (nc) */ nc2566 ,
		/* f [4] */ \u_FDMA_rburst_len_reg[4]|qx_net ,
		/* f [3] (nc) */ nc2567 ,
		/* f [2] */ \u_FDMA_rburst_cnt_reg[4]|qx_net ,
		/* f [1] (nc) */ nc2568 ,
		/* f [0] */ \u_FDMA_rburst_cnt_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05670|xy_net  )
);
defparam ii05670.mode = 1'b0;
defparam ii05670.config_data = 64'haaaa5a5aaaaa5a5a;
LRAM64 ii05671 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_rburst_cnt_reg[8]|qx_net ,
		/* f [4] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net ,
		/* f [3] */ \ii05670|xy_net ,
		/* f [2] */ \u_FDMA_rburst_cnt_reg[0]|qx_net ,
		/* f [1] */ \u_FDMA_axi_rready_reg|qx_net ,
		/* f [0] */ \u_FDMA_rburst_len_reg[0]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05671|xy_net  )
);
defparam ii05671.mode = 3'h0;
defparam ii05671.config_data = 64'hffffffffb7ffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47]  (
	. di ( \PCKRTINSERT_C110R75_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_10_ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_ADD_2.ainv  )
);
defparam \carry_10_ADD_2.notinv0 .SEL = 1;
LRAM64 ii05672 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_rburst_len_reg[3]|qx_net ,
		/* f [4] */ \u_FDMA_rburst_cnt_reg[3]|qx_net ,
		/* f [3] */ \u_FDMA_rburst_cnt_reg[1]|qx_net ,
		/* f [2] */ \u_FDMA_rburst_len_reg[0]|qx_net ,
		/* f [1] */ \u_FDMA_rburst_len_reg[2]|qx_net ,
		/* f [0] */ \u_FDMA_rburst_len_reg[1]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05672|xy_net  )
);
defparam ii05672.mode = 3'h0;
defparam ii05672.config_data = 64'h5ba5fefffeff5ba5;
FG6X2 ii05673 (
	. f ( {
		/* f [5] */ \ii05669|xy_net ,
		/* f [4] */ \u_FDMA_rburst_cnt_reg[7]|qx_net ,
		/* f [3] */ \u_FDMA_rburst_cnt_reg[6]|qx_net ,
		/* f [2] */ \ii05672|xy_net ,
		/* f [1] */ \ii05671|xy_net ,
		/* f [0] */ \u_FDMA_rburst_cnt_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05673|xy_net  )
);
defparam ii05673.mode = 1'b0;
defparam ii05673.config_data = 64'h7fffffbfffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20]  (
	. di ( \ii06327|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19]  (
	. di ( \ii06323|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19] .CLKSRSEL = 1'b1;
FG6X2 ii05674 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] (nc) */ nc2569 ,
		/* f [2] (nc) */ nc2570 ,
		/* f [1] (nc) */ nc2571 ,
		/* f [0] */ \ii05673|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05674|xy_net  )
);
defparam ii05674.mode = 1'b0;
defparam ii05674.config_data = 64'h0000555500000000;
REG2CKSR \u_FDMA_rfdma_cnt_reg[3]  (
	. di ( \ii06063|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[3].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[3] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rburst_cnt_reg[4]  (
	. di ( \ii06036|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_rburst_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_rburst_cnt_reg[4] .PRESET = 0;
defparam \u_FDMA_rburst_cnt_reg[4] .CLKSRSEL = 1'b1;
ADD_1BIT carry_11_ADD_10 (
	. a ( \carry_11_ADD_10.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_11_ADD_9|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_11_ADD_10|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0]  (
	. di ( \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_tdi_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_rst_cnt_reg[1]  (
	. di ( \ii06149|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_rst_cnt_reg[0].mclk1b  ),
	. qx ( \u_if_rst_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_rst_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_rst_cnt_reg[0].sr1  )
);
defparam \u_if_rst_cnt_reg[1] .PRESET = 0;
defparam \u_if_rst_cnt_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10]  (
	. di ( \ii06409|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10] .CLKSRSEL = 1'b1;
EMBMUX5S4 C80R65emb5k_misc_1_u9_b_mux (
	. i0 ( \u_if_t_data8_reg[6]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_9 )
);
defparam C80R65emb5k_misc_1_u9_b_mux.SEL = 4'b0000;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[47]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48] .CLKSRSEL = 1'b0;
BASIC_IO \io_i2c0_scl_inst.basic_io_inst0  (
	. PAD ( i2c0_scl ),
	. f_od ( \io_i2c0_scl_inst.f_od  ),
	. f_oen ( \io_i2c0_scl_inst.f_oen  ),
	. id ( \io_i2c0_scl_inst.id  )
);
defparam \io_i2c0_scl_inst.basic_io_inst0 .VPCI_EN = 0;
defparam \io_i2c0_scl_inst.basic_io_inst0 .CFG_OEN_SEL = 0;
defparam \io_i2c0_scl_inst.basic_io_inst0 .CFG_KEEP = 0;
defparam \io_i2c0_scl_inst.basic_io_inst0 .CFG_PDR = 15;
defparam \io_i2c0_scl_inst.basic_io_inst0 .CFG_NS_LV = 3;
defparam \io_i2c0_scl_inst.basic_io_inst0 .CFG_RX_DIG_EN = 1;
defparam \io_i2c0_scl_inst.basic_io_inst0 .CFG_OUT_SEL = 0;
defparam \io_i2c0_scl_inst.basic_io_inst0 .CFG_NDR = 15;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21]  (
	. di ( \ii06329|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_3__ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_3__ADD_5.ainv  )
);
defparam \carry_8_3__ADD_5.notinv0 .SEL = 1;
REG2CKSR \u_if_t_data6_reg[0]  (
	. di ( \ii06212|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[0].mclk1b  ),
	. qx ( \u_if_t_data6_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[0].sr1  )
);
defparam \u_if_t_data6_reg[0] .PRESET = 0;
defparam \u_if_t_data6_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rfdma_cnt_reg[4]  (
	. di ( \ii06064|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[4].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[4] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rburst_cnt_reg[5]  (
	. di ( \ii06038|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_rburst_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_rburst_cnt_reg[5] .PRESET = 0;
defparam \u_FDMA_rburst_cnt_reg[5] .CLKSRSEL = 1'b1;
CARRY_SKIP_OUT C88R58_cso_logic (
	. p0b ( \carry_10_6__ADD_4|pb_net  ),
	. p1b ( \carry_10_6__ADD_5|pb_net  ),
	. p2b ( \carry_10_6__ADD_6|pb_net  ),
	. p3b ( \carry_10_6__ADD_7|pb_net  ),
	. p4outb ( \C88R58_cso_logic|p4outb_net  ),
	. p8outb ( \C88R58_cso_logic|p8outb_net  ),
	. plower4 ( \C88R58_and4_logic|o_net  ),
	. r4outb ( \C88R58_cso_logic|r4outb_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73]  (
	. di ( \PCKRTINSERT_C110R77_lut_0|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_rst_cnt_reg[2]  (
	. di ( \ii06150|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_rst_cnt_reg[0].mclk1b  ),
	. qx ( \u_if_rst_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_rst_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_rst_cnt_reg[0].sr1  )
);
defparam \u_if_rst_cnt_reg[2] .PRESET = 0;
defparam \u_if_rst_cnt_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11]  (
	. di ( \ii06410|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_2__ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_2__ADD_4.ainv  )
);
defparam \carry_8_2__ADD_4.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[49] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22]  (
	. di ( \ii06331|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22] .CLKSRSEL = 1'b1;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg (
	. di ( \carry_11_ADD_10|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data6_reg[1]  (
	. di ( \ii06213|xy_net  ),
	. mclk0b ( \u_if_t_data2_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data6_reg[1]|qx_net  ),
	. sclk0 ( \u_if_t_data2_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data2_reg[1].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data6_reg[1] .PRESET = 0;
defparam \u_if_t_data6_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_rfdma_cnt_reg[5]  (
	. di ( \ii06066|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[3].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[5] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rburst_cnt_reg[6]  (
	. di ( \ii06040|xy_net  ),
	. mclk0b ( \u_FDMA_rburst_cnt_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_rburst_cnt_reg[6]|qx_net  ),
	. sclk0 ( \u_FDMA_rburst_cnt_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_rburst_cnt_reg[6].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_rburst_cnt_reg[6] .PRESET = 0;
defparam \u_FDMA_rburst_cnt_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_T_S_reg[0]  (
	. di ( \ii06114|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_T_S_reg[0].mclk1b  ),
	. qx ( \u_if_T_S_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_T_S_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_T_S_reg[0].sr1  )
);
defparam \u_if_T_S_reg[0] .PRESET = 0;
defparam \u_if_T_S_reg[0] .CLKSRSEL = 1'b1;
BASIC_IO \io_spi0_clk_inst.basic_io_inst0  (
	. PAD ( spi0_clk ),
	. f_od ( \io_spi0_clk_inst.f_od  ),
	. f_oen ( \io_spi0_clk_inst.f_oen  ),
	. id ( \io_spi0_clk_inst.id  )
);
defparam \io_spi0_clk_inst.basic_io_inst0 .VPCI_EN = 0;
defparam \io_spi0_clk_inst.basic_io_inst0 .CFG_OEN_SEL = 1;
defparam \io_spi0_clk_inst.basic_io_inst0 .CFG_KEEP = 0;
defparam \io_spi0_clk_inst.basic_io_inst0 .CFG_PDR = 15;
defparam \io_spi0_clk_inst.basic_io_inst0 .CFG_NS_LV = 3;
defparam \io_spi0_clk_inst.basic_io_inst0 .CFG_RX_DIG_EN = 0;
defparam \io_spi0_clk_inst.basic_io_inst0 .CFG_OUT_SEL = 1;
defparam \io_spi0_clk_inst.basic_io_inst0 .CFG_NDR = 15;
EMBMUX5S4 C80R65emb5k_misc_1_u8_b_mux (
	. i0 ( \u_if_t_data8_reg[5]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_8 )
);
defparam C80R65emb5k_misc_1_u8_b_mux.SEL = 4'b0000;
CFG_NOTINV \carry_8_1__ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_1__ADD_3.ainv  )
);
defparam \carry_8_1__ADD_3.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_rst_cnt_reg[3]  (
	. di ( \ii06151|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_rst_cnt_reg[0].mclk1b  ),
	. qx ( \u_if_rst_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_rst_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_rst_cnt_reg[0].sr1  )
);
defparam \u_if_rst_cnt_reg[3] .PRESET = 0;
defparam \u_if_rst_cnt_reg[3] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_ADD_7.notinv0  (
	. i ( \u_FDMA_axi_araddr_reg[7]|qx_net  ),
	. o ( \carry_32_ADD_7.ainv  )
);
defparam \carry_32_ADD_7.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12]  (
	. di ( \ii06411|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR u_FDMA_axi_wvalid_reg (
	. di ( \ii05887|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_wvalid_reg.mclk1b  ),
	. qx ( \u_FDMA_axi_wvalid_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_wvalid_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_wvalid_reg.sr1  )
);
defparam u_FDMA_axi_wvalid_reg.PRESET = 0;
defparam u_FDMA_axi_wvalid_reg.CLKSRSEL = 1'b1;
REG2CKSR u_FDMA_axi_rready_reg (
	. di ( \ii05883|xy_net  ),
	. mclk0b ( \u_FDMA_axi_rready_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_rready_reg|qx_net  ),
	. sclk0 ( \u_FDMA_axi_rready_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_rready_reg.sr1  ),
	. sr1 ( )
);
defparam u_FDMA_axi_rready_reg.PRESET = 0;
defparam u_FDMA_axi_rready_reg.CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[50]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23]  (
	. di ( \ii06333|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_0__ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_0__ADD_2.ainv  )
);
defparam \carry_8_0__ADD_2.notinv0 .SEL = 1;
REG2CKSR \u_if_t_data6_reg[2]  (
	. di ( \ii06214|xy_net  ),
	. mclk0b ( \u_if_t_data2_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data6_reg[2]|qx_net  ),
	. sclk0 ( \u_if_t_data2_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data2_reg[1].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data6_reg[2] .PRESET = 0;
defparam \u_if_t_data6_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_rfdma_cnt_reg[6]  (
	. di ( \ii06067|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[3].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[6] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rburst_cnt_reg[7]  (
	. di ( \ii06041|xy_net  ),
	. mclk0b ( \u_FDMA_rburst_cnt_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_rburst_cnt_reg[7]|qx_net  ),
	. sclk0 ( \u_FDMA_rburst_cnt_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_rburst_cnt_reg[6].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_rburst_cnt_reg[7] .PRESET = 0;
defparam \u_FDMA_rburst_cnt_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_T_S_reg[1]  (
	. di ( \ii06115|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_T_S_reg[0].mclk1b  ),
	. qx ( \u_if_T_S_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_T_S_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_T_S_reg[0].sr1  )
);
defparam \u_if_T_S_reg[1] .PRESET = 0;
defparam \u_if_T_S_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_rst_cnt_reg[4]  (
	. di ( \ii06152|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_rst_cnt_reg[0].mclk1b  ),
	. qx ( \u_if_rst_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_rst_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_rst_cnt_reg[0].sr1  )
);
defparam \u_if_rst_cnt_reg[4] .PRESET = 0;
defparam \u_if_rst_cnt_reg[4] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_4__ADD_24.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_24.ainv  )
);
defparam \carry_32_4__ADD_24.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13]  (
	. di ( \ii06412|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[51]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_wburst_len_req_reg.lbuf0  (
	. asr ( \u_FDMA_wburst_len_req_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_FDMA_wburst_len_req_reg.mclk1b  ),
	. sclk ( \u_FDMA_wburst_len_req_reg.sclk1  ),
	. sr ( )
);
defparam \u_FDMA_wburst_len_req_reg.lbuf0 .CFG_SYNC = 1;
defparam \u_FDMA_wburst_len_req_reg.lbuf0 .CFG_LAT = 0;
defparam \u_FDMA_wburst_len_req_reg.lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_wburst_len_req_reg.lbuf0 .CFG_INV = 0;
defparam \u_FDMA_wburst_len_req_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_wburst_len_req_reg.lbuf0 .CFG_INV_EN = 0;
defparam \u_FDMA_wburst_len_req_reg.lbuf0 .CFG_EN = 1'b0;
defparam \u_FDMA_wburst_len_req_reg.lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24]  (
	. di ( \ii06335|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24] .CLKSRSEL = 1'b1;
EMBMUX5S4 C80R65emb5k_misc_1_u7_b_mux (
	. i0 ( \u_if_t_data8_reg[4]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_7 )
);
defparam C80R65emb5k_misc_1_u7_b_mux.SEL = 4'b0000;
REG2CKSR \u_if_t_data6_reg[3]  (
	. di ( \ii06215|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[7].mclk1b  ),
	. qx ( \u_if_t_data6_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[7].sr1  )
);
defparam \u_if_t_data6_reg[3] .PRESET = 0;
defparam \u_if_t_data6_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rfdma_cnt_reg[7]  (
	. di ( \ii06068|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[10].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[7] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rburst_cnt_reg[8]  (
	. di ( \ii06042|xy_net  ),
	. mclk0b ( \u_FDMA_rburst_cnt_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_rburst_cnt_reg[8]|qx_net  ),
	. sclk0 ( \u_FDMA_rburst_cnt_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_rburst_cnt_reg[6].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_rburst_cnt_reg[8] .PRESET = 0;
defparam \u_FDMA_rburst_cnt_reg[8] .CLKSRSEL = 1'b0;
CARRY_SKIP_IN C72R32_csi_logic (
	. c0alt ( \C72R32_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C72R32_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C72R32_csi_logic.ALLOW_SKIP = 0;
defparam C72R32_csi_logic.CIN_BELOW = 0;
REG2CKSR \u_if_T_S_reg[2]  (
	. di ( \ii06116|xy_net  ),
	. mclk0b ( \u_if_T_S_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_T_S_reg[2]|qx_net  ),
	. sclk0 ( \u_if_T_S_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_T_S_reg[2].sr1  ),
	. sr1 ( )
);
defparam \u_if_T_S_reg[2] .PRESET = 0;
defparam \u_if_T_S_reg[2] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_16_5__ADD_11.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[11]|qx_net  ),
	. o ( \carry_16_5__ADD_11.ainv  )
);
defparam \carry_16_5__ADD_11.notinv0 .SEL = 0;
LBUF \u_FDMA_fdma_rstart_locked_reg.lbuf1  (
	. asr ( \u_FDMA_fdma_rstart_locked_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_FDMA_fdma_rstart_locked_reg.mclk1b  ),
	. sclk ( \u_FDMA_fdma_rstart_locked_reg.sclk1  ),
	. sr ( )
);
defparam \u_FDMA_fdma_rstart_locked_reg.lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_fdma_rstart_locked_reg.lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_fdma_rstart_locked_reg.lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_fdma_rstart_locked_reg.lbuf1 .CFG_INV = 0;
defparam \u_FDMA_fdma_rstart_locked_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_fdma_rstart_locked_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_fdma_rstart_locked_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_FDMA_fdma_rstart_locked_reg.lbuf1 .CFG_ALLOW_SR = 1'b0;
CFG_NOTINV \carry_16_ADD_6.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[6]|qx_net  ),
	. o ( \carry_16_ADD_6.ainv  )
);
defparam \carry_16_ADD_6.notinv0 .SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_rst_cnt_reg[5]  (
	. di ( \ii06154|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_rst_cnt_reg[0].mclk1b  ),
	. qx ( \u_if_rst_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_rst_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_rst_cnt_reg[0].sr1  )
);
defparam \u_if_rst_cnt_reg[5] .PRESET = 0;
defparam \u_if_rst_cnt_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14]  (
	. di ( \ii06413|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[52]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53] .CLKSRSEL = 1'b1;
CFGINV C82R62_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C82R62_altinv|o_net  )
);
defparam C82R62_altinv.SEL = 0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25]  (
	. di ( \ii06337|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_4__ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_3.ainv  )
);
defparam \carry_32_4__ADD_3.notinv0 .SEL = 1;
REG2CKSR \u_if_t_data6_reg[4]  (
	. di ( \ii06216|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[7].mclk1b  ),
	. qx ( \u_if_t_data6_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[7].sr1  )
);
defparam \u_if_t_data6_reg[4] .PRESET = 0;
defparam \u_if_t_data6_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rfdma_cnt_reg[8]  (
	. di ( \ii06069|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[10].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[8] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[8] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_ADD_15.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_15.ainv  )
);
defparam \carry_32_ADD_15.notinv0 .SEL = 1;
phy_wrapper u_ddr_v1_u_inst_u_ddr23phy (
	. ahb_haddr_i ( )
,
	. ahb_hburst_i ( )
,
	. ahb_hclk ( ),
	. ahb_hrdata_o ( )
,
	. ahb_hready_i ( ),
	. ahb_hready_o ( ),
	. ahb_hresetn ( ),
	. ahb_hresp_o ( )
,
	. ahb_hsel_i ( ),
	. ahb_hsize_i ( )
,
	. ahb_htrans_i ( )
,
	. ahb_hwdata_i ( )
,
	. ahb_hwrite_i ( ),
	. bypasspll_mc_clk_x4 ( \u_ddr_v1_u_inst_u_ddrc_crg|bypasspll_mc_clk_x4_net  ),
	. ddr_addr ( )
,
	. ddr_bank ( )
,
	. ddr_cas_n ( ),
	. ddr_cke ( ),
	. ddr_clk0 ( )
,
	. ddr_clk0_n ( )
,
	. ddr_cs0_n ( )
,
	. ddr_dm ( )
,
	. ddr_dq ( )
,
	. ddr_dqs ( )
,
	. ddr_dqs_n ( )
,
	. ddr_ecc_dm ( ),
	. ddr_ecc_dq ( )
,
	. ddr_ecc_dqs ( ),
	. ddr_ecc_dqs_n ( ),
	. ddr_odt ( ),
	. ddr_ras_n ( ),
	. ddr_reset_n ( ),
	. ddr_we_n ( ),
	. ddr_zq0 ( ),
	. dram_dfi_addr_p0 ( )
,
	. dram_dfi_addr_p1 ( )
,
	. dram_dfi_bank_p0 ( )
,
	. dram_dfi_bank_p1 ( )
,
	. dram_dfi_cas_n_p0 ( ),
	. dram_dfi_cas_n_p1 ( ),
	. dram_dfi_cke_p0 ( ),
	. dram_dfi_cke_p1 ( ),
	. dram_dfi_cs_n_duplicate_p0 ( ),
	. dram_dfi_cs_n_duplicate_p1 ( ),
	. dram_dfi_cs_n_p0 ( ),
	. dram_dfi_cs_n_p1 ( ),
	. dram_dfi_ctrlupd_ack ( ),
	. dram_dfi_ctrlupd_req ( ),
	. dram_dfi_dram_clk_disable ( ),
	. dram_dfi_ecc_rddata_en_p0 ( ),
	. dram_dfi_ecc_rddata_en_p1 ( ),
	. dram_dfi_ecc_rddata_w0 ( )
,
	. dram_dfi_ecc_rddata_w1 ( )
,
	. dram_dfi_ecc_wrdata_en_p0 ( ),
	. dram_dfi_ecc_wrdata_en_p1 ( ),
	. dram_dfi_ecc_wrdata_p0 ( )
,
	. dram_dfi_ecc_wrdata_p1 ( )
,
	. dram_dfi_ecc_wrmask_p0 ( )
,
	. dram_dfi_ecc_wrmask_p1 ( )
,
	. dram_dfi_init_complete ( ),
	. dram_dfi_init_start ( ),
	. dram_dfi_ras_n_p0 ( ),
	. dram_dfi_ras_n_p1 ( ),
	. dram_dfi_rddata_en_p0 ( )
,
	. dram_dfi_rddata_en_p1 ( )
,
	. dram_dfi_rddata_valid_w0 ( )
,
	. dram_dfi_rddata_valid_w1 ( )
,
	. dram_dfi_rddata_w0 ( )
,
	. dram_dfi_rddata_w1 ( )
,
	. dram_dfi_rdlvl_delay ( )
,
	. dram_dfi_rdlvl_delayn ( )
,
	. dram_dfi_rdlvl_edge ( ),
	. dram_dfi_rdlvl_en ( ),
	. dram_dfi_rdlvl_gate_delay ( )
,
	. dram_dfi_rdlvl_gate_en ( ),
	. dram_dfi_rdlvl_gate_mode ( )
,
	. dram_dfi_rdlvl_load ( ),
	. dram_dfi_rdlvl_mode ( )
,
	. dram_dfi_rdlvl_resp ( )
,
	. dram_dfi_reset_n_p0 ( ),
	. dram_dfi_reset_n_p1 ( ),
	. dram_dfi_we_n_p0 ( ),
	. dram_dfi_we_n_p1 ( ),
	. dram_dfi_wodt_p0 ( ),
	. dram_dfi_wodt_p1 ( ),
	. dram_dfi_wrdata_en_p0 ( )
,
	. dram_dfi_wrdata_en_p1 ( )
,
	. dram_dfi_wrdata_p0 ( )
,
	. dram_dfi_wrdata_p1 ( )
,
	. dram_dfi_wrlvl_delay ( )
,
	. dram_dfi_wrlvl_en ( ),
	. dram_dfi_wrlvl_load ( ),
	. dram_dfi_wrlvl_mode ( )
,
	. dram_dfi_wrlvl_resp ( )
,
	. dram_dfi_wrlvl_strobe ( ),
	. dram_dfi_wrmask_p0 ( )
,
	. dram_dfi_wrmask_p1 ( )
,
	. fp_dfi_addr_p0 ( )
,
	. fp_dfi_addr_p1 ( )
,
	. fp_dfi_bank_p0 ( )
,
	. fp_dfi_bank_p1 ( )
,
	. fp_dfi_cas_n_p0 ( ),
	. fp_dfi_cas_n_p1 ( ),
	. fp_dfi_cke_p0 ( ),
	. fp_dfi_cke_p1 ( ),
	. fp_dfi_cs_n_duplicate_p0 ( ),
	. fp_dfi_cs_n_duplicate_p1 ( ),
	. fp_dfi_cs_n_p0 ( ),
	. fp_dfi_cs_n_p1 ( ),
	. fp_dfi_ctrlupd_ack ( ),
	. fp_dfi_ctrlupd_req ( ),
	. fp_dfi_dram_clk_disable ( ),
	. fp_dfi_ecc_rddata_en_p0 ( ),
	. fp_dfi_ecc_rddata_en_p1 ( ),
	. fp_dfi_ecc_rddata_valid_w0 ( ),
	. fp_dfi_ecc_rddata_valid_w1 ( ),
	. fp_dfi_ecc_rddata_w0 ( )
,
	. fp_dfi_ecc_rddata_w1 ( )
,
	. fp_dfi_ecc_wrdata_en_p0 ( ),
	. fp_dfi_ecc_wrdata_en_p1 ( ),
	. fp_dfi_ecc_wrdata_p0 ( )
,
	. fp_dfi_ecc_wrdata_p1 ( )
,
	. fp_dfi_ecc_wrmask_p0 ( )
,
	. fp_dfi_ecc_wrmask_p1 ( )
,
	. fp_dfi_init_complete ( ),
	. fp_dfi_init_start ( ),
	. fp_dfi_ras_n_p0 ( ),
	. fp_dfi_ras_n_p1 ( ),
	. fp_dfi_rddata_en_p0 ( )
,
	. fp_dfi_rddata_en_p1 ( )
,
	. fp_dfi_rddata_valid_w0 ( )
,
	. fp_dfi_rddata_valid_w1 ( )
,
	. fp_dfi_rddata_w0 ( )
,
	. fp_dfi_rddata_w1 ( )
,
	. fp_dfi_rdlvl_delay ( )
,
	. fp_dfi_rdlvl_delayn ( )
,
	. fp_dfi_rdlvl_edge ( ),
	. fp_dfi_rdlvl_en ( ),
	. fp_dfi_rdlvl_gate_delay ( )
,
	. fp_dfi_rdlvl_gate_en ( ),
	. fp_dfi_rdlvl_gate_mode ( )
,
	. fp_dfi_rdlvl_load ( ),
	. fp_dfi_rdlvl_mode ( )
,
	. fp_dfi_rdlvl_resp ( )
,
	. fp_dfi_reset_n_p0 ( ),
	. fp_dfi_reset_n_p1 ( ),
	. fp_dfi_we_n_p0 ( ),
	. fp_dfi_we_n_p1 ( ),
	. fp_dfi_wodt_p0 ( ),
	. fp_dfi_wodt_p1 ( ),
	. fp_dfi_wrdata_en_p0 ( )
,
	. fp_dfi_wrdata_en_p1 ( )
,
	. fp_dfi_wrdata_p0 ( )
,
	. fp_dfi_wrdata_p1 ( )
,
	. fp_dfi_wrlvl_delay ( )
,
	. fp_dfi_wrlvl_en ( ),
	. fp_dfi_wrlvl_load ( ),
	. fp_dfi_wrlvl_mode ( )
,
	. fp_dfi_wrlvl_resp ( )
,
	. fp_dfi_wrlvl_strobe ( ),
	. fp_dfi_wrmask_p0 ( )
,
	. fp_dfi_wrmask_p1 ( )
,
	. iodc_jtag_ddr_addr_c ( )
,
	. iodc_jtag_ddr_addr_i ( )
,
	. iodc_jtag_ddr_addr_oe_n ( )
,
	. iodc_jtag_ddr_bank_c ( )
,
	. iodc_jtag_ddr_bank_i ( )
,
	. iodc_jtag_ddr_bank_oe_n ( )
,
	. iodc_jtag_ddr_cas_n_c ( ),
	. iodc_jtag_ddr_cas_n_i ( ),
	. iodc_jtag_ddr_cas_n_oe_n ( ),
	. iodc_jtag_ddr_cke_c ( ),
	. iodc_jtag_ddr_cke_i ( ),
	. iodc_jtag_ddr_cke_oe_n ( ),
	. iodc_jtag_ddr_clk_c ( )
,
	. iodc_jtag_ddr_clk_i ( )
,
	. iodc_jtag_ddr_clk_oe_n ( )
,
	. iodc_jtag_ddr_cs_n_c ( )
,
	. iodc_jtag_ddr_cs_n_i ( )
,
	. iodc_jtag_ddr_cs_n_oe_n ( )
,
	. iodc_jtag_ddr_dm_c ( )
,
	. iodc_jtag_ddr_dm_i ( )
,
	. iodc_jtag_ddr_dm_oe_n ( )
,
	. iodc_jtag_ddr_dq_c ( )
,
	. iodc_jtag_ddr_dq_i ( )
,
	. iodc_jtag_ddr_dq_oe_n ( )
,
	. iodc_jtag_ddr_dqs_c ( )
,
	. iodc_jtag_ddr_dqs_i ( )
,
	. iodc_jtag_ddr_dqs_oe_n ( )
,
	. iodc_jtag_ddr_ecc_dm_c ( ),
	. iodc_jtag_ddr_ecc_dm_i ( ),
	. iodc_jtag_ddr_ecc_dm_oe_n ( ),
	. iodc_jtag_ddr_ecc_dq_c ( )
,
	. iodc_jtag_ddr_ecc_dq_i ( )
,
	. iodc_jtag_ddr_ecc_dq_oe_n ( )
,
	. iodc_jtag_ddr_ecc_dqs_c ( ),
	. iodc_jtag_ddr_ecc_dqs_i ( ),
	. iodc_jtag_ddr_ecc_dqs_oe_n ( ),
	. iodc_jtag_ddr_odt_c ( ),
	. iodc_jtag_ddr_odt_i ( ),
	. iodc_jtag_ddr_odt_oe_n ( ),
	. iodc_jtag_ddr_par_c ( ),
	. iodc_jtag_ddr_par_i ( ),
	. iodc_jtag_ddr_par_oe_n ( ),
	. iodc_jtag_ddr_ras_n_c ( ),
	. iodc_jtag_ddr_ras_n_i ( ),
	. iodc_jtag_ddr_ras_n_oe_n ( ),
	. iodc_jtag_ddr_reset_n_c ( ),
	. iodc_jtag_ddr_reset_n_i ( ),
	. iodc_jtag_ddr_reset_n_oe_n ( ),
	. iodc_jtag_ddr_we_n_c ( ),
	. iodc_jtag_ddr_we_n_i ( ),
	. iodc_jtag_ddr_we_n_oe_n ( ),
	. mc_clk ( \u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net  ),
	. mc_clk_rst_n ( \u_ddr_v1_u_inst_u_ddrc_crg|mc_rstn_net  ),
	. r_ddr23phy_reg ( {
		/* r_ddr23phy_reg [2047] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2047]_net ,
		/* r_ddr23phy_reg [2046] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2046]_net ,
		/* r_ddr23phy_reg [2045] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2045]_net ,
		/* r_ddr23phy_reg [2044] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2044]_net ,
		/* r_ddr23phy_reg [2043] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2043]_net ,
		/* r_ddr23phy_reg [2042] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2042]_net ,
		/* r_ddr23phy_reg [2041] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2041]_net ,
		/* r_ddr23phy_reg [2040] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2040]_net ,
		/* r_ddr23phy_reg [2039] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2039]_net ,
		/* r_ddr23phy_reg [2038] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2038]_net ,
		/* r_ddr23phy_reg [2037] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2037]_net ,
		/* r_ddr23phy_reg [2036] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2036]_net ,
		/* r_ddr23phy_reg [2035] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2035]_net ,
		/* r_ddr23phy_reg [2034] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2034]_net ,
		/* r_ddr23phy_reg [2033] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2033]_net ,
		/* r_ddr23phy_reg [2032] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2032]_net ,
		/* r_ddr23phy_reg [2031] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2031]_net ,
		/* r_ddr23phy_reg [2030] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2030]_net ,
		/* r_ddr23phy_reg [2029] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2029]_net ,
		/* r_ddr23phy_reg [2028] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2028]_net ,
		/* r_ddr23phy_reg [2027] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2027]_net ,
		/* r_ddr23phy_reg [2026] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2026]_net ,
		/* r_ddr23phy_reg [2025] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2025]_net ,
		/* r_ddr23phy_reg [2024] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2024]_net ,
		/* r_ddr23phy_reg [2023] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2023]_net ,
		/* r_ddr23phy_reg [2022] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2022]_net ,
		/* r_ddr23phy_reg [2021] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2021]_net ,
		/* r_ddr23phy_reg [2020] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2020]_net ,
		/* r_ddr23phy_reg [2019] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2019]_net ,
		/* r_ddr23phy_reg [2018] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2018]_net ,
		/* r_ddr23phy_reg [2017] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2017]_net ,
		/* r_ddr23phy_reg [2016] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2016]_net ,
		/* r_ddr23phy_reg [2015] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2015]_net ,
		/* r_ddr23phy_reg [2014] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2014]_net ,
		/* r_ddr23phy_reg [2013] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2013]_net ,
		/* r_ddr23phy_reg [2012] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2012]_net ,
		/* r_ddr23phy_reg [2011] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2011]_net ,
		/* r_ddr23phy_reg [2010] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2010]_net ,
		/* r_ddr23phy_reg [2009] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2009]_net ,
		/* r_ddr23phy_reg [2008] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2008]_net ,
		/* r_ddr23phy_reg [2007] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2007]_net ,
		/* r_ddr23phy_reg [2006] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2006]_net ,
		/* r_ddr23phy_reg [2005] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2005]_net ,
		/* r_ddr23phy_reg [2004] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2004]_net ,
		/* r_ddr23phy_reg [2003] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2003]_net ,
		/* r_ddr23phy_reg [2002] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2002]_net ,
		/* r_ddr23phy_reg [2001] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2001]_net ,
		/* r_ddr23phy_reg [2000] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2000]_net ,
		/* r_ddr23phy_reg [1999] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1999]_net ,
		/* r_ddr23phy_reg [1998] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1998]_net ,
		/* r_ddr23phy_reg [1997] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1997]_net ,
		/* r_ddr23phy_reg [1996] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1996]_net ,
		/* r_ddr23phy_reg [1995] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1995]_net ,
		/* r_ddr23phy_reg [1994] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1994]_net ,
		/* r_ddr23phy_reg [1993] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1993]_net ,
		/* r_ddr23phy_reg [1992] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1992]_net ,
		/* r_ddr23phy_reg [1991] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1991]_net ,
		/* r_ddr23phy_reg [1990] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1990]_net ,
		/* r_ddr23phy_reg [1989] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1989]_net ,
		/* r_ddr23phy_reg [1988] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1988]_net ,
		/* r_ddr23phy_reg [1987] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1987]_net ,
		/* r_ddr23phy_reg [1986] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1986]_net ,
		/* r_ddr23phy_reg [1985] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1985]_net ,
		/* r_ddr23phy_reg [1984] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1984]_net ,
		/* r_ddr23phy_reg [1983] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1983]_net ,
		/* r_ddr23phy_reg [1982] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1982]_net ,
		/* r_ddr23phy_reg [1981] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1981]_net ,
		/* r_ddr23phy_reg [1980] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1980]_net ,
		/* r_ddr23phy_reg [1979] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1979]_net ,
		/* r_ddr23phy_reg [1978] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1978]_net ,
		/* r_ddr23phy_reg [1977] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1977]_net ,
		/* r_ddr23phy_reg [1976] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1976]_net ,
		/* r_ddr23phy_reg [1975] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1975]_net ,
		/* r_ddr23phy_reg [1974] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1974]_net ,
		/* r_ddr23phy_reg [1973] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1973]_net ,
		/* r_ddr23phy_reg [1972] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1972]_net ,
		/* r_ddr23phy_reg [1971] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1971]_net ,
		/* r_ddr23phy_reg [1970] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1970]_net ,
		/* r_ddr23phy_reg [1969] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1969]_net ,
		/* r_ddr23phy_reg [1968] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1968]_net ,
		/* r_ddr23phy_reg [1967] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1967]_net ,
		/* r_ddr23phy_reg [1966] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1966]_net ,
		/* r_ddr23phy_reg [1965] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1965]_net ,
		/* r_ddr23phy_reg [1964] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1964]_net ,
		/* r_ddr23phy_reg [1963] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1963]_net ,
		/* r_ddr23phy_reg [1962] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1962]_net ,
		/* r_ddr23phy_reg [1961] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1961]_net ,
		/* r_ddr23phy_reg [1960] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1960]_net ,
		/* r_ddr23phy_reg [1959] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1959]_net ,
		/* r_ddr23phy_reg [1958] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1958]_net ,
		/* r_ddr23phy_reg [1957] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1957]_net ,
		/* r_ddr23phy_reg [1956] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1956]_net ,
		/* r_ddr23phy_reg [1955] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1955]_net ,
		/* r_ddr23phy_reg [1954] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1954]_net ,
		/* r_ddr23phy_reg [1953] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1953]_net ,
		/* r_ddr23phy_reg [1952] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1952]_net ,
		/* r_ddr23phy_reg [1951] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1951]_net ,
		/* r_ddr23phy_reg [1950] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1950]_net ,
		/* r_ddr23phy_reg [1949] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1949]_net ,
		/* r_ddr23phy_reg [1948] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1948]_net ,
		/* r_ddr23phy_reg [1947] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1947]_net ,
		/* r_ddr23phy_reg [1946] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1946]_net ,
		/* r_ddr23phy_reg [1945] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1945]_net ,
		/* r_ddr23phy_reg [1944] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1944]_net ,
		/* r_ddr23phy_reg [1943] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1943]_net ,
		/* r_ddr23phy_reg [1942] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1942]_net ,
		/* r_ddr23phy_reg [1941] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1941]_net ,
		/* r_ddr23phy_reg [1940] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1940]_net ,
		/* r_ddr23phy_reg [1939] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1939]_net ,
		/* r_ddr23phy_reg [1938] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1938]_net ,
		/* r_ddr23phy_reg [1937] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1937]_net ,
		/* r_ddr23phy_reg [1936] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1936]_net ,
		/* r_ddr23phy_reg [1935] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1935]_net ,
		/* r_ddr23phy_reg [1934] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1934]_net ,
		/* r_ddr23phy_reg [1933] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1933]_net ,
		/* r_ddr23phy_reg [1932] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1932]_net ,
		/* r_ddr23phy_reg [1931] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1931]_net ,
		/* r_ddr23phy_reg [1930] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1930]_net ,
		/* r_ddr23phy_reg [1929] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1929]_net ,
		/* r_ddr23phy_reg [1928] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1928]_net ,
		/* r_ddr23phy_reg [1927] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1927]_net ,
		/* r_ddr23phy_reg [1926] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1926]_net ,
		/* r_ddr23phy_reg [1925] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1925]_net ,
		/* r_ddr23phy_reg [1924] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1924]_net ,
		/* r_ddr23phy_reg [1923] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1923]_net ,
		/* r_ddr23phy_reg [1922] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1922]_net ,
		/* r_ddr23phy_reg [1921] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1921]_net ,
		/* r_ddr23phy_reg [1920] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1920]_net ,
		/* r_ddr23phy_reg [1919] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1919]_net ,
		/* r_ddr23phy_reg [1918] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1918]_net ,
		/* r_ddr23phy_reg [1917] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1917]_net ,
		/* r_ddr23phy_reg [1916] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1916]_net ,
		/* r_ddr23phy_reg [1915] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1915]_net ,
		/* r_ddr23phy_reg [1914] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1914]_net ,
		/* r_ddr23phy_reg [1913] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1913]_net ,
		/* r_ddr23phy_reg [1912] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1912]_net ,
		/* r_ddr23phy_reg [1911] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1911]_net ,
		/* r_ddr23phy_reg [1910] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1910]_net ,
		/* r_ddr23phy_reg [1909] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1909]_net ,
		/* r_ddr23phy_reg [1908] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1908]_net ,
		/* r_ddr23phy_reg [1907] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1907]_net ,
		/* r_ddr23phy_reg [1906] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1906]_net ,
		/* r_ddr23phy_reg [1905] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1905]_net ,
		/* r_ddr23phy_reg [1904] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1904]_net ,
		/* r_ddr23phy_reg [1903] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1903]_net ,
		/* r_ddr23phy_reg [1902] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1902]_net ,
		/* r_ddr23phy_reg [1901] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1901]_net ,
		/* r_ddr23phy_reg [1900] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1900]_net ,
		/* r_ddr23phy_reg [1899] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1899]_net ,
		/* r_ddr23phy_reg [1898] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1898]_net ,
		/* r_ddr23phy_reg [1897] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1897]_net ,
		/* r_ddr23phy_reg [1896] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1896]_net ,
		/* r_ddr23phy_reg [1895] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1895]_net ,
		/* r_ddr23phy_reg [1894] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1894]_net ,
		/* r_ddr23phy_reg [1893] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1893]_net ,
		/* r_ddr23phy_reg [1892] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1892]_net ,
		/* r_ddr23phy_reg [1891] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1891]_net ,
		/* r_ddr23phy_reg [1890] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1890]_net ,
		/* r_ddr23phy_reg [1889] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1889]_net ,
		/* r_ddr23phy_reg [1888] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1888]_net ,
		/* r_ddr23phy_reg [1887] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1887]_net ,
		/* r_ddr23phy_reg [1886] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1886]_net ,
		/* r_ddr23phy_reg [1885] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1885]_net ,
		/* r_ddr23phy_reg [1884] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1884]_net ,
		/* r_ddr23phy_reg [1883] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1883]_net ,
		/* r_ddr23phy_reg [1882] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1882]_net ,
		/* r_ddr23phy_reg [1881] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1881]_net ,
		/* r_ddr23phy_reg [1880] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1880]_net ,
		/* r_ddr23phy_reg [1879] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1879]_net ,
		/* r_ddr23phy_reg [1878] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1878]_net ,
		/* r_ddr23phy_reg [1877] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1877]_net ,
		/* r_ddr23phy_reg [1876] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1876]_net ,
		/* r_ddr23phy_reg [1875] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1875]_net ,
		/* r_ddr23phy_reg [1874] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1874]_net ,
		/* r_ddr23phy_reg [1873] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1873]_net ,
		/* r_ddr23phy_reg [1872] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1872]_net ,
		/* r_ddr23phy_reg [1871] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1871]_net ,
		/* r_ddr23phy_reg [1870] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1870]_net ,
		/* r_ddr23phy_reg [1869] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1869]_net ,
		/* r_ddr23phy_reg [1868] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1868]_net ,
		/* r_ddr23phy_reg [1867] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1867]_net ,
		/* r_ddr23phy_reg [1866] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1866]_net ,
		/* r_ddr23phy_reg [1865] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1865]_net ,
		/* r_ddr23phy_reg [1864] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1864]_net ,
		/* r_ddr23phy_reg [1863] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1863]_net ,
		/* r_ddr23phy_reg [1862] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1862]_net ,
		/* r_ddr23phy_reg [1861] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1861]_net ,
		/* r_ddr23phy_reg [1860] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1860]_net ,
		/* r_ddr23phy_reg [1859] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1859]_net ,
		/* r_ddr23phy_reg [1858] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1858]_net ,
		/* r_ddr23phy_reg [1857] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1857]_net ,
		/* r_ddr23phy_reg [1856] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1856]_net ,
		/* r_ddr23phy_reg [1855] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1855]_net ,
		/* r_ddr23phy_reg [1854] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1854]_net ,
		/* r_ddr23phy_reg [1853] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1853]_net ,
		/* r_ddr23phy_reg [1852] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1852]_net ,
		/* r_ddr23phy_reg [1851] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1851]_net ,
		/* r_ddr23phy_reg [1850] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1850]_net ,
		/* r_ddr23phy_reg [1849] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1849]_net ,
		/* r_ddr23phy_reg [1848] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1848]_net ,
		/* r_ddr23phy_reg [1847] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1847]_net ,
		/* r_ddr23phy_reg [1846] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1846]_net ,
		/* r_ddr23phy_reg [1845] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1845]_net ,
		/* r_ddr23phy_reg [1844] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1844]_net ,
		/* r_ddr23phy_reg [1843] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1843]_net ,
		/* r_ddr23phy_reg [1842] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1842]_net ,
		/* r_ddr23phy_reg [1841] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1841]_net ,
		/* r_ddr23phy_reg [1840] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1840]_net ,
		/* r_ddr23phy_reg [1839] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1839]_net ,
		/* r_ddr23phy_reg [1838] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1838]_net ,
		/* r_ddr23phy_reg [1837] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1837]_net ,
		/* r_ddr23phy_reg [1836] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1836]_net ,
		/* r_ddr23phy_reg [1835] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1835]_net ,
		/* r_ddr23phy_reg [1834] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1834]_net ,
		/* r_ddr23phy_reg [1833] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1833]_net ,
		/* r_ddr23phy_reg [1832] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1832]_net ,
		/* r_ddr23phy_reg [1831] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1831]_net ,
		/* r_ddr23phy_reg [1830] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1830]_net ,
		/* r_ddr23phy_reg [1829] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1829]_net ,
		/* r_ddr23phy_reg [1828] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1828]_net ,
		/* r_ddr23phy_reg [1827] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1827]_net ,
		/* r_ddr23phy_reg [1826] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1826]_net ,
		/* r_ddr23phy_reg [1825] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1825]_net ,
		/* r_ddr23phy_reg [1824] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1824]_net ,
		/* r_ddr23phy_reg [1823] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1823]_net ,
		/* r_ddr23phy_reg [1822] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1822]_net ,
		/* r_ddr23phy_reg [1821] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1821]_net ,
		/* r_ddr23phy_reg [1820] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1820]_net ,
		/* r_ddr23phy_reg [1819] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1819]_net ,
		/* r_ddr23phy_reg [1818] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1818]_net ,
		/* r_ddr23phy_reg [1817] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1817]_net ,
		/* r_ddr23phy_reg [1816] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1816]_net ,
		/* r_ddr23phy_reg [1815] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1815]_net ,
		/* r_ddr23phy_reg [1814] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1814]_net ,
		/* r_ddr23phy_reg [1813] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1813]_net ,
		/* r_ddr23phy_reg [1812] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1812]_net ,
		/* r_ddr23phy_reg [1811] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1811]_net ,
		/* r_ddr23phy_reg [1810] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1810]_net ,
		/* r_ddr23phy_reg [1809] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1809]_net ,
		/* r_ddr23phy_reg [1808] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1808]_net ,
		/* r_ddr23phy_reg [1807] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1807]_net ,
		/* r_ddr23phy_reg [1806] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1806]_net ,
		/* r_ddr23phy_reg [1805] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1805]_net ,
		/* r_ddr23phy_reg [1804] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1804]_net ,
		/* r_ddr23phy_reg [1803] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1803]_net ,
		/* r_ddr23phy_reg [1802] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1802]_net ,
		/* r_ddr23phy_reg [1801] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1801]_net ,
		/* r_ddr23phy_reg [1800] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1800]_net ,
		/* r_ddr23phy_reg [1799] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1799]_net ,
		/* r_ddr23phy_reg [1798] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1798]_net ,
		/* r_ddr23phy_reg [1797] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1797]_net ,
		/* r_ddr23phy_reg [1796] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1796]_net ,
		/* r_ddr23phy_reg [1795] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1795]_net ,
		/* r_ddr23phy_reg [1794] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1794]_net ,
		/* r_ddr23phy_reg [1793] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1793]_net ,
		/* r_ddr23phy_reg [1792] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1792]_net ,
		/* r_ddr23phy_reg [1791] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1791]_net ,
		/* r_ddr23phy_reg [1790] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1790]_net ,
		/* r_ddr23phy_reg [1789] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1789]_net ,
		/* r_ddr23phy_reg [1788] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1788]_net ,
		/* r_ddr23phy_reg [1787] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1787]_net ,
		/* r_ddr23phy_reg [1786] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1786]_net ,
		/* r_ddr23phy_reg [1785] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1785]_net ,
		/* r_ddr23phy_reg [1784] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1784]_net ,
		/* r_ddr23phy_reg [1783] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1783]_net ,
		/* r_ddr23phy_reg [1782] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1782]_net ,
		/* r_ddr23phy_reg [1781] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1781]_net ,
		/* r_ddr23phy_reg [1780] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1780]_net ,
		/* r_ddr23phy_reg [1779] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1779]_net ,
		/* r_ddr23phy_reg [1778] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1778]_net ,
		/* r_ddr23phy_reg [1777] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1777]_net ,
		/* r_ddr23phy_reg [1776] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1776]_net ,
		/* r_ddr23phy_reg [1775] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1775]_net ,
		/* r_ddr23phy_reg [1774] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1774]_net ,
		/* r_ddr23phy_reg [1773] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1773]_net ,
		/* r_ddr23phy_reg [1772] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1772]_net ,
		/* r_ddr23phy_reg [1771] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1771]_net ,
		/* r_ddr23phy_reg [1770] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1770]_net ,
		/* r_ddr23phy_reg [1769] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1769]_net ,
		/* r_ddr23phy_reg [1768] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1768]_net ,
		/* r_ddr23phy_reg [1767] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1767]_net ,
		/* r_ddr23phy_reg [1766] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1766]_net ,
		/* r_ddr23phy_reg [1765] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1765]_net ,
		/* r_ddr23phy_reg [1764] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1764]_net ,
		/* r_ddr23phy_reg [1763] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1763]_net ,
		/* r_ddr23phy_reg [1762] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1762]_net ,
		/* r_ddr23phy_reg [1761] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1761]_net ,
		/* r_ddr23phy_reg [1760] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1760]_net ,
		/* r_ddr23phy_reg [1759] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1759]_net ,
		/* r_ddr23phy_reg [1758] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1758]_net ,
		/* r_ddr23phy_reg [1757] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1757]_net ,
		/* r_ddr23phy_reg [1756] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1756]_net ,
		/* r_ddr23phy_reg [1755] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1755]_net ,
		/* r_ddr23phy_reg [1754] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1754]_net ,
		/* r_ddr23phy_reg [1753] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1753]_net ,
		/* r_ddr23phy_reg [1752] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1752]_net ,
		/* r_ddr23phy_reg [1751] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1751]_net ,
		/* r_ddr23phy_reg [1750] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1750]_net ,
		/* r_ddr23phy_reg [1749] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1749]_net ,
		/* r_ddr23phy_reg [1748] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1748]_net ,
		/* r_ddr23phy_reg [1747] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1747]_net ,
		/* r_ddr23phy_reg [1746] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1746]_net ,
		/* r_ddr23phy_reg [1745] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1745]_net ,
		/* r_ddr23phy_reg [1744] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1744]_net ,
		/* r_ddr23phy_reg [1743] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1743]_net ,
		/* r_ddr23phy_reg [1742] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1742]_net ,
		/* r_ddr23phy_reg [1741] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1741]_net ,
		/* r_ddr23phy_reg [1740] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1740]_net ,
		/* r_ddr23phy_reg [1739] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1739]_net ,
		/* r_ddr23phy_reg [1738] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1738]_net ,
		/* r_ddr23phy_reg [1737] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1737]_net ,
		/* r_ddr23phy_reg [1736] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1736]_net ,
		/* r_ddr23phy_reg [1735] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1735]_net ,
		/* r_ddr23phy_reg [1734] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1734]_net ,
		/* r_ddr23phy_reg [1733] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1733]_net ,
		/* r_ddr23phy_reg [1732] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1732]_net ,
		/* r_ddr23phy_reg [1731] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1731]_net ,
		/* r_ddr23phy_reg [1730] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1730]_net ,
		/* r_ddr23phy_reg [1729] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1729]_net ,
		/* r_ddr23phy_reg [1728] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1728]_net ,
		/* r_ddr23phy_reg [1727] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1727]_net ,
		/* r_ddr23phy_reg [1726] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1726]_net ,
		/* r_ddr23phy_reg [1725] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1725]_net ,
		/* r_ddr23phy_reg [1724] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1724]_net ,
		/* r_ddr23phy_reg [1723] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1723]_net ,
		/* r_ddr23phy_reg [1722] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1722]_net ,
		/* r_ddr23phy_reg [1721] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1721]_net ,
		/* r_ddr23phy_reg [1720] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1720]_net ,
		/* r_ddr23phy_reg [1719] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1719]_net ,
		/* r_ddr23phy_reg [1718] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1718]_net ,
		/* r_ddr23phy_reg [1717] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1717]_net ,
		/* r_ddr23phy_reg [1716] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1716]_net ,
		/* r_ddr23phy_reg [1715] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1715]_net ,
		/* r_ddr23phy_reg [1714] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1714]_net ,
		/* r_ddr23phy_reg [1713] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1713]_net ,
		/* r_ddr23phy_reg [1712] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1712]_net ,
		/* r_ddr23phy_reg [1711] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1711]_net ,
		/* r_ddr23phy_reg [1710] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1710]_net ,
		/* r_ddr23phy_reg [1709] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1709]_net ,
		/* r_ddr23phy_reg [1708] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1708]_net ,
		/* r_ddr23phy_reg [1707] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1707]_net ,
		/* r_ddr23phy_reg [1706] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1706]_net ,
		/* r_ddr23phy_reg [1705] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1705]_net ,
		/* r_ddr23phy_reg [1704] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1704]_net ,
		/* r_ddr23phy_reg [1703] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1703]_net ,
		/* r_ddr23phy_reg [1702] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1702]_net ,
		/* r_ddr23phy_reg [1701] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1701]_net ,
		/* r_ddr23phy_reg [1700] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1700]_net ,
		/* r_ddr23phy_reg [1699] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1699]_net ,
		/* r_ddr23phy_reg [1698] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1698]_net ,
		/* r_ddr23phy_reg [1697] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1697]_net ,
		/* r_ddr23phy_reg [1696] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1696]_net ,
		/* r_ddr23phy_reg [1695] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1695]_net ,
		/* r_ddr23phy_reg [1694] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1694]_net ,
		/* r_ddr23phy_reg [1693] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1693]_net ,
		/* r_ddr23phy_reg [1692] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1692]_net ,
		/* r_ddr23phy_reg [1691] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1691]_net ,
		/* r_ddr23phy_reg [1690] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1690]_net ,
		/* r_ddr23phy_reg [1689] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1689]_net ,
		/* r_ddr23phy_reg [1688] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1688]_net ,
		/* r_ddr23phy_reg [1687] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1687]_net ,
		/* r_ddr23phy_reg [1686] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1686]_net ,
		/* r_ddr23phy_reg [1685] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1685]_net ,
		/* r_ddr23phy_reg [1684] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1684]_net ,
		/* r_ddr23phy_reg [1683] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1683]_net ,
		/* r_ddr23phy_reg [1682] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1682]_net ,
		/* r_ddr23phy_reg [1681] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1681]_net ,
		/* r_ddr23phy_reg [1680] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1680]_net ,
		/* r_ddr23phy_reg [1679] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1679]_net ,
		/* r_ddr23phy_reg [1678] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1678]_net ,
		/* r_ddr23phy_reg [1677] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1677]_net ,
		/* r_ddr23phy_reg [1676] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1676]_net ,
		/* r_ddr23phy_reg [1675] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1675]_net ,
		/* r_ddr23phy_reg [1674] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1674]_net ,
		/* r_ddr23phy_reg [1673] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1673]_net ,
		/* r_ddr23phy_reg [1672] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1672]_net ,
		/* r_ddr23phy_reg [1671] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1671]_net ,
		/* r_ddr23phy_reg [1670] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1670]_net ,
		/* r_ddr23phy_reg [1669] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1669]_net ,
		/* r_ddr23phy_reg [1668] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1668]_net ,
		/* r_ddr23phy_reg [1667] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1667]_net ,
		/* r_ddr23phy_reg [1666] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1666]_net ,
		/* r_ddr23phy_reg [1665] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1665]_net ,
		/* r_ddr23phy_reg [1664] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1664]_net ,
		/* r_ddr23phy_reg [1663] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1663]_net ,
		/* r_ddr23phy_reg [1662] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1662]_net ,
		/* r_ddr23phy_reg [1661] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1661]_net ,
		/* r_ddr23phy_reg [1660] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1660]_net ,
		/* r_ddr23phy_reg [1659] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1659]_net ,
		/* r_ddr23phy_reg [1658] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1658]_net ,
		/* r_ddr23phy_reg [1657] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1657]_net ,
		/* r_ddr23phy_reg [1656] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1656]_net ,
		/* r_ddr23phy_reg [1655] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1655]_net ,
		/* r_ddr23phy_reg [1654] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1654]_net ,
		/* r_ddr23phy_reg [1653] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1653]_net ,
		/* r_ddr23phy_reg [1652] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1652]_net ,
		/* r_ddr23phy_reg [1651] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1651]_net ,
		/* r_ddr23phy_reg [1650] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1650]_net ,
		/* r_ddr23phy_reg [1649] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1649]_net ,
		/* r_ddr23phy_reg [1648] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1648]_net ,
		/* r_ddr23phy_reg [1647] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1647]_net ,
		/* r_ddr23phy_reg [1646] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1646]_net ,
		/* r_ddr23phy_reg [1645] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1645]_net ,
		/* r_ddr23phy_reg [1644] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1644]_net ,
		/* r_ddr23phy_reg [1643] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1643]_net ,
		/* r_ddr23phy_reg [1642] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1642]_net ,
		/* r_ddr23phy_reg [1641] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1641]_net ,
		/* r_ddr23phy_reg [1640] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1640]_net ,
		/* r_ddr23phy_reg [1639] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1639]_net ,
		/* r_ddr23phy_reg [1638] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1638]_net ,
		/* r_ddr23phy_reg [1637] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1637]_net ,
		/* r_ddr23phy_reg [1636] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1636]_net ,
		/* r_ddr23phy_reg [1635] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1635]_net ,
		/* r_ddr23phy_reg [1634] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1634]_net ,
		/* r_ddr23phy_reg [1633] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1633]_net ,
		/* r_ddr23phy_reg [1632] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1632]_net ,
		/* r_ddr23phy_reg [1631] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1631]_net ,
		/* r_ddr23phy_reg [1630] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1630]_net ,
		/* r_ddr23phy_reg [1629] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1629]_net ,
		/* r_ddr23phy_reg [1628] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1628]_net ,
		/* r_ddr23phy_reg [1627] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1627]_net ,
		/* r_ddr23phy_reg [1626] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1626]_net ,
		/* r_ddr23phy_reg [1625] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1625]_net ,
		/* r_ddr23phy_reg [1624] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1624]_net ,
		/* r_ddr23phy_reg [1623] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1623]_net ,
		/* r_ddr23phy_reg [1622] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1622]_net ,
		/* r_ddr23phy_reg [1621] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1621]_net ,
		/* r_ddr23phy_reg [1620] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1620]_net ,
		/* r_ddr23phy_reg [1619] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1619]_net ,
		/* r_ddr23phy_reg [1618] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1618]_net ,
		/* r_ddr23phy_reg [1617] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1617]_net ,
		/* r_ddr23phy_reg [1616] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1616]_net ,
		/* r_ddr23phy_reg [1615] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1615]_net ,
		/* r_ddr23phy_reg [1614] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1614]_net ,
		/* r_ddr23phy_reg [1613] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1613]_net ,
		/* r_ddr23phy_reg [1612] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1612]_net ,
		/* r_ddr23phy_reg [1611] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1611]_net ,
		/* r_ddr23phy_reg [1610] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1610]_net ,
		/* r_ddr23phy_reg [1609] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1609]_net ,
		/* r_ddr23phy_reg [1608] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1608]_net ,
		/* r_ddr23phy_reg [1607] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1607]_net ,
		/* r_ddr23phy_reg [1606] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1606]_net ,
		/* r_ddr23phy_reg [1605] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1605]_net ,
		/* r_ddr23phy_reg [1604] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1604]_net ,
		/* r_ddr23phy_reg [1603] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1603]_net ,
		/* r_ddr23phy_reg [1602] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1602]_net ,
		/* r_ddr23phy_reg [1601] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1601]_net ,
		/* r_ddr23phy_reg [1600] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1600]_net ,
		/* r_ddr23phy_reg [1599] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1599]_net ,
		/* r_ddr23phy_reg [1598] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1598]_net ,
		/* r_ddr23phy_reg [1597] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1597]_net ,
		/* r_ddr23phy_reg [1596] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1596]_net ,
		/* r_ddr23phy_reg [1595] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1595]_net ,
		/* r_ddr23phy_reg [1594] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1594]_net ,
		/* r_ddr23phy_reg [1593] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1593]_net ,
		/* r_ddr23phy_reg [1592] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1592]_net ,
		/* r_ddr23phy_reg [1591] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1591]_net ,
		/* r_ddr23phy_reg [1590] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1590]_net ,
		/* r_ddr23phy_reg [1589] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1589]_net ,
		/* r_ddr23phy_reg [1588] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1588]_net ,
		/* r_ddr23phy_reg [1587] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1587]_net ,
		/* r_ddr23phy_reg [1586] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1586]_net ,
		/* r_ddr23phy_reg [1585] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1585]_net ,
		/* r_ddr23phy_reg [1584] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1584]_net ,
		/* r_ddr23phy_reg [1583] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1583]_net ,
		/* r_ddr23phy_reg [1582] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1582]_net ,
		/* r_ddr23phy_reg [1581] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1581]_net ,
		/* r_ddr23phy_reg [1580] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1580]_net ,
		/* r_ddr23phy_reg [1579] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1579]_net ,
		/* r_ddr23phy_reg [1578] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1578]_net ,
		/* r_ddr23phy_reg [1577] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1577]_net ,
		/* r_ddr23phy_reg [1576] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1576]_net ,
		/* r_ddr23phy_reg [1575] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1575]_net ,
		/* r_ddr23phy_reg [1574] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1574]_net ,
		/* r_ddr23phy_reg [1573] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1573]_net ,
		/* r_ddr23phy_reg [1572] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1572]_net ,
		/* r_ddr23phy_reg [1571] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1571]_net ,
		/* r_ddr23phy_reg [1570] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1570]_net ,
		/* r_ddr23phy_reg [1569] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1569]_net ,
		/* r_ddr23phy_reg [1568] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1568]_net ,
		/* r_ddr23phy_reg [1567] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1567]_net ,
		/* r_ddr23phy_reg [1566] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1566]_net ,
		/* r_ddr23phy_reg [1565] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1565]_net ,
		/* r_ddr23phy_reg [1564] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1564]_net ,
		/* r_ddr23phy_reg [1563] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1563]_net ,
		/* r_ddr23phy_reg [1562] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1562]_net ,
		/* r_ddr23phy_reg [1561] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1561]_net ,
		/* r_ddr23phy_reg [1560] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1560]_net ,
		/* r_ddr23phy_reg [1559] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1559]_net ,
		/* r_ddr23phy_reg [1558] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1558]_net ,
		/* r_ddr23phy_reg [1557] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1557]_net ,
		/* r_ddr23phy_reg [1556] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1556]_net ,
		/* r_ddr23phy_reg [1555] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1555]_net ,
		/* r_ddr23phy_reg [1554] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1554]_net ,
		/* r_ddr23phy_reg [1553] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1553]_net ,
		/* r_ddr23phy_reg [1552] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1552]_net ,
		/* r_ddr23phy_reg [1551] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1551]_net ,
		/* r_ddr23phy_reg [1550] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1550]_net ,
		/* r_ddr23phy_reg [1549] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1549]_net ,
		/* r_ddr23phy_reg [1548] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1548]_net ,
		/* r_ddr23phy_reg [1547] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1547]_net ,
		/* r_ddr23phy_reg [1546] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1546]_net ,
		/* r_ddr23phy_reg [1545] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1545]_net ,
		/* r_ddr23phy_reg [1544] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1544]_net ,
		/* r_ddr23phy_reg [1543] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1543]_net ,
		/* r_ddr23phy_reg [1542] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1542]_net ,
		/* r_ddr23phy_reg [1541] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1541]_net ,
		/* r_ddr23phy_reg [1540] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1540]_net ,
		/* r_ddr23phy_reg [1539] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1539]_net ,
		/* r_ddr23phy_reg [1538] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1538]_net ,
		/* r_ddr23phy_reg [1537] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1537]_net ,
		/* r_ddr23phy_reg [1536] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1536]_net ,
		/* r_ddr23phy_reg [1535] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1535]_net ,
		/* r_ddr23phy_reg [1534] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1534]_net ,
		/* r_ddr23phy_reg [1533] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1533]_net ,
		/* r_ddr23phy_reg [1532] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1532]_net ,
		/* r_ddr23phy_reg [1531] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1531]_net ,
		/* r_ddr23phy_reg [1530] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1530]_net ,
		/* r_ddr23phy_reg [1529] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1529]_net ,
		/* r_ddr23phy_reg [1528] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1528]_net ,
		/* r_ddr23phy_reg [1527] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1527]_net ,
		/* r_ddr23phy_reg [1526] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1526]_net ,
		/* r_ddr23phy_reg [1525] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1525]_net ,
		/* r_ddr23phy_reg [1524] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1524]_net ,
		/* r_ddr23phy_reg [1523] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1523]_net ,
		/* r_ddr23phy_reg [1522] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1522]_net ,
		/* r_ddr23phy_reg [1521] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1521]_net ,
		/* r_ddr23phy_reg [1520] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1520]_net ,
		/* r_ddr23phy_reg [1519] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1519]_net ,
		/* r_ddr23phy_reg [1518] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1518]_net ,
		/* r_ddr23phy_reg [1517] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1517]_net ,
		/* r_ddr23phy_reg [1516] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1516]_net ,
		/* r_ddr23phy_reg [1515] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1515]_net ,
		/* r_ddr23phy_reg [1514] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1514]_net ,
		/* r_ddr23phy_reg [1513] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1513]_net ,
		/* r_ddr23phy_reg [1512] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1512]_net ,
		/* r_ddr23phy_reg [1511] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1511]_net ,
		/* r_ddr23phy_reg [1510] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1510]_net ,
		/* r_ddr23phy_reg [1509] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1509]_net ,
		/* r_ddr23phy_reg [1508] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1508]_net ,
		/* r_ddr23phy_reg [1507] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1507]_net ,
		/* r_ddr23phy_reg [1506] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1506]_net ,
		/* r_ddr23phy_reg [1505] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1505]_net ,
		/* r_ddr23phy_reg [1504] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1504]_net ,
		/* r_ddr23phy_reg [1503] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1503]_net ,
		/* r_ddr23phy_reg [1502] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1502]_net ,
		/* r_ddr23phy_reg [1501] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1501]_net ,
		/* r_ddr23phy_reg [1500] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1500]_net ,
		/* r_ddr23phy_reg [1499] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1499]_net ,
		/* r_ddr23phy_reg [1498] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1498]_net ,
		/* r_ddr23phy_reg [1497] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1497]_net ,
		/* r_ddr23phy_reg [1496] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1496]_net ,
		/* r_ddr23phy_reg [1495] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1495]_net ,
		/* r_ddr23phy_reg [1494] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1494]_net ,
		/* r_ddr23phy_reg [1493] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1493]_net ,
		/* r_ddr23phy_reg [1492] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1492]_net ,
		/* r_ddr23phy_reg [1491] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1491]_net ,
		/* r_ddr23phy_reg [1490] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1490]_net ,
		/* r_ddr23phy_reg [1489] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1489]_net ,
		/* r_ddr23phy_reg [1488] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1488]_net ,
		/* r_ddr23phy_reg [1487] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1487]_net ,
		/* r_ddr23phy_reg [1486] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1486]_net ,
		/* r_ddr23phy_reg [1485] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1485]_net ,
		/* r_ddr23phy_reg [1484] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1484]_net ,
		/* r_ddr23phy_reg [1483] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1483]_net ,
		/* r_ddr23phy_reg [1482] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1482]_net ,
		/* r_ddr23phy_reg [1481] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1481]_net ,
		/* r_ddr23phy_reg [1480] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1480]_net ,
		/* r_ddr23phy_reg [1479] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1479]_net ,
		/* r_ddr23phy_reg [1478] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1478]_net ,
		/* r_ddr23phy_reg [1477] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1477]_net ,
		/* r_ddr23phy_reg [1476] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1476]_net ,
		/* r_ddr23phy_reg [1475] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1475]_net ,
		/* r_ddr23phy_reg [1474] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1474]_net ,
		/* r_ddr23phy_reg [1473] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1473]_net ,
		/* r_ddr23phy_reg [1472] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1472]_net ,
		/* r_ddr23phy_reg [1471] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1471]_net ,
		/* r_ddr23phy_reg [1470] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1470]_net ,
		/* r_ddr23phy_reg [1469] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1469]_net ,
		/* r_ddr23phy_reg [1468] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1468]_net ,
		/* r_ddr23phy_reg [1467] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1467]_net ,
		/* r_ddr23phy_reg [1466] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1466]_net ,
		/* r_ddr23phy_reg [1465] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1465]_net ,
		/* r_ddr23phy_reg [1464] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1464]_net ,
		/* r_ddr23phy_reg [1463] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1463]_net ,
		/* r_ddr23phy_reg [1462] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1462]_net ,
		/* r_ddr23phy_reg [1461] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1461]_net ,
		/* r_ddr23phy_reg [1460] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1460]_net ,
		/* r_ddr23phy_reg [1459] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1459]_net ,
		/* r_ddr23phy_reg [1458] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1458]_net ,
		/* r_ddr23phy_reg [1457] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1457]_net ,
		/* r_ddr23phy_reg [1456] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1456]_net ,
		/* r_ddr23phy_reg [1455] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1455]_net ,
		/* r_ddr23phy_reg [1454] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1454]_net ,
		/* r_ddr23phy_reg [1453] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1453]_net ,
		/* r_ddr23phy_reg [1452] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1452]_net ,
		/* r_ddr23phy_reg [1451] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1451]_net ,
		/* r_ddr23phy_reg [1450] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1450]_net ,
		/* r_ddr23phy_reg [1449] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1449]_net ,
		/* r_ddr23phy_reg [1448] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1448]_net ,
		/* r_ddr23phy_reg [1447] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1447]_net ,
		/* r_ddr23phy_reg [1446] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1446]_net ,
		/* r_ddr23phy_reg [1445] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1445]_net ,
		/* r_ddr23phy_reg [1444] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1444]_net ,
		/* r_ddr23phy_reg [1443] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1443]_net ,
		/* r_ddr23phy_reg [1442] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1442]_net ,
		/* r_ddr23phy_reg [1441] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1441]_net ,
		/* r_ddr23phy_reg [1440] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1440]_net ,
		/* r_ddr23phy_reg [1439] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1439]_net ,
		/* r_ddr23phy_reg [1438] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1438]_net ,
		/* r_ddr23phy_reg [1437] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1437]_net ,
		/* r_ddr23phy_reg [1436] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1436]_net ,
		/* r_ddr23phy_reg [1435] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1435]_net ,
		/* r_ddr23phy_reg [1434] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1434]_net ,
		/* r_ddr23phy_reg [1433] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1433]_net ,
		/* r_ddr23phy_reg [1432] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1432]_net ,
		/* r_ddr23phy_reg [1431] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1431]_net ,
		/* r_ddr23phy_reg [1430] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1430]_net ,
		/* r_ddr23phy_reg [1429] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1429]_net ,
		/* r_ddr23phy_reg [1428] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1428]_net ,
		/* r_ddr23phy_reg [1427] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1427]_net ,
		/* r_ddr23phy_reg [1426] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1426]_net ,
		/* r_ddr23phy_reg [1425] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1425]_net ,
		/* r_ddr23phy_reg [1424] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1424]_net ,
		/* r_ddr23phy_reg [1423] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1423]_net ,
		/* r_ddr23phy_reg [1422] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1422]_net ,
		/* r_ddr23phy_reg [1421] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1421]_net ,
		/* r_ddr23phy_reg [1420] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1420]_net ,
		/* r_ddr23phy_reg [1419] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1419]_net ,
		/* r_ddr23phy_reg [1418] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1418]_net ,
		/* r_ddr23phy_reg [1417] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1417]_net ,
		/* r_ddr23phy_reg [1416] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1416]_net ,
		/* r_ddr23phy_reg [1415] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1415]_net ,
		/* r_ddr23phy_reg [1414] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1414]_net ,
		/* r_ddr23phy_reg [1413] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1413]_net ,
		/* r_ddr23phy_reg [1412] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1412]_net ,
		/* r_ddr23phy_reg [1411] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1411]_net ,
		/* r_ddr23phy_reg [1410] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1410]_net ,
		/* r_ddr23phy_reg [1409] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1409]_net ,
		/* r_ddr23phy_reg [1408] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1408]_net ,
		/* r_ddr23phy_reg [1407] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1407]_net ,
		/* r_ddr23phy_reg [1406] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1406]_net ,
		/* r_ddr23phy_reg [1405] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1405]_net ,
		/* r_ddr23phy_reg [1404] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1404]_net ,
		/* r_ddr23phy_reg [1403] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1403]_net ,
		/* r_ddr23phy_reg [1402] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1402]_net ,
		/* r_ddr23phy_reg [1401] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1401]_net ,
		/* r_ddr23phy_reg [1400] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1400]_net ,
		/* r_ddr23phy_reg [1399] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1399]_net ,
		/* r_ddr23phy_reg [1398] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1398]_net ,
		/* r_ddr23phy_reg [1397] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1397]_net ,
		/* r_ddr23phy_reg [1396] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1396]_net ,
		/* r_ddr23phy_reg [1395] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1395]_net ,
		/* r_ddr23phy_reg [1394] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1394]_net ,
		/* r_ddr23phy_reg [1393] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1393]_net ,
		/* r_ddr23phy_reg [1392] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1392]_net ,
		/* r_ddr23phy_reg [1391] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1391]_net ,
		/* r_ddr23phy_reg [1390] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1390]_net ,
		/* r_ddr23phy_reg [1389] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1389]_net ,
		/* r_ddr23phy_reg [1388] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1388]_net ,
		/* r_ddr23phy_reg [1387] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1387]_net ,
		/* r_ddr23phy_reg [1386] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1386]_net ,
		/* r_ddr23phy_reg [1385] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1385]_net ,
		/* r_ddr23phy_reg [1384] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1384]_net ,
		/* r_ddr23phy_reg [1383] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1383]_net ,
		/* r_ddr23phy_reg [1382] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1382]_net ,
		/* r_ddr23phy_reg [1381] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1381]_net ,
		/* r_ddr23phy_reg [1380] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1380]_net ,
		/* r_ddr23phy_reg [1379] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1379]_net ,
		/* r_ddr23phy_reg [1378] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1378]_net ,
		/* r_ddr23phy_reg [1377] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1377]_net ,
		/* r_ddr23phy_reg [1376] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1376]_net ,
		/* r_ddr23phy_reg [1375] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1375]_net ,
		/* r_ddr23phy_reg [1374] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1374]_net ,
		/* r_ddr23phy_reg [1373] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1373]_net ,
		/* r_ddr23phy_reg [1372] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1372]_net ,
		/* r_ddr23phy_reg [1371] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1371]_net ,
		/* r_ddr23phy_reg [1370] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1370]_net ,
		/* r_ddr23phy_reg [1369] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1369]_net ,
		/* r_ddr23phy_reg [1368] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1368]_net ,
		/* r_ddr23phy_reg [1367] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1367]_net ,
		/* r_ddr23phy_reg [1366] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1366]_net ,
		/* r_ddr23phy_reg [1365] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1365]_net ,
		/* r_ddr23phy_reg [1364] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1364]_net ,
		/* r_ddr23phy_reg [1363] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1363]_net ,
		/* r_ddr23phy_reg [1362] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1362]_net ,
		/* r_ddr23phy_reg [1361] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1361]_net ,
		/* r_ddr23phy_reg [1360] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1360]_net ,
		/* r_ddr23phy_reg [1359] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1359]_net ,
		/* r_ddr23phy_reg [1358] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1358]_net ,
		/* r_ddr23phy_reg [1357] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1357]_net ,
		/* r_ddr23phy_reg [1356] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1356]_net ,
		/* r_ddr23phy_reg [1355] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1355]_net ,
		/* r_ddr23phy_reg [1354] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1354]_net ,
		/* r_ddr23phy_reg [1353] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1353]_net ,
		/* r_ddr23phy_reg [1352] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1352]_net ,
		/* r_ddr23phy_reg [1351] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1351]_net ,
		/* r_ddr23phy_reg [1350] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1350]_net ,
		/* r_ddr23phy_reg [1349] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1349]_net ,
		/* r_ddr23phy_reg [1348] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1348]_net ,
		/* r_ddr23phy_reg [1347] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1347]_net ,
		/* r_ddr23phy_reg [1346] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1346]_net ,
		/* r_ddr23phy_reg [1345] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1345]_net ,
		/* r_ddr23phy_reg [1344] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1344]_net ,
		/* r_ddr23phy_reg [1343] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1343]_net ,
		/* r_ddr23phy_reg [1342] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1342]_net ,
		/* r_ddr23phy_reg [1341] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1341]_net ,
		/* r_ddr23phy_reg [1340] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1340]_net ,
		/* r_ddr23phy_reg [1339] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1339]_net ,
		/* r_ddr23phy_reg [1338] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1338]_net ,
		/* r_ddr23phy_reg [1337] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1337]_net ,
		/* r_ddr23phy_reg [1336] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1336]_net ,
		/* r_ddr23phy_reg [1335] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1335]_net ,
		/* r_ddr23phy_reg [1334] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1334]_net ,
		/* r_ddr23phy_reg [1333] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1333]_net ,
		/* r_ddr23phy_reg [1332] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1332]_net ,
		/* r_ddr23phy_reg [1331] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1331]_net ,
		/* r_ddr23phy_reg [1330] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1330]_net ,
		/* r_ddr23phy_reg [1329] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1329]_net ,
		/* r_ddr23phy_reg [1328] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1328]_net ,
		/* r_ddr23phy_reg [1327] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1327]_net ,
		/* r_ddr23phy_reg [1326] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1326]_net ,
		/* r_ddr23phy_reg [1325] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1325]_net ,
		/* r_ddr23phy_reg [1324] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1324]_net ,
		/* r_ddr23phy_reg [1323] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1323]_net ,
		/* r_ddr23phy_reg [1322] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1322]_net ,
		/* r_ddr23phy_reg [1321] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1321]_net ,
		/* r_ddr23phy_reg [1320] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1320]_net ,
		/* r_ddr23phy_reg [1319] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1319]_net ,
		/* r_ddr23phy_reg [1318] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1318]_net ,
		/* r_ddr23phy_reg [1317] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1317]_net ,
		/* r_ddr23phy_reg [1316] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1316]_net ,
		/* r_ddr23phy_reg [1315] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1315]_net ,
		/* r_ddr23phy_reg [1314] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1314]_net ,
		/* r_ddr23phy_reg [1313] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1313]_net ,
		/* r_ddr23phy_reg [1312] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1312]_net ,
		/* r_ddr23phy_reg [1311] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1311]_net ,
		/* r_ddr23phy_reg [1310] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1310]_net ,
		/* r_ddr23phy_reg [1309] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1309]_net ,
		/* r_ddr23phy_reg [1308] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1308]_net ,
		/* r_ddr23phy_reg [1307] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1307]_net ,
		/* r_ddr23phy_reg [1306] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1306]_net ,
		/* r_ddr23phy_reg [1305] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1305]_net ,
		/* r_ddr23phy_reg [1304] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1304]_net ,
		/* r_ddr23phy_reg [1303] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1303]_net ,
		/* r_ddr23phy_reg [1302] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1302]_net ,
		/* r_ddr23phy_reg [1301] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1301]_net ,
		/* r_ddr23phy_reg [1300] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1300]_net ,
		/* r_ddr23phy_reg [1299] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1299]_net ,
		/* r_ddr23phy_reg [1298] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1298]_net ,
		/* r_ddr23phy_reg [1297] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1297]_net ,
		/* r_ddr23phy_reg [1296] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1296]_net ,
		/* r_ddr23phy_reg [1295] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1295]_net ,
		/* r_ddr23phy_reg [1294] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1294]_net ,
		/* r_ddr23phy_reg [1293] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1293]_net ,
		/* r_ddr23phy_reg [1292] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1292]_net ,
		/* r_ddr23phy_reg [1291] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1291]_net ,
		/* r_ddr23phy_reg [1290] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1290]_net ,
		/* r_ddr23phy_reg [1289] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1289]_net ,
		/* r_ddr23phy_reg [1288] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1288]_net ,
		/* r_ddr23phy_reg [1287] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1287]_net ,
		/* r_ddr23phy_reg [1286] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1286]_net ,
		/* r_ddr23phy_reg [1285] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1285]_net ,
		/* r_ddr23phy_reg [1284] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1284]_net ,
		/* r_ddr23phy_reg [1283] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1283]_net ,
		/* r_ddr23phy_reg [1282] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1282]_net ,
		/* r_ddr23phy_reg [1281] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1281]_net ,
		/* r_ddr23phy_reg [1280] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1280]_net ,
		/* r_ddr23phy_reg [1279] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1279]_net ,
		/* r_ddr23phy_reg [1278] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1278]_net ,
		/* r_ddr23phy_reg [1277] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1277]_net ,
		/* r_ddr23phy_reg [1276] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1276]_net ,
		/* r_ddr23phy_reg [1275] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1275]_net ,
		/* r_ddr23phy_reg [1274] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1274]_net ,
		/* r_ddr23phy_reg [1273] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1273]_net ,
		/* r_ddr23phy_reg [1272] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1272]_net ,
		/* r_ddr23phy_reg [1271] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1271]_net ,
		/* r_ddr23phy_reg [1270] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1270]_net ,
		/* r_ddr23phy_reg [1269] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1269]_net ,
		/* r_ddr23phy_reg [1268] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1268]_net ,
		/* r_ddr23phy_reg [1267] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1267]_net ,
		/* r_ddr23phy_reg [1266] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1266]_net ,
		/* r_ddr23phy_reg [1265] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1265]_net ,
		/* r_ddr23phy_reg [1264] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1264]_net ,
		/* r_ddr23phy_reg [1263] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1263]_net ,
		/* r_ddr23phy_reg [1262] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1262]_net ,
		/* r_ddr23phy_reg [1261] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1261]_net ,
		/* r_ddr23phy_reg [1260] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1260]_net ,
		/* r_ddr23phy_reg [1259] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1259]_net ,
		/* r_ddr23phy_reg [1258] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1258]_net ,
		/* r_ddr23phy_reg [1257] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1257]_net ,
		/* r_ddr23phy_reg [1256] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1256]_net ,
		/* r_ddr23phy_reg [1255] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1255]_net ,
		/* r_ddr23phy_reg [1254] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1254]_net ,
		/* r_ddr23phy_reg [1253] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1253]_net ,
		/* r_ddr23phy_reg [1252] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1252]_net ,
		/* r_ddr23phy_reg [1251] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1251]_net ,
		/* r_ddr23phy_reg [1250] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1250]_net ,
		/* r_ddr23phy_reg [1249] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1249]_net ,
		/* r_ddr23phy_reg [1248] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1248]_net ,
		/* r_ddr23phy_reg [1247] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1247]_net ,
		/* r_ddr23phy_reg [1246] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1246]_net ,
		/* r_ddr23phy_reg [1245] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1245]_net ,
		/* r_ddr23phy_reg [1244] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1244]_net ,
		/* r_ddr23phy_reg [1243] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1243]_net ,
		/* r_ddr23phy_reg [1242] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1242]_net ,
		/* r_ddr23phy_reg [1241] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1241]_net ,
		/* r_ddr23phy_reg [1240] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1240]_net ,
		/* r_ddr23phy_reg [1239] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1239]_net ,
		/* r_ddr23phy_reg [1238] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1238]_net ,
		/* r_ddr23phy_reg [1237] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1237]_net ,
		/* r_ddr23phy_reg [1236] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1236]_net ,
		/* r_ddr23phy_reg [1235] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1235]_net ,
		/* r_ddr23phy_reg [1234] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1234]_net ,
		/* r_ddr23phy_reg [1233] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1233]_net ,
		/* r_ddr23phy_reg [1232] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1232]_net ,
		/* r_ddr23phy_reg [1231] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1231]_net ,
		/* r_ddr23phy_reg [1230] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1230]_net ,
		/* r_ddr23phy_reg [1229] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1229]_net ,
		/* r_ddr23phy_reg [1228] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1228]_net ,
		/* r_ddr23phy_reg [1227] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1227]_net ,
		/* r_ddr23phy_reg [1226] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1226]_net ,
		/* r_ddr23phy_reg [1225] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1225]_net ,
		/* r_ddr23phy_reg [1224] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1224]_net ,
		/* r_ddr23phy_reg [1223] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1223]_net ,
		/* r_ddr23phy_reg [1222] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1222]_net ,
		/* r_ddr23phy_reg [1221] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1221]_net ,
		/* r_ddr23phy_reg [1220] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1220]_net ,
		/* r_ddr23phy_reg [1219] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1219]_net ,
		/* r_ddr23phy_reg [1218] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1218]_net ,
		/* r_ddr23phy_reg [1217] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1217]_net ,
		/* r_ddr23phy_reg [1216] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1216]_net ,
		/* r_ddr23phy_reg [1215] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1215]_net ,
		/* r_ddr23phy_reg [1214] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1214]_net ,
		/* r_ddr23phy_reg [1213] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1213]_net ,
		/* r_ddr23phy_reg [1212] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1212]_net ,
		/* r_ddr23phy_reg [1211] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1211]_net ,
		/* r_ddr23phy_reg [1210] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1210]_net ,
		/* r_ddr23phy_reg [1209] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1209]_net ,
		/* r_ddr23phy_reg [1208] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1208]_net ,
		/* r_ddr23phy_reg [1207] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1207]_net ,
		/* r_ddr23phy_reg [1206] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1206]_net ,
		/* r_ddr23phy_reg [1205] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1205]_net ,
		/* r_ddr23phy_reg [1204] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1204]_net ,
		/* r_ddr23phy_reg [1203] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1203]_net ,
		/* r_ddr23phy_reg [1202] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1202]_net ,
		/* r_ddr23phy_reg [1201] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1201]_net ,
		/* r_ddr23phy_reg [1200] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1200]_net ,
		/* r_ddr23phy_reg [1199] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1199]_net ,
		/* r_ddr23phy_reg [1198] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1198]_net ,
		/* r_ddr23phy_reg [1197] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1197]_net ,
		/* r_ddr23phy_reg [1196] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1196]_net ,
		/* r_ddr23phy_reg [1195] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1195]_net ,
		/* r_ddr23phy_reg [1194] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1194]_net ,
		/* r_ddr23phy_reg [1193] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1193]_net ,
		/* r_ddr23phy_reg [1192] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1192]_net ,
		/* r_ddr23phy_reg [1191] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1191]_net ,
		/* r_ddr23phy_reg [1190] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1190]_net ,
		/* r_ddr23phy_reg [1189] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1189]_net ,
		/* r_ddr23phy_reg [1188] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1188]_net ,
		/* r_ddr23phy_reg [1187] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1187]_net ,
		/* r_ddr23phy_reg [1186] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1186]_net ,
		/* r_ddr23phy_reg [1185] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1185]_net ,
		/* r_ddr23phy_reg [1184] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1184]_net ,
		/* r_ddr23phy_reg [1183] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1183]_net ,
		/* r_ddr23phy_reg [1182] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1182]_net ,
		/* r_ddr23phy_reg [1181] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1181]_net ,
		/* r_ddr23phy_reg [1180] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1180]_net ,
		/* r_ddr23phy_reg [1179] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1179]_net ,
		/* r_ddr23phy_reg [1178] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1178]_net ,
		/* r_ddr23phy_reg [1177] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1177]_net ,
		/* r_ddr23phy_reg [1176] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1176]_net ,
		/* r_ddr23phy_reg [1175] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1175]_net ,
		/* r_ddr23phy_reg [1174] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1174]_net ,
		/* r_ddr23phy_reg [1173] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1173]_net ,
		/* r_ddr23phy_reg [1172] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1172]_net ,
		/* r_ddr23phy_reg [1171] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1171]_net ,
		/* r_ddr23phy_reg [1170] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1170]_net ,
		/* r_ddr23phy_reg [1169] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1169]_net ,
		/* r_ddr23phy_reg [1168] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1168]_net ,
		/* r_ddr23phy_reg [1167] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1167]_net ,
		/* r_ddr23phy_reg [1166] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1166]_net ,
		/* r_ddr23phy_reg [1165] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1165]_net ,
		/* r_ddr23phy_reg [1164] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1164]_net ,
		/* r_ddr23phy_reg [1163] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1163]_net ,
		/* r_ddr23phy_reg [1162] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1162]_net ,
		/* r_ddr23phy_reg [1161] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1161]_net ,
		/* r_ddr23phy_reg [1160] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1160]_net ,
		/* r_ddr23phy_reg [1159] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1159]_net ,
		/* r_ddr23phy_reg [1158] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1158]_net ,
		/* r_ddr23phy_reg [1157] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1157]_net ,
		/* r_ddr23phy_reg [1156] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1156]_net ,
		/* r_ddr23phy_reg [1155] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1155]_net ,
		/* r_ddr23phy_reg [1154] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1154]_net ,
		/* r_ddr23phy_reg [1153] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1153]_net ,
		/* r_ddr23phy_reg [1152] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1152]_net ,
		/* r_ddr23phy_reg [1151] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1151]_net ,
		/* r_ddr23phy_reg [1150] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1150]_net ,
		/* r_ddr23phy_reg [1149] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1149]_net ,
		/* r_ddr23phy_reg [1148] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1148]_net ,
		/* r_ddr23phy_reg [1147] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1147]_net ,
		/* r_ddr23phy_reg [1146] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1146]_net ,
		/* r_ddr23phy_reg [1145] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1145]_net ,
		/* r_ddr23phy_reg [1144] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1144]_net ,
		/* r_ddr23phy_reg [1143] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1143]_net ,
		/* r_ddr23phy_reg [1142] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1142]_net ,
		/* r_ddr23phy_reg [1141] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1141]_net ,
		/* r_ddr23phy_reg [1140] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1140]_net ,
		/* r_ddr23phy_reg [1139] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1139]_net ,
		/* r_ddr23phy_reg [1138] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1138]_net ,
		/* r_ddr23phy_reg [1137] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1137]_net ,
		/* r_ddr23phy_reg [1136] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1136]_net ,
		/* r_ddr23phy_reg [1135] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1135]_net ,
		/* r_ddr23phy_reg [1134] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1134]_net ,
		/* r_ddr23phy_reg [1133] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1133]_net ,
		/* r_ddr23phy_reg [1132] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1132]_net ,
		/* r_ddr23phy_reg [1131] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1131]_net ,
		/* r_ddr23phy_reg [1130] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1130]_net ,
		/* r_ddr23phy_reg [1129] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1129]_net ,
		/* r_ddr23phy_reg [1128] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1128]_net ,
		/* r_ddr23phy_reg [1127] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1127]_net ,
		/* r_ddr23phy_reg [1126] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1126]_net ,
		/* r_ddr23phy_reg [1125] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1125]_net ,
		/* r_ddr23phy_reg [1124] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1124]_net ,
		/* r_ddr23phy_reg [1123] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1123]_net ,
		/* r_ddr23phy_reg [1122] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1122]_net ,
		/* r_ddr23phy_reg [1121] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1121]_net ,
		/* r_ddr23phy_reg [1120] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1120]_net ,
		/* r_ddr23phy_reg [1119] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1119]_net ,
		/* r_ddr23phy_reg [1118] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1118]_net ,
		/* r_ddr23phy_reg [1117] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1117]_net ,
		/* r_ddr23phy_reg [1116] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1116]_net ,
		/* r_ddr23phy_reg [1115] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1115]_net ,
		/* r_ddr23phy_reg [1114] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1114]_net ,
		/* r_ddr23phy_reg [1113] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1113]_net ,
		/* r_ddr23phy_reg [1112] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1112]_net ,
		/* r_ddr23phy_reg [1111] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1111]_net ,
		/* r_ddr23phy_reg [1110] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1110]_net ,
		/* r_ddr23phy_reg [1109] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1109]_net ,
		/* r_ddr23phy_reg [1108] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1108]_net ,
		/* r_ddr23phy_reg [1107] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1107]_net ,
		/* r_ddr23phy_reg [1106] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1106]_net ,
		/* r_ddr23phy_reg [1105] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1105]_net ,
		/* r_ddr23phy_reg [1104] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1104]_net ,
		/* r_ddr23phy_reg [1103] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1103]_net ,
		/* r_ddr23phy_reg [1102] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1102]_net ,
		/* r_ddr23phy_reg [1101] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1101]_net ,
		/* r_ddr23phy_reg [1100] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1100]_net ,
		/* r_ddr23phy_reg [1099] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1099]_net ,
		/* r_ddr23phy_reg [1098] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1098]_net ,
		/* r_ddr23phy_reg [1097] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1097]_net ,
		/* r_ddr23phy_reg [1096] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1096]_net ,
		/* r_ddr23phy_reg [1095] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1095]_net ,
		/* r_ddr23phy_reg [1094] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1094]_net ,
		/* r_ddr23phy_reg [1093] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1093]_net ,
		/* r_ddr23phy_reg [1092] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1092]_net ,
		/* r_ddr23phy_reg [1091] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1091]_net ,
		/* r_ddr23phy_reg [1090] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1090]_net ,
		/* r_ddr23phy_reg [1089] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1089]_net ,
		/* r_ddr23phy_reg [1088] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1088]_net ,
		/* r_ddr23phy_reg [1087] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1087]_net ,
		/* r_ddr23phy_reg [1086] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1086]_net ,
		/* r_ddr23phy_reg [1085] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1085]_net ,
		/* r_ddr23phy_reg [1084] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1084]_net ,
		/* r_ddr23phy_reg [1083] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1083]_net ,
		/* r_ddr23phy_reg [1082] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1082]_net ,
		/* r_ddr23phy_reg [1081] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1081]_net ,
		/* r_ddr23phy_reg [1080] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1080]_net ,
		/* r_ddr23phy_reg [1079] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1079]_net ,
		/* r_ddr23phy_reg [1078] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1078]_net ,
		/* r_ddr23phy_reg [1077] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1077]_net ,
		/* r_ddr23phy_reg [1076] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1076]_net ,
		/* r_ddr23phy_reg [1075] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1075]_net ,
		/* r_ddr23phy_reg [1074] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1074]_net ,
		/* r_ddr23phy_reg [1073] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1073]_net ,
		/* r_ddr23phy_reg [1072] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1072]_net ,
		/* r_ddr23phy_reg [1071] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1071]_net ,
		/* r_ddr23phy_reg [1070] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1070]_net ,
		/* r_ddr23phy_reg [1069] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1069]_net ,
		/* r_ddr23phy_reg [1068] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1068]_net ,
		/* r_ddr23phy_reg [1067] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1067]_net ,
		/* r_ddr23phy_reg [1066] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1066]_net ,
		/* r_ddr23phy_reg [1065] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1065]_net ,
		/* r_ddr23phy_reg [1064] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1064]_net ,
		/* r_ddr23phy_reg [1063] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1063]_net ,
		/* r_ddr23phy_reg [1062] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1062]_net ,
		/* r_ddr23phy_reg [1061] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1061]_net ,
		/* r_ddr23phy_reg [1060] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1060]_net ,
		/* r_ddr23phy_reg [1059] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1059]_net ,
		/* r_ddr23phy_reg [1058] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1058]_net ,
		/* r_ddr23phy_reg [1057] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1057]_net ,
		/* r_ddr23phy_reg [1056] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1056]_net ,
		/* r_ddr23phy_reg [1055] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1055]_net ,
		/* r_ddr23phy_reg [1054] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1054]_net ,
		/* r_ddr23phy_reg [1053] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1053]_net ,
		/* r_ddr23phy_reg [1052] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1052]_net ,
		/* r_ddr23phy_reg [1051] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1051]_net ,
		/* r_ddr23phy_reg [1050] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1050]_net ,
		/* r_ddr23phy_reg [1049] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1049]_net ,
		/* r_ddr23phy_reg [1048] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1048]_net ,
		/* r_ddr23phy_reg [1047] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1047]_net ,
		/* r_ddr23phy_reg [1046] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1046]_net ,
		/* r_ddr23phy_reg [1045] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1045]_net ,
		/* r_ddr23phy_reg [1044] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1044]_net ,
		/* r_ddr23phy_reg [1043] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1043]_net ,
		/* r_ddr23phy_reg [1042] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1042]_net ,
		/* r_ddr23phy_reg [1041] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1041]_net ,
		/* r_ddr23phy_reg [1040] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1040]_net ,
		/* r_ddr23phy_reg [1039] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1039]_net ,
		/* r_ddr23phy_reg [1038] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1038]_net ,
		/* r_ddr23phy_reg [1037] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1037]_net ,
		/* r_ddr23phy_reg [1036] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1036]_net ,
		/* r_ddr23phy_reg [1035] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1035]_net ,
		/* r_ddr23phy_reg [1034] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1034]_net ,
		/* r_ddr23phy_reg [1033] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1033]_net ,
		/* r_ddr23phy_reg [1032] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1032]_net ,
		/* r_ddr23phy_reg [1031] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1031]_net ,
		/* r_ddr23phy_reg [1030] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1030]_net ,
		/* r_ddr23phy_reg [1029] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1029]_net ,
		/* r_ddr23phy_reg [1028] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1028]_net ,
		/* r_ddr23phy_reg [1027] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1027]_net ,
		/* r_ddr23phy_reg [1026] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1026]_net ,
		/* r_ddr23phy_reg [1025] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1025]_net ,
		/* r_ddr23phy_reg [1024] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1024]_net ,
		/* r_ddr23phy_reg [1023] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1023]_net ,
		/* r_ddr23phy_reg [1022] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1022]_net ,
		/* r_ddr23phy_reg [1021] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1021]_net ,
		/* r_ddr23phy_reg [1020] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1020]_net ,
		/* r_ddr23phy_reg [1019] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1019]_net ,
		/* r_ddr23phy_reg [1018] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1018]_net ,
		/* r_ddr23phy_reg [1017] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1017]_net ,
		/* r_ddr23phy_reg [1016] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1016]_net ,
		/* r_ddr23phy_reg [1015] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1015]_net ,
		/* r_ddr23phy_reg [1014] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1014]_net ,
		/* r_ddr23phy_reg [1013] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1013]_net ,
		/* r_ddr23phy_reg [1012] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1012]_net ,
		/* r_ddr23phy_reg [1011] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1011]_net ,
		/* r_ddr23phy_reg [1010] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1010]_net ,
		/* r_ddr23phy_reg [1009] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1009]_net ,
		/* r_ddr23phy_reg [1008] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1008]_net ,
		/* r_ddr23phy_reg [1007] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1007]_net ,
		/* r_ddr23phy_reg [1006] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1006]_net ,
		/* r_ddr23phy_reg [1005] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1005]_net ,
		/* r_ddr23phy_reg [1004] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1004]_net ,
		/* r_ddr23phy_reg [1003] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1003]_net ,
		/* r_ddr23phy_reg [1002] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1002]_net ,
		/* r_ddr23phy_reg [1001] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1001]_net ,
		/* r_ddr23phy_reg [1000] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1000]_net ,
		/* r_ddr23phy_reg [999] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[999]_net ,
		/* r_ddr23phy_reg [998] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[998]_net ,
		/* r_ddr23phy_reg [997] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[997]_net ,
		/* r_ddr23phy_reg [996] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[996]_net ,
		/* r_ddr23phy_reg [995] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[995]_net ,
		/* r_ddr23phy_reg [994] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[994]_net ,
		/* r_ddr23phy_reg [993] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[993]_net ,
		/* r_ddr23phy_reg [992] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[992]_net ,
		/* r_ddr23phy_reg [991] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[991]_net ,
		/* r_ddr23phy_reg [990] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[990]_net ,
		/* r_ddr23phy_reg [989] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[989]_net ,
		/* r_ddr23phy_reg [988] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[988]_net ,
		/* r_ddr23phy_reg [987] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[987]_net ,
		/* r_ddr23phy_reg [986] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[986]_net ,
		/* r_ddr23phy_reg [985] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[985]_net ,
		/* r_ddr23phy_reg [984] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[984]_net ,
		/* r_ddr23phy_reg [983] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[983]_net ,
		/* r_ddr23phy_reg [982] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[982]_net ,
		/* r_ddr23phy_reg [981] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[981]_net ,
		/* r_ddr23phy_reg [980] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[980]_net ,
		/* r_ddr23phy_reg [979] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[979]_net ,
		/* r_ddr23phy_reg [978] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[978]_net ,
		/* r_ddr23phy_reg [977] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[977]_net ,
		/* r_ddr23phy_reg [976] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[976]_net ,
		/* r_ddr23phy_reg [975] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[975]_net ,
		/* r_ddr23phy_reg [974] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[974]_net ,
		/* r_ddr23phy_reg [973] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[973]_net ,
		/* r_ddr23phy_reg [972] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[972]_net ,
		/* r_ddr23phy_reg [971] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[971]_net ,
		/* r_ddr23phy_reg [970] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[970]_net ,
		/* r_ddr23phy_reg [969] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[969]_net ,
		/* r_ddr23phy_reg [968] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[968]_net ,
		/* r_ddr23phy_reg [967] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[967]_net ,
		/* r_ddr23phy_reg [966] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[966]_net ,
		/* r_ddr23phy_reg [965] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[965]_net ,
		/* r_ddr23phy_reg [964] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[964]_net ,
		/* r_ddr23phy_reg [963] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[963]_net ,
		/* r_ddr23phy_reg [962] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[962]_net ,
		/* r_ddr23phy_reg [961] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[961]_net ,
		/* r_ddr23phy_reg [960] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[960]_net ,
		/* r_ddr23phy_reg [959] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[959]_net ,
		/* r_ddr23phy_reg [958] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[958]_net ,
		/* r_ddr23phy_reg [957] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[957]_net ,
		/* r_ddr23phy_reg [956] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[956]_net ,
		/* r_ddr23phy_reg [955] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[955]_net ,
		/* r_ddr23phy_reg [954] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[954]_net ,
		/* r_ddr23phy_reg [953] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[953]_net ,
		/* r_ddr23phy_reg [952] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[952]_net ,
		/* r_ddr23phy_reg [951] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[951]_net ,
		/* r_ddr23phy_reg [950] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[950]_net ,
		/* r_ddr23phy_reg [949] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[949]_net ,
		/* r_ddr23phy_reg [948] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[948]_net ,
		/* r_ddr23phy_reg [947] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[947]_net ,
		/* r_ddr23phy_reg [946] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[946]_net ,
		/* r_ddr23phy_reg [945] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[945]_net ,
		/* r_ddr23phy_reg [944] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[944]_net ,
		/* r_ddr23phy_reg [943] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[943]_net ,
		/* r_ddr23phy_reg [942] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[942]_net ,
		/* r_ddr23phy_reg [941] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[941]_net ,
		/* r_ddr23phy_reg [940] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[940]_net ,
		/* r_ddr23phy_reg [939] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[939]_net ,
		/* r_ddr23phy_reg [938] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[938]_net ,
		/* r_ddr23phy_reg [937] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[937]_net ,
		/* r_ddr23phy_reg [936] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[936]_net ,
		/* r_ddr23phy_reg [935] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[935]_net ,
		/* r_ddr23phy_reg [934] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[934]_net ,
		/* r_ddr23phy_reg [933] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[933]_net ,
		/* r_ddr23phy_reg [932] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[932]_net ,
		/* r_ddr23phy_reg [931] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[931]_net ,
		/* r_ddr23phy_reg [930] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[930]_net ,
		/* r_ddr23phy_reg [929] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[929]_net ,
		/* r_ddr23phy_reg [928] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[928]_net ,
		/* r_ddr23phy_reg [927] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[927]_net ,
		/* r_ddr23phy_reg [926] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[926]_net ,
		/* r_ddr23phy_reg [925] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[925]_net ,
		/* r_ddr23phy_reg [924] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[924]_net ,
		/* r_ddr23phy_reg [923] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[923]_net ,
		/* r_ddr23phy_reg [922] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[922]_net ,
		/* r_ddr23phy_reg [921] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[921]_net ,
		/* r_ddr23phy_reg [920] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[920]_net ,
		/* r_ddr23phy_reg [919] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[919]_net ,
		/* r_ddr23phy_reg [918] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[918]_net ,
		/* r_ddr23phy_reg [917] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[917]_net ,
		/* r_ddr23phy_reg [916] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[916]_net ,
		/* r_ddr23phy_reg [915] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[915]_net ,
		/* r_ddr23phy_reg [914] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[914]_net ,
		/* r_ddr23phy_reg [913] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[913]_net ,
		/* r_ddr23phy_reg [912] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[912]_net ,
		/* r_ddr23phy_reg [911] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[911]_net ,
		/* r_ddr23phy_reg [910] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[910]_net ,
		/* r_ddr23phy_reg [909] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[909]_net ,
		/* r_ddr23phy_reg [908] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[908]_net ,
		/* r_ddr23phy_reg [907] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[907]_net ,
		/* r_ddr23phy_reg [906] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[906]_net ,
		/* r_ddr23phy_reg [905] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[905]_net ,
		/* r_ddr23phy_reg [904] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[904]_net ,
		/* r_ddr23phy_reg [903] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[903]_net ,
		/* r_ddr23phy_reg [902] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[902]_net ,
		/* r_ddr23phy_reg [901] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[901]_net ,
		/* r_ddr23phy_reg [900] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[900]_net ,
		/* r_ddr23phy_reg [899] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[899]_net ,
		/* r_ddr23phy_reg [898] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[898]_net ,
		/* r_ddr23phy_reg [897] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[897]_net ,
		/* r_ddr23phy_reg [896] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[896]_net ,
		/* r_ddr23phy_reg [895] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[895]_net ,
		/* r_ddr23phy_reg [894] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[894]_net ,
		/* r_ddr23phy_reg [893] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[893]_net ,
		/* r_ddr23phy_reg [892] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[892]_net ,
		/* r_ddr23phy_reg [891] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[891]_net ,
		/* r_ddr23phy_reg [890] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[890]_net ,
		/* r_ddr23phy_reg [889] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[889]_net ,
		/* r_ddr23phy_reg [888] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[888]_net ,
		/* r_ddr23phy_reg [887] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[887]_net ,
		/* r_ddr23phy_reg [886] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[886]_net ,
		/* r_ddr23phy_reg [885] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[885]_net ,
		/* r_ddr23phy_reg [884] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[884]_net ,
		/* r_ddr23phy_reg [883] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[883]_net ,
		/* r_ddr23phy_reg [882] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[882]_net ,
		/* r_ddr23phy_reg [881] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[881]_net ,
		/* r_ddr23phy_reg [880] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[880]_net ,
		/* r_ddr23phy_reg [879] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[879]_net ,
		/* r_ddr23phy_reg [878] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[878]_net ,
		/* r_ddr23phy_reg [877] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[877]_net ,
		/* r_ddr23phy_reg [876] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[876]_net ,
		/* r_ddr23phy_reg [875] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[875]_net ,
		/* r_ddr23phy_reg [874] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[874]_net ,
		/* r_ddr23phy_reg [873] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[873]_net ,
		/* r_ddr23phy_reg [872] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[872]_net ,
		/* r_ddr23phy_reg [871] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[871]_net ,
		/* r_ddr23phy_reg [870] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[870]_net ,
		/* r_ddr23phy_reg [869] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[869]_net ,
		/* r_ddr23phy_reg [868] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[868]_net ,
		/* r_ddr23phy_reg [867] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[867]_net ,
		/* r_ddr23phy_reg [866] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[866]_net ,
		/* r_ddr23phy_reg [865] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[865]_net ,
		/* r_ddr23phy_reg [864] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[864]_net ,
		/* r_ddr23phy_reg [863] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[863]_net ,
		/* r_ddr23phy_reg [862] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[862]_net ,
		/* r_ddr23phy_reg [861] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[861]_net ,
		/* r_ddr23phy_reg [860] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[860]_net ,
		/* r_ddr23phy_reg [859] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[859]_net ,
		/* r_ddr23phy_reg [858] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[858]_net ,
		/* r_ddr23phy_reg [857] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[857]_net ,
		/* r_ddr23phy_reg [856] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[856]_net ,
		/* r_ddr23phy_reg [855] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[855]_net ,
		/* r_ddr23phy_reg [854] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[854]_net ,
		/* r_ddr23phy_reg [853] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[853]_net ,
		/* r_ddr23phy_reg [852] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[852]_net ,
		/* r_ddr23phy_reg [851] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[851]_net ,
		/* r_ddr23phy_reg [850] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[850]_net ,
		/* r_ddr23phy_reg [849] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[849]_net ,
		/* r_ddr23phy_reg [848] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[848]_net ,
		/* r_ddr23phy_reg [847] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[847]_net ,
		/* r_ddr23phy_reg [846] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[846]_net ,
		/* r_ddr23phy_reg [845] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[845]_net ,
		/* r_ddr23phy_reg [844] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[844]_net ,
		/* r_ddr23phy_reg [843] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[843]_net ,
		/* r_ddr23phy_reg [842] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[842]_net ,
		/* r_ddr23phy_reg [841] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[841]_net ,
		/* r_ddr23phy_reg [840] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[840]_net ,
		/* r_ddr23phy_reg [839] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[839]_net ,
		/* r_ddr23phy_reg [838] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[838]_net ,
		/* r_ddr23phy_reg [837] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[837]_net ,
		/* r_ddr23phy_reg [836] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[836]_net ,
		/* r_ddr23phy_reg [835] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[835]_net ,
		/* r_ddr23phy_reg [834] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[834]_net ,
		/* r_ddr23phy_reg [833] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[833]_net ,
		/* r_ddr23phy_reg [832] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[832]_net ,
		/* r_ddr23phy_reg [831] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[831]_net ,
		/* r_ddr23phy_reg [830] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[830]_net ,
		/* r_ddr23phy_reg [829] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[829]_net ,
		/* r_ddr23phy_reg [828] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[828]_net ,
		/* r_ddr23phy_reg [827] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[827]_net ,
		/* r_ddr23phy_reg [826] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[826]_net ,
		/* r_ddr23phy_reg [825] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[825]_net ,
		/* r_ddr23phy_reg [824] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[824]_net ,
		/* r_ddr23phy_reg [823] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[823]_net ,
		/* r_ddr23phy_reg [822] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[822]_net ,
		/* r_ddr23phy_reg [821] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[821]_net ,
		/* r_ddr23phy_reg [820] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[820]_net ,
		/* r_ddr23phy_reg [819] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[819]_net ,
		/* r_ddr23phy_reg [818] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[818]_net ,
		/* r_ddr23phy_reg [817] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[817]_net ,
		/* r_ddr23phy_reg [816] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[816]_net ,
		/* r_ddr23phy_reg [815] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[815]_net ,
		/* r_ddr23phy_reg [814] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[814]_net ,
		/* r_ddr23phy_reg [813] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[813]_net ,
		/* r_ddr23phy_reg [812] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[812]_net ,
		/* r_ddr23phy_reg [811] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[811]_net ,
		/* r_ddr23phy_reg [810] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[810]_net ,
		/* r_ddr23phy_reg [809] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[809]_net ,
		/* r_ddr23phy_reg [808] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[808]_net ,
		/* r_ddr23phy_reg [807] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[807]_net ,
		/* r_ddr23phy_reg [806] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[806]_net ,
		/* r_ddr23phy_reg [805] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[805]_net ,
		/* r_ddr23phy_reg [804] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[804]_net ,
		/* r_ddr23phy_reg [803] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[803]_net ,
		/* r_ddr23phy_reg [802] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[802]_net ,
		/* r_ddr23phy_reg [801] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[801]_net ,
		/* r_ddr23phy_reg [800] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[800]_net ,
		/* r_ddr23phy_reg [799] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[799]_net ,
		/* r_ddr23phy_reg [798] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[798]_net ,
		/* r_ddr23phy_reg [797] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[797]_net ,
		/* r_ddr23phy_reg [796] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[796]_net ,
		/* r_ddr23phy_reg [795] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[795]_net ,
		/* r_ddr23phy_reg [794] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[794]_net ,
		/* r_ddr23phy_reg [793] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[793]_net ,
		/* r_ddr23phy_reg [792] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[792]_net ,
		/* r_ddr23phy_reg [791] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[791]_net ,
		/* r_ddr23phy_reg [790] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[790]_net ,
		/* r_ddr23phy_reg [789] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[789]_net ,
		/* r_ddr23phy_reg [788] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[788]_net ,
		/* r_ddr23phy_reg [787] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[787]_net ,
		/* r_ddr23phy_reg [786] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[786]_net ,
		/* r_ddr23phy_reg [785] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[785]_net ,
		/* r_ddr23phy_reg [784] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[784]_net ,
		/* r_ddr23phy_reg [783] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[783]_net ,
		/* r_ddr23phy_reg [782] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[782]_net ,
		/* r_ddr23phy_reg [781] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[781]_net ,
		/* r_ddr23phy_reg [780] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[780]_net ,
		/* r_ddr23phy_reg [779] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[779]_net ,
		/* r_ddr23phy_reg [778] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[778]_net ,
		/* r_ddr23phy_reg [777] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[777]_net ,
		/* r_ddr23phy_reg [776] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[776]_net ,
		/* r_ddr23phy_reg [775] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[775]_net ,
		/* r_ddr23phy_reg [774] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[774]_net ,
		/* r_ddr23phy_reg [773] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[773]_net ,
		/* r_ddr23phy_reg [772] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[772]_net ,
		/* r_ddr23phy_reg [771] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[771]_net ,
		/* r_ddr23phy_reg [770] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[770]_net ,
		/* r_ddr23phy_reg [769] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[769]_net ,
		/* r_ddr23phy_reg [768] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[768]_net ,
		/* r_ddr23phy_reg [767] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[767]_net ,
		/* r_ddr23phy_reg [766] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[766]_net ,
		/* r_ddr23phy_reg [765] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[765]_net ,
		/* r_ddr23phy_reg [764] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[764]_net ,
		/* r_ddr23phy_reg [763] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[763]_net ,
		/* r_ddr23phy_reg [762] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[762]_net ,
		/* r_ddr23phy_reg [761] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[761]_net ,
		/* r_ddr23phy_reg [760] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[760]_net ,
		/* r_ddr23phy_reg [759] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[759]_net ,
		/* r_ddr23phy_reg [758] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[758]_net ,
		/* r_ddr23phy_reg [757] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[757]_net ,
		/* r_ddr23phy_reg [756] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[756]_net ,
		/* r_ddr23phy_reg [755] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[755]_net ,
		/* r_ddr23phy_reg [754] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[754]_net ,
		/* r_ddr23phy_reg [753] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[753]_net ,
		/* r_ddr23phy_reg [752] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[752]_net ,
		/* r_ddr23phy_reg [751] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[751]_net ,
		/* r_ddr23phy_reg [750] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[750]_net ,
		/* r_ddr23phy_reg [749] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[749]_net ,
		/* r_ddr23phy_reg [748] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[748]_net ,
		/* r_ddr23phy_reg [747] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[747]_net ,
		/* r_ddr23phy_reg [746] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[746]_net ,
		/* r_ddr23phy_reg [745] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[745]_net ,
		/* r_ddr23phy_reg [744] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[744]_net ,
		/* r_ddr23phy_reg [743] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[743]_net ,
		/* r_ddr23phy_reg [742] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[742]_net ,
		/* r_ddr23phy_reg [741] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[741]_net ,
		/* r_ddr23phy_reg [740] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[740]_net ,
		/* r_ddr23phy_reg [739] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[739]_net ,
		/* r_ddr23phy_reg [738] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[738]_net ,
		/* r_ddr23phy_reg [737] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[737]_net ,
		/* r_ddr23phy_reg [736] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[736]_net ,
		/* r_ddr23phy_reg [735] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[735]_net ,
		/* r_ddr23phy_reg [734] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[734]_net ,
		/* r_ddr23phy_reg [733] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[733]_net ,
		/* r_ddr23phy_reg [732] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[732]_net ,
		/* r_ddr23phy_reg [731] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[731]_net ,
		/* r_ddr23phy_reg [730] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[730]_net ,
		/* r_ddr23phy_reg [729] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[729]_net ,
		/* r_ddr23phy_reg [728] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[728]_net ,
		/* r_ddr23phy_reg [727] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[727]_net ,
		/* r_ddr23phy_reg [726] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[726]_net ,
		/* r_ddr23phy_reg [725] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[725]_net ,
		/* r_ddr23phy_reg [724] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[724]_net ,
		/* r_ddr23phy_reg [723] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[723]_net ,
		/* r_ddr23phy_reg [722] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[722]_net ,
		/* r_ddr23phy_reg [721] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[721]_net ,
		/* r_ddr23phy_reg [720] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[720]_net ,
		/* r_ddr23phy_reg [719] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[719]_net ,
		/* r_ddr23phy_reg [718] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[718]_net ,
		/* r_ddr23phy_reg [717] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[717]_net ,
		/* r_ddr23phy_reg [716] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[716]_net ,
		/* r_ddr23phy_reg [715] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[715]_net ,
		/* r_ddr23phy_reg [714] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[714]_net ,
		/* r_ddr23phy_reg [713] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[713]_net ,
		/* r_ddr23phy_reg [712] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[712]_net ,
		/* r_ddr23phy_reg [711] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[711]_net ,
		/* r_ddr23phy_reg [710] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[710]_net ,
		/* r_ddr23phy_reg [709] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[709]_net ,
		/* r_ddr23phy_reg [708] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[708]_net ,
		/* r_ddr23phy_reg [707] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[707]_net ,
		/* r_ddr23phy_reg [706] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[706]_net ,
		/* r_ddr23phy_reg [705] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[705]_net ,
		/* r_ddr23phy_reg [704] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[704]_net ,
		/* r_ddr23phy_reg [703] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[703]_net ,
		/* r_ddr23phy_reg [702] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[702]_net ,
		/* r_ddr23phy_reg [701] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[701]_net ,
		/* r_ddr23phy_reg [700] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[700]_net ,
		/* r_ddr23phy_reg [699] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[699]_net ,
		/* r_ddr23phy_reg [698] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[698]_net ,
		/* r_ddr23phy_reg [697] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[697]_net ,
		/* r_ddr23phy_reg [696] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[696]_net ,
		/* r_ddr23phy_reg [695] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[695]_net ,
		/* r_ddr23phy_reg [694] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[694]_net ,
		/* r_ddr23phy_reg [693] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[693]_net ,
		/* r_ddr23phy_reg [692] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[692]_net ,
		/* r_ddr23phy_reg [691] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[691]_net ,
		/* r_ddr23phy_reg [690] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[690]_net ,
		/* r_ddr23phy_reg [689] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[689]_net ,
		/* r_ddr23phy_reg [688] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[688]_net ,
		/* r_ddr23phy_reg [687] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[687]_net ,
		/* r_ddr23phy_reg [686] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[686]_net ,
		/* r_ddr23phy_reg [685] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[685]_net ,
		/* r_ddr23phy_reg [684] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[684]_net ,
		/* r_ddr23phy_reg [683] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[683]_net ,
		/* r_ddr23phy_reg [682] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[682]_net ,
		/* r_ddr23phy_reg [681] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[681]_net ,
		/* r_ddr23phy_reg [680] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[680]_net ,
		/* r_ddr23phy_reg [679] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[679]_net ,
		/* r_ddr23phy_reg [678] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[678]_net ,
		/* r_ddr23phy_reg [677] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[677]_net ,
		/* r_ddr23phy_reg [676] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[676]_net ,
		/* r_ddr23phy_reg [675] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[675]_net ,
		/* r_ddr23phy_reg [674] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[674]_net ,
		/* r_ddr23phy_reg [673] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[673]_net ,
		/* r_ddr23phy_reg [672] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[672]_net ,
		/* r_ddr23phy_reg [671] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[671]_net ,
		/* r_ddr23phy_reg [670] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[670]_net ,
		/* r_ddr23phy_reg [669] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[669]_net ,
		/* r_ddr23phy_reg [668] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[668]_net ,
		/* r_ddr23phy_reg [667] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[667]_net ,
		/* r_ddr23phy_reg [666] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[666]_net ,
		/* r_ddr23phy_reg [665] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[665]_net ,
		/* r_ddr23phy_reg [664] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[664]_net ,
		/* r_ddr23phy_reg [663] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[663]_net ,
		/* r_ddr23phy_reg [662] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[662]_net ,
		/* r_ddr23phy_reg [661] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[661]_net ,
		/* r_ddr23phy_reg [660] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[660]_net ,
		/* r_ddr23phy_reg [659] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[659]_net ,
		/* r_ddr23phy_reg [658] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[658]_net ,
		/* r_ddr23phy_reg [657] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[657]_net ,
		/* r_ddr23phy_reg [656] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[656]_net ,
		/* r_ddr23phy_reg [655] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[655]_net ,
		/* r_ddr23phy_reg [654] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[654]_net ,
		/* r_ddr23phy_reg [653] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[653]_net ,
		/* r_ddr23phy_reg [652] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[652]_net ,
		/* r_ddr23phy_reg [651] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[651]_net ,
		/* r_ddr23phy_reg [650] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[650]_net ,
		/* r_ddr23phy_reg [649] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[649]_net ,
		/* r_ddr23phy_reg [648] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[648]_net ,
		/* r_ddr23phy_reg [647] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[647]_net ,
		/* r_ddr23phy_reg [646] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[646]_net ,
		/* r_ddr23phy_reg [645] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[645]_net ,
		/* r_ddr23phy_reg [644] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[644]_net ,
		/* r_ddr23phy_reg [643] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[643]_net ,
		/* r_ddr23phy_reg [642] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[642]_net ,
		/* r_ddr23phy_reg [641] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[641]_net ,
		/* r_ddr23phy_reg [640] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[640]_net ,
		/* r_ddr23phy_reg [639] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[639]_net ,
		/* r_ddr23phy_reg [638] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[638]_net ,
		/* r_ddr23phy_reg [637] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[637]_net ,
		/* r_ddr23phy_reg [636] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[636]_net ,
		/* r_ddr23phy_reg [635] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[635]_net ,
		/* r_ddr23phy_reg [634] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[634]_net ,
		/* r_ddr23phy_reg [633] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[633]_net ,
		/* r_ddr23phy_reg [632] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[632]_net ,
		/* r_ddr23phy_reg [631] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[631]_net ,
		/* r_ddr23phy_reg [630] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[630]_net ,
		/* r_ddr23phy_reg [629] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[629]_net ,
		/* r_ddr23phy_reg [628] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[628]_net ,
		/* r_ddr23phy_reg [627] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[627]_net ,
		/* r_ddr23phy_reg [626] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[626]_net ,
		/* r_ddr23phy_reg [625] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[625]_net ,
		/* r_ddr23phy_reg [624] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[624]_net ,
		/* r_ddr23phy_reg [623] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[623]_net ,
		/* r_ddr23phy_reg [622] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[622]_net ,
		/* r_ddr23phy_reg [621] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[621]_net ,
		/* r_ddr23phy_reg [620] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[620]_net ,
		/* r_ddr23phy_reg [619] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[619]_net ,
		/* r_ddr23phy_reg [618] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[618]_net ,
		/* r_ddr23phy_reg [617] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[617]_net ,
		/* r_ddr23phy_reg [616] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[616]_net ,
		/* r_ddr23phy_reg [615] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[615]_net ,
		/* r_ddr23phy_reg [614] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[614]_net ,
		/* r_ddr23phy_reg [613] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[613]_net ,
		/* r_ddr23phy_reg [612] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[612]_net ,
		/* r_ddr23phy_reg [611] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[611]_net ,
		/* r_ddr23phy_reg [610] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[610]_net ,
		/* r_ddr23phy_reg [609] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[609]_net ,
		/* r_ddr23phy_reg [608] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[608]_net ,
		/* r_ddr23phy_reg [607] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[607]_net ,
		/* r_ddr23phy_reg [606] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[606]_net ,
		/* r_ddr23phy_reg [605] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[605]_net ,
		/* r_ddr23phy_reg [604] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[604]_net ,
		/* r_ddr23phy_reg [603] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[603]_net ,
		/* r_ddr23phy_reg [602] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[602]_net ,
		/* r_ddr23phy_reg [601] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[601]_net ,
		/* r_ddr23phy_reg [600] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[600]_net ,
		/* r_ddr23phy_reg [599] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[599]_net ,
		/* r_ddr23phy_reg [598] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[598]_net ,
		/* r_ddr23phy_reg [597] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[597]_net ,
		/* r_ddr23phy_reg [596] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[596]_net ,
		/* r_ddr23phy_reg [595] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[595]_net ,
		/* r_ddr23phy_reg [594] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[594]_net ,
		/* r_ddr23phy_reg [593] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[593]_net ,
		/* r_ddr23phy_reg [592] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[592]_net ,
		/* r_ddr23phy_reg [591] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[591]_net ,
		/* r_ddr23phy_reg [590] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[590]_net ,
		/* r_ddr23phy_reg [589] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[589]_net ,
		/* r_ddr23phy_reg [588] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[588]_net ,
		/* r_ddr23phy_reg [587] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[587]_net ,
		/* r_ddr23phy_reg [586] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[586]_net ,
		/* r_ddr23phy_reg [585] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[585]_net ,
		/* r_ddr23phy_reg [584] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[584]_net ,
		/* r_ddr23phy_reg [583] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[583]_net ,
		/* r_ddr23phy_reg [582] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[582]_net ,
		/* r_ddr23phy_reg [581] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[581]_net ,
		/* r_ddr23phy_reg [580] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[580]_net ,
		/* r_ddr23phy_reg [579] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[579]_net ,
		/* r_ddr23phy_reg [578] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[578]_net ,
		/* r_ddr23phy_reg [577] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[577]_net ,
		/* r_ddr23phy_reg [576] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[576]_net ,
		/* r_ddr23phy_reg [575] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[575]_net ,
		/* r_ddr23phy_reg [574] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[574]_net ,
		/* r_ddr23phy_reg [573] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[573]_net ,
		/* r_ddr23phy_reg [572] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[572]_net ,
		/* r_ddr23phy_reg [571] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[571]_net ,
		/* r_ddr23phy_reg [570] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[570]_net ,
		/* r_ddr23phy_reg [569] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[569]_net ,
		/* r_ddr23phy_reg [568] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[568]_net ,
		/* r_ddr23phy_reg [567] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[567]_net ,
		/* r_ddr23phy_reg [566] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[566]_net ,
		/* r_ddr23phy_reg [565] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[565]_net ,
		/* r_ddr23phy_reg [564] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[564]_net ,
		/* r_ddr23phy_reg [563] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[563]_net ,
		/* r_ddr23phy_reg [562] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[562]_net ,
		/* r_ddr23phy_reg [561] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[561]_net ,
		/* r_ddr23phy_reg [560] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[560]_net ,
		/* r_ddr23phy_reg [559] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[559]_net ,
		/* r_ddr23phy_reg [558] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[558]_net ,
		/* r_ddr23phy_reg [557] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[557]_net ,
		/* r_ddr23phy_reg [556] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[556]_net ,
		/* r_ddr23phy_reg [555] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[555]_net ,
		/* r_ddr23phy_reg [554] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[554]_net ,
		/* r_ddr23phy_reg [553] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[553]_net ,
		/* r_ddr23phy_reg [552] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[552]_net ,
		/* r_ddr23phy_reg [551] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[551]_net ,
		/* r_ddr23phy_reg [550] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[550]_net ,
		/* r_ddr23phy_reg [549] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[549]_net ,
		/* r_ddr23phy_reg [548] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[548]_net ,
		/* r_ddr23phy_reg [547] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[547]_net ,
		/* r_ddr23phy_reg [546] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[546]_net ,
		/* r_ddr23phy_reg [545] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[545]_net ,
		/* r_ddr23phy_reg [544] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[544]_net ,
		/* r_ddr23phy_reg [543] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[543]_net ,
		/* r_ddr23phy_reg [542] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[542]_net ,
		/* r_ddr23phy_reg [541] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[541]_net ,
		/* r_ddr23phy_reg [540] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[540]_net ,
		/* r_ddr23phy_reg [539] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[539]_net ,
		/* r_ddr23phy_reg [538] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[538]_net ,
		/* r_ddr23phy_reg [537] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[537]_net ,
		/* r_ddr23phy_reg [536] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[536]_net ,
		/* r_ddr23phy_reg [535] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[535]_net ,
		/* r_ddr23phy_reg [534] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[534]_net ,
		/* r_ddr23phy_reg [533] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[533]_net ,
		/* r_ddr23phy_reg [532] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[532]_net ,
		/* r_ddr23phy_reg [531] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[531]_net ,
		/* r_ddr23phy_reg [530] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[530]_net ,
		/* r_ddr23phy_reg [529] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[529]_net ,
		/* r_ddr23phy_reg [528] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[528]_net ,
		/* r_ddr23phy_reg [527] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[527]_net ,
		/* r_ddr23phy_reg [526] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[526]_net ,
		/* r_ddr23phy_reg [525] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[525]_net ,
		/* r_ddr23phy_reg [524] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[524]_net ,
		/* r_ddr23phy_reg [523] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[523]_net ,
		/* r_ddr23phy_reg [522] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[522]_net ,
		/* r_ddr23phy_reg [521] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[521]_net ,
		/* r_ddr23phy_reg [520] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[520]_net ,
		/* r_ddr23phy_reg [519] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[519]_net ,
		/* r_ddr23phy_reg [518] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[518]_net ,
		/* r_ddr23phy_reg [517] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[517]_net ,
		/* r_ddr23phy_reg [516] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[516]_net ,
		/* r_ddr23phy_reg [515] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[515]_net ,
		/* r_ddr23phy_reg [514] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[514]_net ,
		/* r_ddr23phy_reg [513] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[513]_net ,
		/* r_ddr23phy_reg [512] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[512]_net ,
		/* r_ddr23phy_reg [511] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[511]_net ,
		/* r_ddr23phy_reg [510] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[510]_net ,
		/* r_ddr23phy_reg [509] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[509]_net ,
		/* r_ddr23phy_reg [508] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[508]_net ,
		/* r_ddr23phy_reg [507] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[507]_net ,
		/* r_ddr23phy_reg [506] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[506]_net ,
		/* r_ddr23phy_reg [505] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[505]_net ,
		/* r_ddr23phy_reg [504] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[504]_net ,
		/* r_ddr23phy_reg [503] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[503]_net ,
		/* r_ddr23phy_reg [502] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[502]_net ,
		/* r_ddr23phy_reg [501] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[501]_net ,
		/* r_ddr23phy_reg [500] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[500]_net ,
		/* r_ddr23phy_reg [499] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[499]_net ,
		/* r_ddr23phy_reg [498] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[498]_net ,
		/* r_ddr23phy_reg [497] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[497]_net ,
		/* r_ddr23phy_reg [496] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[496]_net ,
		/* r_ddr23phy_reg [495] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[495]_net ,
		/* r_ddr23phy_reg [494] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[494]_net ,
		/* r_ddr23phy_reg [493] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[493]_net ,
		/* r_ddr23phy_reg [492] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[492]_net ,
		/* r_ddr23phy_reg [491] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[491]_net ,
		/* r_ddr23phy_reg [490] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[490]_net ,
		/* r_ddr23phy_reg [489] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[489]_net ,
		/* r_ddr23phy_reg [488] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[488]_net ,
		/* r_ddr23phy_reg [487] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[487]_net ,
		/* r_ddr23phy_reg [486] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[486]_net ,
		/* r_ddr23phy_reg [485] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[485]_net ,
		/* r_ddr23phy_reg [484] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[484]_net ,
		/* r_ddr23phy_reg [483] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[483]_net ,
		/* r_ddr23phy_reg [482] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[482]_net ,
		/* r_ddr23phy_reg [481] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[481]_net ,
		/* r_ddr23phy_reg [480] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[480]_net ,
		/* r_ddr23phy_reg [479] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[479]_net ,
		/* r_ddr23phy_reg [478] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[478]_net ,
		/* r_ddr23phy_reg [477] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[477]_net ,
		/* r_ddr23phy_reg [476] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[476]_net ,
		/* r_ddr23phy_reg [475] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[475]_net ,
		/* r_ddr23phy_reg [474] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[474]_net ,
		/* r_ddr23phy_reg [473] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[473]_net ,
		/* r_ddr23phy_reg [472] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[472]_net ,
		/* r_ddr23phy_reg [471] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[471]_net ,
		/* r_ddr23phy_reg [470] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[470]_net ,
		/* r_ddr23phy_reg [469] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[469]_net ,
		/* r_ddr23phy_reg [468] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[468]_net ,
		/* r_ddr23phy_reg [467] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[467]_net ,
		/* r_ddr23phy_reg [466] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[466]_net ,
		/* r_ddr23phy_reg [465] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[465]_net ,
		/* r_ddr23phy_reg [464] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[464]_net ,
		/* r_ddr23phy_reg [463] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[463]_net ,
		/* r_ddr23phy_reg [462] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[462]_net ,
		/* r_ddr23phy_reg [461] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[461]_net ,
		/* r_ddr23phy_reg [460] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[460]_net ,
		/* r_ddr23phy_reg [459] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[459]_net ,
		/* r_ddr23phy_reg [458] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[458]_net ,
		/* r_ddr23phy_reg [457] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[457]_net ,
		/* r_ddr23phy_reg [456] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[456]_net ,
		/* r_ddr23phy_reg [455] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[455]_net ,
		/* r_ddr23phy_reg [454] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[454]_net ,
		/* r_ddr23phy_reg [453] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[453]_net ,
		/* r_ddr23phy_reg [452] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[452]_net ,
		/* r_ddr23phy_reg [451] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[451]_net ,
		/* r_ddr23phy_reg [450] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[450]_net ,
		/* r_ddr23phy_reg [449] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[449]_net ,
		/* r_ddr23phy_reg [448] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[448]_net ,
		/* r_ddr23phy_reg [447] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[447]_net ,
		/* r_ddr23phy_reg [446] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[446]_net ,
		/* r_ddr23phy_reg [445] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[445]_net ,
		/* r_ddr23phy_reg [444] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[444]_net ,
		/* r_ddr23phy_reg [443] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[443]_net ,
		/* r_ddr23phy_reg [442] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[442]_net ,
		/* r_ddr23phy_reg [441] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[441]_net ,
		/* r_ddr23phy_reg [440] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[440]_net ,
		/* r_ddr23phy_reg [439] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[439]_net ,
		/* r_ddr23phy_reg [438] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[438]_net ,
		/* r_ddr23phy_reg [437] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[437]_net ,
		/* r_ddr23phy_reg [436] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[436]_net ,
		/* r_ddr23phy_reg [435] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[435]_net ,
		/* r_ddr23phy_reg [434] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[434]_net ,
		/* r_ddr23phy_reg [433] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[433]_net ,
		/* r_ddr23phy_reg [432] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[432]_net ,
		/* r_ddr23phy_reg [431] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[431]_net ,
		/* r_ddr23phy_reg [430] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[430]_net ,
		/* r_ddr23phy_reg [429] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[429]_net ,
		/* r_ddr23phy_reg [428] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[428]_net ,
		/* r_ddr23phy_reg [427] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[427]_net ,
		/* r_ddr23phy_reg [426] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[426]_net ,
		/* r_ddr23phy_reg [425] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[425]_net ,
		/* r_ddr23phy_reg [424] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[424]_net ,
		/* r_ddr23phy_reg [423] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[423]_net ,
		/* r_ddr23phy_reg [422] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[422]_net ,
		/* r_ddr23phy_reg [421] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[421]_net ,
		/* r_ddr23phy_reg [420] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[420]_net ,
		/* r_ddr23phy_reg [419] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[419]_net ,
		/* r_ddr23phy_reg [418] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[418]_net ,
		/* r_ddr23phy_reg [417] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[417]_net ,
		/* r_ddr23phy_reg [416] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[416]_net ,
		/* r_ddr23phy_reg [415] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[415]_net ,
		/* r_ddr23phy_reg [414] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[414]_net ,
		/* r_ddr23phy_reg [413] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[413]_net ,
		/* r_ddr23phy_reg [412] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[412]_net ,
		/* r_ddr23phy_reg [411] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[411]_net ,
		/* r_ddr23phy_reg [410] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[410]_net ,
		/* r_ddr23phy_reg [409] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[409]_net ,
		/* r_ddr23phy_reg [408] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[408]_net ,
		/* r_ddr23phy_reg [407] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[407]_net ,
		/* r_ddr23phy_reg [406] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[406]_net ,
		/* r_ddr23phy_reg [405] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[405]_net ,
		/* r_ddr23phy_reg [404] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[404]_net ,
		/* r_ddr23phy_reg [403] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[403]_net ,
		/* r_ddr23phy_reg [402] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[402]_net ,
		/* r_ddr23phy_reg [401] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[401]_net ,
		/* r_ddr23phy_reg [400] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[400]_net ,
		/* r_ddr23phy_reg [399] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[399]_net ,
		/* r_ddr23phy_reg [398] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[398]_net ,
		/* r_ddr23phy_reg [397] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[397]_net ,
		/* r_ddr23phy_reg [396] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[396]_net ,
		/* r_ddr23phy_reg [395] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[395]_net ,
		/* r_ddr23phy_reg [394] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[394]_net ,
		/* r_ddr23phy_reg [393] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[393]_net ,
		/* r_ddr23phy_reg [392] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[392]_net ,
		/* r_ddr23phy_reg [391] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[391]_net ,
		/* r_ddr23phy_reg [390] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[390]_net ,
		/* r_ddr23phy_reg [389] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[389]_net ,
		/* r_ddr23phy_reg [388] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[388]_net ,
		/* r_ddr23phy_reg [387] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[387]_net ,
		/* r_ddr23phy_reg [386] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[386]_net ,
		/* r_ddr23phy_reg [385] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[385]_net ,
		/* r_ddr23phy_reg [384] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[384]_net ,
		/* r_ddr23phy_reg [383] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[383]_net ,
		/* r_ddr23phy_reg [382] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[382]_net ,
		/* r_ddr23phy_reg [381] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[381]_net ,
		/* r_ddr23phy_reg [380] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[380]_net ,
		/* r_ddr23phy_reg [379] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[379]_net ,
		/* r_ddr23phy_reg [378] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[378]_net ,
		/* r_ddr23phy_reg [377] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[377]_net ,
		/* r_ddr23phy_reg [376] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[376]_net ,
		/* r_ddr23phy_reg [375] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[375]_net ,
		/* r_ddr23phy_reg [374] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[374]_net ,
		/* r_ddr23phy_reg [373] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[373]_net ,
		/* r_ddr23phy_reg [372] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[372]_net ,
		/* r_ddr23phy_reg [371] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[371]_net ,
		/* r_ddr23phy_reg [370] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[370]_net ,
		/* r_ddr23phy_reg [369] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[369]_net ,
		/* r_ddr23phy_reg [368] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[368]_net ,
		/* r_ddr23phy_reg [367] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[367]_net ,
		/* r_ddr23phy_reg [366] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[366]_net ,
		/* r_ddr23phy_reg [365] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[365]_net ,
		/* r_ddr23phy_reg [364] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[364]_net ,
		/* r_ddr23phy_reg [363] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[363]_net ,
		/* r_ddr23phy_reg [362] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[362]_net ,
		/* r_ddr23phy_reg [361] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[361]_net ,
		/* r_ddr23phy_reg [360] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[360]_net ,
		/* r_ddr23phy_reg [359] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[359]_net ,
		/* r_ddr23phy_reg [358] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[358]_net ,
		/* r_ddr23phy_reg [357] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[357]_net ,
		/* r_ddr23phy_reg [356] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[356]_net ,
		/* r_ddr23phy_reg [355] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[355]_net ,
		/* r_ddr23phy_reg [354] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[354]_net ,
		/* r_ddr23phy_reg [353] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[353]_net ,
		/* r_ddr23phy_reg [352] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[352]_net ,
		/* r_ddr23phy_reg [351] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[351]_net ,
		/* r_ddr23phy_reg [350] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[350]_net ,
		/* r_ddr23phy_reg [349] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[349]_net ,
		/* r_ddr23phy_reg [348] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[348]_net ,
		/* r_ddr23phy_reg [347] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[347]_net ,
		/* r_ddr23phy_reg [346] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[346]_net ,
		/* r_ddr23phy_reg [345] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[345]_net ,
		/* r_ddr23phy_reg [344] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[344]_net ,
		/* r_ddr23phy_reg [343] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[343]_net ,
		/* r_ddr23phy_reg [342] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[342]_net ,
		/* r_ddr23phy_reg [341] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[341]_net ,
		/* r_ddr23phy_reg [340] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[340]_net ,
		/* r_ddr23phy_reg [339] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[339]_net ,
		/* r_ddr23phy_reg [338] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[338]_net ,
		/* r_ddr23phy_reg [337] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[337]_net ,
		/* r_ddr23phy_reg [336] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[336]_net ,
		/* r_ddr23phy_reg [335] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[335]_net ,
		/* r_ddr23phy_reg [334] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[334]_net ,
		/* r_ddr23phy_reg [333] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[333]_net ,
		/* r_ddr23phy_reg [332] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[332]_net ,
		/* r_ddr23phy_reg [331] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[331]_net ,
		/* r_ddr23phy_reg [330] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[330]_net ,
		/* r_ddr23phy_reg [329] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[329]_net ,
		/* r_ddr23phy_reg [328] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[328]_net ,
		/* r_ddr23phy_reg [327] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[327]_net ,
		/* r_ddr23phy_reg [326] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[326]_net ,
		/* r_ddr23phy_reg [325] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[325]_net ,
		/* r_ddr23phy_reg [324] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[324]_net ,
		/* r_ddr23phy_reg [323] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[323]_net ,
		/* r_ddr23phy_reg [322] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[322]_net ,
		/* r_ddr23phy_reg [321] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[321]_net ,
		/* r_ddr23phy_reg [320] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[320]_net ,
		/* r_ddr23phy_reg [319] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[319]_net ,
		/* r_ddr23phy_reg [318] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[318]_net ,
		/* r_ddr23phy_reg [317] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[317]_net ,
		/* r_ddr23phy_reg [316] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[316]_net ,
		/* r_ddr23phy_reg [315] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[315]_net ,
		/* r_ddr23phy_reg [314] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[314]_net ,
		/* r_ddr23phy_reg [313] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[313]_net ,
		/* r_ddr23phy_reg [312] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[312]_net ,
		/* r_ddr23phy_reg [311] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[311]_net ,
		/* r_ddr23phy_reg [310] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[310]_net ,
		/* r_ddr23phy_reg [309] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[309]_net ,
		/* r_ddr23phy_reg [308] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[308]_net ,
		/* r_ddr23phy_reg [307] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[307]_net ,
		/* r_ddr23phy_reg [306] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[306]_net ,
		/* r_ddr23phy_reg [305] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[305]_net ,
		/* r_ddr23phy_reg [304] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[304]_net ,
		/* r_ddr23phy_reg [303] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[303]_net ,
		/* r_ddr23phy_reg [302] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[302]_net ,
		/* r_ddr23phy_reg [301] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[301]_net ,
		/* r_ddr23phy_reg [300] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[300]_net ,
		/* r_ddr23phy_reg [299] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[299]_net ,
		/* r_ddr23phy_reg [298] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[298]_net ,
		/* r_ddr23phy_reg [297] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[297]_net ,
		/* r_ddr23phy_reg [296] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[296]_net ,
		/* r_ddr23phy_reg [295] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[295]_net ,
		/* r_ddr23phy_reg [294] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[294]_net ,
		/* r_ddr23phy_reg [293] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[293]_net ,
		/* r_ddr23phy_reg [292] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[292]_net ,
		/* r_ddr23phy_reg [291] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[291]_net ,
		/* r_ddr23phy_reg [290] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[290]_net ,
		/* r_ddr23phy_reg [289] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[289]_net ,
		/* r_ddr23phy_reg [288] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[288]_net ,
		/* r_ddr23phy_reg [287] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[287]_net ,
		/* r_ddr23phy_reg [286] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[286]_net ,
		/* r_ddr23phy_reg [285] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[285]_net ,
		/* r_ddr23phy_reg [284] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[284]_net ,
		/* r_ddr23phy_reg [283] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[283]_net ,
		/* r_ddr23phy_reg [282] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[282]_net ,
		/* r_ddr23phy_reg [281] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[281]_net ,
		/* r_ddr23phy_reg [280] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[280]_net ,
		/* r_ddr23phy_reg [279] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[279]_net ,
		/* r_ddr23phy_reg [278] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[278]_net ,
		/* r_ddr23phy_reg [277] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[277]_net ,
		/* r_ddr23phy_reg [276] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[276]_net ,
		/* r_ddr23phy_reg [275] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[275]_net ,
		/* r_ddr23phy_reg [274] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[274]_net ,
		/* r_ddr23phy_reg [273] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[273]_net ,
		/* r_ddr23phy_reg [272] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[272]_net ,
		/* r_ddr23phy_reg [271] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[271]_net ,
		/* r_ddr23phy_reg [270] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[270]_net ,
		/* r_ddr23phy_reg [269] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[269]_net ,
		/* r_ddr23phy_reg [268] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[268]_net ,
		/* r_ddr23phy_reg [267] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[267]_net ,
		/* r_ddr23phy_reg [266] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[266]_net ,
		/* r_ddr23phy_reg [265] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[265]_net ,
		/* r_ddr23phy_reg [264] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[264]_net ,
		/* r_ddr23phy_reg [263] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[263]_net ,
		/* r_ddr23phy_reg [262] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[262]_net ,
		/* r_ddr23phy_reg [261] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[261]_net ,
		/* r_ddr23phy_reg [260] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[260]_net ,
		/* r_ddr23phy_reg [259] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[259]_net ,
		/* r_ddr23phy_reg [258] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[258]_net ,
		/* r_ddr23phy_reg [257] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[257]_net ,
		/* r_ddr23phy_reg [256] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[256]_net ,
		/* r_ddr23phy_reg [255] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[255]_net ,
		/* r_ddr23phy_reg [254] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[254]_net ,
		/* r_ddr23phy_reg [253] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[253]_net ,
		/* r_ddr23phy_reg [252] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[252]_net ,
		/* r_ddr23phy_reg [251] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[251]_net ,
		/* r_ddr23phy_reg [250] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[250]_net ,
		/* r_ddr23phy_reg [249] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[249]_net ,
		/* r_ddr23phy_reg [248] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[248]_net ,
		/* r_ddr23phy_reg [247] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[247]_net ,
		/* r_ddr23phy_reg [246] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[246]_net ,
		/* r_ddr23phy_reg [245] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[245]_net ,
		/* r_ddr23phy_reg [244] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[244]_net ,
		/* r_ddr23phy_reg [243] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[243]_net ,
		/* r_ddr23phy_reg [242] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[242]_net ,
		/* r_ddr23phy_reg [241] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[241]_net ,
		/* r_ddr23phy_reg [240] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[240]_net ,
		/* r_ddr23phy_reg [239] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[239]_net ,
		/* r_ddr23phy_reg [238] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[238]_net ,
		/* r_ddr23phy_reg [237] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[237]_net ,
		/* r_ddr23phy_reg [236] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[236]_net ,
		/* r_ddr23phy_reg [235] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[235]_net ,
		/* r_ddr23phy_reg [234] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[234]_net ,
		/* r_ddr23phy_reg [233] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[233]_net ,
		/* r_ddr23phy_reg [232] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[232]_net ,
		/* r_ddr23phy_reg [231] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[231]_net ,
		/* r_ddr23phy_reg [230] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[230]_net ,
		/* r_ddr23phy_reg [229] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[229]_net ,
		/* r_ddr23phy_reg [228] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[228]_net ,
		/* r_ddr23phy_reg [227] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[227]_net ,
		/* r_ddr23phy_reg [226] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[226]_net ,
		/* r_ddr23phy_reg [225] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[225]_net ,
		/* r_ddr23phy_reg [224] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[224]_net ,
		/* r_ddr23phy_reg [223] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[223]_net ,
		/* r_ddr23phy_reg [222] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[222]_net ,
		/* r_ddr23phy_reg [221] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[221]_net ,
		/* r_ddr23phy_reg [220] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[220]_net ,
		/* r_ddr23phy_reg [219] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[219]_net ,
		/* r_ddr23phy_reg [218] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[218]_net ,
		/* r_ddr23phy_reg [217] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[217]_net ,
		/* r_ddr23phy_reg [216] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[216]_net ,
		/* r_ddr23phy_reg [215] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[215]_net ,
		/* r_ddr23phy_reg [214] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[214]_net ,
		/* r_ddr23phy_reg [213] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[213]_net ,
		/* r_ddr23phy_reg [212] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[212]_net ,
		/* r_ddr23phy_reg [211] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[211]_net ,
		/* r_ddr23phy_reg [210] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[210]_net ,
		/* r_ddr23phy_reg [209] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[209]_net ,
		/* r_ddr23phy_reg [208] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[208]_net ,
		/* r_ddr23phy_reg [207] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[207]_net ,
		/* r_ddr23phy_reg [206] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[206]_net ,
		/* r_ddr23phy_reg [205] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[205]_net ,
		/* r_ddr23phy_reg [204] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[204]_net ,
		/* r_ddr23phy_reg [203] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[203]_net ,
		/* r_ddr23phy_reg [202] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[202]_net ,
		/* r_ddr23phy_reg [201] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[201]_net ,
		/* r_ddr23phy_reg [200] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[200]_net ,
		/* r_ddr23phy_reg [199] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[199]_net ,
		/* r_ddr23phy_reg [198] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[198]_net ,
		/* r_ddr23phy_reg [197] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[197]_net ,
		/* r_ddr23phy_reg [196] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[196]_net ,
		/* r_ddr23phy_reg [195] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[195]_net ,
		/* r_ddr23phy_reg [194] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[194]_net ,
		/* r_ddr23phy_reg [193] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[193]_net ,
		/* r_ddr23phy_reg [192] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[192]_net ,
		/* r_ddr23phy_reg [191] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[191]_net ,
		/* r_ddr23phy_reg [190] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[190]_net ,
		/* r_ddr23phy_reg [189] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[189]_net ,
		/* r_ddr23phy_reg [188] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[188]_net ,
		/* r_ddr23phy_reg [187] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[187]_net ,
		/* r_ddr23phy_reg [186] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[186]_net ,
		/* r_ddr23phy_reg [185] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[185]_net ,
		/* r_ddr23phy_reg [184] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[184]_net ,
		/* r_ddr23phy_reg [183] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[183]_net ,
		/* r_ddr23phy_reg [182] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[182]_net ,
		/* r_ddr23phy_reg [181] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[181]_net ,
		/* r_ddr23phy_reg [180] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[180]_net ,
		/* r_ddr23phy_reg [179] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[179]_net ,
		/* r_ddr23phy_reg [178] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[178]_net ,
		/* r_ddr23phy_reg [177] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[177]_net ,
		/* r_ddr23phy_reg [176] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[176]_net ,
		/* r_ddr23phy_reg [175] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[175]_net ,
		/* r_ddr23phy_reg [174] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[174]_net ,
		/* r_ddr23phy_reg [173] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[173]_net ,
		/* r_ddr23phy_reg [172] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[172]_net ,
		/* r_ddr23phy_reg [171] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[171]_net ,
		/* r_ddr23phy_reg [170] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[170]_net ,
		/* r_ddr23phy_reg [169] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[169]_net ,
		/* r_ddr23phy_reg [168] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[168]_net ,
		/* r_ddr23phy_reg [167] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[167]_net ,
		/* r_ddr23phy_reg [166] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[166]_net ,
		/* r_ddr23phy_reg [165] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[165]_net ,
		/* r_ddr23phy_reg [164] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[164]_net ,
		/* r_ddr23phy_reg [163] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[163]_net ,
		/* r_ddr23phy_reg [162] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[162]_net ,
		/* r_ddr23phy_reg [161] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[161]_net ,
		/* r_ddr23phy_reg [160] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[160]_net ,
		/* r_ddr23phy_reg [159] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[159]_net ,
		/* r_ddr23phy_reg [158] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[158]_net ,
		/* r_ddr23phy_reg [157] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[157]_net ,
		/* r_ddr23phy_reg [156] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[156]_net ,
		/* r_ddr23phy_reg [155] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[155]_net ,
		/* r_ddr23phy_reg [154] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[154]_net ,
		/* r_ddr23phy_reg [153] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[153]_net ,
		/* r_ddr23phy_reg [152] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[152]_net ,
		/* r_ddr23phy_reg [151] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[151]_net ,
		/* r_ddr23phy_reg [150] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[150]_net ,
		/* r_ddr23phy_reg [149] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[149]_net ,
		/* r_ddr23phy_reg [148] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[148]_net ,
		/* r_ddr23phy_reg [147] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[147]_net ,
		/* r_ddr23phy_reg [146] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[146]_net ,
		/* r_ddr23phy_reg [145] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[145]_net ,
		/* r_ddr23phy_reg [144] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[144]_net ,
		/* r_ddr23phy_reg [143] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[143]_net ,
		/* r_ddr23phy_reg [142] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[142]_net ,
		/* r_ddr23phy_reg [141] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[141]_net ,
		/* r_ddr23phy_reg [140] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[140]_net ,
		/* r_ddr23phy_reg [139] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[139]_net ,
		/* r_ddr23phy_reg [138] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[138]_net ,
		/* r_ddr23phy_reg [137] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[137]_net ,
		/* r_ddr23phy_reg [136] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[136]_net ,
		/* r_ddr23phy_reg [135] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[135]_net ,
		/* r_ddr23phy_reg [134] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[134]_net ,
		/* r_ddr23phy_reg [133] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[133]_net ,
		/* r_ddr23phy_reg [132] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[132]_net ,
		/* r_ddr23phy_reg [131] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[131]_net ,
		/* r_ddr23phy_reg [130] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[130]_net ,
		/* r_ddr23phy_reg [129] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[129]_net ,
		/* r_ddr23phy_reg [128] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[128]_net ,
		/* r_ddr23phy_reg [127] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[127]_net ,
		/* r_ddr23phy_reg [126] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[126]_net ,
		/* r_ddr23phy_reg [125] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[125]_net ,
		/* r_ddr23phy_reg [124] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[124]_net ,
		/* r_ddr23phy_reg [123] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[123]_net ,
		/* r_ddr23phy_reg [122] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[122]_net ,
		/* r_ddr23phy_reg [121] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[121]_net ,
		/* r_ddr23phy_reg [120] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[120]_net ,
		/* r_ddr23phy_reg [119] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[119]_net ,
		/* r_ddr23phy_reg [118] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[118]_net ,
		/* r_ddr23phy_reg [117] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[117]_net ,
		/* r_ddr23phy_reg [116] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[116]_net ,
		/* r_ddr23phy_reg [115] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[115]_net ,
		/* r_ddr23phy_reg [114] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[114]_net ,
		/* r_ddr23phy_reg [113] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[113]_net ,
		/* r_ddr23phy_reg [112] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[112]_net ,
		/* r_ddr23phy_reg [111] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[111]_net ,
		/* r_ddr23phy_reg [110] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[110]_net ,
		/* r_ddr23phy_reg [109] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[109]_net ,
		/* r_ddr23phy_reg [108] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[108]_net ,
		/* r_ddr23phy_reg [107] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[107]_net ,
		/* r_ddr23phy_reg [106] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[106]_net ,
		/* r_ddr23phy_reg [105] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[105]_net ,
		/* r_ddr23phy_reg [104] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[104]_net ,
		/* r_ddr23phy_reg [103] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[103]_net ,
		/* r_ddr23phy_reg [102] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[102]_net ,
		/* r_ddr23phy_reg [101] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[101]_net ,
		/* r_ddr23phy_reg [100] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[100]_net ,
		/* r_ddr23phy_reg [99] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[99]_net ,
		/* r_ddr23phy_reg [98] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[98]_net ,
		/* r_ddr23phy_reg [97] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[97]_net ,
		/* r_ddr23phy_reg [96] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[96]_net ,
		/* r_ddr23phy_reg [95] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[95]_net ,
		/* r_ddr23phy_reg [94] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[94]_net ,
		/* r_ddr23phy_reg [93] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[93]_net ,
		/* r_ddr23phy_reg [92] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[92]_net ,
		/* r_ddr23phy_reg [91] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[91]_net ,
		/* r_ddr23phy_reg [90] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[90]_net ,
		/* r_ddr23phy_reg [89] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[89]_net ,
		/* r_ddr23phy_reg [88] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[88]_net ,
		/* r_ddr23phy_reg [87] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[87]_net ,
		/* r_ddr23phy_reg [86] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[86]_net ,
		/* r_ddr23phy_reg [85] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[85]_net ,
		/* r_ddr23phy_reg [84] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[84]_net ,
		/* r_ddr23phy_reg [83] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[83]_net ,
		/* r_ddr23phy_reg [82] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[82]_net ,
		/* r_ddr23phy_reg [81] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[81]_net ,
		/* r_ddr23phy_reg [80] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[80]_net ,
		/* r_ddr23phy_reg [79] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[79]_net ,
		/* r_ddr23phy_reg [78] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[78]_net ,
		/* r_ddr23phy_reg [77] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[77]_net ,
		/* r_ddr23phy_reg [76] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[76]_net ,
		/* r_ddr23phy_reg [75] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[75]_net ,
		/* r_ddr23phy_reg [74] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[74]_net ,
		/* r_ddr23phy_reg [73] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[73]_net ,
		/* r_ddr23phy_reg [72] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[72]_net ,
		/* r_ddr23phy_reg [71] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[71]_net ,
		/* r_ddr23phy_reg [70] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[70]_net ,
		/* r_ddr23phy_reg [69] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[69]_net ,
		/* r_ddr23phy_reg [68] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[68]_net ,
		/* r_ddr23phy_reg [67] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[67]_net ,
		/* r_ddr23phy_reg [66] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[66]_net ,
		/* r_ddr23phy_reg [65] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[65]_net ,
		/* r_ddr23phy_reg [64] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[64]_net ,
		/* r_ddr23phy_reg [63] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[63]_net ,
		/* r_ddr23phy_reg [62] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[62]_net ,
		/* r_ddr23phy_reg [61] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[61]_net ,
		/* r_ddr23phy_reg [60] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[60]_net ,
		/* r_ddr23phy_reg [59] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[59]_net ,
		/* r_ddr23phy_reg [58] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[58]_net ,
		/* r_ddr23phy_reg [57] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[57]_net ,
		/* r_ddr23phy_reg [56] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[56]_net ,
		/* r_ddr23phy_reg [55] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[55]_net ,
		/* r_ddr23phy_reg [54] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[54]_net ,
		/* r_ddr23phy_reg [53] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[53]_net ,
		/* r_ddr23phy_reg [52] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[52]_net ,
		/* r_ddr23phy_reg [51] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[51]_net ,
		/* r_ddr23phy_reg [50] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[50]_net ,
		/* r_ddr23phy_reg [49] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[49]_net ,
		/* r_ddr23phy_reg [48] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[48]_net ,
		/* r_ddr23phy_reg [47] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[47]_net ,
		/* r_ddr23phy_reg [46] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[46]_net ,
		/* r_ddr23phy_reg [45] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[45]_net ,
		/* r_ddr23phy_reg [44] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[44]_net ,
		/* r_ddr23phy_reg [43] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[43]_net ,
		/* r_ddr23phy_reg [42] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[42]_net ,
		/* r_ddr23phy_reg [41] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[41]_net ,
		/* r_ddr23phy_reg [40] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[40]_net ,
		/* r_ddr23phy_reg [39] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[39]_net ,
		/* r_ddr23phy_reg [38] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[38]_net ,
		/* r_ddr23phy_reg [37] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[37]_net ,
		/* r_ddr23phy_reg [36] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[36]_net ,
		/* r_ddr23phy_reg [35] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[35]_net ,
		/* r_ddr23phy_reg [34] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[34]_net ,
		/* r_ddr23phy_reg [33] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[33]_net ,
		/* r_ddr23phy_reg [32] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[32]_net ,
		/* r_ddr23phy_reg [31] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[31]_net ,
		/* r_ddr23phy_reg [30] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[30]_net ,
		/* r_ddr23phy_reg [29] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[29]_net ,
		/* r_ddr23phy_reg [28] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[28]_net ,
		/* r_ddr23phy_reg [27] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[27]_net ,
		/* r_ddr23phy_reg [26] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[26]_net ,
		/* r_ddr23phy_reg [25] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[25]_net ,
		/* r_ddr23phy_reg [24] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[24]_net ,
		/* r_ddr23phy_reg [23] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[23]_net ,
		/* r_ddr23phy_reg [22] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[22]_net ,
		/* r_ddr23phy_reg [21] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[21]_net ,
		/* r_ddr23phy_reg [20] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[20]_net ,
		/* r_ddr23phy_reg [19] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[19]_net ,
		/* r_ddr23phy_reg [18] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[18]_net ,
		/* r_ddr23phy_reg [17] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[17]_net ,
		/* r_ddr23phy_reg [16] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[16]_net ,
		/* r_ddr23phy_reg [15] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[15]_net ,
		/* r_ddr23phy_reg [14] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[14]_net ,
		/* r_ddr23phy_reg [13] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[13]_net ,
		/* r_ddr23phy_reg [12] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[12]_net ,
		/* r_ddr23phy_reg [11] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[11]_net ,
		/* r_ddr23phy_reg [10] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[10]_net ,
		/* r_ddr23phy_reg [9] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[9]_net ,
		/* r_ddr23phy_reg [8] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[8]_net ,
		/* r_ddr23phy_reg [7] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[7]_net ,
		/* r_ddr23phy_reg [6] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[6]_net ,
		/* r_ddr23phy_reg [5] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[5]_net ,
		/* r_ddr23phy_reg [4] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[4]_net ,
		/* r_ddr23phy_reg [3] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[3]_net ,
		/* r_ddr23phy_reg [2] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2]_net ,
		/* r_ddr23phy_reg [1] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1]_net ,
		/* r_ddr23phy_reg [0] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[0]_net 
	} ),
	. ro_ddr23phy_reg ( {
		/* ro_ddr23phy_reg [2047] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2047]_net ,
		/* ro_ddr23phy_reg [2046] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2046]_net ,
		/* ro_ddr23phy_reg [2045] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2045]_net ,
		/* ro_ddr23phy_reg [2044] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2044]_net ,
		/* ro_ddr23phy_reg [2043] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2043]_net ,
		/* ro_ddr23phy_reg [2042] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2042]_net ,
		/* ro_ddr23phy_reg [2041] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2041]_net ,
		/* ro_ddr23phy_reg [2040] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2040]_net ,
		/* ro_ddr23phy_reg [2039] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2039]_net ,
		/* ro_ddr23phy_reg [2038] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2038]_net ,
		/* ro_ddr23phy_reg [2037] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2037]_net ,
		/* ro_ddr23phy_reg [2036] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2036]_net ,
		/* ro_ddr23phy_reg [2035] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2035]_net ,
		/* ro_ddr23phy_reg [2034] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2034]_net ,
		/* ro_ddr23phy_reg [2033] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2033]_net ,
		/* ro_ddr23phy_reg [2032] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2032]_net ,
		/* ro_ddr23phy_reg [2031] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2031]_net ,
		/* ro_ddr23phy_reg [2030] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2030]_net ,
		/* ro_ddr23phy_reg [2029] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2029]_net ,
		/* ro_ddr23phy_reg [2028] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2028]_net ,
		/* ro_ddr23phy_reg [2027] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2027]_net ,
		/* ro_ddr23phy_reg [2026] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2026]_net ,
		/* ro_ddr23phy_reg [2025] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2025]_net ,
		/* ro_ddr23phy_reg [2024] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2024]_net ,
		/* ro_ddr23phy_reg [2023] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2023]_net ,
		/* ro_ddr23phy_reg [2022] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2022]_net ,
		/* ro_ddr23phy_reg [2021] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2021]_net ,
		/* ro_ddr23phy_reg [2020] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2020]_net ,
		/* ro_ddr23phy_reg [2019] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2019]_net ,
		/* ro_ddr23phy_reg [2018] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2018]_net ,
		/* ro_ddr23phy_reg [2017] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2017]_net ,
		/* ro_ddr23phy_reg [2016] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2016]_net ,
		/* ro_ddr23phy_reg [2015] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2015]_net ,
		/* ro_ddr23phy_reg [2014] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2014]_net ,
		/* ro_ddr23phy_reg [2013] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2013]_net ,
		/* ro_ddr23phy_reg [2012] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2012]_net ,
		/* ro_ddr23phy_reg [2011] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2011]_net ,
		/* ro_ddr23phy_reg [2010] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2010]_net ,
		/* ro_ddr23phy_reg [2009] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2009]_net ,
		/* ro_ddr23phy_reg [2008] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2008]_net ,
		/* ro_ddr23phy_reg [2007] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2007]_net ,
		/* ro_ddr23phy_reg [2006] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2006]_net ,
		/* ro_ddr23phy_reg [2005] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2005]_net ,
		/* ro_ddr23phy_reg [2004] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2004]_net ,
		/* ro_ddr23phy_reg [2003] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2003]_net ,
		/* ro_ddr23phy_reg [2002] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2002]_net ,
		/* ro_ddr23phy_reg [2001] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2001]_net ,
		/* ro_ddr23phy_reg [2000] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2000]_net ,
		/* ro_ddr23phy_reg [1999] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1999]_net ,
		/* ro_ddr23phy_reg [1998] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1998]_net ,
		/* ro_ddr23phy_reg [1997] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1997]_net ,
		/* ro_ddr23phy_reg [1996] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1996]_net ,
		/* ro_ddr23phy_reg [1995] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1995]_net ,
		/* ro_ddr23phy_reg [1994] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1994]_net ,
		/* ro_ddr23phy_reg [1993] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1993]_net ,
		/* ro_ddr23phy_reg [1992] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1992]_net ,
		/* ro_ddr23phy_reg [1991] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1991]_net ,
		/* ro_ddr23phy_reg [1990] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1990]_net ,
		/* ro_ddr23phy_reg [1989] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1989]_net ,
		/* ro_ddr23phy_reg [1988] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1988]_net ,
		/* ro_ddr23phy_reg [1987] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1987]_net ,
		/* ro_ddr23phy_reg [1986] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1986]_net ,
		/* ro_ddr23phy_reg [1985] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1985]_net ,
		/* ro_ddr23phy_reg [1984] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1984]_net ,
		/* ro_ddr23phy_reg [1983] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1983]_net ,
		/* ro_ddr23phy_reg [1982] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1982]_net ,
		/* ro_ddr23phy_reg [1981] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1981]_net ,
		/* ro_ddr23phy_reg [1980] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1980]_net ,
		/* ro_ddr23phy_reg [1979] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1979]_net ,
		/* ro_ddr23phy_reg [1978] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1978]_net ,
		/* ro_ddr23phy_reg [1977] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1977]_net ,
		/* ro_ddr23phy_reg [1976] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1976]_net ,
		/* ro_ddr23phy_reg [1975] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1975]_net ,
		/* ro_ddr23phy_reg [1974] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1974]_net ,
		/* ro_ddr23phy_reg [1973] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1973]_net ,
		/* ro_ddr23phy_reg [1972] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1972]_net ,
		/* ro_ddr23phy_reg [1971] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1971]_net ,
		/* ro_ddr23phy_reg [1970] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1970]_net ,
		/* ro_ddr23phy_reg [1969] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1969]_net ,
		/* ro_ddr23phy_reg [1968] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1968]_net ,
		/* ro_ddr23phy_reg [1967] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1967]_net ,
		/* ro_ddr23phy_reg [1966] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1966]_net ,
		/* ro_ddr23phy_reg [1965] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1965]_net ,
		/* ro_ddr23phy_reg [1964] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1964]_net ,
		/* ro_ddr23phy_reg [1963] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1963]_net ,
		/* ro_ddr23phy_reg [1962] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1962]_net ,
		/* ro_ddr23phy_reg [1961] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1961]_net ,
		/* ro_ddr23phy_reg [1960] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1960]_net ,
		/* ro_ddr23phy_reg [1959] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1959]_net ,
		/* ro_ddr23phy_reg [1958] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1958]_net ,
		/* ro_ddr23phy_reg [1957] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1957]_net ,
		/* ro_ddr23phy_reg [1956] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1956]_net ,
		/* ro_ddr23phy_reg [1955] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1955]_net ,
		/* ro_ddr23phy_reg [1954] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1954]_net ,
		/* ro_ddr23phy_reg [1953] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1953]_net ,
		/* ro_ddr23phy_reg [1952] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1952]_net ,
		/* ro_ddr23phy_reg [1951] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1951]_net ,
		/* ro_ddr23phy_reg [1950] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1950]_net ,
		/* ro_ddr23phy_reg [1949] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1949]_net ,
		/* ro_ddr23phy_reg [1948] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1948]_net ,
		/* ro_ddr23phy_reg [1947] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1947]_net ,
		/* ro_ddr23phy_reg [1946] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1946]_net ,
		/* ro_ddr23phy_reg [1945] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1945]_net ,
		/* ro_ddr23phy_reg [1944] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1944]_net ,
		/* ro_ddr23phy_reg [1943] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1943]_net ,
		/* ro_ddr23phy_reg [1942] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1942]_net ,
		/* ro_ddr23phy_reg [1941] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1941]_net ,
		/* ro_ddr23phy_reg [1940] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1940]_net ,
		/* ro_ddr23phy_reg [1939] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1939]_net ,
		/* ro_ddr23phy_reg [1938] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1938]_net ,
		/* ro_ddr23phy_reg [1937] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1937]_net ,
		/* ro_ddr23phy_reg [1936] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1936]_net ,
		/* ro_ddr23phy_reg [1935] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1935]_net ,
		/* ro_ddr23phy_reg [1934] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1934]_net ,
		/* ro_ddr23phy_reg [1933] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1933]_net ,
		/* ro_ddr23phy_reg [1932] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1932]_net ,
		/* ro_ddr23phy_reg [1931] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1931]_net ,
		/* ro_ddr23phy_reg [1930] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1930]_net ,
		/* ro_ddr23phy_reg [1929] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1929]_net ,
		/* ro_ddr23phy_reg [1928] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1928]_net ,
		/* ro_ddr23phy_reg [1927] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1927]_net ,
		/* ro_ddr23phy_reg [1926] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1926]_net ,
		/* ro_ddr23phy_reg [1925] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1925]_net ,
		/* ro_ddr23phy_reg [1924] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1924]_net ,
		/* ro_ddr23phy_reg [1923] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1923]_net ,
		/* ro_ddr23phy_reg [1922] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1922]_net ,
		/* ro_ddr23phy_reg [1921] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1921]_net ,
		/* ro_ddr23phy_reg [1920] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1920]_net ,
		/* ro_ddr23phy_reg [1919] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1919]_net ,
		/* ro_ddr23phy_reg [1918] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1918]_net ,
		/* ro_ddr23phy_reg [1917] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1917]_net ,
		/* ro_ddr23phy_reg [1916] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1916]_net ,
		/* ro_ddr23phy_reg [1915] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1915]_net ,
		/* ro_ddr23phy_reg [1914] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1914]_net ,
		/* ro_ddr23phy_reg [1913] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1913]_net ,
		/* ro_ddr23phy_reg [1912] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1912]_net ,
		/* ro_ddr23phy_reg [1911] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1911]_net ,
		/* ro_ddr23phy_reg [1910] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1910]_net ,
		/* ro_ddr23phy_reg [1909] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1909]_net ,
		/* ro_ddr23phy_reg [1908] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1908]_net ,
		/* ro_ddr23phy_reg [1907] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1907]_net ,
		/* ro_ddr23phy_reg [1906] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1906]_net ,
		/* ro_ddr23phy_reg [1905] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1905]_net ,
		/* ro_ddr23phy_reg [1904] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1904]_net ,
		/* ro_ddr23phy_reg [1903] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1903]_net ,
		/* ro_ddr23phy_reg [1902] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1902]_net ,
		/* ro_ddr23phy_reg [1901] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1901]_net ,
		/* ro_ddr23phy_reg [1900] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1900]_net ,
		/* ro_ddr23phy_reg [1899] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1899]_net ,
		/* ro_ddr23phy_reg [1898] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1898]_net ,
		/* ro_ddr23phy_reg [1897] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1897]_net ,
		/* ro_ddr23phy_reg [1896] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1896]_net ,
		/* ro_ddr23phy_reg [1895] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1895]_net ,
		/* ro_ddr23phy_reg [1894] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1894]_net ,
		/* ro_ddr23phy_reg [1893] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1893]_net ,
		/* ro_ddr23phy_reg [1892] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1892]_net ,
		/* ro_ddr23phy_reg [1891] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1891]_net ,
		/* ro_ddr23phy_reg [1890] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1890]_net ,
		/* ro_ddr23phy_reg [1889] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1889]_net ,
		/* ro_ddr23phy_reg [1888] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1888]_net ,
		/* ro_ddr23phy_reg [1887] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1887]_net ,
		/* ro_ddr23phy_reg [1886] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1886]_net ,
		/* ro_ddr23phy_reg [1885] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1885]_net ,
		/* ro_ddr23phy_reg [1884] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1884]_net ,
		/* ro_ddr23phy_reg [1883] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1883]_net ,
		/* ro_ddr23phy_reg [1882] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1882]_net ,
		/* ro_ddr23phy_reg [1881] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1881]_net ,
		/* ro_ddr23phy_reg [1880] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1880]_net ,
		/* ro_ddr23phy_reg [1879] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1879]_net ,
		/* ro_ddr23phy_reg [1878] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1878]_net ,
		/* ro_ddr23phy_reg [1877] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1877]_net ,
		/* ro_ddr23phy_reg [1876] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1876]_net ,
		/* ro_ddr23phy_reg [1875] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1875]_net ,
		/* ro_ddr23phy_reg [1874] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1874]_net ,
		/* ro_ddr23phy_reg [1873] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1873]_net ,
		/* ro_ddr23phy_reg [1872] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1872]_net ,
		/* ro_ddr23phy_reg [1871] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1871]_net ,
		/* ro_ddr23phy_reg [1870] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1870]_net ,
		/* ro_ddr23phy_reg [1869] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1869]_net ,
		/* ro_ddr23phy_reg [1868] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1868]_net ,
		/* ro_ddr23phy_reg [1867] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1867]_net ,
		/* ro_ddr23phy_reg [1866] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1866]_net ,
		/* ro_ddr23phy_reg [1865] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1865]_net ,
		/* ro_ddr23phy_reg [1864] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1864]_net ,
		/* ro_ddr23phy_reg [1863] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1863]_net ,
		/* ro_ddr23phy_reg [1862] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1862]_net ,
		/* ro_ddr23phy_reg [1861] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1861]_net ,
		/* ro_ddr23phy_reg [1860] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1860]_net ,
		/* ro_ddr23phy_reg [1859] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1859]_net ,
		/* ro_ddr23phy_reg [1858] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1858]_net ,
		/* ro_ddr23phy_reg [1857] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1857]_net ,
		/* ro_ddr23phy_reg [1856] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1856]_net ,
		/* ro_ddr23phy_reg [1855] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1855]_net ,
		/* ro_ddr23phy_reg [1854] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1854]_net ,
		/* ro_ddr23phy_reg [1853] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1853]_net ,
		/* ro_ddr23phy_reg [1852] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1852]_net ,
		/* ro_ddr23phy_reg [1851] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1851]_net ,
		/* ro_ddr23phy_reg [1850] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1850]_net ,
		/* ro_ddr23phy_reg [1849] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1849]_net ,
		/* ro_ddr23phy_reg [1848] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1848]_net ,
		/* ro_ddr23phy_reg [1847] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1847]_net ,
		/* ro_ddr23phy_reg [1846] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1846]_net ,
		/* ro_ddr23phy_reg [1845] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1845]_net ,
		/* ro_ddr23phy_reg [1844] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1844]_net ,
		/* ro_ddr23phy_reg [1843] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1843]_net ,
		/* ro_ddr23phy_reg [1842] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1842]_net ,
		/* ro_ddr23phy_reg [1841] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1841]_net ,
		/* ro_ddr23phy_reg [1840] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1840]_net ,
		/* ro_ddr23phy_reg [1839] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1839]_net ,
		/* ro_ddr23phy_reg [1838] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1838]_net ,
		/* ro_ddr23phy_reg [1837] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1837]_net ,
		/* ro_ddr23phy_reg [1836] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1836]_net ,
		/* ro_ddr23phy_reg [1835] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1835]_net ,
		/* ro_ddr23phy_reg [1834] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1834]_net ,
		/* ro_ddr23phy_reg [1833] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1833]_net ,
		/* ro_ddr23phy_reg [1832] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1832]_net ,
		/* ro_ddr23phy_reg [1831] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1831]_net ,
		/* ro_ddr23phy_reg [1830] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1830]_net ,
		/* ro_ddr23phy_reg [1829] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1829]_net ,
		/* ro_ddr23phy_reg [1828] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1828]_net ,
		/* ro_ddr23phy_reg [1827] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1827]_net ,
		/* ro_ddr23phy_reg [1826] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1826]_net ,
		/* ro_ddr23phy_reg [1825] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1825]_net ,
		/* ro_ddr23phy_reg [1824] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1824]_net ,
		/* ro_ddr23phy_reg [1823] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1823]_net ,
		/* ro_ddr23phy_reg [1822] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1822]_net ,
		/* ro_ddr23phy_reg [1821] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1821]_net ,
		/* ro_ddr23phy_reg [1820] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1820]_net ,
		/* ro_ddr23phy_reg [1819] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1819]_net ,
		/* ro_ddr23phy_reg [1818] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1818]_net ,
		/* ro_ddr23phy_reg [1817] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1817]_net ,
		/* ro_ddr23phy_reg [1816] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1816]_net ,
		/* ro_ddr23phy_reg [1815] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1815]_net ,
		/* ro_ddr23phy_reg [1814] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1814]_net ,
		/* ro_ddr23phy_reg [1813] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1813]_net ,
		/* ro_ddr23phy_reg [1812] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1812]_net ,
		/* ro_ddr23phy_reg [1811] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1811]_net ,
		/* ro_ddr23phy_reg [1810] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1810]_net ,
		/* ro_ddr23phy_reg [1809] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1809]_net ,
		/* ro_ddr23phy_reg [1808] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1808]_net ,
		/* ro_ddr23phy_reg [1807] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1807]_net ,
		/* ro_ddr23phy_reg [1806] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1806]_net ,
		/* ro_ddr23phy_reg [1805] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1805]_net ,
		/* ro_ddr23phy_reg [1804] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1804]_net ,
		/* ro_ddr23phy_reg [1803] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1803]_net ,
		/* ro_ddr23phy_reg [1802] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1802]_net ,
		/* ro_ddr23phy_reg [1801] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1801]_net ,
		/* ro_ddr23phy_reg [1800] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1800]_net ,
		/* ro_ddr23phy_reg [1799] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1799]_net ,
		/* ro_ddr23phy_reg [1798] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1798]_net ,
		/* ro_ddr23phy_reg [1797] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1797]_net ,
		/* ro_ddr23phy_reg [1796] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1796]_net ,
		/* ro_ddr23phy_reg [1795] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1795]_net ,
		/* ro_ddr23phy_reg [1794] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1794]_net ,
		/* ro_ddr23phy_reg [1793] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1793]_net ,
		/* ro_ddr23phy_reg [1792] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1792]_net ,
		/* ro_ddr23phy_reg [1791] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1791]_net ,
		/* ro_ddr23phy_reg [1790] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1790]_net ,
		/* ro_ddr23phy_reg [1789] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1789]_net ,
		/* ro_ddr23phy_reg [1788] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1788]_net ,
		/* ro_ddr23phy_reg [1787] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1787]_net ,
		/* ro_ddr23phy_reg [1786] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1786]_net ,
		/* ro_ddr23phy_reg [1785] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1785]_net ,
		/* ro_ddr23phy_reg [1784] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1784]_net ,
		/* ro_ddr23phy_reg [1783] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1783]_net ,
		/* ro_ddr23phy_reg [1782] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1782]_net ,
		/* ro_ddr23phy_reg [1781] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1781]_net ,
		/* ro_ddr23phy_reg [1780] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1780]_net ,
		/* ro_ddr23phy_reg [1779] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1779]_net ,
		/* ro_ddr23phy_reg [1778] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1778]_net ,
		/* ro_ddr23phy_reg [1777] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1777]_net ,
		/* ro_ddr23phy_reg [1776] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1776]_net ,
		/* ro_ddr23phy_reg [1775] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1775]_net ,
		/* ro_ddr23phy_reg [1774] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1774]_net ,
		/* ro_ddr23phy_reg [1773] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1773]_net ,
		/* ro_ddr23phy_reg [1772] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1772]_net ,
		/* ro_ddr23phy_reg [1771] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1771]_net ,
		/* ro_ddr23phy_reg [1770] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1770]_net ,
		/* ro_ddr23phy_reg [1769] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1769]_net ,
		/* ro_ddr23phy_reg [1768] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1768]_net ,
		/* ro_ddr23phy_reg [1767] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1767]_net ,
		/* ro_ddr23phy_reg [1766] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1766]_net ,
		/* ro_ddr23phy_reg [1765] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1765]_net ,
		/* ro_ddr23phy_reg [1764] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1764]_net ,
		/* ro_ddr23phy_reg [1763] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1763]_net ,
		/* ro_ddr23phy_reg [1762] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1762]_net ,
		/* ro_ddr23phy_reg [1761] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1761]_net ,
		/* ro_ddr23phy_reg [1760] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1760]_net ,
		/* ro_ddr23phy_reg [1759] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1759]_net ,
		/* ro_ddr23phy_reg [1758] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1758]_net ,
		/* ro_ddr23phy_reg [1757] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1757]_net ,
		/* ro_ddr23phy_reg [1756] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1756]_net ,
		/* ro_ddr23phy_reg [1755] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1755]_net ,
		/* ro_ddr23phy_reg [1754] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1754]_net ,
		/* ro_ddr23phy_reg [1753] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1753]_net ,
		/* ro_ddr23phy_reg [1752] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1752]_net ,
		/* ro_ddr23phy_reg [1751] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1751]_net ,
		/* ro_ddr23phy_reg [1750] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1750]_net ,
		/* ro_ddr23phy_reg [1749] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1749]_net ,
		/* ro_ddr23phy_reg [1748] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1748]_net ,
		/* ro_ddr23phy_reg [1747] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1747]_net ,
		/* ro_ddr23phy_reg [1746] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1746]_net ,
		/* ro_ddr23phy_reg [1745] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1745]_net ,
		/* ro_ddr23phy_reg [1744] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1744]_net ,
		/* ro_ddr23phy_reg [1743] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1743]_net ,
		/* ro_ddr23phy_reg [1742] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1742]_net ,
		/* ro_ddr23phy_reg [1741] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1741]_net ,
		/* ro_ddr23phy_reg [1740] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1740]_net ,
		/* ro_ddr23phy_reg [1739] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1739]_net ,
		/* ro_ddr23phy_reg [1738] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1738]_net ,
		/* ro_ddr23phy_reg [1737] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1737]_net ,
		/* ro_ddr23phy_reg [1736] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1736]_net ,
		/* ro_ddr23phy_reg [1735] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1735]_net ,
		/* ro_ddr23phy_reg [1734] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1734]_net ,
		/* ro_ddr23phy_reg [1733] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1733]_net ,
		/* ro_ddr23phy_reg [1732] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1732]_net ,
		/* ro_ddr23phy_reg [1731] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1731]_net ,
		/* ro_ddr23phy_reg [1730] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1730]_net ,
		/* ro_ddr23phy_reg [1729] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1729]_net ,
		/* ro_ddr23phy_reg [1728] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1728]_net ,
		/* ro_ddr23phy_reg [1727] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1727]_net ,
		/* ro_ddr23phy_reg [1726] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1726]_net ,
		/* ro_ddr23phy_reg [1725] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1725]_net ,
		/* ro_ddr23phy_reg [1724] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1724]_net ,
		/* ro_ddr23phy_reg [1723] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1723]_net ,
		/* ro_ddr23phy_reg [1722] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1722]_net ,
		/* ro_ddr23phy_reg [1721] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1721]_net ,
		/* ro_ddr23phy_reg [1720] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1720]_net ,
		/* ro_ddr23phy_reg [1719] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1719]_net ,
		/* ro_ddr23phy_reg [1718] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1718]_net ,
		/* ro_ddr23phy_reg [1717] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1717]_net ,
		/* ro_ddr23phy_reg [1716] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1716]_net ,
		/* ro_ddr23phy_reg [1715] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1715]_net ,
		/* ro_ddr23phy_reg [1714] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1714]_net ,
		/* ro_ddr23phy_reg [1713] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1713]_net ,
		/* ro_ddr23phy_reg [1712] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1712]_net ,
		/* ro_ddr23phy_reg [1711] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1711]_net ,
		/* ro_ddr23phy_reg [1710] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1710]_net ,
		/* ro_ddr23phy_reg [1709] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1709]_net ,
		/* ro_ddr23phy_reg [1708] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1708]_net ,
		/* ro_ddr23phy_reg [1707] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1707]_net ,
		/* ro_ddr23phy_reg [1706] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1706]_net ,
		/* ro_ddr23phy_reg [1705] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1705]_net ,
		/* ro_ddr23phy_reg [1704] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1704]_net ,
		/* ro_ddr23phy_reg [1703] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1703]_net ,
		/* ro_ddr23phy_reg [1702] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1702]_net ,
		/* ro_ddr23phy_reg [1701] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1701]_net ,
		/* ro_ddr23phy_reg [1700] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1700]_net ,
		/* ro_ddr23phy_reg [1699] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1699]_net ,
		/* ro_ddr23phy_reg [1698] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1698]_net ,
		/* ro_ddr23phy_reg [1697] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1697]_net ,
		/* ro_ddr23phy_reg [1696] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1696]_net ,
		/* ro_ddr23phy_reg [1695] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1695]_net ,
		/* ro_ddr23phy_reg [1694] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1694]_net ,
		/* ro_ddr23phy_reg [1693] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1693]_net ,
		/* ro_ddr23phy_reg [1692] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1692]_net ,
		/* ro_ddr23phy_reg [1691] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1691]_net ,
		/* ro_ddr23phy_reg [1690] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1690]_net ,
		/* ro_ddr23phy_reg [1689] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1689]_net ,
		/* ro_ddr23phy_reg [1688] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1688]_net ,
		/* ro_ddr23phy_reg [1687] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1687]_net ,
		/* ro_ddr23phy_reg [1686] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1686]_net ,
		/* ro_ddr23phy_reg [1685] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1685]_net ,
		/* ro_ddr23phy_reg [1684] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1684]_net ,
		/* ro_ddr23phy_reg [1683] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1683]_net ,
		/* ro_ddr23phy_reg [1682] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1682]_net ,
		/* ro_ddr23phy_reg [1681] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1681]_net ,
		/* ro_ddr23phy_reg [1680] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1680]_net ,
		/* ro_ddr23phy_reg [1679] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1679]_net ,
		/* ro_ddr23phy_reg [1678] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1678]_net ,
		/* ro_ddr23phy_reg [1677] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1677]_net ,
		/* ro_ddr23phy_reg [1676] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1676]_net ,
		/* ro_ddr23phy_reg [1675] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1675]_net ,
		/* ro_ddr23phy_reg [1674] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1674]_net ,
		/* ro_ddr23phy_reg [1673] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1673]_net ,
		/* ro_ddr23phy_reg [1672] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1672]_net ,
		/* ro_ddr23phy_reg [1671] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1671]_net ,
		/* ro_ddr23phy_reg [1670] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1670]_net ,
		/* ro_ddr23phy_reg [1669] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1669]_net ,
		/* ro_ddr23phy_reg [1668] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1668]_net ,
		/* ro_ddr23phy_reg [1667] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1667]_net ,
		/* ro_ddr23phy_reg [1666] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1666]_net ,
		/* ro_ddr23phy_reg [1665] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1665]_net ,
		/* ro_ddr23phy_reg [1664] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1664]_net ,
		/* ro_ddr23phy_reg [1663] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1663]_net ,
		/* ro_ddr23phy_reg [1662] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1662]_net ,
		/* ro_ddr23phy_reg [1661] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1661]_net ,
		/* ro_ddr23phy_reg [1660] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1660]_net ,
		/* ro_ddr23phy_reg [1659] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1659]_net ,
		/* ro_ddr23phy_reg [1658] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1658]_net ,
		/* ro_ddr23phy_reg [1657] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1657]_net ,
		/* ro_ddr23phy_reg [1656] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1656]_net ,
		/* ro_ddr23phy_reg [1655] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1655]_net ,
		/* ro_ddr23phy_reg [1654] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1654]_net ,
		/* ro_ddr23phy_reg [1653] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1653]_net ,
		/* ro_ddr23phy_reg [1652] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1652]_net ,
		/* ro_ddr23phy_reg [1651] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1651]_net ,
		/* ro_ddr23phy_reg [1650] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1650]_net ,
		/* ro_ddr23phy_reg [1649] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1649]_net ,
		/* ro_ddr23phy_reg [1648] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1648]_net ,
		/* ro_ddr23phy_reg [1647] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1647]_net ,
		/* ro_ddr23phy_reg [1646] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1646]_net ,
		/* ro_ddr23phy_reg [1645] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1645]_net ,
		/* ro_ddr23phy_reg [1644] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1644]_net ,
		/* ro_ddr23phy_reg [1643] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1643]_net ,
		/* ro_ddr23phy_reg [1642] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1642]_net ,
		/* ro_ddr23phy_reg [1641] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1641]_net ,
		/* ro_ddr23phy_reg [1640] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1640]_net ,
		/* ro_ddr23phy_reg [1639] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1639]_net ,
		/* ro_ddr23phy_reg [1638] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1638]_net ,
		/* ro_ddr23phy_reg [1637] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1637]_net ,
		/* ro_ddr23phy_reg [1636] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1636]_net ,
		/* ro_ddr23phy_reg [1635] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1635]_net ,
		/* ro_ddr23phy_reg [1634] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1634]_net ,
		/* ro_ddr23phy_reg [1633] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1633]_net ,
		/* ro_ddr23phy_reg [1632] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1632]_net ,
		/* ro_ddr23phy_reg [1631] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1631]_net ,
		/* ro_ddr23phy_reg [1630] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1630]_net ,
		/* ro_ddr23phy_reg [1629] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1629]_net ,
		/* ro_ddr23phy_reg [1628] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1628]_net ,
		/* ro_ddr23phy_reg [1627] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1627]_net ,
		/* ro_ddr23phy_reg [1626] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1626]_net ,
		/* ro_ddr23phy_reg [1625] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1625]_net ,
		/* ro_ddr23phy_reg [1624] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1624]_net ,
		/* ro_ddr23phy_reg [1623] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1623]_net ,
		/* ro_ddr23phy_reg [1622] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1622]_net ,
		/* ro_ddr23phy_reg [1621] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1621]_net ,
		/* ro_ddr23phy_reg [1620] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1620]_net ,
		/* ro_ddr23phy_reg [1619] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1619]_net ,
		/* ro_ddr23phy_reg [1618] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1618]_net ,
		/* ro_ddr23phy_reg [1617] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1617]_net ,
		/* ro_ddr23phy_reg [1616] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1616]_net ,
		/* ro_ddr23phy_reg [1615] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1615]_net ,
		/* ro_ddr23phy_reg [1614] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1614]_net ,
		/* ro_ddr23phy_reg [1613] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1613]_net ,
		/* ro_ddr23phy_reg [1612] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1612]_net ,
		/* ro_ddr23phy_reg [1611] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1611]_net ,
		/* ro_ddr23phy_reg [1610] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1610]_net ,
		/* ro_ddr23phy_reg [1609] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1609]_net ,
		/* ro_ddr23phy_reg [1608] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1608]_net ,
		/* ro_ddr23phy_reg [1607] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1607]_net ,
		/* ro_ddr23phy_reg [1606] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1606]_net ,
		/* ro_ddr23phy_reg [1605] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1605]_net ,
		/* ro_ddr23phy_reg [1604] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1604]_net ,
		/* ro_ddr23phy_reg [1603] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1603]_net ,
		/* ro_ddr23phy_reg [1602] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1602]_net ,
		/* ro_ddr23phy_reg [1601] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1601]_net ,
		/* ro_ddr23phy_reg [1600] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1600]_net ,
		/* ro_ddr23phy_reg [1599] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1599]_net ,
		/* ro_ddr23phy_reg [1598] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1598]_net ,
		/* ro_ddr23phy_reg [1597] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1597]_net ,
		/* ro_ddr23phy_reg [1596] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1596]_net ,
		/* ro_ddr23phy_reg [1595] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1595]_net ,
		/* ro_ddr23phy_reg [1594] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1594]_net ,
		/* ro_ddr23phy_reg [1593] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1593]_net ,
		/* ro_ddr23phy_reg [1592] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1592]_net ,
		/* ro_ddr23phy_reg [1591] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1591]_net ,
		/* ro_ddr23phy_reg [1590] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1590]_net ,
		/* ro_ddr23phy_reg [1589] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1589]_net ,
		/* ro_ddr23phy_reg [1588] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1588]_net ,
		/* ro_ddr23phy_reg [1587] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1587]_net ,
		/* ro_ddr23phy_reg [1586] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1586]_net ,
		/* ro_ddr23phy_reg [1585] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1585]_net ,
		/* ro_ddr23phy_reg [1584] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1584]_net ,
		/* ro_ddr23phy_reg [1583] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1583]_net ,
		/* ro_ddr23phy_reg [1582] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1582]_net ,
		/* ro_ddr23phy_reg [1581] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1581]_net ,
		/* ro_ddr23phy_reg [1580] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1580]_net ,
		/* ro_ddr23phy_reg [1579] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1579]_net ,
		/* ro_ddr23phy_reg [1578] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1578]_net ,
		/* ro_ddr23phy_reg [1577] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1577]_net ,
		/* ro_ddr23phy_reg [1576] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1576]_net ,
		/* ro_ddr23phy_reg [1575] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1575]_net ,
		/* ro_ddr23phy_reg [1574] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1574]_net ,
		/* ro_ddr23phy_reg [1573] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1573]_net ,
		/* ro_ddr23phy_reg [1572] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1572]_net ,
		/* ro_ddr23phy_reg [1571] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1571]_net ,
		/* ro_ddr23phy_reg [1570] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1570]_net ,
		/* ro_ddr23phy_reg [1569] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1569]_net ,
		/* ro_ddr23phy_reg [1568] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1568]_net ,
		/* ro_ddr23phy_reg [1567] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1567]_net ,
		/* ro_ddr23phy_reg [1566] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1566]_net ,
		/* ro_ddr23phy_reg [1565] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1565]_net ,
		/* ro_ddr23phy_reg [1564] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1564]_net ,
		/* ro_ddr23phy_reg [1563] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1563]_net ,
		/* ro_ddr23phy_reg [1562] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1562]_net ,
		/* ro_ddr23phy_reg [1561] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1561]_net ,
		/* ro_ddr23phy_reg [1560] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1560]_net ,
		/* ro_ddr23phy_reg [1559] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1559]_net ,
		/* ro_ddr23phy_reg [1558] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1558]_net ,
		/* ro_ddr23phy_reg [1557] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1557]_net ,
		/* ro_ddr23phy_reg [1556] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1556]_net ,
		/* ro_ddr23phy_reg [1555] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1555]_net ,
		/* ro_ddr23phy_reg [1554] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1554]_net ,
		/* ro_ddr23phy_reg [1553] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1553]_net ,
		/* ro_ddr23phy_reg [1552] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1552]_net ,
		/* ro_ddr23phy_reg [1551] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1551]_net ,
		/* ro_ddr23phy_reg [1550] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1550]_net ,
		/* ro_ddr23phy_reg [1549] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1549]_net ,
		/* ro_ddr23phy_reg [1548] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1548]_net ,
		/* ro_ddr23phy_reg [1547] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1547]_net ,
		/* ro_ddr23phy_reg [1546] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1546]_net ,
		/* ro_ddr23phy_reg [1545] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1545]_net ,
		/* ro_ddr23phy_reg [1544] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1544]_net ,
		/* ro_ddr23phy_reg [1543] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1543]_net ,
		/* ro_ddr23phy_reg [1542] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1542]_net ,
		/* ro_ddr23phy_reg [1541] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1541]_net ,
		/* ro_ddr23phy_reg [1540] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1540]_net ,
		/* ro_ddr23phy_reg [1539] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1539]_net ,
		/* ro_ddr23phy_reg [1538] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1538]_net ,
		/* ro_ddr23phy_reg [1537] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1537]_net ,
		/* ro_ddr23phy_reg [1536] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1536]_net ,
		/* ro_ddr23phy_reg [1535] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1535]_net ,
		/* ro_ddr23phy_reg [1534] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1534]_net ,
		/* ro_ddr23phy_reg [1533] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1533]_net ,
		/* ro_ddr23phy_reg [1532] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1532]_net ,
		/* ro_ddr23phy_reg [1531] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1531]_net ,
		/* ro_ddr23phy_reg [1530] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1530]_net ,
		/* ro_ddr23phy_reg [1529] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1529]_net ,
		/* ro_ddr23phy_reg [1528] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1528]_net ,
		/* ro_ddr23phy_reg [1527] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1527]_net ,
		/* ro_ddr23phy_reg [1526] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1526]_net ,
		/* ro_ddr23phy_reg [1525] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1525]_net ,
		/* ro_ddr23phy_reg [1524] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1524]_net ,
		/* ro_ddr23phy_reg [1523] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1523]_net ,
		/* ro_ddr23phy_reg [1522] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1522]_net ,
		/* ro_ddr23phy_reg [1521] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1521]_net ,
		/* ro_ddr23phy_reg [1520] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1520]_net ,
		/* ro_ddr23phy_reg [1519] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1519]_net ,
		/* ro_ddr23phy_reg [1518] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1518]_net ,
		/* ro_ddr23phy_reg [1517] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1517]_net ,
		/* ro_ddr23phy_reg [1516] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1516]_net ,
		/* ro_ddr23phy_reg [1515] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1515]_net ,
		/* ro_ddr23phy_reg [1514] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1514]_net ,
		/* ro_ddr23phy_reg [1513] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1513]_net ,
		/* ro_ddr23phy_reg [1512] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1512]_net ,
		/* ro_ddr23phy_reg [1511] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1511]_net ,
		/* ro_ddr23phy_reg [1510] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1510]_net ,
		/* ro_ddr23phy_reg [1509] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1509]_net ,
		/* ro_ddr23phy_reg [1508] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1508]_net ,
		/* ro_ddr23phy_reg [1507] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1507]_net ,
		/* ro_ddr23phy_reg [1506] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1506]_net ,
		/* ro_ddr23phy_reg [1505] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1505]_net ,
		/* ro_ddr23phy_reg [1504] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1504]_net ,
		/* ro_ddr23phy_reg [1503] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1503]_net ,
		/* ro_ddr23phy_reg [1502] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1502]_net ,
		/* ro_ddr23phy_reg [1501] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1501]_net ,
		/* ro_ddr23phy_reg [1500] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1500]_net ,
		/* ro_ddr23phy_reg [1499] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1499]_net ,
		/* ro_ddr23phy_reg [1498] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1498]_net ,
		/* ro_ddr23phy_reg [1497] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1497]_net ,
		/* ro_ddr23phy_reg [1496] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1496]_net ,
		/* ro_ddr23phy_reg [1495] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1495]_net ,
		/* ro_ddr23phy_reg [1494] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1494]_net ,
		/* ro_ddr23phy_reg [1493] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1493]_net ,
		/* ro_ddr23phy_reg [1492] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1492]_net ,
		/* ro_ddr23phy_reg [1491] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1491]_net ,
		/* ro_ddr23phy_reg [1490] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1490]_net ,
		/* ro_ddr23phy_reg [1489] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1489]_net ,
		/* ro_ddr23phy_reg [1488] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1488]_net ,
		/* ro_ddr23phy_reg [1487] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1487]_net ,
		/* ro_ddr23phy_reg [1486] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1486]_net ,
		/* ro_ddr23phy_reg [1485] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1485]_net ,
		/* ro_ddr23phy_reg [1484] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1484]_net ,
		/* ro_ddr23phy_reg [1483] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1483]_net ,
		/* ro_ddr23phy_reg [1482] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1482]_net ,
		/* ro_ddr23phy_reg [1481] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1481]_net ,
		/* ro_ddr23phy_reg [1480] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1480]_net ,
		/* ro_ddr23phy_reg [1479] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1479]_net ,
		/* ro_ddr23phy_reg [1478] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1478]_net ,
		/* ro_ddr23phy_reg [1477] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1477]_net ,
		/* ro_ddr23phy_reg [1476] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1476]_net ,
		/* ro_ddr23phy_reg [1475] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1475]_net ,
		/* ro_ddr23phy_reg [1474] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1474]_net ,
		/* ro_ddr23phy_reg [1473] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1473]_net ,
		/* ro_ddr23phy_reg [1472] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1472]_net ,
		/* ro_ddr23phy_reg [1471] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1471]_net ,
		/* ro_ddr23phy_reg [1470] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1470]_net ,
		/* ro_ddr23phy_reg [1469] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1469]_net ,
		/* ro_ddr23phy_reg [1468] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1468]_net ,
		/* ro_ddr23phy_reg [1467] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1467]_net ,
		/* ro_ddr23phy_reg [1466] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1466]_net ,
		/* ro_ddr23phy_reg [1465] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1465]_net ,
		/* ro_ddr23phy_reg [1464] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1464]_net ,
		/* ro_ddr23phy_reg [1463] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1463]_net ,
		/* ro_ddr23phy_reg [1462] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1462]_net ,
		/* ro_ddr23phy_reg [1461] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1461]_net ,
		/* ro_ddr23phy_reg [1460] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1460]_net ,
		/* ro_ddr23phy_reg [1459] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1459]_net ,
		/* ro_ddr23phy_reg [1458] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1458]_net ,
		/* ro_ddr23phy_reg [1457] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1457]_net ,
		/* ro_ddr23phy_reg [1456] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1456]_net ,
		/* ro_ddr23phy_reg [1455] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1455]_net ,
		/* ro_ddr23phy_reg [1454] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1454]_net ,
		/* ro_ddr23phy_reg [1453] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1453]_net ,
		/* ro_ddr23phy_reg [1452] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1452]_net ,
		/* ro_ddr23phy_reg [1451] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1451]_net ,
		/* ro_ddr23phy_reg [1450] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1450]_net ,
		/* ro_ddr23phy_reg [1449] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1449]_net ,
		/* ro_ddr23phy_reg [1448] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1448]_net ,
		/* ro_ddr23phy_reg [1447] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1447]_net ,
		/* ro_ddr23phy_reg [1446] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1446]_net ,
		/* ro_ddr23phy_reg [1445] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1445]_net ,
		/* ro_ddr23phy_reg [1444] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1444]_net ,
		/* ro_ddr23phy_reg [1443] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1443]_net ,
		/* ro_ddr23phy_reg [1442] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1442]_net ,
		/* ro_ddr23phy_reg [1441] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1441]_net ,
		/* ro_ddr23phy_reg [1440] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1440]_net ,
		/* ro_ddr23phy_reg [1439] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1439]_net ,
		/* ro_ddr23phy_reg [1438] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1438]_net ,
		/* ro_ddr23phy_reg [1437] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1437]_net ,
		/* ro_ddr23phy_reg [1436] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1436]_net ,
		/* ro_ddr23phy_reg [1435] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1435]_net ,
		/* ro_ddr23phy_reg [1434] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1434]_net ,
		/* ro_ddr23phy_reg [1433] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1433]_net ,
		/* ro_ddr23phy_reg [1432] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1432]_net ,
		/* ro_ddr23phy_reg [1431] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1431]_net ,
		/* ro_ddr23phy_reg [1430] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1430]_net ,
		/* ro_ddr23phy_reg [1429] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1429]_net ,
		/* ro_ddr23phy_reg [1428] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1428]_net ,
		/* ro_ddr23phy_reg [1427] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1427]_net ,
		/* ro_ddr23phy_reg [1426] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1426]_net ,
		/* ro_ddr23phy_reg [1425] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1425]_net ,
		/* ro_ddr23phy_reg [1424] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1424]_net ,
		/* ro_ddr23phy_reg [1423] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1423]_net ,
		/* ro_ddr23phy_reg [1422] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1422]_net ,
		/* ro_ddr23phy_reg [1421] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1421]_net ,
		/* ro_ddr23phy_reg [1420] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1420]_net ,
		/* ro_ddr23phy_reg [1419] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1419]_net ,
		/* ro_ddr23phy_reg [1418] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1418]_net ,
		/* ro_ddr23phy_reg [1417] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1417]_net ,
		/* ro_ddr23phy_reg [1416] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1416]_net ,
		/* ro_ddr23phy_reg [1415] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1415]_net ,
		/* ro_ddr23phy_reg [1414] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1414]_net ,
		/* ro_ddr23phy_reg [1413] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1413]_net ,
		/* ro_ddr23phy_reg [1412] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1412]_net ,
		/* ro_ddr23phy_reg [1411] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1411]_net ,
		/* ro_ddr23phy_reg [1410] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1410]_net ,
		/* ro_ddr23phy_reg [1409] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1409]_net ,
		/* ro_ddr23phy_reg [1408] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1408]_net ,
		/* ro_ddr23phy_reg [1407] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1407]_net ,
		/* ro_ddr23phy_reg [1406] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1406]_net ,
		/* ro_ddr23phy_reg [1405] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1405]_net ,
		/* ro_ddr23phy_reg [1404] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1404]_net ,
		/* ro_ddr23phy_reg [1403] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1403]_net ,
		/* ro_ddr23phy_reg [1402] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1402]_net ,
		/* ro_ddr23phy_reg [1401] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1401]_net ,
		/* ro_ddr23phy_reg [1400] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1400]_net ,
		/* ro_ddr23phy_reg [1399] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1399]_net ,
		/* ro_ddr23phy_reg [1398] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1398]_net ,
		/* ro_ddr23phy_reg [1397] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1397]_net ,
		/* ro_ddr23phy_reg [1396] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1396]_net ,
		/* ro_ddr23phy_reg [1395] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1395]_net ,
		/* ro_ddr23phy_reg [1394] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1394]_net ,
		/* ro_ddr23phy_reg [1393] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1393]_net ,
		/* ro_ddr23phy_reg [1392] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1392]_net ,
		/* ro_ddr23phy_reg [1391] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1391]_net ,
		/* ro_ddr23phy_reg [1390] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1390]_net ,
		/* ro_ddr23phy_reg [1389] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1389]_net ,
		/* ro_ddr23phy_reg [1388] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1388]_net ,
		/* ro_ddr23phy_reg [1387] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1387]_net ,
		/* ro_ddr23phy_reg [1386] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1386]_net ,
		/* ro_ddr23phy_reg [1385] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1385]_net ,
		/* ro_ddr23phy_reg [1384] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1384]_net ,
		/* ro_ddr23phy_reg [1383] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1383]_net ,
		/* ro_ddr23phy_reg [1382] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1382]_net ,
		/* ro_ddr23phy_reg [1381] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1381]_net ,
		/* ro_ddr23phy_reg [1380] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1380]_net ,
		/* ro_ddr23phy_reg [1379] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1379]_net ,
		/* ro_ddr23phy_reg [1378] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1378]_net ,
		/* ro_ddr23phy_reg [1377] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1377]_net ,
		/* ro_ddr23phy_reg [1376] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1376]_net ,
		/* ro_ddr23phy_reg [1375] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1375]_net ,
		/* ro_ddr23phy_reg [1374] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1374]_net ,
		/* ro_ddr23phy_reg [1373] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1373]_net ,
		/* ro_ddr23phy_reg [1372] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1372]_net ,
		/* ro_ddr23phy_reg [1371] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1371]_net ,
		/* ro_ddr23phy_reg [1370] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1370]_net ,
		/* ro_ddr23phy_reg [1369] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1369]_net ,
		/* ro_ddr23phy_reg [1368] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1368]_net ,
		/* ro_ddr23phy_reg [1367] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1367]_net ,
		/* ro_ddr23phy_reg [1366] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1366]_net ,
		/* ro_ddr23phy_reg [1365] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1365]_net ,
		/* ro_ddr23phy_reg [1364] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1364]_net ,
		/* ro_ddr23phy_reg [1363] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1363]_net ,
		/* ro_ddr23phy_reg [1362] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1362]_net ,
		/* ro_ddr23phy_reg [1361] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1361]_net ,
		/* ro_ddr23phy_reg [1360] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1360]_net ,
		/* ro_ddr23phy_reg [1359] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1359]_net ,
		/* ro_ddr23phy_reg [1358] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1358]_net ,
		/* ro_ddr23phy_reg [1357] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1357]_net ,
		/* ro_ddr23phy_reg [1356] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1356]_net ,
		/* ro_ddr23phy_reg [1355] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1355]_net ,
		/* ro_ddr23phy_reg [1354] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1354]_net ,
		/* ro_ddr23phy_reg [1353] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1353]_net ,
		/* ro_ddr23phy_reg [1352] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1352]_net ,
		/* ro_ddr23phy_reg [1351] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1351]_net ,
		/* ro_ddr23phy_reg [1350] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1350]_net ,
		/* ro_ddr23phy_reg [1349] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1349]_net ,
		/* ro_ddr23phy_reg [1348] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1348]_net ,
		/* ro_ddr23phy_reg [1347] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1347]_net ,
		/* ro_ddr23phy_reg [1346] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1346]_net ,
		/* ro_ddr23phy_reg [1345] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1345]_net ,
		/* ro_ddr23phy_reg [1344] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1344]_net ,
		/* ro_ddr23phy_reg [1343] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1343]_net ,
		/* ro_ddr23phy_reg [1342] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1342]_net ,
		/* ro_ddr23phy_reg [1341] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1341]_net ,
		/* ro_ddr23phy_reg [1340] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1340]_net ,
		/* ro_ddr23phy_reg [1339] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1339]_net ,
		/* ro_ddr23phy_reg [1338] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1338]_net ,
		/* ro_ddr23phy_reg [1337] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1337]_net ,
		/* ro_ddr23phy_reg [1336] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1336]_net ,
		/* ro_ddr23phy_reg [1335] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1335]_net ,
		/* ro_ddr23phy_reg [1334] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1334]_net ,
		/* ro_ddr23phy_reg [1333] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1333]_net ,
		/* ro_ddr23phy_reg [1332] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1332]_net ,
		/* ro_ddr23phy_reg [1331] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1331]_net ,
		/* ro_ddr23phy_reg [1330] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1330]_net ,
		/* ro_ddr23phy_reg [1329] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1329]_net ,
		/* ro_ddr23phy_reg [1328] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1328]_net ,
		/* ro_ddr23phy_reg [1327] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1327]_net ,
		/* ro_ddr23phy_reg [1326] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1326]_net ,
		/* ro_ddr23phy_reg [1325] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1325]_net ,
		/* ro_ddr23phy_reg [1324] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1324]_net ,
		/* ro_ddr23phy_reg [1323] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1323]_net ,
		/* ro_ddr23phy_reg [1322] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1322]_net ,
		/* ro_ddr23phy_reg [1321] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1321]_net ,
		/* ro_ddr23phy_reg [1320] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1320]_net ,
		/* ro_ddr23phy_reg [1319] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1319]_net ,
		/* ro_ddr23phy_reg [1318] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1318]_net ,
		/* ro_ddr23phy_reg [1317] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1317]_net ,
		/* ro_ddr23phy_reg [1316] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1316]_net ,
		/* ro_ddr23phy_reg [1315] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1315]_net ,
		/* ro_ddr23phy_reg [1314] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1314]_net ,
		/* ro_ddr23phy_reg [1313] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1313]_net ,
		/* ro_ddr23phy_reg [1312] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1312]_net ,
		/* ro_ddr23phy_reg [1311] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1311]_net ,
		/* ro_ddr23phy_reg [1310] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1310]_net ,
		/* ro_ddr23phy_reg [1309] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1309]_net ,
		/* ro_ddr23phy_reg [1308] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1308]_net ,
		/* ro_ddr23phy_reg [1307] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1307]_net ,
		/* ro_ddr23phy_reg [1306] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1306]_net ,
		/* ro_ddr23phy_reg [1305] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1305]_net ,
		/* ro_ddr23phy_reg [1304] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1304]_net ,
		/* ro_ddr23phy_reg [1303] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1303]_net ,
		/* ro_ddr23phy_reg [1302] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1302]_net ,
		/* ro_ddr23phy_reg [1301] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1301]_net ,
		/* ro_ddr23phy_reg [1300] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1300]_net ,
		/* ro_ddr23phy_reg [1299] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1299]_net ,
		/* ro_ddr23phy_reg [1298] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1298]_net ,
		/* ro_ddr23phy_reg [1297] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1297]_net ,
		/* ro_ddr23phy_reg [1296] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1296]_net ,
		/* ro_ddr23phy_reg [1295] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1295]_net ,
		/* ro_ddr23phy_reg [1294] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1294]_net ,
		/* ro_ddr23phy_reg [1293] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1293]_net ,
		/* ro_ddr23phy_reg [1292] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1292]_net ,
		/* ro_ddr23phy_reg [1291] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1291]_net ,
		/* ro_ddr23phy_reg [1290] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1290]_net ,
		/* ro_ddr23phy_reg [1289] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1289]_net ,
		/* ro_ddr23phy_reg [1288] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1288]_net ,
		/* ro_ddr23phy_reg [1287] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1287]_net ,
		/* ro_ddr23phy_reg [1286] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1286]_net ,
		/* ro_ddr23phy_reg [1285] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1285]_net ,
		/* ro_ddr23phy_reg [1284] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1284]_net ,
		/* ro_ddr23phy_reg [1283] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1283]_net ,
		/* ro_ddr23phy_reg [1282] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1282]_net ,
		/* ro_ddr23phy_reg [1281] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1281]_net ,
		/* ro_ddr23phy_reg [1280] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1280]_net ,
		/* ro_ddr23phy_reg [1279] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1279]_net ,
		/* ro_ddr23phy_reg [1278] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1278]_net ,
		/* ro_ddr23phy_reg [1277] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1277]_net ,
		/* ro_ddr23phy_reg [1276] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1276]_net ,
		/* ro_ddr23phy_reg [1275] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1275]_net ,
		/* ro_ddr23phy_reg [1274] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1274]_net ,
		/* ro_ddr23phy_reg [1273] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1273]_net ,
		/* ro_ddr23phy_reg [1272] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1272]_net ,
		/* ro_ddr23phy_reg [1271] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1271]_net ,
		/* ro_ddr23phy_reg [1270] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1270]_net ,
		/* ro_ddr23phy_reg [1269] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1269]_net ,
		/* ro_ddr23phy_reg [1268] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1268]_net ,
		/* ro_ddr23phy_reg [1267] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1267]_net ,
		/* ro_ddr23phy_reg [1266] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1266]_net ,
		/* ro_ddr23phy_reg [1265] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1265]_net ,
		/* ro_ddr23phy_reg [1264] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1264]_net ,
		/* ro_ddr23phy_reg [1263] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1263]_net ,
		/* ro_ddr23phy_reg [1262] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1262]_net ,
		/* ro_ddr23phy_reg [1261] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1261]_net ,
		/* ro_ddr23phy_reg [1260] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1260]_net ,
		/* ro_ddr23phy_reg [1259] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1259]_net ,
		/* ro_ddr23phy_reg [1258] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1258]_net ,
		/* ro_ddr23phy_reg [1257] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1257]_net ,
		/* ro_ddr23phy_reg [1256] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1256]_net ,
		/* ro_ddr23phy_reg [1255] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1255]_net ,
		/* ro_ddr23phy_reg [1254] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1254]_net ,
		/* ro_ddr23phy_reg [1253] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1253]_net ,
		/* ro_ddr23phy_reg [1252] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1252]_net ,
		/* ro_ddr23phy_reg [1251] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1251]_net ,
		/* ro_ddr23phy_reg [1250] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1250]_net ,
		/* ro_ddr23phy_reg [1249] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1249]_net ,
		/* ro_ddr23phy_reg [1248] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1248]_net ,
		/* ro_ddr23phy_reg [1247] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1247]_net ,
		/* ro_ddr23phy_reg [1246] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1246]_net ,
		/* ro_ddr23phy_reg [1245] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1245]_net ,
		/* ro_ddr23phy_reg [1244] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1244]_net ,
		/* ro_ddr23phy_reg [1243] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1243]_net ,
		/* ro_ddr23phy_reg [1242] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1242]_net ,
		/* ro_ddr23phy_reg [1241] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1241]_net ,
		/* ro_ddr23phy_reg [1240] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1240]_net ,
		/* ro_ddr23phy_reg [1239] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1239]_net ,
		/* ro_ddr23phy_reg [1238] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1238]_net ,
		/* ro_ddr23phy_reg [1237] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1237]_net ,
		/* ro_ddr23phy_reg [1236] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1236]_net ,
		/* ro_ddr23phy_reg [1235] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1235]_net ,
		/* ro_ddr23phy_reg [1234] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1234]_net ,
		/* ro_ddr23phy_reg [1233] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1233]_net ,
		/* ro_ddr23phy_reg [1232] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1232]_net ,
		/* ro_ddr23phy_reg [1231] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1231]_net ,
		/* ro_ddr23phy_reg [1230] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1230]_net ,
		/* ro_ddr23phy_reg [1229] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1229]_net ,
		/* ro_ddr23phy_reg [1228] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1228]_net ,
		/* ro_ddr23phy_reg [1227] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1227]_net ,
		/* ro_ddr23phy_reg [1226] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1226]_net ,
		/* ro_ddr23phy_reg [1225] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1225]_net ,
		/* ro_ddr23phy_reg [1224] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1224]_net ,
		/* ro_ddr23phy_reg [1223] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1223]_net ,
		/* ro_ddr23phy_reg [1222] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1222]_net ,
		/* ro_ddr23phy_reg [1221] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1221]_net ,
		/* ro_ddr23phy_reg [1220] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1220]_net ,
		/* ro_ddr23phy_reg [1219] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1219]_net ,
		/* ro_ddr23phy_reg [1218] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1218]_net ,
		/* ro_ddr23phy_reg [1217] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1217]_net ,
		/* ro_ddr23phy_reg [1216] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1216]_net ,
		/* ro_ddr23phy_reg [1215] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1215]_net ,
		/* ro_ddr23phy_reg [1214] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1214]_net ,
		/* ro_ddr23phy_reg [1213] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1213]_net ,
		/* ro_ddr23phy_reg [1212] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1212]_net ,
		/* ro_ddr23phy_reg [1211] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1211]_net ,
		/* ro_ddr23phy_reg [1210] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1210]_net ,
		/* ro_ddr23phy_reg [1209] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1209]_net ,
		/* ro_ddr23phy_reg [1208] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1208]_net ,
		/* ro_ddr23phy_reg [1207] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1207]_net ,
		/* ro_ddr23phy_reg [1206] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1206]_net ,
		/* ro_ddr23phy_reg [1205] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1205]_net ,
		/* ro_ddr23phy_reg [1204] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1204]_net ,
		/* ro_ddr23phy_reg [1203] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1203]_net ,
		/* ro_ddr23phy_reg [1202] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1202]_net ,
		/* ro_ddr23phy_reg [1201] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1201]_net ,
		/* ro_ddr23phy_reg [1200] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1200]_net ,
		/* ro_ddr23phy_reg [1199] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1199]_net ,
		/* ro_ddr23phy_reg [1198] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1198]_net ,
		/* ro_ddr23phy_reg [1197] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1197]_net ,
		/* ro_ddr23phy_reg [1196] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1196]_net ,
		/* ro_ddr23phy_reg [1195] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1195]_net ,
		/* ro_ddr23phy_reg [1194] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1194]_net ,
		/* ro_ddr23phy_reg [1193] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1193]_net ,
		/* ro_ddr23phy_reg [1192] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1192]_net ,
		/* ro_ddr23phy_reg [1191] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1191]_net ,
		/* ro_ddr23phy_reg [1190] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1190]_net ,
		/* ro_ddr23phy_reg [1189] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1189]_net ,
		/* ro_ddr23phy_reg [1188] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1188]_net ,
		/* ro_ddr23phy_reg [1187] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1187]_net ,
		/* ro_ddr23phy_reg [1186] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1186]_net ,
		/* ro_ddr23phy_reg [1185] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1185]_net ,
		/* ro_ddr23phy_reg [1184] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1184]_net ,
		/* ro_ddr23phy_reg [1183] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1183]_net ,
		/* ro_ddr23phy_reg [1182] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1182]_net ,
		/* ro_ddr23phy_reg [1181] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1181]_net ,
		/* ro_ddr23phy_reg [1180] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1180]_net ,
		/* ro_ddr23phy_reg [1179] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1179]_net ,
		/* ro_ddr23phy_reg [1178] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1178]_net ,
		/* ro_ddr23phy_reg [1177] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1177]_net ,
		/* ro_ddr23phy_reg [1176] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1176]_net ,
		/* ro_ddr23phy_reg [1175] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1175]_net ,
		/* ro_ddr23phy_reg [1174] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1174]_net ,
		/* ro_ddr23phy_reg [1173] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1173]_net ,
		/* ro_ddr23phy_reg [1172] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1172]_net ,
		/* ro_ddr23phy_reg [1171] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1171]_net ,
		/* ro_ddr23phy_reg [1170] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1170]_net ,
		/* ro_ddr23phy_reg [1169] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1169]_net ,
		/* ro_ddr23phy_reg [1168] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1168]_net ,
		/* ro_ddr23phy_reg [1167] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1167]_net ,
		/* ro_ddr23phy_reg [1166] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1166]_net ,
		/* ro_ddr23phy_reg [1165] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1165]_net ,
		/* ro_ddr23phy_reg [1164] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1164]_net ,
		/* ro_ddr23phy_reg [1163] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1163]_net ,
		/* ro_ddr23phy_reg [1162] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1162]_net ,
		/* ro_ddr23phy_reg [1161] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1161]_net ,
		/* ro_ddr23phy_reg [1160] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1160]_net ,
		/* ro_ddr23phy_reg [1159] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1159]_net ,
		/* ro_ddr23phy_reg [1158] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1158]_net ,
		/* ro_ddr23phy_reg [1157] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1157]_net ,
		/* ro_ddr23phy_reg [1156] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1156]_net ,
		/* ro_ddr23phy_reg [1155] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1155]_net ,
		/* ro_ddr23phy_reg [1154] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1154]_net ,
		/* ro_ddr23phy_reg [1153] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1153]_net ,
		/* ro_ddr23phy_reg [1152] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1152]_net ,
		/* ro_ddr23phy_reg [1151] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1151]_net ,
		/* ro_ddr23phy_reg [1150] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1150]_net ,
		/* ro_ddr23phy_reg [1149] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1149]_net ,
		/* ro_ddr23phy_reg [1148] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1148]_net ,
		/* ro_ddr23phy_reg [1147] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1147]_net ,
		/* ro_ddr23phy_reg [1146] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1146]_net ,
		/* ro_ddr23phy_reg [1145] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1145]_net ,
		/* ro_ddr23phy_reg [1144] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1144]_net ,
		/* ro_ddr23phy_reg [1143] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1143]_net ,
		/* ro_ddr23phy_reg [1142] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1142]_net ,
		/* ro_ddr23phy_reg [1141] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1141]_net ,
		/* ro_ddr23phy_reg [1140] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1140]_net ,
		/* ro_ddr23phy_reg [1139] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1139]_net ,
		/* ro_ddr23phy_reg [1138] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1138]_net ,
		/* ro_ddr23phy_reg [1137] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1137]_net ,
		/* ro_ddr23phy_reg [1136] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1136]_net ,
		/* ro_ddr23phy_reg [1135] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1135]_net ,
		/* ro_ddr23phy_reg [1134] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1134]_net ,
		/* ro_ddr23phy_reg [1133] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1133]_net ,
		/* ro_ddr23phy_reg [1132] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1132]_net ,
		/* ro_ddr23phy_reg [1131] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1131]_net ,
		/* ro_ddr23phy_reg [1130] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1130]_net ,
		/* ro_ddr23phy_reg [1129] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1129]_net ,
		/* ro_ddr23phy_reg [1128] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1128]_net ,
		/* ro_ddr23phy_reg [1127] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1127]_net ,
		/* ro_ddr23phy_reg [1126] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1126]_net ,
		/* ro_ddr23phy_reg [1125] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1125]_net ,
		/* ro_ddr23phy_reg [1124] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1124]_net ,
		/* ro_ddr23phy_reg [1123] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1123]_net ,
		/* ro_ddr23phy_reg [1122] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1122]_net ,
		/* ro_ddr23phy_reg [1121] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1121]_net ,
		/* ro_ddr23phy_reg [1120] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1120]_net ,
		/* ro_ddr23phy_reg [1119] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1119]_net ,
		/* ro_ddr23phy_reg [1118] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1118]_net ,
		/* ro_ddr23phy_reg [1117] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1117]_net ,
		/* ro_ddr23phy_reg [1116] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1116]_net ,
		/* ro_ddr23phy_reg [1115] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1115]_net ,
		/* ro_ddr23phy_reg [1114] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1114]_net ,
		/* ro_ddr23phy_reg [1113] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1113]_net ,
		/* ro_ddr23phy_reg [1112] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1112]_net ,
		/* ro_ddr23phy_reg [1111] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1111]_net ,
		/* ro_ddr23phy_reg [1110] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1110]_net ,
		/* ro_ddr23phy_reg [1109] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1109]_net ,
		/* ro_ddr23phy_reg [1108] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1108]_net ,
		/* ro_ddr23phy_reg [1107] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1107]_net ,
		/* ro_ddr23phy_reg [1106] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1106]_net ,
		/* ro_ddr23phy_reg [1105] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1105]_net ,
		/* ro_ddr23phy_reg [1104] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1104]_net ,
		/* ro_ddr23phy_reg [1103] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1103]_net ,
		/* ro_ddr23phy_reg [1102] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1102]_net ,
		/* ro_ddr23phy_reg [1101] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1101]_net ,
		/* ro_ddr23phy_reg [1100] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1100]_net ,
		/* ro_ddr23phy_reg [1099] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1099]_net ,
		/* ro_ddr23phy_reg [1098] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1098]_net ,
		/* ro_ddr23phy_reg [1097] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1097]_net ,
		/* ro_ddr23phy_reg [1096] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1096]_net ,
		/* ro_ddr23phy_reg [1095] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1095]_net ,
		/* ro_ddr23phy_reg [1094] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1094]_net ,
		/* ro_ddr23phy_reg [1093] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1093]_net ,
		/* ro_ddr23phy_reg [1092] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1092]_net ,
		/* ro_ddr23phy_reg [1091] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1091]_net ,
		/* ro_ddr23phy_reg [1090] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1090]_net ,
		/* ro_ddr23phy_reg [1089] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1089]_net ,
		/* ro_ddr23phy_reg [1088] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1088]_net ,
		/* ro_ddr23phy_reg [1087] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1087]_net ,
		/* ro_ddr23phy_reg [1086] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1086]_net ,
		/* ro_ddr23phy_reg [1085] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1085]_net ,
		/* ro_ddr23phy_reg [1084] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1084]_net ,
		/* ro_ddr23phy_reg [1083] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1083]_net ,
		/* ro_ddr23phy_reg [1082] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1082]_net ,
		/* ro_ddr23phy_reg [1081] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1081]_net ,
		/* ro_ddr23phy_reg [1080] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1080]_net ,
		/* ro_ddr23phy_reg [1079] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1079]_net ,
		/* ro_ddr23phy_reg [1078] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1078]_net ,
		/* ro_ddr23phy_reg [1077] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1077]_net ,
		/* ro_ddr23phy_reg [1076] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1076]_net ,
		/* ro_ddr23phy_reg [1075] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1075]_net ,
		/* ro_ddr23phy_reg [1074] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1074]_net ,
		/* ro_ddr23phy_reg [1073] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1073]_net ,
		/* ro_ddr23phy_reg [1072] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1072]_net ,
		/* ro_ddr23phy_reg [1071] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1071]_net ,
		/* ro_ddr23phy_reg [1070] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1070]_net ,
		/* ro_ddr23phy_reg [1069] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1069]_net ,
		/* ro_ddr23phy_reg [1068] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1068]_net ,
		/* ro_ddr23phy_reg [1067] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1067]_net ,
		/* ro_ddr23phy_reg [1066] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1066]_net ,
		/* ro_ddr23phy_reg [1065] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1065]_net ,
		/* ro_ddr23phy_reg [1064] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1064]_net ,
		/* ro_ddr23phy_reg [1063] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1063]_net ,
		/* ro_ddr23phy_reg [1062] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1062]_net ,
		/* ro_ddr23phy_reg [1061] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1061]_net ,
		/* ro_ddr23phy_reg [1060] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1060]_net ,
		/* ro_ddr23phy_reg [1059] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1059]_net ,
		/* ro_ddr23phy_reg [1058] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1058]_net ,
		/* ro_ddr23phy_reg [1057] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1057]_net ,
		/* ro_ddr23phy_reg [1056] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1056]_net ,
		/* ro_ddr23phy_reg [1055] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1055]_net ,
		/* ro_ddr23phy_reg [1054] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1054]_net ,
		/* ro_ddr23phy_reg [1053] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1053]_net ,
		/* ro_ddr23phy_reg [1052] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1052]_net ,
		/* ro_ddr23phy_reg [1051] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1051]_net ,
		/* ro_ddr23phy_reg [1050] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1050]_net ,
		/* ro_ddr23phy_reg [1049] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1049]_net ,
		/* ro_ddr23phy_reg [1048] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1048]_net ,
		/* ro_ddr23phy_reg [1047] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1047]_net ,
		/* ro_ddr23phy_reg [1046] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1046]_net ,
		/* ro_ddr23phy_reg [1045] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1045]_net ,
		/* ro_ddr23phy_reg [1044] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1044]_net ,
		/* ro_ddr23phy_reg [1043] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1043]_net ,
		/* ro_ddr23phy_reg [1042] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1042]_net ,
		/* ro_ddr23phy_reg [1041] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1041]_net ,
		/* ro_ddr23phy_reg [1040] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1040]_net ,
		/* ro_ddr23phy_reg [1039] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1039]_net ,
		/* ro_ddr23phy_reg [1038] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1038]_net ,
		/* ro_ddr23phy_reg [1037] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1037]_net ,
		/* ro_ddr23phy_reg [1036] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1036]_net ,
		/* ro_ddr23phy_reg [1035] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1035]_net ,
		/* ro_ddr23phy_reg [1034] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1034]_net ,
		/* ro_ddr23phy_reg [1033] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1033]_net ,
		/* ro_ddr23phy_reg [1032] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1032]_net ,
		/* ro_ddr23phy_reg [1031] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1031]_net ,
		/* ro_ddr23phy_reg [1030] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1030]_net ,
		/* ro_ddr23phy_reg [1029] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1029]_net ,
		/* ro_ddr23phy_reg [1028] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1028]_net ,
		/* ro_ddr23phy_reg [1027] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1027]_net ,
		/* ro_ddr23phy_reg [1026] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1026]_net ,
		/* ro_ddr23phy_reg [1025] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1025]_net ,
		/* ro_ddr23phy_reg [1024] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1024]_net ,
		/* ro_ddr23phy_reg [1023] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1023]_net ,
		/* ro_ddr23phy_reg [1022] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1022]_net ,
		/* ro_ddr23phy_reg [1021] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1021]_net ,
		/* ro_ddr23phy_reg [1020] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1020]_net ,
		/* ro_ddr23phy_reg [1019] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1019]_net ,
		/* ro_ddr23phy_reg [1018] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1018]_net ,
		/* ro_ddr23phy_reg [1017] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1017]_net ,
		/* ro_ddr23phy_reg [1016] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1016]_net ,
		/* ro_ddr23phy_reg [1015] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1015]_net ,
		/* ro_ddr23phy_reg [1014] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1014]_net ,
		/* ro_ddr23phy_reg [1013] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1013]_net ,
		/* ro_ddr23phy_reg [1012] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1012]_net ,
		/* ro_ddr23phy_reg [1011] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1011]_net ,
		/* ro_ddr23phy_reg [1010] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1010]_net ,
		/* ro_ddr23phy_reg [1009] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1009]_net ,
		/* ro_ddr23phy_reg [1008] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1008]_net ,
		/* ro_ddr23phy_reg [1007] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1007]_net ,
		/* ro_ddr23phy_reg [1006] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1006]_net ,
		/* ro_ddr23phy_reg [1005] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1005]_net ,
		/* ro_ddr23phy_reg [1004] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1004]_net ,
		/* ro_ddr23phy_reg [1003] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1003]_net ,
		/* ro_ddr23phy_reg [1002] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1002]_net ,
		/* ro_ddr23phy_reg [1001] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1001]_net ,
		/* ro_ddr23phy_reg [1000] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1000]_net ,
		/* ro_ddr23phy_reg [999] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[999]_net ,
		/* ro_ddr23phy_reg [998] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[998]_net ,
		/* ro_ddr23phy_reg [997] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[997]_net ,
		/* ro_ddr23phy_reg [996] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[996]_net ,
		/* ro_ddr23phy_reg [995] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[995]_net ,
		/* ro_ddr23phy_reg [994] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[994]_net ,
		/* ro_ddr23phy_reg [993] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[993]_net ,
		/* ro_ddr23phy_reg [992] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[992]_net ,
		/* ro_ddr23phy_reg [991] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[991]_net ,
		/* ro_ddr23phy_reg [990] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[990]_net ,
		/* ro_ddr23phy_reg [989] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[989]_net ,
		/* ro_ddr23phy_reg [988] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[988]_net ,
		/* ro_ddr23phy_reg [987] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[987]_net ,
		/* ro_ddr23phy_reg [986] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[986]_net ,
		/* ro_ddr23phy_reg [985] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[985]_net ,
		/* ro_ddr23phy_reg [984] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[984]_net ,
		/* ro_ddr23phy_reg [983] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[983]_net ,
		/* ro_ddr23phy_reg [982] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[982]_net ,
		/* ro_ddr23phy_reg [981] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[981]_net ,
		/* ro_ddr23phy_reg [980] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[980]_net ,
		/* ro_ddr23phy_reg [979] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[979]_net ,
		/* ro_ddr23phy_reg [978] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[978]_net ,
		/* ro_ddr23phy_reg [977] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[977]_net ,
		/* ro_ddr23phy_reg [976] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[976]_net ,
		/* ro_ddr23phy_reg [975] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[975]_net ,
		/* ro_ddr23phy_reg [974] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[974]_net ,
		/* ro_ddr23phy_reg [973] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[973]_net ,
		/* ro_ddr23phy_reg [972] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[972]_net ,
		/* ro_ddr23phy_reg [971] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[971]_net ,
		/* ro_ddr23phy_reg [970] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[970]_net ,
		/* ro_ddr23phy_reg [969] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[969]_net ,
		/* ro_ddr23phy_reg [968] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[968]_net ,
		/* ro_ddr23phy_reg [967] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[967]_net ,
		/* ro_ddr23phy_reg [966] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[966]_net ,
		/* ro_ddr23phy_reg [965] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[965]_net ,
		/* ro_ddr23phy_reg [964] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[964]_net ,
		/* ro_ddr23phy_reg [963] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[963]_net ,
		/* ro_ddr23phy_reg [962] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[962]_net ,
		/* ro_ddr23phy_reg [961] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[961]_net ,
		/* ro_ddr23phy_reg [960] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[960]_net ,
		/* ro_ddr23phy_reg [959] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[959]_net ,
		/* ro_ddr23phy_reg [958] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[958]_net ,
		/* ro_ddr23phy_reg [957] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[957]_net ,
		/* ro_ddr23phy_reg [956] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[956]_net ,
		/* ro_ddr23phy_reg [955] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[955]_net ,
		/* ro_ddr23phy_reg [954] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[954]_net ,
		/* ro_ddr23phy_reg [953] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[953]_net ,
		/* ro_ddr23phy_reg [952] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[952]_net ,
		/* ro_ddr23phy_reg [951] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[951]_net ,
		/* ro_ddr23phy_reg [950] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[950]_net ,
		/* ro_ddr23phy_reg [949] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[949]_net ,
		/* ro_ddr23phy_reg [948] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[948]_net ,
		/* ro_ddr23phy_reg [947] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[947]_net ,
		/* ro_ddr23phy_reg [946] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[946]_net ,
		/* ro_ddr23phy_reg [945] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[945]_net ,
		/* ro_ddr23phy_reg [944] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[944]_net ,
		/* ro_ddr23phy_reg [943] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[943]_net ,
		/* ro_ddr23phy_reg [942] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[942]_net ,
		/* ro_ddr23phy_reg [941] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[941]_net ,
		/* ro_ddr23phy_reg [940] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[940]_net ,
		/* ro_ddr23phy_reg [939] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[939]_net ,
		/* ro_ddr23phy_reg [938] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[938]_net ,
		/* ro_ddr23phy_reg [937] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[937]_net ,
		/* ro_ddr23phy_reg [936] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[936]_net ,
		/* ro_ddr23phy_reg [935] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[935]_net ,
		/* ro_ddr23phy_reg [934] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[934]_net ,
		/* ro_ddr23phy_reg [933] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[933]_net ,
		/* ro_ddr23phy_reg [932] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[932]_net ,
		/* ro_ddr23phy_reg [931] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[931]_net ,
		/* ro_ddr23phy_reg [930] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[930]_net ,
		/* ro_ddr23phy_reg [929] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[929]_net ,
		/* ro_ddr23phy_reg [928] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[928]_net ,
		/* ro_ddr23phy_reg [927] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[927]_net ,
		/* ro_ddr23phy_reg [926] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[926]_net ,
		/* ro_ddr23phy_reg [925] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[925]_net ,
		/* ro_ddr23phy_reg [924] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[924]_net ,
		/* ro_ddr23phy_reg [923] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[923]_net ,
		/* ro_ddr23phy_reg [922] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[922]_net ,
		/* ro_ddr23phy_reg [921] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[921]_net ,
		/* ro_ddr23phy_reg [920] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[920]_net ,
		/* ro_ddr23phy_reg [919] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[919]_net ,
		/* ro_ddr23phy_reg [918] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[918]_net ,
		/* ro_ddr23phy_reg [917] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[917]_net ,
		/* ro_ddr23phy_reg [916] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[916]_net ,
		/* ro_ddr23phy_reg [915] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[915]_net ,
		/* ro_ddr23phy_reg [914] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[914]_net ,
		/* ro_ddr23phy_reg [913] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[913]_net ,
		/* ro_ddr23phy_reg [912] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[912]_net ,
		/* ro_ddr23phy_reg [911] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[911]_net ,
		/* ro_ddr23phy_reg [910] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[910]_net ,
		/* ro_ddr23phy_reg [909] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[909]_net ,
		/* ro_ddr23phy_reg [908] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[908]_net ,
		/* ro_ddr23phy_reg [907] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[907]_net ,
		/* ro_ddr23phy_reg [906] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[906]_net ,
		/* ro_ddr23phy_reg [905] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[905]_net ,
		/* ro_ddr23phy_reg [904] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[904]_net ,
		/* ro_ddr23phy_reg [903] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[903]_net ,
		/* ro_ddr23phy_reg [902] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[902]_net ,
		/* ro_ddr23phy_reg [901] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[901]_net ,
		/* ro_ddr23phy_reg [900] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[900]_net ,
		/* ro_ddr23phy_reg [899] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[899]_net ,
		/* ro_ddr23phy_reg [898] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[898]_net ,
		/* ro_ddr23phy_reg [897] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[897]_net ,
		/* ro_ddr23phy_reg [896] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[896]_net ,
		/* ro_ddr23phy_reg [895] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[895]_net ,
		/* ro_ddr23phy_reg [894] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[894]_net ,
		/* ro_ddr23phy_reg [893] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[893]_net ,
		/* ro_ddr23phy_reg [892] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[892]_net ,
		/* ro_ddr23phy_reg [891] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[891]_net ,
		/* ro_ddr23phy_reg [890] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[890]_net ,
		/* ro_ddr23phy_reg [889] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[889]_net ,
		/* ro_ddr23phy_reg [888] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[888]_net ,
		/* ro_ddr23phy_reg [887] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[887]_net ,
		/* ro_ddr23phy_reg [886] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[886]_net ,
		/* ro_ddr23phy_reg [885] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[885]_net ,
		/* ro_ddr23phy_reg [884] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[884]_net ,
		/* ro_ddr23phy_reg [883] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[883]_net ,
		/* ro_ddr23phy_reg [882] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[882]_net ,
		/* ro_ddr23phy_reg [881] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[881]_net ,
		/* ro_ddr23phy_reg [880] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[880]_net ,
		/* ro_ddr23phy_reg [879] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[879]_net ,
		/* ro_ddr23phy_reg [878] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[878]_net ,
		/* ro_ddr23phy_reg [877] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[877]_net ,
		/* ro_ddr23phy_reg [876] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[876]_net ,
		/* ro_ddr23phy_reg [875] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[875]_net ,
		/* ro_ddr23phy_reg [874] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[874]_net ,
		/* ro_ddr23phy_reg [873] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[873]_net ,
		/* ro_ddr23phy_reg [872] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[872]_net ,
		/* ro_ddr23phy_reg [871] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[871]_net ,
		/* ro_ddr23phy_reg [870] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[870]_net ,
		/* ro_ddr23phy_reg [869] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[869]_net ,
		/* ro_ddr23phy_reg [868] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[868]_net ,
		/* ro_ddr23phy_reg [867] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[867]_net ,
		/* ro_ddr23phy_reg [866] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[866]_net ,
		/* ro_ddr23phy_reg [865] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[865]_net ,
		/* ro_ddr23phy_reg [864] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[864]_net ,
		/* ro_ddr23phy_reg [863] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[863]_net ,
		/* ro_ddr23phy_reg [862] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[862]_net ,
		/* ro_ddr23phy_reg [861] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[861]_net ,
		/* ro_ddr23phy_reg [860] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[860]_net ,
		/* ro_ddr23phy_reg [859] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[859]_net ,
		/* ro_ddr23phy_reg [858] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[858]_net ,
		/* ro_ddr23phy_reg [857] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[857]_net ,
		/* ro_ddr23phy_reg [856] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[856]_net ,
		/* ro_ddr23phy_reg [855] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[855]_net ,
		/* ro_ddr23phy_reg [854] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[854]_net ,
		/* ro_ddr23phy_reg [853] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[853]_net ,
		/* ro_ddr23phy_reg [852] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[852]_net ,
		/* ro_ddr23phy_reg [851] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[851]_net ,
		/* ro_ddr23phy_reg [850] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[850]_net ,
		/* ro_ddr23phy_reg [849] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[849]_net ,
		/* ro_ddr23phy_reg [848] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[848]_net ,
		/* ro_ddr23phy_reg [847] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[847]_net ,
		/* ro_ddr23phy_reg [846] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[846]_net ,
		/* ro_ddr23phy_reg [845] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[845]_net ,
		/* ro_ddr23phy_reg [844] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[844]_net ,
		/* ro_ddr23phy_reg [843] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[843]_net ,
		/* ro_ddr23phy_reg [842] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[842]_net ,
		/* ro_ddr23phy_reg [841] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[841]_net ,
		/* ro_ddr23phy_reg [840] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[840]_net ,
		/* ro_ddr23phy_reg [839] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[839]_net ,
		/* ro_ddr23phy_reg [838] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[838]_net ,
		/* ro_ddr23phy_reg [837] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[837]_net ,
		/* ro_ddr23phy_reg [836] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[836]_net ,
		/* ro_ddr23phy_reg [835] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[835]_net ,
		/* ro_ddr23phy_reg [834] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[834]_net ,
		/* ro_ddr23phy_reg [833] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[833]_net ,
		/* ro_ddr23phy_reg [832] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[832]_net ,
		/* ro_ddr23phy_reg [831] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[831]_net ,
		/* ro_ddr23phy_reg [830] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[830]_net ,
		/* ro_ddr23phy_reg [829] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[829]_net ,
		/* ro_ddr23phy_reg [828] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[828]_net ,
		/* ro_ddr23phy_reg [827] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[827]_net ,
		/* ro_ddr23phy_reg [826] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[826]_net ,
		/* ro_ddr23phy_reg [825] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[825]_net ,
		/* ro_ddr23phy_reg [824] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[824]_net ,
		/* ro_ddr23phy_reg [823] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[823]_net ,
		/* ro_ddr23phy_reg [822] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[822]_net ,
		/* ro_ddr23phy_reg [821] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[821]_net ,
		/* ro_ddr23phy_reg [820] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[820]_net ,
		/* ro_ddr23phy_reg [819] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[819]_net ,
		/* ro_ddr23phy_reg [818] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[818]_net ,
		/* ro_ddr23phy_reg [817] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[817]_net ,
		/* ro_ddr23phy_reg [816] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[816]_net ,
		/* ro_ddr23phy_reg [815] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[815]_net ,
		/* ro_ddr23phy_reg [814] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[814]_net ,
		/* ro_ddr23phy_reg [813] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[813]_net ,
		/* ro_ddr23phy_reg [812] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[812]_net ,
		/* ro_ddr23phy_reg [811] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[811]_net ,
		/* ro_ddr23phy_reg [810] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[810]_net ,
		/* ro_ddr23phy_reg [809] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[809]_net ,
		/* ro_ddr23phy_reg [808] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[808]_net ,
		/* ro_ddr23phy_reg [807] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[807]_net ,
		/* ro_ddr23phy_reg [806] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[806]_net ,
		/* ro_ddr23phy_reg [805] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[805]_net ,
		/* ro_ddr23phy_reg [804] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[804]_net ,
		/* ro_ddr23phy_reg [803] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[803]_net ,
		/* ro_ddr23phy_reg [802] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[802]_net ,
		/* ro_ddr23phy_reg [801] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[801]_net ,
		/* ro_ddr23phy_reg [800] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[800]_net ,
		/* ro_ddr23phy_reg [799] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[799]_net ,
		/* ro_ddr23phy_reg [798] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[798]_net ,
		/* ro_ddr23phy_reg [797] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[797]_net ,
		/* ro_ddr23phy_reg [796] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[796]_net ,
		/* ro_ddr23phy_reg [795] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[795]_net ,
		/* ro_ddr23phy_reg [794] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[794]_net ,
		/* ro_ddr23phy_reg [793] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[793]_net ,
		/* ro_ddr23phy_reg [792] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[792]_net ,
		/* ro_ddr23phy_reg [791] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[791]_net ,
		/* ro_ddr23phy_reg [790] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[790]_net ,
		/* ro_ddr23phy_reg [789] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[789]_net ,
		/* ro_ddr23phy_reg [788] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[788]_net ,
		/* ro_ddr23phy_reg [787] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[787]_net ,
		/* ro_ddr23phy_reg [786] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[786]_net ,
		/* ro_ddr23phy_reg [785] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[785]_net ,
		/* ro_ddr23phy_reg [784] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[784]_net ,
		/* ro_ddr23phy_reg [783] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[783]_net ,
		/* ro_ddr23phy_reg [782] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[782]_net ,
		/* ro_ddr23phy_reg [781] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[781]_net ,
		/* ro_ddr23phy_reg [780] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[780]_net ,
		/* ro_ddr23phy_reg [779] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[779]_net ,
		/* ro_ddr23phy_reg [778] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[778]_net ,
		/* ro_ddr23phy_reg [777] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[777]_net ,
		/* ro_ddr23phy_reg [776] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[776]_net ,
		/* ro_ddr23phy_reg [775] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[775]_net ,
		/* ro_ddr23phy_reg [774] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[774]_net ,
		/* ro_ddr23phy_reg [773] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[773]_net ,
		/* ro_ddr23phy_reg [772] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[772]_net ,
		/* ro_ddr23phy_reg [771] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[771]_net ,
		/* ro_ddr23phy_reg [770] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[770]_net ,
		/* ro_ddr23phy_reg [769] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[769]_net ,
		/* ro_ddr23phy_reg [768] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[768]_net ,
		/* ro_ddr23phy_reg [767] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[767]_net ,
		/* ro_ddr23phy_reg [766] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[766]_net ,
		/* ro_ddr23phy_reg [765] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[765]_net ,
		/* ro_ddr23phy_reg [764] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[764]_net ,
		/* ro_ddr23phy_reg [763] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[763]_net ,
		/* ro_ddr23phy_reg [762] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[762]_net ,
		/* ro_ddr23phy_reg [761] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[761]_net ,
		/* ro_ddr23phy_reg [760] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[760]_net ,
		/* ro_ddr23phy_reg [759] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[759]_net ,
		/* ro_ddr23phy_reg [758] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[758]_net ,
		/* ro_ddr23phy_reg [757] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[757]_net ,
		/* ro_ddr23phy_reg [756] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[756]_net ,
		/* ro_ddr23phy_reg [755] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[755]_net ,
		/* ro_ddr23phy_reg [754] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[754]_net ,
		/* ro_ddr23phy_reg [753] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[753]_net ,
		/* ro_ddr23phy_reg [752] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[752]_net ,
		/* ro_ddr23phy_reg [751] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[751]_net ,
		/* ro_ddr23phy_reg [750] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[750]_net ,
		/* ro_ddr23phy_reg [749] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[749]_net ,
		/* ro_ddr23phy_reg [748] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[748]_net ,
		/* ro_ddr23phy_reg [747] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[747]_net ,
		/* ro_ddr23phy_reg [746] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[746]_net ,
		/* ro_ddr23phy_reg [745] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[745]_net ,
		/* ro_ddr23phy_reg [744] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[744]_net ,
		/* ro_ddr23phy_reg [743] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[743]_net ,
		/* ro_ddr23phy_reg [742] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[742]_net ,
		/* ro_ddr23phy_reg [741] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[741]_net ,
		/* ro_ddr23phy_reg [740] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[740]_net ,
		/* ro_ddr23phy_reg [739] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[739]_net ,
		/* ro_ddr23phy_reg [738] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[738]_net ,
		/* ro_ddr23phy_reg [737] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[737]_net ,
		/* ro_ddr23phy_reg [736] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[736]_net ,
		/* ro_ddr23phy_reg [735] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[735]_net ,
		/* ro_ddr23phy_reg [734] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[734]_net ,
		/* ro_ddr23phy_reg [733] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[733]_net ,
		/* ro_ddr23phy_reg [732] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[732]_net ,
		/* ro_ddr23phy_reg [731] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[731]_net ,
		/* ro_ddr23phy_reg [730] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[730]_net ,
		/* ro_ddr23phy_reg [729] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[729]_net ,
		/* ro_ddr23phy_reg [728] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[728]_net ,
		/* ro_ddr23phy_reg [727] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[727]_net ,
		/* ro_ddr23phy_reg [726] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[726]_net ,
		/* ro_ddr23phy_reg [725] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[725]_net ,
		/* ro_ddr23phy_reg [724] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[724]_net ,
		/* ro_ddr23phy_reg [723] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[723]_net ,
		/* ro_ddr23phy_reg [722] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[722]_net ,
		/* ro_ddr23phy_reg [721] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[721]_net ,
		/* ro_ddr23phy_reg [720] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[720]_net ,
		/* ro_ddr23phy_reg [719] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[719]_net ,
		/* ro_ddr23phy_reg [718] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[718]_net ,
		/* ro_ddr23phy_reg [717] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[717]_net ,
		/* ro_ddr23phy_reg [716] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[716]_net ,
		/* ro_ddr23phy_reg [715] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[715]_net ,
		/* ro_ddr23phy_reg [714] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[714]_net ,
		/* ro_ddr23phy_reg [713] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[713]_net ,
		/* ro_ddr23phy_reg [712] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[712]_net ,
		/* ro_ddr23phy_reg [711] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[711]_net ,
		/* ro_ddr23phy_reg [710] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[710]_net ,
		/* ro_ddr23phy_reg [709] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[709]_net ,
		/* ro_ddr23phy_reg [708] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[708]_net ,
		/* ro_ddr23phy_reg [707] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[707]_net ,
		/* ro_ddr23phy_reg [706] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[706]_net ,
		/* ro_ddr23phy_reg [705] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[705]_net ,
		/* ro_ddr23phy_reg [704] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[704]_net ,
		/* ro_ddr23phy_reg [703] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[703]_net ,
		/* ro_ddr23phy_reg [702] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[702]_net ,
		/* ro_ddr23phy_reg [701] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[701]_net ,
		/* ro_ddr23phy_reg [700] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[700]_net ,
		/* ro_ddr23phy_reg [699] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[699]_net ,
		/* ro_ddr23phy_reg [698] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[698]_net ,
		/* ro_ddr23phy_reg [697] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[697]_net ,
		/* ro_ddr23phy_reg [696] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[696]_net ,
		/* ro_ddr23phy_reg [695] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[695]_net ,
		/* ro_ddr23phy_reg [694] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[694]_net ,
		/* ro_ddr23phy_reg [693] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[693]_net ,
		/* ro_ddr23phy_reg [692] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[692]_net ,
		/* ro_ddr23phy_reg [691] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[691]_net ,
		/* ro_ddr23phy_reg [690] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[690]_net ,
		/* ro_ddr23phy_reg [689] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[689]_net ,
		/* ro_ddr23phy_reg [688] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[688]_net ,
		/* ro_ddr23phy_reg [687] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[687]_net ,
		/* ro_ddr23phy_reg [686] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[686]_net ,
		/* ro_ddr23phy_reg [685] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[685]_net ,
		/* ro_ddr23phy_reg [684] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[684]_net ,
		/* ro_ddr23phy_reg [683] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[683]_net ,
		/* ro_ddr23phy_reg [682] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[682]_net ,
		/* ro_ddr23phy_reg [681] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[681]_net ,
		/* ro_ddr23phy_reg [680] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[680]_net ,
		/* ro_ddr23phy_reg [679] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[679]_net ,
		/* ro_ddr23phy_reg [678] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[678]_net ,
		/* ro_ddr23phy_reg [677] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[677]_net ,
		/* ro_ddr23phy_reg [676] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[676]_net ,
		/* ro_ddr23phy_reg [675] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[675]_net ,
		/* ro_ddr23phy_reg [674] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[674]_net ,
		/* ro_ddr23phy_reg [673] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[673]_net ,
		/* ro_ddr23phy_reg [672] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[672]_net ,
		/* ro_ddr23phy_reg [671] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[671]_net ,
		/* ro_ddr23phy_reg [670] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[670]_net ,
		/* ro_ddr23phy_reg [669] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[669]_net ,
		/* ro_ddr23phy_reg [668] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[668]_net ,
		/* ro_ddr23phy_reg [667] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[667]_net ,
		/* ro_ddr23phy_reg [666] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[666]_net ,
		/* ro_ddr23phy_reg [665] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[665]_net ,
		/* ro_ddr23phy_reg [664] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[664]_net ,
		/* ro_ddr23phy_reg [663] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[663]_net ,
		/* ro_ddr23phy_reg [662] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[662]_net ,
		/* ro_ddr23phy_reg [661] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[661]_net ,
		/* ro_ddr23phy_reg [660] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[660]_net ,
		/* ro_ddr23phy_reg [659] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[659]_net ,
		/* ro_ddr23phy_reg [658] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[658]_net ,
		/* ro_ddr23phy_reg [657] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[657]_net ,
		/* ro_ddr23phy_reg [656] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[656]_net ,
		/* ro_ddr23phy_reg [655] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[655]_net ,
		/* ro_ddr23phy_reg [654] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[654]_net ,
		/* ro_ddr23phy_reg [653] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[653]_net ,
		/* ro_ddr23phy_reg [652] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[652]_net ,
		/* ro_ddr23phy_reg [651] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[651]_net ,
		/* ro_ddr23phy_reg [650] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[650]_net ,
		/* ro_ddr23phy_reg [649] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[649]_net ,
		/* ro_ddr23phy_reg [648] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[648]_net ,
		/* ro_ddr23phy_reg [647] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[647]_net ,
		/* ro_ddr23phy_reg [646] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[646]_net ,
		/* ro_ddr23phy_reg [645] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[645]_net ,
		/* ro_ddr23phy_reg [644] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[644]_net ,
		/* ro_ddr23phy_reg [643] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[643]_net ,
		/* ro_ddr23phy_reg [642] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[642]_net ,
		/* ro_ddr23phy_reg [641] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[641]_net ,
		/* ro_ddr23phy_reg [640] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[640]_net ,
		/* ro_ddr23phy_reg [639] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[639]_net ,
		/* ro_ddr23phy_reg [638] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[638]_net ,
		/* ro_ddr23phy_reg [637] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[637]_net ,
		/* ro_ddr23phy_reg [636] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[636]_net ,
		/* ro_ddr23phy_reg [635] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[635]_net ,
		/* ro_ddr23phy_reg [634] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[634]_net ,
		/* ro_ddr23phy_reg [633] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[633]_net ,
		/* ro_ddr23phy_reg [632] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[632]_net ,
		/* ro_ddr23phy_reg [631] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[631]_net ,
		/* ro_ddr23phy_reg [630] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[630]_net ,
		/* ro_ddr23phy_reg [629] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[629]_net ,
		/* ro_ddr23phy_reg [628] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[628]_net ,
		/* ro_ddr23phy_reg [627] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[627]_net ,
		/* ro_ddr23phy_reg [626] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[626]_net ,
		/* ro_ddr23phy_reg [625] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[625]_net ,
		/* ro_ddr23phy_reg [624] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[624]_net ,
		/* ro_ddr23phy_reg [623] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[623]_net ,
		/* ro_ddr23phy_reg [622] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[622]_net ,
		/* ro_ddr23phy_reg [621] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[621]_net ,
		/* ro_ddr23phy_reg [620] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[620]_net ,
		/* ro_ddr23phy_reg [619] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[619]_net ,
		/* ro_ddr23phy_reg [618] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[618]_net ,
		/* ro_ddr23phy_reg [617] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[617]_net ,
		/* ro_ddr23phy_reg [616] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[616]_net ,
		/* ro_ddr23phy_reg [615] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[615]_net ,
		/* ro_ddr23phy_reg [614] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[614]_net ,
		/* ro_ddr23phy_reg [613] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[613]_net ,
		/* ro_ddr23phy_reg [612] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[612]_net ,
		/* ro_ddr23phy_reg [611] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[611]_net ,
		/* ro_ddr23phy_reg [610] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[610]_net ,
		/* ro_ddr23phy_reg [609] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[609]_net ,
		/* ro_ddr23phy_reg [608] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[608]_net ,
		/* ro_ddr23phy_reg [607] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[607]_net ,
		/* ro_ddr23phy_reg [606] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[606]_net ,
		/* ro_ddr23phy_reg [605] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[605]_net ,
		/* ro_ddr23phy_reg [604] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[604]_net ,
		/* ro_ddr23phy_reg [603] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[603]_net ,
		/* ro_ddr23phy_reg [602] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[602]_net ,
		/* ro_ddr23phy_reg [601] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[601]_net ,
		/* ro_ddr23phy_reg [600] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[600]_net ,
		/* ro_ddr23phy_reg [599] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[599]_net ,
		/* ro_ddr23phy_reg [598] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[598]_net ,
		/* ro_ddr23phy_reg [597] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[597]_net ,
		/* ro_ddr23phy_reg [596] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[596]_net ,
		/* ro_ddr23phy_reg [595] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[595]_net ,
		/* ro_ddr23phy_reg [594] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[594]_net ,
		/* ro_ddr23phy_reg [593] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[593]_net ,
		/* ro_ddr23phy_reg [592] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[592]_net ,
		/* ro_ddr23phy_reg [591] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[591]_net ,
		/* ro_ddr23phy_reg [590] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[590]_net ,
		/* ro_ddr23phy_reg [589] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[589]_net ,
		/* ro_ddr23phy_reg [588] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[588]_net ,
		/* ro_ddr23phy_reg [587] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[587]_net ,
		/* ro_ddr23phy_reg [586] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[586]_net ,
		/* ro_ddr23phy_reg [585] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[585]_net ,
		/* ro_ddr23phy_reg [584] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[584]_net ,
		/* ro_ddr23phy_reg [583] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[583]_net ,
		/* ro_ddr23phy_reg [582] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[582]_net ,
		/* ro_ddr23phy_reg [581] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[581]_net ,
		/* ro_ddr23phy_reg [580] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[580]_net ,
		/* ro_ddr23phy_reg [579] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[579]_net ,
		/* ro_ddr23phy_reg [578] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[578]_net ,
		/* ro_ddr23phy_reg [577] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[577]_net ,
		/* ro_ddr23phy_reg [576] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[576]_net ,
		/* ro_ddr23phy_reg [575] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[575]_net ,
		/* ro_ddr23phy_reg [574] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[574]_net ,
		/* ro_ddr23phy_reg [573] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[573]_net ,
		/* ro_ddr23phy_reg [572] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[572]_net ,
		/* ro_ddr23phy_reg [571] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[571]_net ,
		/* ro_ddr23phy_reg [570] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[570]_net ,
		/* ro_ddr23phy_reg [569] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[569]_net ,
		/* ro_ddr23phy_reg [568] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[568]_net ,
		/* ro_ddr23phy_reg [567] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[567]_net ,
		/* ro_ddr23phy_reg [566] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[566]_net ,
		/* ro_ddr23phy_reg [565] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[565]_net ,
		/* ro_ddr23phy_reg [564] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[564]_net ,
		/* ro_ddr23phy_reg [563] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[563]_net ,
		/* ro_ddr23phy_reg [562] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[562]_net ,
		/* ro_ddr23phy_reg [561] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[561]_net ,
		/* ro_ddr23phy_reg [560] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[560]_net ,
		/* ro_ddr23phy_reg [559] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[559]_net ,
		/* ro_ddr23phy_reg [558] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[558]_net ,
		/* ro_ddr23phy_reg [557] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[557]_net ,
		/* ro_ddr23phy_reg [556] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[556]_net ,
		/* ro_ddr23phy_reg [555] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[555]_net ,
		/* ro_ddr23phy_reg [554] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[554]_net ,
		/* ro_ddr23phy_reg [553] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[553]_net ,
		/* ro_ddr23phy_reg [552] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[552]_net ,
		/* ro_ddr23phy_reg [551] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[551]_net ,
		/* ro_ddr23phy_reg [550] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[550]_net ,
		/* ro_ddr23phy_reg [549] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[549]_net ,
		/* ro_ddr23phy_reg [548] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[548]_net ,
		/* ro_ddr23phy_reg [547] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[547]_net ,
		/* ro_ddr23phy_reg [546] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[546]_net ,
		/* ro_ddr23phy_reg [545] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[545]_net ,
		/* ro_ddr23phy_reg [544] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[544]_net ,
		/* ro_ddr23phy_reg [543] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[543]_net ,
		/* ro_ddr23phy_reg [542] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[542]_net ,
		/* ro_ddr23phy_reg [541] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[541]_net ,
		/* ro_ddr23phy_reg [540] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[540]_net ,
		/* ro_ddr23phy_reg [539] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[539]_net ,
		/* ro_ddr23phy_reg [538] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[538]_net ,
		/* ro_ddr23phy_reg [537] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[537]_net ,
		/* ro_ddr23phy_reg [536] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[536]_net ,
		/* ro_ddr23phy_reg [535] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[535]_net ,
		/* ro_ddr23phy_reg [534] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[534]_net ,
		/* ro_ddr23phy_reg [533] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[533]_net ,
		/* ro_ddr23phy_reg [532] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[532]_net ,
		/* ro_ddr23phy_reg [531] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[531]_net ,
		/* ro_ddr23phy_reg [530] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[530]_net ,
		/* ro_ddr23phy_reg [529] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[529]_net ,
		/* ro_ddr23phy_reg [528] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[528]_net ,
		/* ro_ddr23phy_reg [527] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[527]_net ,
		/* ro_ddr23phy_reg [526] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[526]_net ,
		/* ro_ddr23phy_reg [525] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[525]_net ,
		/* ro_ddr23phy_reg [524] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[524]_net ,
		/* ro_ddr23phy_reg [523] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[523]_net ,
		/* ro_ddr23phy_reg [522] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[522]_net ,
		/* ro_ddr23phy_reg [521] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[521]_net ,
		/* ro_ddr23phy_reg [520] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[520]_net ,
		/* ro_ddr23phy_reg [519] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[519]_net ,
		/* ro_ddr23phy_reg [518] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[518]_net ,
		/* ro_ddr23phy_reg [517] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[517]_net ,
		/* ro_ddr23phy_reg [516] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[516]_net ,
		/* ro_ddr23phy_reg [515] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[515]_net ,
		/* ro_ddr23phy_reg [514] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[514]_net ,
		/* ro_ddr23phy_reg [513] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[513]_net ,
		/* ro_ddr23phy_reg [512] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[512]_net ,
		/* ro_ddr23phy_reg [511] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[511]_net ,
		/* ro_ddr23phy_reg [510] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[510]_net ,
		/* ro_ddr23phy_reg [509] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[509]_net ,
		/* ro_ddr23phy_reg [508] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[508]_net ,
		/* ro_ddr23phy_reg [507] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[507]_net ,
		/* ro_ddr23phy_reg [506] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[506]_net ,
		/* ro_ddr23phy_reg [505] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[505]_net ,
		/* ro_ddr23phy_reg [504] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[504]_net ,
		/* ro_ddr23phy_reg [503] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[503]_net ,
		/* ro_ddr23phy_reg [502] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[502]_net ,
		/* ro_ddr23phy_reg [501] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[501]_net ,
		/* ro_ddr23phy_reg [500] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[500]_net ,
		/* ro_ddr23phy_reg [499] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[499]_net ,
		/* ro_ddr23phy_reg [498] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[498]_net ,
		/* ro_ddr23phy_reg [497] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[497]_net ,
		/* ro_ddr23phy_reg [496] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[496]_net ,
		/* ro_ddr23phy_reg [495] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[495]_net ,
		/* ro_ddr23phy_reg [494] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[494]_net ,
		/* ro_ddr23phy_reg [493] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[493]_net ,
		/* ro_ddr23phy_reg [492] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[492]_net ,
		/* ro_ddr23phy_reg [491] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[491]_net ,
		/* ro_ddr23phy_reg [490] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[490]_net ,
		/* ro_ddr23phy_reg [489] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[489]_net ,
		/* ro_ddr23phy_reg [488] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[488]_net ,
		/* ro_ddr23phy_reg [487] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[487]_net ,
		/* ro_ddr23phy_reg [486] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[486]_net ,
		/* ro_ddr23phy_reg [485] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[485]_net ,
		/* ro_ddr23phy_reg [484] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[484]_net ,
		/* ro_ddr23phy_reg [483] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[483]_net ,
		/* ro_ddr23phy_reg [482] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[482]_net ,
		/* ro_ddr23phy_reg [481] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[481]_net ,
		/* ro_ddr23phy_reg [480] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[480]_net ,
		/* ro_ddr23phy_reg [479] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[479]_net ,
		/* ro_ddr23phy_reg [478] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[478]_net ,
		/* ro_ddr23phy_reg [477] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[477]_net ,
		/* ro_ddr23phy_reg [476] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[476]_net ,
		/* ro_ddr23phy_reg [475] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[475]_net ,
		/* ro_ddr23phy_reg [474] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[474]_net ,
		/* ro_ddr23phy_reg [473] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[473]_net ,
		/* ro_ddr23phy_reg [472] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[472]_net ,
		/* ro_ddr23phy_reg [471] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[471]_net ,
		/* ro_ddr23phy_reg [470] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[470]_net ,
		/* ro_ddr23phy_reg [469] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[469]_net ,
		/* ro_ddr23phy_reg [468] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[468]_net ,
		/* ro_ddr23phy_reg [467] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[467]_net ,
		/* ro_ddr23phy_reg [466] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[466]_net ,
		/* ro_ddr23phy_reg [465] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[465]_net ,
		/* ro_ddr23phy_reg [464] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[464]_net ,
		/* ro_ddr23phy_reg [463] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[463]_net ,
		/* ro_ddr23phy_reg [462] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[462]_net ,
		/* ro_ddr23phy_reg [461] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[461]_net ,
		/* ro_ddr23phy_reg [460] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[460]_net ,
		/* ro_ddr23phy_reg [459] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[459]_net ,
		/* ro_ddr23phy_reg [458] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[458]_net ,
		/* ro_ddr23phy_reg [457] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[457]_net ,
		/* ro_ddr23phy_reg [456] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[456]_net ,
		/* ro_ddr23phy_reg [455] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[455]_net ,
		/* ro_ddr23phy_reg [454] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[454]_net ,
		/* ro_ddr23phy_reg [453] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[453]_net ,
		/* ro_ddr23phy_reg [452] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[452]_net ,
		/* ro_ddr23phy_reg [451] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[451]_net ,
		/* ro_ddr23phy_reg [450] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[450]_net ,
		/* ro_ddr23phy_reg [449] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[449]_net ,
		/* ro_ddr23phy_reg [448] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[448]_net ,
		/* ro_ddr23phy_reg [447] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[447]_net ,
		/* ro_ddr23phy_reg [446] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[446]_net ,
		/* ro_ddr23phy_reg [445] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[445]_net ,
		/* ro_ddr23phy_reg [444] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[444]_net ,
		/* ro_ddr23phy_reg [443] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[443]_net ,
		/* ro_ddr23phy_reg [442] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[442]_net ,
		/* ro_ddr23phy_reg [441] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[441]_net ,
		/* ro_ddr23phy_reg [440] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[440]_net ,
		/* ro_ddr23phy_reg [439] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[439]_net ,
		/* ro_ddr23phy_reg [438] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[438]_net ,
		/* ro_ddr23phy_reg [437] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[437]_net ,
		/* ro_ddr23phy_reg [436] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[436]_net ,
		/* ro_ddr23phy_reg [435] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[435]_net ,
		/* ro_ddr23phy_reg [434] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[434]_net ,
		/* ro_ddr23phy_reg [433] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[433]_net ,
		/* ro_ddr23phy_reg [432] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[432]_net ,
		/* ro_ddr23phy_reg [431] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[431]_net ,
		/* ro_ddr23phy_reg [430] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[430]_net ,
		/* ro_ddr23phy_reg [429] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[429]_net ,
		/* ro_ddr23phy_reg [428] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[428]_net ,
		/* ro_ddr23phy_reg [427] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[427]_net ,
		/* ro_ddr23phy_reg [426] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[426]_net ,
		/* ro_ddr23phy_reg [425] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[425]_net ,
		/* ro_ddr23phy_reg [424] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[424]_net ,
		/* ro_ddr23phy_reg [423] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[423]_net ,
		/* ro_ddr23phy_reg [422] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[422]_net ,
		/* ro_ddr23phy_reg [421] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[421]_net ,
		/* ro_ddr23phy_reg [420] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[420]_net ,
		/* ro_ddr23phy_reg [419] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[419]_net ,
		/* ro_ddr23phy_reg [418] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[418]_net ,
		/* ro_ddr23phy_reg [417] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[417]_net ,
		/* ro_ddr23phy_reg [416] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[416]_net ,
		/* ro_ddr23phy_reg [415] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[415]_net ,
		/* ro_ddr23phy_reg [414] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[414]_net ,
		/* ro_ddr23phy_reg [413] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[413]_net ,
		/* ro_ddr23phy_reg [412] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[412]_net ,
		/* ro_ddr23phy_reg [411] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[411]_net ,
		/* ro_ddr23phy_reg [410] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[410]_net ,
		/* ro_ddr23phy_reg [409] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[409]_net ,
		/* ro_ddr23phy_reg [408] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[408]_net ,
		/* ro_ddr23phy_reg [407] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[407]_net ,
		/* ro_ddr23phy_reg [406] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[406]_net ,
		/* ro_ddr23phy_reg [405] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[405]_net ,
		/* ro_ddr23phy_reg [404] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[404]_net ,
		/* ro_ddr23phy_reg [403] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[403]_net ,
		/* ro_ddr23phy_reg [402] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[402]_net ,
		/* ro_ddr23phy_reg [401] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[401]_net ,
		/* ro_ddr23phy_reg [400] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[400]_net ,
		/* ro_ddr23phy_reg [399] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[399]_net ,
		/* ro_ddr23phy_reg [398] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[398]_net ,
		/* ro_ddr23phy_reg [397] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[397]_net ,
		/* ro_ddr23phy_reg [396] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[396]_net ,
		/* ro_ddr23phy_reg [395] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[395]_net ,
		/* ro_ddr23phy_reg [394] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[394]_net ,
		/* ro_ddr23phy_reg [393] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[393]_net ,
		/* ro_ddr23phy_reg [392] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[392]_net ,
		/* ro_ddr23phy_reg [391] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[391]_net ,
		/* ro_ddr23phy_reg [390] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[390]_net ,
		/* ro_ddr23phy_reg [389] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[389]_net ,
		/* ro_ddr23phy_reg [388] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[388]_net ,
		/* ro_ddr23phy_reg [387] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[387]_net ,
		/* ro_ddr23phy_reg [386] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[386]_net ,
		/* ro_ddr23phy_reg [385] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[385]_net ,
		/* ro_ddr23phy_reg [384] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[384]_net ,
		/* ro_ddr23phy_reg [383] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[383]_net ,
		/* ro_ddr23phy_reg [382] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[382]_net ,
		/* ro_ddr23phy_reg [381] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[381]_net ,
		/* ro_ddr23phy_reg [380] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[380]_net ,
		/* ro_ddr23phy_reg [379] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[379]_net ,
		/* ro_ddr23phy_reg [378] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[378]_net ,
		/* ro_ddr23phy_reg [377] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[377]_net ,
		/* ro_ddr23phy_reg [376] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[376]_net ,
		/* ro_ddr23phy_reg [375] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[375]_net ,
		/* ro_ddr23phy_reg [374] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[374]_net ,
		/* ro_ddr23phy_reg [373] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[373]_net ,
		/* ro_ddr23phy_reg [372] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[372]_net ,
		/* ro_ddr23phy_reg [371] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[371]_net ,
		/* ro_ddr23phy_reg [370] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[370]_net ,
		/* ro_ddr23phy_reg [369] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[369]_net ,
		/* ro_ddr23phy_reg [368] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[368]_net ,
		/* ro_ddr23phy_reg [367] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[367]_net ,
		/* ro_ddr23phy_reg [366] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[366]_net ,
		/* ro_ddr23phy_reg [365] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[365]_net ,
		/* ro_ddr23phy_reg [364] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[364]_net ,
		/* ro_ddr23phy_reg [363] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[363]_net ,
		/* ro_ddr23phy_reg [362] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[362]_net ,
		/* ro_ddr23phy_reg [361] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[361]_net ,
		/* ro_ddr23phy_reg [360] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[360]_net ,
		/* ro_ddr23phy_reg [359] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[359]_net ,
		/* ro_ddr23phy_reg [358] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[358]_net ,
		/* ro_ddr23phy_reg [357] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[357]_net ,
		/* ro_ddr23phy_reg [356] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[356]_net ,
		/* ro_ddr23phy_reg [355] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[355]_net ,
		/* ro_ddr23phy_reg [354] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[354]_net ,
		/* ro_ddr23phy_reg [353] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[353]_net ,
		/* ro_ddr23phy_reg [352] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[352]_net ,
		/* ro_ddr23phy_reg [351] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[351]_net ,
		/* ro_ddr23phy_reg [350] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[350]_net ,
		/* ro_ddr23phy_reg [349] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[349]_net ,
		/* ro_ddr23phy_reg [348] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[348]_net ,
		/* ro_ddr23phy_reg [347] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[347]_net ,
		/* ro_ddr23phy_reg [346] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[346]_net ,
		/* ro_ddr23phy_reg [345] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[345]_net ,
		/* ro_ddr23phy_reg [344] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[344]_net ,
		/* ro_ddr23phy_reg [343] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[343]_net ,
		/* ro_ddr23phy_reg [342] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[342]_net ,
		/* ro_ddr23phy_reg [341] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[341]_net ,
		/* ro_ddr23phy_reg [340] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[340]_net ,
		/* ro_ddr23phy_reg [339] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[339]_net ,
		/* ro_ddr23phy_reg [338] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[338]_net ,
		/* ro_ddr23phy_reg [337] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[337]_net ,
		/* ro_ddr23phy_reg [336] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[336]_net ,
		/* ro_ddr23phy_reg [335] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[335]_net ,
		/* ro_ddr23phy_reg [334] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[334]_net ,
		/* ro_ddr23phy_reg [333] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[333]_net ,
		/* ro_ddr23phy_reg [332] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[332]_net ,
		/* ro_ddr23phy_reg [331] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[331]_net ,
		/* ro_ddr23phy_reg [330] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[330]_net ,
		/* ro_ddr23phy_reg [329] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[329]_net ,
		/* ro_ddr23phy_reg [328] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[328]_net ,
		/* ro_ddr23phy_reg [327] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[327]_net ,
		/* ro_ddr23phy_reg [326] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[326]_net ,
		/* ro_ddr23phy_reg [325] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[325]_net ,
		/* ro_ddr23phy_reg [324] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[324]_net ,
		/* ro_ddr23phy_reg [323] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[323]_net ,
		/* ro_ddr23phy_reg [322] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[322]_net ,
		/* ro_ddr23phy_reg [321] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[321]_net ,
		/* ro_ddr23phy_reg [320] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[320]_net ,
		/* ro_ddr23phy_reg [319] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[319]_net ,
		/* ro_ddr23phy_reg [318] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[318]_net ,
		/* ro_ddr23phy_reg [317] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[317]_net ,
		/* ro_ddr23phy_reg [316] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[316]_net ,
		/* ro_ddr23phy_reg [315] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[315]_net ,
		/* ro_ddr23phy_reg [314] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[314]_net ,
		/* ro_ddr23phy_reg [313] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[313]_net ,
		/* ro_ddr23phy_reg [312] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[312]_net ,
		/* ro_ddr23phy_reg [311] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[311]_net ,
		/* ro_ddr23phy_reg [310] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[310]_net ,
		/* ro_ddr23phy_reg [309] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[309]_net ,
		/* ro_ddr23phy_reg [308] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[308]_net ,
		/* ro_ddr23phy_reg [307] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[307]_net ,
		/* ro_ddr23phy_reg [306] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[306]_net ,
		/* ro_ddr23phy_reg [305] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[305]_net ,
		/* ro_ddr23phy_reg [304] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[304]_net ,
		/* ro_ddr23phy_reg [303] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[303]_net ,
		/* ro_ddr23phy_reg [302] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[302]_net ,
		/* ro_ddr23phy_reg [301] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[301]_net ,
		/* ro_ddr23phy_reg [300] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[300]_net ,
		/* ro_ddr23phy_reg [299] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[299]_net ,
		/* ro_ddr23phy_reg [298] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[298]_net ,
		/* ro_ddr23phy_reg [297] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[297]_net ,
		/* ro_ddr23phy_reg [296] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[296]_net ,
		/* ro_ddr23phy_reg [295] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[295]_net ,
		/* ro_ddr23phy_reg [294] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[294]_net ,
		/* ro_ddr23phy_reg [293] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[293]_net ,
		/* ro_ddr23phy_reg [292] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[292]_net ,
		/* ro_ddr23phy_reg [291] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[291]_net ,
		/* ro_ddr23phy_reg [290] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[290]_net ,
		/* ro_ddr23phy_reg [289] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[289]_net ,
		/* ro_ddr23phy_reg [288] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[288]_net ,
		/* ro_ddr23phy_reg [287] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[287]_net ,
		/* ro_ddr23phy_reg [286] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[286]_net ,
		/* ro_ddr23phy_reg [285] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[285]_net ,
		/* ro_ddr23phy_reg [284] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[284]_net ,
		/* ro_ddr23phy_reg [283] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[283]_net ,
		/* ro_ddr23phy_reg [282] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[282]_net ,
		/* ro_ddr23phy_reg [281] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[281]_net ,
		/* ro_ddr23phy_reg [280] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[280]_net ,
		/* ro_ddr23phy_reg [279] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[279]_net ,
		/* ro_ddr23phy_reg [278] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[278]_net ,
		/* ro_ddr23phy_reg [277] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[277]_net ,
		/* ro_ddr23phy_reg [276] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[276]_net ,
		/* ro_ddr23phy_reg [275] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[275]_net ,
		/* ro_ddr23phy_reg [274] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[274]_net ,
		/* ro_ddr23phy_reg [273] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[273]_net ,
		/* ro_ddr23phy_reg [272] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[272]_net ,
		/* ro_ddr23phy_reg [271] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[271]_net ,
		/* ro_ddr23phy_reg [270] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[270]_net ,
		/* ro_ddr23phy_reg [269] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[269]_net ,
		/* ro_ddr23phy_reg [268] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[268]_net ,
		/* ro_ddr23phy_reg [267] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[267]_net ,
		/* ro_ddr23phy_reg [266] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[266]_net ,
		/* ro_ddr23phy_reg [265] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[265]_net ,
		/* ro_ddr23phy_reg [264] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[264]_net ,
		/* ro_ddr23phy_reg [263] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[263]_net ,
		/* ro_ddr23phy_reg [262] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[262]_net ,
		/* ro_ddr23phy_reg [261] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[261]_net ,
		/* ro_ddr23phy_reg [260] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[260]_net ,
		/* ro_ddr23phy_reg [259] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[259]_net ,
		/* ro_ddr23phy_reg [258] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[258]_net ,
		/* ro_ddr23phy_reg [257] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[257]_net ,
		/* ro_ddr23phy_reg [256] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[256]_net ,
		/* ro_ddr23phy_reg [255] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[255]_net ,
		/* ro_ddr23phy_reg [254] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[254]_net ,
		/* ro_ddr23phy_reg [253] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[253]_net ,
		/* ro_ddr23phy_reg [252] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[252]_net ,
		/* ro_ddr23phy_reg [251] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[251]_net ,
		/* ro_ddr23phy_reg [250] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[250]_net ,
		/* ro_ddr23phy_reg [249] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[249]_net ,
		/* ro_ddr23phy_reg [248] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[248]_net ,
		/* ro_ddr23phy_reg [247] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[247]_net ,
		/* ro_ddr23phy_reg [246] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[246]_net ,
		/* ro_ddr23phy_reg [245] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[245]_net ,
		/* ro_ddr23phy_reg [244] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[244]_net ,
		/* ro_ddr23phy_reg [243] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[243]_net ,
		/* ro_ddr23phy_reg [242] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[242]_net ,
		/* ro_ddr23phy_reg [241] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[241]_net ,
		/* ro_ddr23phy_reg [240] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[240]_net ,
		/* ro_ddr23phy_reg [239] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[239]_net ,
		/* ro_ddr23phy_reg [238] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[238]_net ,
		/* ro_ddr23phy_reg [237] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[237]_net ,
		/* ro_ddr23phy_reg [236] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[236]_net ,
		/* ro_ddr23phy_reg [235] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[235]_net ,
		/* ro_ddr23phy_reg [234] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[234]_net ,
		/* ro_ddr23phy_reg [233] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[233]_net ,
		/* ro_ddr23phy_reg [232] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[232]_net ,
		/* ro_ddr23phy_reg [231] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[231]_net ,
		/* ro_ddr23phy_reg [230] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[230]_net ,
		/* ro_ddr23phy_reg [229] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[229]_net ,
		/* ro_ddr23phy_reg [228] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[228]_net ,
		/* ro_ddr23phy_reg [227] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[227]_net ,
		/* ro_ddr23phy_reg [226] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[226]_net ,
		/* ro_ddr23phy_reg [225] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[225]_net ,
		/* ro_ddr23phy_reg [224] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[224]_net ,
		/* ro_ddr23phy_reg [223] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[223]_net ,
		/* ro_ddr23phy_reg [222] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[222]_net ,
		/* ro_ddr23phy_reg [221] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[221]_net ,
		/* ro_ddr23phy_reg [220] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[220]_net ,
		/* ro_ddr23phy_reg [219] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[219]_net ,
		/* ro_ddr23phy_reg [218] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[218]_net ,
		/* ro_ddr23phy_reg [217] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[217]_net ,
		/* ro_ddr23phy_reg [216] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[216]_net ,
		/* ro_ddr23phy_reg [215] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[215]_net ,
		/* ro_ddr23phy_reg [214] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[214]_net ,
		/* ro_ddr23phy_reg [213] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[213]_net ,
		/* ro_ddr23phy_reg [212] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[212]_net ,
		/* ro_ddr23phy_reg [211] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[211]_net ,
		/* ro_ddr23phy_reg [210] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[210]_net ,
		/* ro_ddr23phy_reg [209] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[209]_net ,
		/* ro_ddr23phy_reg [208] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[208]_net ,
		/* ro_ddr23phy_reg [207] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[207]_net ,
		/* ro_ddr23phy_reg [206] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[206]_net ,
		/* ro_ddr23phy_reg [205] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[205]_net ,
		/* ro_ddr23phy_reg [204] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[204]_net ,
		/* ro_ddr23phy_reg [203] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[203]_net ,
		/* ro_ddr23phy_reg [202] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[202]_net ,
		/* ro_ddr23phy_reg [201] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[201]_net ,
		/* ro_ddr23phy_reg [200] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[200]_net ,
		/* ro_ddr23phy_reg [199] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[199]_net ,
		/* ro_ddr23phy_reg [198] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[198]_net ,
		/* ro_ddr23phy_reg [197] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[197]_net ,
		/* ro_ddr23phy_reg [196] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[196]_net ,
		/* ro_ddr23phy_reg [195] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[195]_net ,
		/* ro_ddr23phy_reg [194] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[194]_net ,
		/* ro_ddr23phy_reg [193] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[193]_net ,
		/* ro_ddr23phy_reg [192] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[192]_net ,
		/* ro_ddr23phy_reg [191] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[191]_net ,
		/* ro_ddr23phy_reg [190] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[190]_net ,
		/* ro_ddr23phy_reg [189] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[189]_net ,
		/* ro_ddr23phy_reg [188] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[188]_net ,
		/* ro_ddr23phy_reg [187] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[187]_net ,
		/* ro_ddr23phy_reg [186] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[186]_net ,
		/* ro_ddr23phy_reg [185] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[185]_net ,
		/* ro_ddr23phy_reg [184] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[184]_net ,
		/* ro_ddr23phy_reg [183] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[183]_net ,
		/* ro_ddr23phy_reg [182] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[182]_net ,
		/* ro_ddr23phy_reg [181] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[181]_net ,
		/* ro_ddr23phy_reg [180] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[180]_net ,
		/* ro_ddr23phy_reg [179] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[179]_net ,
		/* ro_ddr23phy_reg [178] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[178]_net ,
		/* ro_ddr23phy_reg [177] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[177]_net ,
		/* ro_ddr23phy_reg [176] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[176]_net ,
		/* ro_ddr23phy_reg [175] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[175]_net ,
		/* ro_ddr23phy_reg [174] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[174]_net ,
		/* ro_ddr23phy_reg [173] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[173]_net ,
		/* ro_ddr23phy_reg [172] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[172]_net ,
		/* ro_ddr23phy_reg [171] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[171]_net ,
		/* ro_ddr23phy_reg [170] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[170]_net ,
		/* ro_ddr23phy_reg [169] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[169]_net ,
		/* ro_ddr23phy_reg [168] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[168]_net ,
		/* ro_ddr23phy_reg [167] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[167]_net ,
		/* ro_ddr23phy_reg [166] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[166]_net ,
		/* ro_ddr23phy_reg [165] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[165]_net ,
		/* ro_ddr23phy_reg [164] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[164]_net ,
		/* ro_ddr23phy_reg [163] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[163]_net ,
		/* ro_ddr23phy_reg [162] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[162]_net ,
		/* ro_ddr23phy_reg [161] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[161]_net ,
		/* ro_ddr23phy_reg [160] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[160]_net ,
		/* ro_ddr23phy_reg [159] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[159]_net ,
		/* ro_ddr23phy_reg [158] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[158]_net ,
		/* ro_ddr23phy_reg [157] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[157]_net ,
		/* ro_ddr23phy_reg [156] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[156]_net ,
		/* ro_ddr23phy_reg [155] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[155]_net ,
		/* ro_ddr23phy_reg [154] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[154]_net ,
		/* ro_ddr23phy_reg [153] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[153]_net ,
		/* ro_ddr23phy_reg [152] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[152]_net ,
		/* ro_ddr23phy_reg [151] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[151]_net ,
		/* ro_ddr23phy_reg [150] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[150]_net ,
		/* ro_ddr23phy_reg [149] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[149]_net ,
		/* ro_ddr23phy_reg [148] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[148]_net ,
		/* ro_ddr23phy_reg [147] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[147]_net ,
		/* ro_ddr23phy_reg [146] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[146]_net ,
		/* ro_ddr23phy_reg [145] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[145]_net ,
		/* ro_ddr23phy_reg [144] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[144]_net ,
		/* ro_ddr23phy_reg [143] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[143]_net ,
		/* ro_ddr23phy_reg [142] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[142]_net ,
		/* ro_ddr23phy_reg [141] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[141]_net ,
		/* ro_ddr23phy_reg [140] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[140]_net ,
		/* ro_ddr23phy_reg [139] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[139]_net ,
		/* ro_ddr23phy_reg [138] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[138]_net ,
		/* ro_ddr23phy_reg [137] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[137]_net ,
		/* ro_ddr23phy_reg [136] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[136]_net ,
		/* ro_ddr23phy_reg [135] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[135]_net ,
		/* ro_ddr23phy_reg [134] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[134]_net ,
		/* ro_ddr23phy_reg [133] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[133]_net ,
		/* ro_ddr23phy_reg [132] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[132]_net ,
		/* ro_ddr23phy_reg [131] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[131]_net ,
		/* ro_ddr23phy_reg [130] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[130]_net ,
		/* ro_ddr23phy_reg [129] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[129]_net ,
		/* ro_ddr23phy_reg [128] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[128]_net ,
		/* ro_ddr23phy_reg [127] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[127]_net ,
		/* ro_ddr23phy_reg [126] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[126]_net ,
		/* ro_ddr23phy_reg [125] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[125]_net ,
		/* ro_ddr23phy_reg [124] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[124]_net ,
		/* ro_ddr23phy_reg [123] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[123]_net ,
		/* ro_ddr23phy_reg [122] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[122]_net ,
		/* ro_ddr23phy_reg [121] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[121]_net ,
		/* ro_ddr23phy_reg [120] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[120]_net ,
		/* ro_ddr23phy_reg [119] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[119]_net ,
		/* ro_ddr23phy_reg [118] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[118]_net ,
		/* ro_ddr23phy_reg [117] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[117]_net ,
		/* ro_ddr23phy_reg [116] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[116]_net ,
		/* ro_ddr23phy_reg [115] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[115]_net ,
		/* ro_ddr23phy_reg [114] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[114]_net ,
		/* ro_ddr23phy_reg [113] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[113]_net ,
		/* ro_ddr23phy_reg [112] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[112]_net ,
		/* ro_ddr23phy_reg [111] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[111]_net ,
		/* ro_ddr23phy_reg [110] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[110]_net ,
		/* ro_ddr23phy_reg [109] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[109]_net ,
		/* ro_ddr23phy_reg [108] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[108]_net ,
		/* ro_ddr23phy_reg [107] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[107]_net ,
		/* ro_ddr23phy_reg [106] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[106]_net ,
		/* ro_ddr23phy_reg [105] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[105]_net ,
		/* ro_ddr23phy_reg [104] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[104]_net ,
		/* ro_ddr23phy_reg [103] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[103]_net ,
		/* ro_ddr23phy_reg [102] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[102]_net ,
		/* ro_ddr23phy_reg [101] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[101]_net ,
		/* ro_ddr23phy_reg [100] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[100]_net ,
		/* ro_ddr23phy_reg [99] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[99]_net ,
		/* ro_ddr23phy_reg [98] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[98]_net ,
		/* ro_ddr23phy_reg [97] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[97]_net ,
		/* ro_ddr23phy_reg [96] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[96]_net ,
		/* ro_ddr23phy_reg [95] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[95]_net ,
		/* ro_ddr23phy_reg [94] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[94]_net ,
		/* ro_ddr23phy_reg [93] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[93]_net ,
		/* ro_ddr23phy_reg [92] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[92]_net ,
		/* ro_ddr23phy_reg [91] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[91]_net ,
		/* ro_ddr23phy_reg [90] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[90]_net ,
		/* ro_ddr23phy_reg [89] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[89]_net ,
		/* ro_ddr23phy_reg [88] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[88]_net ,
		/* ro_ddr23phy_reg [87] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[87]_net ,
		/* ro_ddr23phy_reg [86] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[86]_net ,
		/* ro_ddr23phy_reg [85] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[85]_net ,
		/* ro_ddr23phy_reg [84] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[84]_net ,
		/* ro_ddr23phy_reg [83] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[83]_net ,
		/* ro_ddr23phy_reg [82] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[82]_net ,
		/* ro_ddr23phy_reg [81] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[81]_net ,
		/* ro_ddr23phy_reg [80] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[80]_net ,
		/* ro_ddr23phy_reg [79] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[79]_net ,
		/* ro_ddr23phy_reg [78] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[78]_net ,
		/* ro_ddr23phy_reg [77] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[77]_net ,
		/* ro_ddr23phy_reg [76] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[76]_net ,
		/* ro_ddr23phy_reg [75] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[75]_net ,
		/* ro_ddr23phy_reg [74] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[74]_net ,
		/* ro_ddr23phy_reg [73] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[73]_net ,
		/* ro_ddr23phy_reg [72] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[72]_net ,
		/* ro_ddr23phy_reg [71] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[71]_net ,
		/* ro_ddr23phy_reg [70] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[70]_net ,
		/* ro_ddr23phy_reg [69] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[69]_net ,
		/* ro_ddr23phy_reg [68] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[68]_net ,
		/* ro_ddr23phy_reg [67] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[67]_net ,
		/* ro_ddr23phy_reg [66] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[66]_net ,
		/* ro_ddr23phy_reg [65] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[65]_net ,
		/* ro_ddr23phy_reg [64] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[64]_net ,
		/* ro_ddr23phy_reg [63] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[63]_net ,
		/* ro_ddr23phy_reg [62] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[62]_net ,
		/* ro_ddr23phy_reg [61] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[61]_net ,
		/* ro_ddr23phy_reg [60] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[60]_net ,
		/* ro_ddr23phy_reg [59] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[59]_net ,
		/* ro_ddr23phy_reg [58] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[58]_net ,
		/* ro_ddr23phy_reg [57] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[57]_net ,
		/* ro_ddr23phy_reg [56] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[56]_net ,
		/* ro_ddr23phy_reg [55] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[55]_net ,
		/* ro_ddr23phy_reg [54] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[54]_net ,
		/* ro_ddr23phy_reg [53] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[53]_net ,
		/* ro_ddr23phy_reg [52] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[52]_net ,
		/* ro_ddr23phy_reg [51] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[51]_net ,
		/* ro_ddr23phy_reg [50] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[50]_net ,
		/* ro_ddr23phy_reg [49] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[49]_net ,
		/* ro_ddr23phy_reg [48] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[48]_net ,
		/* ro_ddr23phy_reg [47] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[47]_net ,
		/* ro_ddr23phy_reg [46] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[46]_net ,
		/* ro_ddr23phy_reg [45] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[45]_net ,
		/* ro_ddr23phy_reg [44] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[44]_net ,
		/* ro_ddr23phy_reg [43] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[43]_net ,
		/* ro_ddr23phy_reg [42] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[42]_net ,
		/* ro_ddr23phy_reg [41] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[41]_net ,
		/* ro_ddr23phy_reg [40] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[40]_net ,
		/* ro_ddr23phy_reg [39] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[39]_net ,
		/* ro_ddr23phy_reg [38] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[38]_net ,
		/* ro_ddr23phy_reg [37] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[37]_net ,
		/* ro_ddr23phy_reg [36] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[36]_net ,
		/* ro_ddr23phy_reg [35] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[35]_net ,
		/* ro_ddr23phy_reg [34] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[34]_net ,
		/* ro_ddr23phy_reg [33] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[33]_net ,
		/* ro_ddr23phy_reg [32] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[32]_net ,
		/* ro_ddr23phy_reg [31] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[31]_net ,
		/* ro_ddr23phy_reg [30] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[30]_net ,
		/* ro_ddr23phy_reg [29] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[29]_net ,
		/* ro_ddr23phy_reg [28] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[28]_net ,
		/* ro_ddr23phy_reg [27] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[27]_net ,
		/* ro_ddr23phy_reg [26] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[26]_net ,
		/* ro_ddr23phy_reg [25] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[25]_net ,
		/* ro_ddr23phy_reg [24] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[24]_net ,
		/* ro_ddr23phy_reg [23] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[23]_net ,
		/* ro_ddr23phy_reg [22] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[22]_net ,
		/* ro_ddr23phy_reg [21] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[21]_net ,
		/* ro_ddr23phy_reg [20] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[20]_net ,
		/* ro_ddr23phy_reg [19] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[19]_net ,
		/* ro_ddr23phy_reg [18] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[18]_net ,
		/* ro_ddr23phy_reg [17] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[17]_net ,
		/* ro_ddr23phy_reg [16] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[16]_net ,
		/* ro_ddr23phy_reg [15] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[15]_net ,
		/* ro_ddr23phy_reg [14] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[14]_net ,
		/* ro_ddr23phy_reg [13] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[13]_net ,
		/* ro_ddr23phy_reg [12] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[12]_net ,
		/* ro_ddr23phy_reg [11] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[11]_net ,
		/* ro_ddr23phy_reg [10] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[10]_net ,
		/* ro_ddr23phy_reg [9] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[9]_net ,
		/* ro_ddr23phy_reg [8] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[8]_net ,
		/* ro_ddr23phy_reg [7] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[7]_net ,
		/* ro_ddr23phy_reg [6] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[6]_net ,
		/* ro_ddr23phy_reg [5] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[5]_net ,
		/* ro_ddr23phy_reg [4] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[4]_net ,
		/* ro_ddr23phy_reg [3] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[3]_net ,
		/* ro_ddr23phy_reg [2] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2]_net ,
		/* ro_ddr23phy_reg [1] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1]_net ,
		/* ro_ddr23phy_reg [0] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[0]_net 
	} )
);
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_reset_n_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_clk_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dm_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dqs_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_addr_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cs_n_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.ddr_phy_pd = 1;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_drvn = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_odt_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_drvp = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.dfi_sphy_sel = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cke_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dm_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cas_n_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_clk_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dqs_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_bank_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_addr_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cs_n_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dq_pd = 32'h0;
defparam u_ddr_v1_u_inst_u_ddr23phy.ddr_phy_iso_en = 1;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dqs_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_odt_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_dr3en = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_we_n_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.phy_test_iddq = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_par_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cke_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dm_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_cas_n_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ras_n_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_bank_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_pdm = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dq_pu = 32'h0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_pdn = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_en = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dqs_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_we_n_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_par_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_hv_en = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dq_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_smt = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_reset_n_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_dm_pd = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ras_n_pu = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_gpio_en = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_odt_ctrl = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_pum = 0;
defparam u_ddr_v1_u_inst_u_ddr23phy.iodc_jtag_ddr_ecc_dq_pu = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_rst_cnt_reg[6]  (
	. di ( \ii06156|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_rst_cnt_reg[0].mclk1b  ),
	. qx ( \u_if_rst_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_rst_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_rst_cnt_reg[0].sr1  )
);
defparam \u_if_rst_cnt_reg[6] .PRESET = 0;
defparam \u_if_rst_cnt_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15]  (
	. di ( \ii06414|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15] .CLKSRSEL = 1'b1;
EMBMUX5S4 C80R65emb5k_misc_1_u6_b_mux (
	. i0 ( \u_if_t_data8_reg[3]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_6 )
);
defparam C80R65emb5k_misc_1_u6_b_mux.SEL = 4'b0000;
CFG_NOTINV \carry_11_ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_6.ainv  )
);
defparam \carry_11_ADD_6.notinv0 .SEL = 1;
FG6X2 ii05741 (
	. f ( {
		/* f [5] (nc) */ nc2572 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2573 ,
		/* f [2] (nc) */ nc2574 ,
		/* f [1] */ \carry_32_ADD_10|s_net ,
		/* f [0] */ \ii05666|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05741|xy_net  )
);
defparam ii05741.mode = 1'b0;
defparam ii05741.config_data = 64'hbbbbffffbbbbffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[53]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54] .CLKSRSEL = 1'b1;
LRAM64 ii05742 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2575 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2576 ,
		/* f [2] (nc) */ nc2577 ,
		/* f [1] */ \carry_32_ADD_11|s_net ,
		/* f [0] */ \ii05666|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05742|xy_net  )
);
defparam ii05742.mode = 3'h0;
defparam ii05742.config_data = 64'hbbbbffffbbbbffff;
FG6X2 ii05743 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[12]|qx_net ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2578 ,
		/* f [1] */ \carry_32_ADD_12|s_net ,
		/* f [0] (nc) */ nc2579 
	} ),
	. x ( ),
	. xy ( \ii05743|xy_net  )
);
defparam ii05743.mode = 1'b0;
defparam ii05743.config_data = 64'h00ff33ffffff33ff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]  (
	. di ( \ii06339|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26] .CLKSRSEL = 1'b1;
FG6X2 ii05744 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[13]|qx_net ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2580 ,
		/* f [1] */ \carry_32_ADD_13|s_net ,
		/* f [0] (nc) */ nc2581 
	} ),
	. x ( ),
	. xy ( \ii05744|xy_net  )
);
defparam ii05744.mode = 1'b0;
defparam ii05744.config_data = 64'h00ff33ffffff33ff;
REG2CKSR \u_if_t_data6_reg[5]  (
	. di ( \PCKRTINSERT_C116R79_lut_0|xy_net  ),
	. mclk0b ( \u_if_t_data2_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data6_reg[5]|qx_net  ),
	. sclk0 ( \u_if_t_data2_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data2_reg[1].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data6_reg[5] .PRESET = 0;
defparam \u_if_t_data6_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_rfdma_cnt_reg[9]  (
	. di ( \ii06070|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[10].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[9] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[9] .CLKSRSEL = 1'b1;
LRAM64 ii05745 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \carry_32_ADD_14|s_net ,
		/* f [4] (nc) */ nc2582 ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[14]|qx_net ,
		/* f [2] (nc) */ nc2583 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \ii05666|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05745|xy_net  )
);
defparam ii05745.mode = 3'h0;
defparam ii05745.config_data = 64'h33bb33bb77ff77ff;
FG6X2 ii05746 (
	. f ( {
		/* f [5] */ \ii05666|xy_net ,
		/* f [4] (nc) */ nc2584 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2585 ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[15]|qx_net ,
		/* f [0] */ \carry_32_ADD_15|s_net 
	} ),
	. x ( ),
	. xy ( \ii05746|xy_net  )
);
defparam ii05746.mode = 1'b0;
defparam ii05746.config_data = 64'h33ff33ff55ff55ff;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii05747 (
	. f ( {
		/* f [5] */ \carry_32_ADD_16|s_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2586 ,
		/* f [2] */ \ii05666|xy_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[16]|qx_net ,
		/* f [0] (nc) */ nc2587 
	} ),
	. x ( ),
	. xy ( \ii05747|xy_net  )
);
defparam ii05747.mode = 1'b0;
defparam ii05747.config_data = 64'h3030ffff3f3fffff;
FG6X2 ii05748 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[17]|qx_net ,
		/* f [4] */ \carry_32_ADD_17|s_net ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] (nc) */ nc2588 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] (nc) */ nc2589 
	} ),
	. x ( ),
	. xy ( \ii05748|xy_net  )
);
defparam ii05748.mode = 1'b0;
defparam ii05748.config_data = 64'h333333ffff33ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6]  (
	. di ( \PCKRTINSERT_C78R56_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_rst_cnt_reg[7]  (
	. di ( \ii06157|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_rst_cnt_reg[0].mclk1b  ),
	. qx ( \u_if_rst_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_rst_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_rst_cnt_reg[0].sr1  )
);
defparam \u_if_rst_cnt_reg[7] .PRESET = 0;
defparam \u_if_rst_cnt_reg[7] .CLKSRSEL = 1'b1;
FG6X2 ii05749 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[18]|qx_net ,
		/* f [4] (nc) */ nc2590 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2591 ,
		/* f [1] */ \carry_32_ADD_18|s_net ,
		/* f [0] */ \ii05666|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05749|xy_net  )
);
defparam ii05749.mode = 1'b0;
defparam ii05749.config_data = 64'h11ff11ffbbffbbff;
FG6X2 ii05750 (
	. f ( {
		/* f [5] */ \ii05666|xy_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2592 ,
		/* f [2] (nc) */ nc2593 ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[19]|qx_net ,
		/* f [0] */ \carry_32_ADD_19|s_net 
	} ),
	. x ( ),
	. xy ( \ii05750|xy_net  )
);
defparam ii05750.mode = 1'b0;
defparam ii05750.config_data = 64'h3333ffff5555ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16]  (
	. di ( \ii06415|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16] .CLKSRSEL = 1'b1;
FG6X2 ii05751 (
	. f ( {
		/* f [5] */ \ii05666|xy_net ,
		/* f [4] (nc) */ nc2594 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2595 ,
		/* f [1] (nc) */ nc2596 ,
		/* f [0] */ \u_FDMA_axi_araddr_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05751|xy_net  )
);
defparam ii05751.mode = 1'b0;
defparam ii05751.config_data = 64'hffffffff55ff55ff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[54]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55] .CLKSRSEL = 1'b1;
FG6X2 ii05752 (
	. f ( {
		/* f [5] (nc) */ nc2597 ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] */ \carry_32_ADD_20|s_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] (nc) */ nc2598 ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[20]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05752|xy_net  )
);
defparam ii05752.mode = 1'b0;
defparam ii05752.config_data = 64'hafaf0fffafaf0fff;
LBUF \u_if_T_S_reg_1__dup_5_.lbuf0  (
	. asr ( \u_if_T_S_reg_1__dup_5_.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_T_S_reg_1__dup_5_.mclk1b  ),
	. sclk ( \u_if_T_S_reg_1__dup_5_.sclk1  ),
	. sr ( )
);
defparam \u_if_T_S_reg_1__dup_5_.lbuf0 .CFG_SYNC = 1;
defparam \u_if_T_S_reg_1__dup_5_.lbuf0 .CFG_LAT = 0;
defparam \u_if_T_S_reg_1__dup_5_.lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_T_S_reg_1__dup_5_.lbuf0 .CFG_INV = 0;
defparam \u_if_T_S_reg_1__dup_5_.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_T_S_reg_1__dup_5_.lbuf0 .CFG_INV_EN = 0;
defparam \u_if_T_S_reg_1__dup_5_.lbuf0 .CFG_EN = 1'b0;
defparam \u_if_T_S_reg_1__dup_5_.lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii05753 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \carry_32_ADD_21|s_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[20]|qx_net ,
		/* f [2] (nc) */ nc2599 ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[21]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05753|xy_net  )
);
defparam ii05753.mode = 1'b0;
defparam ii05753.config_data = 64'h448877bbffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27]  (
	. di ( \ii06341|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27] .CLKSRSEL = 1'b1;
CFGINV C104R79_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C104R79_altinv|o_net  )
);
defparam C104R79_altinv.SEL = 0;
FG6X2 ii05754 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[22]|qx_net ,
		/* f [4] */ \carry_32_ADD_22|s_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[20]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[21]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05754|xy_net  )
);
defparam ii05754.mode = 1'b0;
defparam ii05754.config_data = 64'hcf8fffbf0f4f3f7f;
REG2CKSR \u_if_t_data6_reg[6]  (
	. di ( \ii06220|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data6_reg[6].mclk1b  ),
	. qx ( \u_if_t_data6_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data6_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data6_reg[6].sr1  )
);
defparam \u_if_t_data6_reg[6] .PRESET = 0;
defparam \u_if_t_data6_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii05755 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[22]|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[21]|qx_net ,
		/* f [3] (nc) */ nc2600 ,
		/* f [2] (nc) */ nc2601 ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[20]|qx_net ,
		/* f [0] (nc) */ nc2602 
	} ),
	. x ( ),
	. xy ( \ii05755|xy_net  )
);
defparam ii05755.mode = 1'b0;
defparam ii05755.config_data = 64'h00003333ffffffff;
FG6X2 ii05756 (
	. f ( {
		/* f [5] (nc) */ nc2603 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \carry_32_ADD_23|s_net ,
		/* f [2] */ \ii05666|xy_net ,
		/* f [1] */ \ii05755|xy_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[23]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05756|xy_net  )
);
defparam ii05756.mode = 1'b0;
defparam ii05756.config_data = 64'h909fffff909fffff;
CVLVDS \io_uart0_rxd_inst.cvlvds_inst0  (
	. PAD0 ( uart0_txd ),
	. PAD1 ( uart0_rxd ),
	. RXD0 ( \io_uart0_txd_inst.id  ),
	. RXD1 ( \io_uart0_rxd_inst.id  ),
	. TED0 ( \io_uart0_txd_inst.f_oen  ),
	. TED1 ( \io_uart0_rxd_inst.f_oen  ),
	. TXD0 ( \io_uart0_txd_inst.f_od  ),
	. TXD1 ( \io_uart0_rxd_inst.f_od  ),
	. term_en ( )
);
defparam \io_uart0_rxd_inst.cvlvds_inst0 .NS_LV_0 = 3;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .CML_TX_EN = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .NS_LV_1 = 3;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .LDR = 3'h0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .TMDS_TX_EN = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .TERM_CML_EN = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .OUT_DEL_EN_0 = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .RX_DIG_EN_0 = 0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .OUT_DEL_EN_1 = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .LVDS_TX_EN = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .RX_DIG_EN_1 = 1;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .TD = 3'h0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .TERM_DIFF_EN = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .IN_DEL_0 = 4'h0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .VPCI_EN_0 = 0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .OUT_DEL_0 = 4'h0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .NDR_0 = 15;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .IN_DEL_1 = 4'h0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .LVPECL_TX_EN = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .VPCI_EN_1 = 0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .RX_LVDS_EN = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .OUT_DEL_1 = 4'h0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .NDR_1 = 0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .DYN_TERM_EN = 1;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .IN_DEL_EN_0 = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .KEEP_0 = 0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .PDR_0 = 15;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .CMFB_TX_EN = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .IN_DEL_EN_1 = 1'b0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .KEEP_1 = 0;
defparam \io_uart0_rxd_inst.cvlvds_inst0 .PDR_1 = 0;
EMBMUX5S4 C80R65emb5k_misc_1_u5_b_mux (
	. i0 ( \u_if_t_data8_reg[2]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_5 )
);
defparam C80R65emb5k_misc_1_u5_b_mux.SEL = 4'b0000;
LRAM64 ii05757 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05755|xy_net ,
		/* f [4] */ \carry_32_ADD_24|s_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[24]|qx_net ,
		/* f [2] */ \ii05666|xy_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[23]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05757|xy_net  )
);
defparam ii05757.mode = 3'h0;
defparam ii05757.config_data = 64'hd575df7f55f55fff;
CFG_NOTINV \carry_10_ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_ADD_7.ainv  )
);
defparam \carry_10_ADD_7.notinv0 .SEL = 1;
FG6X2 ii05758 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[24]|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[22]|qx_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[23]|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[20]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[25]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[21]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05758|xy_net  )
);
defparam ii05758.mode = 1'b0;
defparam ii05758.config_data = 64'hc933333333333333;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_rst_cnt_reg[8]  (
	. di ( \ii06158|xy_net  ),
	. mclk0b ( \u_if_rst_cnt_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_rst_cnt_reg[8]|qx_net  ),
	. sclk0 ( \u_if_rst_cnt_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_rst_cnt_reg[8].sr1  ),
	. sr1 ( )
);
defparam \u_if_rst_cnt_reg[8] .PRESET = 0;
defparam \u_if_rst_cnt_reg[8] .CLKSRSEL = 1'b0;
FG6X2 ii05759 (
	. f ( {
		/* f [5] */ \carry_32_ADD_25|s_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2604 ,
		/* f [2] (nc) */ nc2605 ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] */ \ii05758|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05759|xy_net  )
);
defparam ii05759.mode = 1'b0;
defparam ii05759.config_data = 64'h4444ffff7777ffff;
FG6X2 ii05760 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[22]|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[25]|qx_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[24]|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[23]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[21]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[20]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05760|xy_net  )
);
defparam ii05760.mode = 1'b0;
defparam ii05760.config_data = 64'h1fffffffffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17]  (
	. di ( \ii06416|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii05761 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05760|xy_net ,
		/* f [4] (nc) */ nc2606 ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] */ \carry_32_ADD_26|s_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[26]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05761|xy_net  )
);
defparam ii05761.mode = 3'h0;
defparam ii05761.config_data = 64'hdd5fdd5f775f775f;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[55]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_axi_wstart_locked_reg.lbuf0  (
	. asr ( \u_FDMA_axi_wstart_locked_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_FDMA_axi_wstart_locked_reg.mclk1b  ),
	. sclk ( \u_FDMA_axi_wstart_locked_reg.sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_wstart_locked_reg.lbuf0 .CFG_SYNC = 1;
defparam \u_FDMA_axi_wstart_locked_reg.lbuf0 .CFG_LAT = 0;
defparam \u_FDMA_axi_wstart_locked_reg.lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_wstart_locked_reg.lbuf0 .CFG_INV = 0;
defparam \u_FDMA_axi_wstart_locked_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_wstart_locked_reg.lbuf0 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_wstart_locked_reg.lbuf0 .CFG_EN = 1'b0;
defparam \u_FDMA_axi_wstart_locked_reg.lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii05762 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[26]|qx_net ,
		/* f [3] */ \ii05760|xy_net ,
		/* f [2] */ \ii05666|xy_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[27]|qx_net ,
		/* f [0] */ \carry_32_ADD_27|s_net 
	} ),
	. x ( ),
	. xy ( \ii05762|xy_net  )
);
defparam ii05762.mode = 1'b0;
defparam ii05762.config_data = 64'hc5353535ffffffff;
FG6X2 ii05763 (
	. f ( {
		/* f [5] */ \ii05760|xy_net ,
		/* f [4] (nc) */ nc2607 ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[27]|qx_net ,
		/* f [2] (nc) */ nc2608 ,
		/* f [1] (nc) */ nc2609 ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[26]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05763|xy_net  )
);
defparam ii05763.mode = 1'b0;
defparam ii05763.config_data = 64'h55ff55ffffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28]  (
	. di ( \ii06343|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28] .CLKSRSEL = 1'b1;
LRAM64 ii05764 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[28]|qx_net ,
		/* f [4] (nc) */ nc2610 ,
		/* f [3] */ \carry_32_ADD_28|s_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \ii05763|xy_net ,
		/* f [0] */ \ii05666|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05764|xy_net  )
);
defparam ii05764.mode = 3'h0;
defparam ii05764.config_data = 64'h8fdf8fdf2f7f2f7f;
REG2CKSR \u_if_t_data6_reg[7]  (
	. di ( \ii06221|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data6_reg[6].mclk1b  ),
	. qx ( \u_if_t_data6_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data6_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data6_reg[6].sr1  )
);
defparam \u_if_t_data6_reg[7] .PRESET = 0;
defparam \u_if_t_data6_reg[7] .CLKSRSEL = 1'b1;
LBUF \u_if_fdma_waddr_r_reg[27].lbuf0  (
	. asr ( \u_if_fdma_waddr_r_reg[27].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06119|xy_net  ),
	. mclkb ( \u_if_fdma_waddr_r_reg[27].mclk1b  ),
	. sclk ( \u_if_fdma_waddr_r_reg[27].sclk1  ),
	. sr ( )
);
defparam \u_if_fdma_waddr_r_reg[27].lbuf0 .CFG_SYNC = 1;
defparam \u_if_fdma_waddr_r_reg[27].lbuf0 .CFG_LAT = 0;
defparam \u_if_fdma_waddr_r_reg[27].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_fdma_waddr_r_reg[27].lbuf0 .CFG_INV = 0;
defparam \u_if_fdma_waddr_r_reg[27].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_fdma_waddr_r_reg[27].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_fdma_waddr_r_reg[27].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_fdma_waddr_r_reg[27].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii05765 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[28]|qx_net ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] */ \ii05763|xy_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[29]|qx_net ,
		/* f [0] */ \carry_32_ADD_29|s_net 
	} ),
	. x ( ),
	. xy ( \ii05765|xy_net  )
);
defparam ii05765.mode = 1'b0;
defparam ii05765.config_data = 64'hc3553355ffffffff;
LRAM64 ii05766 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2611 ,
		/* f [4] */ \u_FDMA_axi_araddr_reg[2]|qx_net ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] (nc) */ nc2612 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] (nc) */ nc2613 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05766|xy_net  )
);
defparam ii05766.mode = 3'h0;
defparam ii05766.config_data = 64'hff33ffffff33ffff;
IOC_LVDS \io_uart0_rxd_inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( )
,
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. oen ( ),
	. q ( )
,
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_uart0_rxd_inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_uart0_rxd_inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_uart0_rxd_inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b0000;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b000;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_uart0_rxd_inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
FG6X2 PCKRTINSERT_C120R80_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc2614 ,
		/* f [4] */ \ii06168|xy_net ,
		/* f [3] (nc) */ nc2615 ,
		/* f [2] (nc) */ nc2616 ,
		/* f [1] (nc) */ nc2617 ,
		/* f [0] (nc) */ nc2618 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C120R80_lut_0|xy_net  )
);
defparam PCKRTINSERT_C120R80_lut_0.mode = 1'b0;
defparam PCKRTINSERT_C120R80_lut_0.config_data = 64'h0000ffff0000ffff;
FG6X2 ii05767 (
	. f ( {
		/* f [5] (nc) */ nc2619 ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[28]|qx_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[29]|qx_net ,
		/* f [2] (nc) */ nc2620 ,
		/* f [1] (nc) */ nc2621 ,
		/* f [0] (nc) */ nc2622 
	} ),
	. x ( ),
	. xy ( \ii05767|xy_net  )
);
defparam ii05767.mode = 1'b0;
defparam ii05767.config_data = 64'h00ffffff00ffffff;
LRAM64 ii05768 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05763|xy_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[30]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \ii05767|xy_net ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] */ \carry_32_ADD_30|s_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05768|xy_net  )
);
defparam ii05768.mode = 3'h0;
defparam ii05768.config_data = 64'hd1ff1dff11ffddff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sclk1  ),
	. sr ( \ii06404|xy_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
CFG_NOTINV \carry_16_ADD_12.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[12]|qx_net  ),
	. o ( \carry_16_ADD_12.ainv  )
);
defparam \carry_16_ADD_12.notinv0 .SEL = 0;
FG6X2 ii05769 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[29]|qx_net ,
		/* f [4] (nc) */ nc2623 ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[31]|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[30]|qx_net ,
		/* f [1] */ \ii05763|xy_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[28]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05769|xy_net  )
);
defparam ii05769.mode = 1'b0;
defparam ii05769.config_data = 64'h7f807f80ff00ff00;
LRAM64 ii05770 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05769|xy_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \carry_32_ADD_31|s_net ,
		/* f [2] (nc) */ nc2624 ,
		/* f [1] (nc) */ nc2625 ,
		/* f [0] */ \ii05666|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05770|xy_net  )
);
defparam ii05770.mode = 3'h0;
defparam ii05770.config_data = 64'haaffffff0055ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18]  (
	. di ( \ii06417|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18] .CLKSRSEL = 1'b1;
FG6X2 ii05771 (
	. f ( {
		/* f [5] (nc) */ nc2626 ,
		/* f [4] */ \u_FDMA_axi_araddr_reg[3]|qx_net ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] (nc) */ nc2627 ,
		/* f [0] (nc) */ nc2628 
	} ),
	. x ( ),
	. xy ( \ii05771|xy_net  )
);
defparam ii05771.mode = 1'b0;
defparam ii05771.config_data = 64'hff0fffffff0fffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57] .CLKSRSEL = 1'b0;
LRAM64 ii05772 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2629 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2630 ,
		/* f [2] */ \carry_32_ADD_4|s_net ,
		/* f [1] (nc) */ nc2631 ,
		/* f [0] */ \ii05666|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05772|xy_net  )
);
defparam ii05772.mode = 3'h0;
defparam ii05772.config_data = 64'hafafffffafafffff;
FG6X2 ii05773 (
	. f ( {
		/* f [5] (nc) */ nc2632 ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] (nc) */ nc2633 ,
		/* f [2] */ \carry_32_ADD_5|s_net ,
		/* f [1] (nc) */ nc2634 ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05773|xy_net  )
);
defparam ii05773.mode = 1'b0;
defparam ii05773.config_data = 64'hffff5f5fffff5f5f;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30]  (
	. di ( \ii06349|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]  (
	. di ( \ii06345|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29] .CLKSRSEL = 1'b1;
EMBMUX5S4 C80R65emb5k_misc_1_u4_b_mux (
	. i0 ( \u_if_t_data8_reg[1]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_4 )
);
defparam C80R65emb5k_misc_1_u4_b_mux.SEL = 4'b0000;
FG6X2 ii05774 (
	. f ( {
		/* f [5] */ \carry_32_ADD_6|s_net ,
		/* f [4] (nc) */ nc2635 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2636 ,
		/* f [1] (nc) */ nc2637 ,
		/* f [0] */ \ii05666|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05774|xy_net  )
);
defparam ii05774.mode = 1'b0;
defparam ii05774.config_data = 64'haaffaaffffffffff;
CARRY_SKIP_IN C84R60_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_11_7__ADD_7|co_net  ),
	. cin ( \C84R60_csi_logic|cin_net  ),
	. cskip4 ( \carry_11_7__ADD_3|co_net  ),
	. cskip8 ( \C84R59_csi_logic|cin_net  ),
	. p03 ( \C84R59_and4_logic|o_net  ),
	. p07 ( \C84R59_cso_logic|p8outb_net  ),
	. p47 ( \C84R59_cso_logic|p4outb_net  ),
	. ripple ( \C84R59_cso_logic|r4outb_net  )
);
defparam C84R60_csi_logic.ALLOW_SKIP = 1;
defparam C84R60_csi_logic.CIN_BELOW = 1;
CARRY_SKIP_IN C84R59_csi_logic (
	. c0alt ( \C84R59_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C84R59_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C84R59_csi_logic.ALLOW_SKIP = 0;
defparam C84R59_csi_logic.CIN_BELOW = 0;
FG6X2 ii05775 (
	. f ( {
		/* f [5] (nc) */ nc2638 ,
		/* f [4] */ \carry_32_ADD_7|s_net ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] (nc) */ nc2639 ,
		/* f [1] (nc) */ nc2640 ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05775|xy_net  )
);
defparam ii05775.mode = 1'b0;
defparam ii05775.config_data = 64'hff55ffffff55ffff;
FG6X2 ii05776 (
	. f ( {
		/* f [5] (nc) */ nc2641 ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] (nc) */ nc2642 ,
		/* f [2] (nc) */ nc2643 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \carry_32_ADD_8|s_net 
	} ),
	. x ( ),
	. xy ( \ii05776|xy_net  )
);
defparam ii05776.mode = 1'b0;
defparam ii05776.config_data = 64'hffff7777ffff7777;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii05777 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] (nc) */ nc2644 ,
		/* f [3] (nc) */ nc2645 ,
		/* f [2] */ \ii05666|xy_net ,
		/* f [1] */ \carry_32_ADD_9|s_net ,
		/* f [0] (nc) */ nc2646 
	} ),
	. x ( ),
	. xy ( \ii05777|xy_net  )
);
defparam ii05777.mode = 1'b0;
defparam ii05777.config_data = 64'hf3f3f3f3ffffffff;
CFG_NOTINV \carry_32_4__ADD_12.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_12.ainv  )
);
defparam \carry_32_4__ADD_12.notinv0 .SEL = 1;
LRAM64 ii05778 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[169]_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [2] */ \u_FDMA_axi_rstart_locked_r2_reg|qx_net ,
		/* f [1] */ \u_FDMA_axi_rstart_locked_r1_reg|qx_net ,
		/* f [0] */ \u_FDMA_axi_arvalid_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05778|xy_net  )
);
defparam ii05778.mode = 3'h0;
defparam ii05778.config_data = 64'hf3f3ffff51f3ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[8]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[9] .CLKSRSEL = 1'b1;
FG6X2 ii05779 (
	. f ( {
		/* f [5] (nc) */ nc2647 ,
		/* f [4] */ \u_FDMA_fdma_wstart_locked_reg|qx_net ,
		/* f [3] */ \u_if_fdma_wareq_reg|qx_net ,
		/* f [2] (nc) */ nc2648 ,
		/* f [1] (nc) */ nc2649 ,
		/* f [0] (nc) */ nc2650 
	} ),
	. x ( ),
	. xy ( \ii05779|xy_net  )
);
defparam ii05779.mode = 1'b0;
defparam ii05779.config_data = 64'hffff00ffffff00ff;
FG6X2 ii05780 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] (nc) */ nc2651 ,
		/* f [3] (nc) */ nc2652 ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] (nc) */ nc2653 ,
		/* f [0] */ \u_FDMA_axi_awaddr_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05780|xy_net  )
);
defparam ii05780.mode = 1'b0;
defparam ii05780.config_data = 64'hf5f5f5f5ffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20]  (
	. di ( \ii06420|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19]  (
	. di ( \ii06418|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19] .CLKSRSEL = 1'b1;
FG6X2 ii05781 (
	. f ( {
		/* f [5] */ \u_FDMA_wburst_cnt_reg[5]|qx_net ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[8]|qx_net ,
		/* f [3] */ \u_FDMA_wburst_len_reg[4]|qx_net ,
		/* f [2] */ \u_FDMA_wburst_cnt_reg[7]|qx_net ,
		/* f [1] */ \u_FDMA_wburst_cnt_reg[6]|qx_net ,
		/* f [0] */ \u_FDMA_wburst_cnt_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05781|xy_net  )
);
defparam ii05781.mode = 1'b0;
defparam ii05781.config_data = 64'hffffff7dffff3cbe;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[57]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58] .CLKSRSEL = 1'b0;
LBUF \u_FDMA_axi_wstart_locked_r1_reg.lbuf0  (
	. asr ( \u_FDMA_axi_wstart_locked_r1_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_FDMA_axi_wstart_locked_r1_reg.mclk1b  ),
	. sclk ( \u_FDMA_axi_wstart_locked_r1_reg.sclk1  ),
	. sr ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  )
);
defparam \u_FDMA_axi_wstart_locked_r1_reg.lbuf0 .CFG_SYNC = 1;
defparam \u_FDMA_axi_wstart_locked_r1_reg.lbuf0 .CFG_LAT = 0;
defparam \u_FDMA_axi_wstart_locked_r1_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_FDMA_axi_wstart_locked_r1_reg.lbuf0 .CFG_INV = 0;
defparam \u_FDMA_axi_wstart_locked_r1_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_wstart_locked_r1_reg.lbuf0 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_wstart_locked_r1_reg.lbuf0 .CFG_EN = 1'b0;
defparam \u_FDMA_axi_wstart_locked_r1_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
LRAM64 ii05782 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_wburst_len_reg[4]|qx_net ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[4]|qx_net ,
		/* f [3] */ \ii05336|xy_net ,
		/* f [2] */ \ii05338|xy_net ,
		/* f [1] */ \u_FDMA_wburst_cnt_reg[2]|qx_net ,
		/* f [0] */ \ii05781|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05782|xy_net  )
);
defparam ii05782.mode = 3'h0;
defparam ii05782.config_data = 64'hf7fd7fdf7fdff7fd;
FG6X2 ii05783 (
	. f ( {
		/* f [5] */ \ii05782|xy_net ,
		/* f [4] */ \ii05341|xy_net ,
		/* f [3] */ \u_if_fdma_wareq_reg|qx_net ,
		/* f [2] */ \u_FDMA_fdma_wstart_locked_reg|qx_net ,
		/* f [1] */ \ii05343|xy_net ,
		/* f [0] */ \u_FDMA_axi_wvalid_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05783|xy_net  )
);
defparam ii05783.mode = 1'b0;
defparam ii05783.config_data = 64'h7077f0fff0fff0ff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31]  (
	. di ( \ii06351|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31] .CLKSRSEL = 1'b1;
FG6X2 ii05784 (
	. f ( {
		/* f [5] (nc) */ nc2654 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2655 ,
		/* f [2] (nc) */ nc2656 ,
		/* f [1] */ \ii05783|xy_net ,
		/* f [0] (nc) */ nc2657 
	} ),
	. x ( ),
	. xy ( \ii05784|xy_net  )
);
defparam ii05784.mode = 1'b0;
defparam ii05784.config_data = 64'h3333000033330000;
LBUF \u_FDMA_wburst_cnt_reg[0].lbuf1  (
	. asr ( \u_FDMA_wburst_cnt_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06072|xy_net  ),
	. mclkb ( \u_FDMA_wburst_cnt_reg[0].mclk1b  ),
	. sclk ( \u_FDMA_wburst_cnt_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_wburst_cnt_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_wburst_cnt_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_wburst_cnt_reg[0].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_wburst_cnt_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_wburst_cnt_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_wburst_cnt_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_wburst_cnt_reg[0].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_wburst_cnt_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b0;
CFGINV C84R59_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C84R59_altinv|o_net  )
);
defparam C84R59_altinv.SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21]  (
	. di ( \ii06421|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21] .CLKSRSEL = 1'b1;
IOC_CMOS \io_i2c0_sda_inst.ioc_cmos_inst0  (
	. clk_en ( ),
	. f_id ( )
,
	. f_od ( \io_i2c0_sda_inst.f_od  ),
	. f_oen ( \io_i2c0_sda_inst.f_oen  ),
	. fclk ( ),
	. id ( \io_i2c0_sda_inst.id  ),
	. od ( )
,
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_FOEN_SELN = 1'b1;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_OEN_RSTN_EN = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_DDR = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_FCLK_GATE_EN = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_OEN_SETN_EN = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_ID_RSTN_EN = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_SETN_INV = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_CLK_INV = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_FIN_SELN = 1'b1;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_FOUT_SELN = 1'b1;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_ID_SETN_EN = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_RSTN_SYNC = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_RSTN_INV = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_OD_RSTN_EN = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_DDR_NREG = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_SETN_SYNC = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_OD_SETN_EN = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_DDR_PREG = 0;
defparam \io_i2c0_sda_inst.ioc_cmos_inst0 .CFG_DDR_REG = 0;
EMBMUX5S4 C80R65emb5k_misc_1_u3_b_mux (
	. i0 ( \u_if_t_data8_reg[0]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_3 )
);
defparam C80R65emb5k_misc_1_u3_b_mux.SEL = 4'b0000;
CFG_NOTINV \carry_8_0__ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_0__ADD_7.ainv  )
);
defparam \carry_8_0__ADD_7.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60]  (
	. di ( \PCKRTINSERT_C110R74_lut_6|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59]  (
	. di ( \PCKRTINSERT_C110R74_lut_7|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32]  (
	. di ( \ii06353|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_wburst_cnt_reg[0]  (
	. di ( \ii06071|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_cnt_reg[0].mclk1b  ),
	. qx ( \u_FDMA_wburst_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_cnt_reg[0].sr1  )
);
defparam \u_FDMA_wburst_cnt_reg[0] .PRESET = 0;
defparam \u_FDMA_wburst_cnt_reg[0] .CLKSRSEL = 1'b1;
CFGINV C74R34_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C74R34_altinv|o_net  )
);
defparam C74R34_altinv.SEL = 0;
CFG_NOTINV \carry_11_8__ADD_1.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]|qx_net  ),
	. o ( \carry_11_8__ADD_1.ainv  )
);
defparam \carry_11_8__ADD_1.notinv0 .SEL = 1;
CARRY_SKIP_IN C88R58_csi_logic (
	. c0alt ( \C88R58_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C88R58_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C88R58_csi_logic.ALLOW_SKIP = 0;
defparam C88R58_csi_logic.CIN_BELOW = 0;
CFG_NOTINV \carry_32_4__ADD_29.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_29.ainv  )
);
defparam \carry_32_4__ADD_29.notinv0 .SEL = 1;
CFG_NOTINV \carry_32_4__ADD_30.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_30.ainv  )
);
defparam \carry_32_4__ADD_30.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22]  (
	. di ( \ii06422|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_10_6__ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_6__ADD_1.ainv  )
);
defparam \carry_10_6__ADD_1.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61]  (
	. di ( \PCKRTINSERT_C110R74_lut_5|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_11_7__ADD_0.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_7__ADD_0.ainv  )
);
defparam \carry_11_7__ADD_0.notinv0 .SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33]  (
	. di ( \ii06355|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33] .CLKSRSEL = 1'b1;
LBUF \u_if_t_data7_reg[2].lbuf0  (
	. asr ( \u_if_t_data7_reg[2].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data7_reg[2].mclk1b  ),
	. sclk ( \u_if_t_data7_reg[2].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data7_reg[2].lbuf0 .CFG_SYNC = 1;
defparam \u_if_t_data7_reg[2].lbuf0 .CFG_LAT = 0;
defparam \u_if_t_data7_reg[2].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data7_reg[2].lbuf0 .CFG_INV = 0;
defparam \u_if_t_data7_reg[2].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data7_reg[2].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_t_data7_reg[2].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_t_data7_reg[2].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_wburst_cnt_reg[1]  (
	. di ( \ii06073|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_wburst_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_wburst_cnt_reg[1] .PRESET = 0;
defparam \u_FDMA_wburst_cnt_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3] .CLKSRSEL = 1'b0;
EMBMUX5S4 C80R65emb5k_misc_1_u2_b_mux (
	. i0 ( \u_if_T_S_reg[2]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_2 )
);
defparam C80R65emb5k_misc_1_u2_b_mux.SEL = 4'b0000;
FG6X2 PCKRTINSERT_C116R79_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc2658 ,
		/* f [4] */ \ii06218|xy_net ,
		/* f [3] (nc) */ nc2659 ,
		/* f [2] (nc) */ nc2660 ,
		/* f [1] (nc) */ nc2661 ,
		/* f [0] (nc) */ nc2662 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C116R79_lut_0|xy_net  )
);
defparam PCKRTINSERT_C116R79_lut_0.mode = 1'b0;
defparam PCKRTINSERT_C116R79_lut_0.config_data = 64'h0000ffff0000ffff;
LBUF \u_FDMA_axi_araddr_reg[12].lbuf0  (
	. asr ( \u_FDMA_axi_araddr_reg[12].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05674_dup|xy_net  ),
	. mclkb ( \u_FDMA_axi_araddr_reg[12].mclk1b  ),
	. sclk ( \u_FDMA_axi_araddr_reg[12].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_araddr_reg[12].lbuf0 .CFG_SYNC = 1;
defparam \u_FDMA_axi_araddr_reg[12].lbuf0 .CFG_LAT = 0;
defparam \u_FDMA_axi_araddr_reg[12].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_araddr_reg[12].lbuf0 .CFG_INV = 0;
defparam \u_FDMA_axi_araddr_reg[12].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_araddr_reg[12].lbuf0 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_araddr_reg[12].lbuf0 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_araddr_reg[12].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23]  (
	. di ( \ii06423|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_4__ADD_8.notinv0  (
	. i ( \u_FDMA_axi_awaddr_reg[8]|qx_net  ),
	. o ( \carry_32_4__ADD_8.ainv  )
);
defparam \carry_32_4__ADD_8.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62]  (
	. di ( \PCKRTINSERT_C110R74_lut_4|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_32_ADD_21.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_21.ainv  )
);
defparam \carry_32_ADD_21.notinv0 .SEL = 1;
BRAM18KV1 \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core  (
	. a_addr_ext ( {
		/* a_addr_ext [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net ,
		/* a_addr_ext [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net 
	} ),
	. b_addr_ext ( {
		/* b_addr_ext [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net ,
		/* b_addr_ext [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net 
	} ),
	. c1r1_aa ( {
		/* c1r1_aa [11] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net ,
		/* c1r1_aa [10] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net ,
		/* c1r1_aa [9] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net ,
		/* c1r1_aa [8] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net ,
		/* c1r1_aa [7] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net ,
		/* c1r1_aa [6] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net ,
		/* c1r1_aa [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net ,
		/* c1r1_aa [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net ,
		/* c1r1_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r1_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_ab ( {
		/* c1r1_ab [11] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net ,
		/* c1r1_ab [10] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net ,
		/* c1r1_ab [9] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net ,
		/* c1r1_ab [8] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net ,
		/* c1r1_ab [7] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net ,
		/* c1r1_ab [6] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net ,
		/* c1r1_ab [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net ,
		/* c1r1_ab [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net ,
		/* c1r1_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r1_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r1_cea ( \VCC_0_inst|Y_net  ),
	. c1r1_ceb ( \VCC_0_inst|Y_net  ),
	. c1r1_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r1_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r1_da ( )
,
	. c1r1_db ( {
		/* c1r1_db [17] (nc) */ nc2663 ,
		/* c1r1_db [16] (nc) */ nc2664 ,
		/* c1r1_db [15] (nc) */ nc2665 ,
		/* c1r1_db [14] (nc) */ nc2666 ,
		/* c1r1_db [13] (nc) */ nc2667 ,
		/* c1r1_db [12] */ net_C102R69_c1r1_db_12,
		/* c1r1_db [11] */ net_C102R69_c1r1_db_11,
		/* c1r1_db [10] */ net_C102R69_c1r1_db_10,
		/* c1r1_db [9] */ net_C102R69_c1r1_db_9,
		/* c1r1_db [8] */ net_C102R69_c1r1_db_8,
		/* c1r1_db [7] */ net_C102R69_c1r1_db_7,
		/* c1r1_db [6] */ net_C102R69_c1r1_db_6,
		/* c1r1_db [5] */ net_C102R69_c1r1_db_5,
		/* c1r1_db [4] */ net_C102R69_c1r1_db_4,
		/* c1r1_db [3] */ net_C102R69_c1r1_db_3,
		/* c1r1_db [2] */ net_C102R69_c1r1_db_2,
		/* c1r1_db [1] */ net_C102R69_c1r1_db_1,
		/* c1r1_db [0] */ net_C102R69_c1r1_db_0
	} ),
	. c1r1_q ( {
		/* c1r1_q [17] (nc) */ nc2668 ,
		/* c1r1_q [16] (nc) */ nc2669 ,
		/* c1r1_q [15] (nc) */ nc2670 ,
		/* c1r1_q [14] (nc) */ nc2671 ,
		/* c1r1_q [13] (nc) */ nc2672 ,
		/* c1r1_q [12] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[12]_net ,
		/* c1r1_q [11] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[11]_net ,
		/* c1r1_q [10] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[10]_net ,
		/* c1r1_q [9] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[9]_net ,
		/* c1r1_q [8] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[8]_net ,
		/* c1r1_q [7] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[7]_net ,
		/* c1r1_q [6] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[6]_net ,
		/* c1r1_q [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[5]_net ,
		/* c1r1_q [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[4]_net ,
		/* c1r1_q [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[3]_net ,
		/* c1r1_q [2] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[2]_net ,
		/* c1r1_q [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[1]_net ,
		/* c1r1_q [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[0]_net 
	} ),
	. c1r1_rstna ( ),
	. c1r1_rstnb ( ),
	. c1r1_user_ena ( ),
	. c1r1_user_enb ( ),
	. c1r1_wea ( \GND_0_inst|Y_net  ),
	. c1r1_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. c1r2_aa ( {
		/* c1r2_aa [11] (nc) */ nc2673 ,
		/* c1r2_aa [10] (nc) */ nc2674 ,
		/* c1r2_aa [9] (nc) */ nc2675 ,
		/* c1r2_aa [8] (nc) */ nc2676 ,
		/* c1r2_aa [7] (nc) */ nc2677 ,
		/* c1r2_aa [6] (nc) */ nc2678 ,
		/* c1r2_aa [5] (nc) */ nc2679 ,
		/* c1r2_aa [4] (nc) */ nc2680 ,
		/* c1r2_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r2_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_ab ( {
		/* c1r2_ab [11] (nc) */ nc2681 ,
		/* c1r2_ab [10] (nc) */ nc2682 ,
		/* c1r2_ab [9] (nc) */ nc2683 ,
		/* c1r2_ab [8] (nc) */ nc2684 ,
		/* c1r2_ab [7] (nc) */ nc2685 ,
		/* c1r2_ab [6] (nc) */ nc2686 ,
		/* c1r2_ab [5] (nc) */ nc2687 ,
		/* c1r2_ab [4] (nc) */ nc2688 ,
		/* c1r2_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r2_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r2_cea ( ),
	. c1r2_ceb ( ),
	. c1r2_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r2_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r2_da ( )
,
	. c1r2_db ( )
,
	. c1r2_q ( )
,
	. c1r2_rstna ( ),
	. c1r2_rstnb ( ),
	. c1r2_user_ena ( ),
	. c1r2_user_enb ( ),
	. c1r2_wea ( \GND_0_inst|Y_net  ),
	. c1r2_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. c1r3_aa ( {
		/* c1r3_aa [11] (nc) */ nc2689 ,
		/* c1r3_aa [10] (nc) */ nc2690 ,
		/* c1r3_aa [9] (nc) */ nc2691 ,
		/* c1r3_aa [8] (nc) */ nc2692 ,
		/* c1r3_aa [7] (nc) */ nc2693 ,
		/* c1r3_aa [6] (nc) */ nc2694 ,
		/* c1r3_aa [5] (nc) */ nc2695 ,
		/* c1r3_aa [4] (nc) */ nc2696 ,
		/* c1r3_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r3_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_ab ( {
		/* c1r3_ab [11] (nc) */ nc2697 ,
		/* c1r3_ab [10] (nc) */ nc2698 ,
		/* c1r3_ab [9] (nc) */ nc2699 ,
		/* c1r3_ab [8] (nc) */ nc2700 ,
		/* c1r3_ab [7] (nc) */ nc2701 ,
		/* c1r3_ab [6] (nc) */ nc2702 ,
		/* c1r3_ab [5] (nc) */ nc2703 ,
		/* c1r3_ab [4] (nc) */ nc2704 ,
		/* c1r3_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r3_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r3_cea ( ),
	. c1r3_ceb ( ),
	. c1r3_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r3_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r3_da ( )
,
	. c1r3_db ( )
,
	. c1r3_q ( )
,
	. c1r3_rstna ( ),
	. c1r3_rstnb ( ),
	. c1r3_user_ena ( ),
	. c1r3_user_enb ( ),
	. c1r3_wea ( \GND_0_inst|Y_net  ),
	. c1r3_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. c1r4_aa ( {
		/* c1r4_aa [11] (nc) */ nc2705 ,
		/* c1r4_aa [10] (nc) */ nc2706 ,
		/* c1r4_aa [9] (nc) */ nc2707 ,
		/* c1r4_aa [8] (nc) */ nc2708 ,
		/* c1r4_aa [7] (nc) */ nc2709 ,
		/* c1r4_aa [6] (nc) */ nc2710 ,
		/* c1r4_aa [5] (nc) */ nc2711 ,
		/* c1r4_aa [4] (nc) */ nc2712 ,
		/* c1r4_aa [3] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [2] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [1] */ \GND_0_inst|Y_net ,
		/* c1r4_aa [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_ab ( {
		/* c1r4_ab [11] (nc) */ nc2713 ,
		/* c1r4_ab [10] (nc) */ nc2714 ,
		/* c1r4_ab [9] (nc) */ nc2715 ,
		/* c1r4_ab [8] (nc) */ nc2716 ,
		/* c1r4_ab [7] (nc) */ nc2717 ,
		/* c1r4_ab [6] (nc) */ nc2718 ,
		/* c1r4_ab [5] (nc) */ nc2719 ,
		/* c1r4_ab [4] (nc) */ nc2720 ,
		/* c1r4_ab [3] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [2] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [1] */ \GND_0_inst|Y_net ,
		/* c1r4_ab [0] */ \GND_0_inst|Y_net 
	} ),
	. c1r4_cea ( ),
	. c1r4_ceb ( ),
	. c1r4_clka ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. c1r4_clkb ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. c1r4_da ( )
,
	. c1r4_db ( )
,
	. c1r4_q ( )
,
	. c1r4_rstna ( ),
	. c1r4_rstnb ( ),
	. c1r4_user_ena ( ),
	. c1r4_user_enb ( ),
	. c1r4_wea ( \GND_0_inst|Y_net  ),
	. c1r4_web ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_wen_reg|qx_net  ),
	. eccindberr ( \GND_0_inst|Y_net  ),
	. eccinsberr ( \GND_0_inst|Y_net  ),
	. eccoutdberr ( ),
	. eccoutsberr ( ),
	. err_addr ( )
,
	. peek_en ( ),
	. peek_rd_en ( ),
	. rd_mem_n ( ),
	. rptr ( )
,
	. wptr ( )
,
	. wr_mem_n ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0e_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_04_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0e_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_04_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .WIDTH_EXT_MODE23 = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0e_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_04_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0e_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_08_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .DEC_REG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_08_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_08_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_08_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .emb5k_1_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .initp_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .initp_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .initp_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0b_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .initp_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0b_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0b_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0b_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_05_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0f_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_05_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .PEEK_MODE = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0f_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_05_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .emb5k_2_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0f_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_05_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0f_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_09_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_09_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_09_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .emb9k_2_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .PORTB_PROG = 8'b00001111;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_09_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .emb5k_2_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .DEPTH_EXT_MODE01 = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .initp_01_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_PORTB_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_PORTB_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .initp_01_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_02_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .initp_01_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0c_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_02_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .FIFO_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_PORTB_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .initp_01_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0c_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_02_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0c_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_02_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0c_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_06_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_06_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_06_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_06_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .emb5k_4_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .emb5k_3_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .ECC_DEC_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .emb5k_1_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EXT_18K = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .emb9k_1_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .WIDTH_EXT_MODE01 = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .PORTA_PROG = 8'b11110000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_PORTA_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_03_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .DEPTH_EXT_MODE23 = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0d_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_03_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_MODEB_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0d_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_03_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0d_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_03_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0d_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_07_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_PORTA_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_07_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_07_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_07_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_PORTA_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_PORTB_REG_OUT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .emb5k_4_init_file = "none";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .ECC_ENC_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_PORTA_CE = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_00_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .emb5k_3_inst = "NONE";
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0a_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_00_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0a_2 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_00_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_PORTA_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_MODEA_SEL = 4'b0000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_2_PORTB_CKINV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_3_PORTB_BYPASS = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0a_3 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_00_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_1_PORTB_WR_MODE = 2'b01;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_0a_4 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .init_04_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2.u0_emb18k_core .EMB5K_4_PORTB_CKINV = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34]  (
	. di ( \ii06357|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_wburst_cnt_reg[2]  (
	. di ( \ii06074|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_wburst_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_wburst_cnt_reg[2] .PRESET = 0;
defparam \u_FDMA_wburst_cnt_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4] .CLKSRSEL = 1'b0;
AND4 C84R59_and4_logic (
	. a ( \carry_11_7__ADD_3|p_net  ),
	. b ( \carry_11_7__ADD_2|p_net  ),
	. c ( \carry_11_7__ADD_1|p_net  ),
	. d ( \carry_11_7__ADD_0|p_net  ),
	. o ( \C84R59_and4_logic|o_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24]  (
	. di ( \ii06424|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[62]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63] .CLKSRSEL = 1'b1;
CFGINV C84R34_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C84R34_altinv|o_net  )
);
defparam C84R34_altinv.SEL = 0;
REG2CKSR clk_rst_manage_ins_sys_rstn_flag_reg (
	. di ( \ii05615|xy_net  ),
	. mclk0b ( \clk_rst_manage_ins_sys_rstn_flag_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  ),
	. sclk0 ( \clk_rst_manage_ins_sys_rstn_flag_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \clk_rst_manage_ins_sys_rstn_flag_reg.sr1  ),
	. sr1 ( )
);
defparam clk_rst_manage_ins_sys_rstn_flag_reg.PRESET = 0;
defparam clk_rst_manage_ins_sys_rstn_flag_reg.CLKSRSEL = 1'b0;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg (
	. di ( \carry_11_7__ADD_10|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg.CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]  (
	. di ( \ii06359|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_wburst_cnt_reg[3]  (
	. di ( \ii06075|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_wburst_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_wburst_cnt_reg[3] .PRESET = 0;
defparam \u_FDMA_wburst_cnt_reg[3] .CLKSRSEL = 1'b1;
EMBMUX5S4 C80R65emb5k_misc_1_u1_b_mux (
	. i0 ( \u_if_T_S_reg[1]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_1 )
);
defparam C80R65emb5k_misc_1_u1_b_mux.SEL = 4'b0000;
IOC_CMOS \io_jtag_tdo_inst.ioc_cmos_inst0  (
	. clk_en ( ),
	. f_id ( )
,
	. f_od ( \io_jtag_tdo_inst.f_od  ),
	. f_oen ( \io_jtag_tdo_inst.f_oen  ),
	. fclk ( ),
	. id ( \io_jtag_tdo_inst.id  ),
	. od ( )
,
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_FOEN_SELN = 1'b1;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_OEN_RSTN_EN = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_DDR = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_FCLK_GATE_EN = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_OEN_SETN_EN = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_ID_RSTN_EN = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_SETN_INV = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_CLK_INV = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_FIN_SELN = 1'b1;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_FOUT_SELN = 1'b1;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_ID_SETN_EN = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_RSTN_SYNC = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_RSTN_INV = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_OD_RSTN_EN = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_DDR_NREG = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_SETN_SYNC = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_OD_SETN_EN = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_DDR_PREG = 0;
defparam \io_jtag_tdo_inst.ioc_cmos_inst0 .CFG_DDR_REG = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25]  (
	. di ( \ii06425|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[63]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36]  (
	. di ( \ii06361|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_wburst_cnt_reg[4]  (
	. di ( \ii06076|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_wburst_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_wburst_cnt_reg[4] .PRESET = 0;
defparam \u_FDMA_wburst_cnt_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg (
	. di ( \ii06301|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.PRESET = 1;
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg.CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6] .CLKSRSEL = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26]  (
	. di ( \ii06426|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26] .CLKSRSEL = 1'b1;
EMBMUX5S4 C80R65emb5k_misc_1_u0_b_mux (
	. i0 ( \u_if_T_S_reg[0]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_0 )
);
defparam C80R65emb5k_misc_1_u0_b_mux.SEL = 4'b0000;
LRAM64 ii05851 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2721 ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] */ \carry_32_4__ADD_10|s_net ,
		/* f [2] (nc) */ nc2722 ,
		/* f [1] (nc) */ nc2723 ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05851|xy_net  )
);
defparam ii05851.mode = 3'h0;
defparam ii05851.config_data = 64'hffff55ffffff55ff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65]  (
	. di ( \PCKRTINSERT_C110R75_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65] .CLKSRSEL = 1'b1;
FG6X2 ii05852 (
	. f ( {
		/* f [5] (nc) */ nc2724 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \carry_32_4__ADD_11|s_net ,
		/* f [2] (nc) */ nc2725 ,
		/* f [1] (nc) */ nc2726 ,
		/* f [0] */ \ii05779|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05852|xy_net  )
);
defparam ii05852.mode = 1'b0;
defparam ii05852.config_data = 64'haaffffffaaffffff;
FG6X2 ii05853 (
	. f ( {
		/* f [5] (nc) */ nc2727 ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[12]|qx_net ,
		/* f [3] */ \ii05779|xy_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] (nc) */ nc2728 ,
		/* f [0] */ \carry_32_4__ADD_12|s_net 
	} ),
	. x ( ),
	. xy ( \ii05853|xy_net  )
);
defparam ii05853.mode = 1'b0;
defparam ii05853.config_data = 64'h0f5fff5f0f5fff5f;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37]  (
	. di ( \ii06363|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_wburst_cnt_reg[5]  (
	. di ( \ii06078|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_wburst_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_wburst_cnt_reg[5] .PRESET = 0;
defparam \u_FDMA_wburst_cnt_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR clk_rst_manage_ins_ddr_rstn_flag_reg (
	. di ( \ii05569|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_rstn_flag_reg.mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_rstn_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_rstn_flag_reg.sr1  )
);
defparam clk_rst_manage_ins_ddr_rstn_flag_reg.PRESET = 0;
defparam clk_rst_manage_ins_ddr_rstn_flag_reg.CLKSRSEL = 1'b1;
FG6X2 ii05854 (
	. f ( {
		/* f [5] (nc) */ nc2729 ,
		/* f [4] (nc) */ nc2730 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[13]|qx_net ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] */ \carry_32_4__ADD_13|s_net 
	} ),
	. x ( ),
	. xy ( \ii05854|xy_net  )
);
defparam ii05854.mode = 1'b0;
defparam ii05854.config_data = 64'h1dff1dff1dff1dff;
REG2CKSR \u_if_t_data5_reg[0]  (
	. di ( \ii06202|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data3_reg[0].mclk1b  ),
	. qx ( \u_if_t_data5_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data3_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data3_reg[0].sr1  )
);
defparam \u_if_t_data5_reg[0] .PRESET = 0;
defparam \u_if_t_data5_reg[0] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_1.ainv  )
);
defparam \carry_32_ADD_1.notinv0 .SEL = 1;
FG6X2 ii05855 (
	. f ( {
		/* f [5] (nc) */ nc2731 ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[14]|qx_net ,
		/* f [3] (nc) */ nc2732 ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \carry_32_4__ADD_14|s_net 
	} ),
	. x ( ),
	. xy ( \ii05855|xy_net  )
);
defparam ii05855.mode = 1'b0;
defparam ii05855.config_data = 64'h3737f7f73737f7f7;
FG6X2 ii05856 (
	. f ( {
		/* f [5] */ \carry_32_4__ADD_15|s_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[15]|qx_net ,
		/* f [3] (nc) */ nc2733 ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] (nc) */ nc2734 ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05856|xy_net  )
);
defparam ii05856.mode = 1'b0;
defparam ii05856.config_data = 64'h5555f5f55f5fffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7] .CLKSRSEL = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii05857 (
	. f ( {
		/* f [5] (nc) */ nc2735 ,
		/* f [4] */ \carry_32_4__ADD_16|s_net ,
		/* f [3] */ \ii05779|xy_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[16]|qx_net ,
		/* f [0] (nc) */ nc2736 
	} ),
	. x ( ),
	. xy ( \ii05857|xy_net  )
);
defparam ii05857.mode = 1'b0;
defparam ii05857.config_data = 64'h3f0f3fff3f0f3fff;
FG6X2 ii05858 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[17]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2737 ,
		/* f [2] (nc) */ nc2738 ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] */ \carry_32_4__ADD_17|s_net 
	} ),
	. x ( ),
	. xy ( \ii05858|xy_net  )
);
defparam ii05858.mode = 1'b0;
defparam ii05858.config_data = 64'h1111ffffddddffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06488|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii05859 (
	. f ( {
		/* f [5] */ \carry_32_4__ADD_18|s_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[18]|qx_net ,
		/* f [3] (nc) */ nc2739 ,
		/* f [2] (nc) */ nc2740 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \ii05779|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05859|xy_net  )
);
defparam ii05859.mode = 1'b0;
defparam ii05859.config_data = 64'h3333bbbb7777ffff;
FG6X2 ii05860 (
	. f ( {
		/* f [5] (nc) */ nc2741 ,
		/* f [4] (nc) */ nc2742 ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[19]|qx_net ,
		/* f [2] */ \carry_32_4__ADD_19|s_net ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05860|xy_net  )
);
defparam ii05860.mode = 1'b0;
defparam ii05860.config_data = 64'h57df57df57df57df;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27]  (
	. di ( \ii06427|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27] .CLKSRSEL = 1'b1;
LRAM64 ii05861 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2743 ,
		/* f [4] */ \u_FDMA_axi_awaddr_reg[1]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2744 ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] (nc) */ nc2745 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05861|xy_net  )
);
defparam ii05861.mode = 3'h0;
defparam ii05861.config_data = 64'hccffffffccffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[65]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66] .CLKSRSEL = 1'b1;
LRAM64 ii05862 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05779|xy_net ,
		/* f [4] */ \carry_32_4__ADD_20|s_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[20]|qx_net ,
		/* f [1] (nc) */ nc2746 ,
		/* f [0] (nc) */ nc2747 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05862|xy_net  )
);
defparam ii05862.mode = 3'h0;
defparam ii05862.config_data = 64'hf0fff0ff00ffffff;
FG6X2 ii05863 (
	. f ( {
		/* f [5] */ \ii05779|xy_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[20]|qx_net ,
		/* f [2] (nc) */ nc2748 ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[21]|qx_net ,
		/* f [0] */ \carry_32_4__ADD_21|s_net 
	} ),
	. x ( ),
	. xy ( \ii05863|xy_net  )
);
defparam ii05863.mode = 1'b0;
defparam ii05863.config_data = 64'h33ccffff5555ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38]  (
	. di ( \ii06365|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_wburst_cnt_reg[6]  (
	. di ( \ii06080|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_wburst_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_wburst_cnt_reg[6] .PRESET = 0;
defparam \u_FDMA_wburst_cnt_reg[6] .CLKSRSEL = 1'b1;
LRAM64 ii05864 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[22]|qx_net ,
		/* f [4] */ \carry_32_4__ADD_22|s_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[21]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[20]|qx_net ,
		/* f [0] */ \ii05779|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05864|xy_net  )
);
defparam ii05864.mode = 3'h0;
defparam ii05864.config_data = 64'haf8fffdf0f2f5f7f;
REG2CKSR \u_if_t_data5_reg[1]  (
	. di ( \ii06203|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[0].mclk1b  ),
	. qx ( \u_if_t_data5_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[0].sr1  )
);
defparam \u_if_t_data5_reg[1] .PRESET = 0;
defparam \u_if_t_data5_reg[1] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_4__ADD_17.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_17.ainv  )
);
defparam \carry_32_4__ADD_17.notinv0 .SEL = 1;
FG6X2 ii05865 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[23]|qx_net ,
		/* f [4] */ \ii05755|xy_net ,
		/* f [3] (nc) */ nc2749 ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \carry_32_4__ADD_23|s_net 
	} ),
	. x ( ),
	. xy ( \ii05865|xy_net  )
);
defparam ii05865.mode = 1'b0;
defparam ii05865.config_data = 64'hf7f737373737f7f7;
EMBMUX5S4 C102R65emb5k_misc_1_u12_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_12 )
);
defparam C102R65emb5k_misc_1_u12_b_mux.SEL = 4'b0000;
LRAM64 ii05866 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05755|xy_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[23]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \carry_32_4__ADD_24|s_net ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[24]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05866|xy_net  )
);
defparam ii05866.mode = 3'h0;
defparam ii05866.config_data = 64'h8bff47ff47ff47ff;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06408|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8]  (
	. di ( \PCKRTINSERT_C100R76_lut_0|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8] .CLKSRSEL = 1'b0;
LRAM64 ii05867 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \carry_32_4__ADD_25|s_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2750 ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] */ \ii05758|xy_net ,
		/* f [0] (nc) */ nc2751 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05867|xy_net  )
);
defparam ii05867.mode = 3'h0;
defparam ii05867.config_data = 64'h3030ffff3f3fffff;
FG6X2 ii05868 (
	. f ( {
		/* f [5] */ \carry_32_4__ADD_26|s_net ,
		/* f [4] (nc) */ nc2752 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[26]|qx_net ,
		/* f [0] */ \ii05760|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05868|xy_net  )
);
defparam ii05868.mode = 1'b0;
defparam ii05868.config_data = 64'h90ff90ff9fff9fff;
FG6X2 ii05869 (
	. f ( {
		/* f [5] */ \ii05760|xy_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \ii05779|xy_net ,
		/* f [2] */ \carry_32_4__ADD_27|s_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[26]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[27]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05869|xy_net  )
);
defparam ii05869.mode = 1'b0;
defparam ii05869.config_data = 64'h990fffff550fffff;
LRAM64 ii05870 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[28]|qx_net ,
		/* f [3] */ \ii05779|xy_net ,
		/* f [2] (nc) */ nc2753 ,
		/* f [1] */ \ii05763|xy_net ,
		/* f [0] */ \carry_32_4__ADD_28|s_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05870|xy_net  )
);
defparam ii05870.mode = 3'h0;
defparam ii05870.config_data = 64'hcc553355ffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28]  (
	. di ( \ii06428|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28] .CLKSRSEL = 1'b1;
FG6X2 ii05871 (
	. f ( {
		/* f [5] */ \ii05779|xy_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \ii05763|xy_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[28]|qx_net ,
		/* f [1] */ \carry_32_4__ADD_29|s_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[29]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05871|xy_net  )
);
defparam ii05871.mode = 1'b0;
defparam ii05871.config_data = 64'ha555ffff3333ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67]  (
	. di ( \PCKRTINSERT_C110R75_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67] .CLKSRSEL = 1'b1;
LRAM64 ii05872 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] (nc) */ nc2754 ,
		/* f [2] */ \u_FDMA_axi_awaddr_reg[2]|qx_net ,
		/* f [1] (nc) */ nc2755 ,
		/* f [0] (nc) */ nc2756 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05872|xy_net  )
);
defparam ii05872.mode = 3'h0;
defparam ii05872.config_data = 64'hffff0f0fffffffff;
LRAM64 ii05873 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[30]|qx_net ,
		/* f [4] */ \ii05767|xy_net ,
		/* f [3] */ \ii05763|xy_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] */ \carry_32_4__ADD_30|s_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05873|xy_net  )
);
defparam ii05873.mode = 3'h0;
defparam ii05873.config_data = 64'hdf1f1f1f1fdfdfdf;
REG2CKSR \u_FDMA_wburst_cnt_reg[7]  (
	. di ( \ii06081|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_wburst_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_wburst_cnt_reg[7] .PRESET = 0;
defparam \u_FDMA_wburst_cnt_reg[7] .CLKSRSEL = 1'b1;
IOC_CMOS \io_i2c0_scl_inst.ioc_cmos_inst0  (
	. clk_en ( ),
	. f_id ( )
,
	. f_od ( \io_i2c0_scl_inst.f_od  ),
	. f_oen ( \io_i2c0_scl_inst.f_oen  ),
	. fclk ( ),
	. id ( \io_i2c0_scl_inst.id  ),
	. od ( )
,
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_FOEN_SELN = 1'b1;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_OEN_RSTN_EN = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_DDR = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_FCLK_GATE_EN = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_OEN_SETN_EN = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_ID_RSTN_EN = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_SETN_INV = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_CLK_INV = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_FIN_SELN = 1'b1;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_FOUT_SELN = 1'b1;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_ID_SETN_EN = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_RSTN_SYNC = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_RSTN_INV = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_OD_RSTN_EN = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_DDR_NREG = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_SETN_SYNC = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_OD_SETN_EN = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_DDR_PREG = 0;
defparam \io_i2c0_scl_inst.ioc_cmos_inst0 .CFG_DDR_REG = 0;
CFG_NOTINV \carry_16_ADD_0.notinv0  (
	. i ( \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net  ),
	. o ( \carry_16_ADD_0.ainv  )
);
defparam \carry_16_ADD_0.notinv0 .SEL = 0;
FG6X2 ii05874 (
	. f ( {
		/* f [5] */ \ii05769|xy_net ,
		/* f [4] */ \carry_32_4__ADD_31|s_net ,
		/* f [3] */ \ii05779|xy_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] (nc) */ nc2757 ,
		/* f [0] (nc) */ nc2758 
	} ),
	. x ( ),
	. xy ( \ii05874|xy_net  )
);
defparam ii05874.mode = 1'b0;
defparam ii05874.config_data = 64'hff0fffff0f0f0fff;
REG2CKSR \u_if_t_data5_reg[2]  (
	. di ( \ii06204|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[0].mclk1b  ),
	. qx ( \u_if_t_data5_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[0].sr1  )
);
defparam \u_if_t_data5_reg[2] .PRESET = 0;
defparam \u_if_t_data5_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii05875 (
	. f ( {
		/* f [5] (nc) */ nc2759 ,
		/* f [4] (nc) */ nc2760 ,
		/* f [3] */ \u_FDMA_axi_awaddr_reg[3]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] (nc) */ nc2761 ,
		/* f [0] */ \ii05779|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05875|xy_net  )
);
defparam ii05875.mode = 1'b0;
defparam ii05875.config_data = 64'hafffafffafffafff;
ADD_1BIT carry_32_ADD_0 (
	. a ( \carry_32_ADD_0.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[0]|qx_net  ),
	. ci ( \C104R79_csi_logic|cin_net  ),
	. co ( \carry_32_ADD_0|co_net  ),
	. p ( \carry_32_ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
FG6X2 ii05876 (
	. f ( {
		/* f [5] (nc) */ nc2762 ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] */ \carry_32_4__ADD_4|s_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] (nc) */ nc2763 ,
		/* f [0] (nc) */ nc2764 
	} ),
	. x ( ),
	. xy ( \ii05876|xy_net  )
);
defparam ii05876.mode = 1'b0;
defparam ii05876.config_data = 64'hffff0fffffff0fff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9] .CLKSRSEL = 1'b0;
ADD_1BIT carry_32_ADD_1 (
	. a ( \carry_32_ADD_1.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[1]|qx_net  ),
	. ci ( \carry_32_ADD_0|co_net  ),
	. co ( \carry_32_ADD_1|co_net  ),
	. p ( \carry_32_ADD_1|p_net  ),
	. pb ( ),
	. s ( )
);
FG6X2 ii05877 (
	. f ( {
		/* f [5] (nc) */ nc2765 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \ii05779|xy_net ,
		/* f [2] (nc) */ nc2766 ,
		/* f [1] */ \carry_32_4__ADD_5|s_net ,
		/* f [0] (nc) */ nc2767 
	} ),
	. x ( ),
	. xy ( \ii05877|xy_net  )
);
defparam ii05877.mode = 1'b0;
defparam ii05877.config_data = 64'hff33ffffff33ffff;
ADD_1BIT carry_32_ADD_2 (
	. a ( \carry_32_ADD_2.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[2]|qx_net  ),
	. ci ( \carry_32_ADD_1|co_net  ),
	. co ( \carry_32_ADD_2|co_net  ),
	. p ( \carry_32_ADD_2|p_net  ),
	. pb ( ),
	. s ( )
);
FG6X2 ii05878 (
	. f ( {
		/* f [5] (nc) */ nc2768 ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] */ \carry_32_4__ADD_6|s_net ,
		/* f [2] (nc) */ nc2769 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] (nc) */ nc2770 
	} ),
	. x ( ),
	. xy ( \ii05878|xy_net  )
);
defparam ii05878.mode = 1'b0;
defparam ii05878.config_data = 64'hffff33ffffff33ff;
ADD_1BIT carry_32_ADD_3 (
	. a ( \carry_32_ADD_3.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[3]|qx_net  ),
	. ci ( \carry_32_ADD_2|co_net  ),
	. co ( \carry_32_ADD_3|co_net  ),
	. p ( \carry_32_ADD_3|p_net  ),
	. pb ( ),
	. s ( )
);
FG6X2 ii05879 (
	. f ( {
		/* f [5] (nc) */ nc2771 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2772 ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] */ \carry_32_4__ADD_7|s_net ,
		/* f [0] (nc) */ nc2773 
	} ),
	. x ( ),
	. xy ( \ii05879|xy_net  )
);
defparam ii05879.mode = 1'b0;
defparam ii05879.config_data = 64'hf3f3fffff3f3ffff;
LRAM64 ii05880 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2774 ,
		/* f [4] (nc) */ nc2775 ,
		/* f [3] */ \carry_32_4__ADD_8|s_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] (nc) */ nc2776 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05880|xy_net  )
);
defparam ii05880.mode = 3'h0;
defparam ii05880.config_data = 64'hcfffcfffcfffcfff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30]  (
	. di ( \ii06431|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29]  (
	. di ( \ii06429|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29] .CLKSRSEL = 1'b1;
ADD_1BIT carry_11_8__ADD_10 (
	. a ( \carry_11_8__ADD_10.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_11_8__ADD_9|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_11_8__ADD_10|s_net  )
);
ADD_1BIT carry_32_ADD_4 (
	. a ( \carry_32_ADD_4.ainv  ),
	. b ( \u_FDMA_rburst_len_reg[0]|qx_net  ),
	. ci ( \carry_32_ADD_3|co_net  ),
	. co ( \carry_32_ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_4|pb_net  ),
	. s ( \carry_32_ADD_4|s_net  )
);
FG6X2 ii05881 (
	. f ( {
		/* f [5] */ \carry_32_4__ADD_9|s_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2777 ,
		/* f [2] (nc) */ nc2778 ,
		/* f [1] (nc) */ nc2779 ,
		/* f [0] */ \ii05779|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05881|xy_net  )
);
defparam ii05881.mode = 1'b0;
defparam ii05881.config_data = 64'haaaaffffffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68]  (
	. di ( \PCKRTINSERT_C110R75_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_8__ADD_6.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]|qx_net  ),
	. o ( \carry_11_8__ADD_6.ainv  )
);
defparam \carry_11_8__ADD_6.notinv0 .SEL = 1;
CFG_NOTINV \carry_16_5__ADD_4.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[4]|qx_net  ),
	. o ( \carry_16_5__ADD_4.ainv  )
);
defparam \carry_16_5__ADD_4.notinv0 .SEL = 0;
ADD_1BIT carry_32_ADD_5 (
	. a ( \carry_32_ADD_5.ainv  ),
	. b ( \u_FDMA_rburst_len_reg[1]|qx_net  ),
	. ci ( \carry_32_ADD_4|co_net  ),
	. co ( \carry_32_ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_5|pb_net  ),
	. s ( \carry_32_ADD_5|s_net  )
);
FG6X2 ii05882 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \u_FDMA_axi_wstart_locked_r2_reg|qx_net ,
		/* f [3] */ \u_FDMA_axi_wstart_locked_r1_reg|qx_net ,
		/* f [2] */ \u_FDMA_axi_awvalid_reg|qx_net ,
		/* f [1] */ \u_FDMA_axi_wstart_locked_reg|qx_net ,
		/* f [0] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[168]_net 
	} ),
	. x ( ),
	. xy ( \ii05882|xy_net  )
);
defparam ii05882.mode = 1'b0;
defparam ii05882.config_data = 64'hbfbf00bfffffffff;
EMBMUX5S4 C102R65emb5k_misc_1_u11_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_11 )
);
defparam C102R65emb5k_misc_1_u11_b_mux.SEL = 4'b0000;
ADD_1BIT carry_32_ADD_6 (
	. a ( \carry_32_ADD_6.ainv  ),
	. b ( \u_FDMA_rburst_len_reg[2]|qx_net  ),
	. ci ( \carry_32_ADD_5|co_net  ),
	. co ( \carry_32_ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_6|pb_net  ),
	. s ( \carry_32_ADD_6|s_net  )
);
FG6X2 ii05883 (
	. f ( {
		/* f [5] */ \u_FDMA_axi_rstart_locked_r2_reg|qx_net ,
		/* f [4] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \u_FDMA_axi_rstart_locked_r1_reg|qx_net ,
		/* f [1] */ \ii05673|xy_net ,
		/* f [0] */ \u_FDMA_axi_rready_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05883|xy_net  )
);
defparam ii05883.mode = 1'b0;
defparam ii05883.config_data = 64'hddffffff0dff0fff;
REG2CKSR \u_if_test_cnt_reg[0]  (
	. di ( \ii06241|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_test_cnt_reg[4].mclk1b  ),
	. qx ( \u_if_test_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_test_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_test_cnt_reg[4].sr1  )
);
defparam \u_if_test_cnt_reg[0] .PRESET = 0;
defparam \u_if_test_cnt_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_wburst_cnt_reg[8]  (
	. di ( \ii06082|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_cnt_reg[4].mclk1b  ),
	. qx ( \u_FDMA_wburst_cnt_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_cnt_reg[4].sr1  )
);
defparam \u_FDMA_wburst_cnt_reg[8] .PRESET = 0;
defparam \u_FDMA_wburst_cnt_reg[8] .CLKSRSEL = 1'b1;
ADD_1BIT carry_32_ADD_7 (
	. a ( \carry_32_ADD_7.ainv  ),
	. b ( \u_FDMA_rburst_len_reg[3]|qx_net  ),
	. ci ( \carry_32_ADD_6|co_net  ),
	. co ( \carry_32_ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_7|pb_net  ),
	. s ( \carry_32_ADD_7|s_net  )
);
FG6X2 ii05884 (
	. f ( {
		/* f [5] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] */ \ii05673|xy_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \u_FDMA_fdma_rstart_locked_reg|qx_net ,
		/* f [0] (nc) */ nc2780 
	} ),
	. x ( ),
	. xy ( \ii05884|xy_net  )
);
defparam ii05884.mode = 1'b0;
defparam ii05884.config_data = 64'hffffff0fffff3f3f;
REG2CKSR \u_if_t_data5_reg[3]  (
	. di ( \ii06205|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data3_reg[2].mclk1b  ),
	. qx ( \u_if_t_data5_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data3_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data3_reg[2].sr1  )
);
defparam \u_if_t_data5_reg[3] .PRESET = 0;
defparam \u_if_t_data5_reg[3] .CLKSRSEL = 1'b1;
FG6X2 PCKRTINSERT_C116R75_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc2781 ,
		/* f [4] (nc) */ nc2782 ,
		/* f [3] (nc) */ nc2783 ,
		/* f [2] (nc) */ nc2784 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[41]|qx_net ,
		/* f [0] (nc) */ nc2785 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C116R75_lut_0|xy_net  )
);
defparam PCKRTINSERT_C116R75_lut_0.mode = 1'b0;
defparam PCKRTINSERT_C116R75_lut_0.config_data = 64'h3333333333333333;
ADD_1BIT carry_32_ADD_8 (
	. a ( \carry_32_ADD_8.ainv  ),
	. b ( \u_FDMA_rburst_len_reg[4]|qx_net  ),
	. ci ( \C104R80_csi_logic|cin_net  ),
	. co ( \carry_32_ADD_8|co_net  ),
	. p ( \carry_32_ADD_8|p_net  ),
	. pb ( ),
	. s ( \carry_32_ADD_8|s_net  )
);
FG6X2 ii05885 (
	. f ( {
		/* f [5] */ \u_FDMA_wburst_len_reg[0]|qx_net ,
		/* f [4] */ \ii05782|xy_net ,
		/* f [3] */ \u_FDMA_wburst_len_reg[1]|qx_net ,
		/* f [2] */ \ii05342|xy_net ,
		/* f [1] */ \ii05341|xy_net ,
		/* f [0] */ \u_FDMA_wburst_cnt_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05885|xy_net  )
);
defparam ii05885.mode = 1'b0;
defparam ii05885.config_data = 64'h7fbfffffbf7fffff;
FG6X2 PCKRTINSERT_C116R75_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc2786 ,
		/* f [4] (nc) */ nc2787 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[40]|qx_net ,
		/* f [2] (nc) */ nc2788 ,
		/* f [1] (nc) */ nc2789 ,
		/* f [0] (nc) */ nc2790 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C116R75_lut_1|xy_net  )
);
defparam PCKRTINSERT_C116R75_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C116R75_lut_1.config_data = 64'h00ff00ff00ff00ff;
CFG_NOTINV \carry_11_ADD_0.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net  ),
	. o ( \carry_11_ADD_0.ainv  )
);
defparam \carry_11_ADD_0.notinv0 .SEL = 1;
ADD_1BIT carry_32_ADD_9 (
	. a ( \carry_32_ADD_9.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[9]|qx_net  ),
	. ci ( \carry_32_ADD_8|co_net  ),
	. co ( \carry_32_ADD_9|co_net  ),
	. p ( \carry_32_ADD_9|p_net  ),
	. pb ( ),
	. s ( \carry_32_ADD_9|s_net  )
);
FG6X2 ii05886 (
	. f ( {
		/* f [5] */ \u_FDMA_axi_wstart_locked_reg|qx_net ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \u_FDMA_fdma_wstart_locked_reg|qx_net ,
		/* f [1] */ \ii05885|xy_net ,
		/* f [0] */ \u_FDMA_axi_wvalid_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05886|xy_net  )
);
defparam ii05886.mode = 1'b0;
defparam ii05886.config_data = 64'hffff88ffffff0fff;
CFG_NOTINV \carry_10_6__ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_6__ADD_6.ainv  )
);
defparam \carry_10_6__ADD_6.notinv0 .SEL = 1;
LRAM64 ii05887 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_axi_wstart_locked_r2_reg|qx_net ,
		/* f [4] */ \u_FDMA_axi_wvalid_reg|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \ii05885|xy_net ,
		/* f [1] */ \u_FDMA_axi_wstart_locked_reg|qx_net ,
		/* f [0] */ \u_FDMA_axi_wstart_locked_r1_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05887|xy_net  )
);
defparam ii05887.mode = 3'h0;
defparam ii05887.config_data = 64'hf3ffffff51ff55ff;
CFG_NOTINV \carry_11_7__ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_7__ADD_5.ainv  )
);
defparam \carry_11_7__ADD_5.notinv0 .SEL = 1;
FG6X2 ii05888 (
	. f ( {
		/* f [5] (nc) */ nc2791 ,
		/* f [4] */ \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ,
		/* f [3] (nc) */ nc2792 ,
		/* f [2] (nc) */ nc2793 ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05888|xy_net  )
);
defparam ii05888.mode = 1'b0;
defparam ii05888.config_data = 64'hffffddddffffdddd;
LBUF \led_ctrl_ins_ctrl_cnt_reg[10].lbuf1  (
	. asr ( \led_ctrl_ins_ctrl_cnt_reg[10].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \led_ctrl_ins_ctrl_cnt_reg[10].mclk1b  ),
	. sclk ( \led_ctrl_ins_ctrl_cnt_reg[10].sclk1  ),
	. sr ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[10].lbuf1 .CFG_SYNC = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[10].lbuf1 .CFG_LAT = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[10].lbuf1 .CFG_INV_SR = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[10].lbuf1 .CFG_INV = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[10].lbuf1 .CFG_HASCLK = 1'b1;
defparam \led_ctrl_ins_ctrl_cnt_reg[10].lbuf1 .CFG_INV_EN = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[10].lbuf1 .CFG_EN = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[10].lbuf1 .CFG_ALLOW_SR = 1'b1;
IOC_CMOS \io_spi0_clk_inst.ioc_cmos_inst0  (
	. clk_en ( ),
	. f_id ( )
,
	. f_od ( \io_spi0_clk_inst.f_od  ),
	. f_oen ( \io_spi0_clk_inst.f_oen  ),
	. fclk ( ),
	. id ( \io_spi0_clk_inst.id  ),
	. od ( )
,
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_FOEN_SELN = 1'b1;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_OEN_RSTN_EN = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_DDR = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_FCLK_GATE_EN = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_OEN_SETN_EN = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_ID_RSTN_EN = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_SETN_INV = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_CLK_INV = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_FIN_SELN = 1'b1;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_FOUT_SELN = 1'b1;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_ID_SETN_EN = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_RSTN_SYNC = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_RSTN_INV = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_OD_RSTN_EN = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_DDR_NREG = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_SETN_SYNC = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_OD_SETN_EN = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_DDR_PREG = 0;
defparam \io_spi0_clk_inst.ioc_cmos_inst0 .CFG_DDR_REG = 0;
LRAM64 ii05889 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2794 ,
		/* f [4] */ \u_FDMA_axi_rready_reg|qx_net ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net ,
		/* f [0] (nc) */ nc2795 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05889|xy_net  )
);
defparam ii05889.mode = 3'h0;
defparam ii05889.config_data = 64'h003000f0003000f0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31]  (
	. di ( \ii06432|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70]  (
	. di ( \PCKRTINSERT_C110R75_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69]  (
	. di ( \PCKRTINSERT_C110R75_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20].lbuf0 .CFG_ALLOW_SR = 1'b1;
LBUF \u_FDMA_fdma_rleft_cnt_reg[12].lbuf1  (
	. asr ( \u_FDMA_fdma_rleft_cnt_reg[12].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05889|xy_net  ),
	. mclkb ( \u_FDMA_fdma_rleft_cnt_reg[12].mclk1b  ),
	. sclk ( \u_FDMA_fdma_rleft_cnt_reg[12].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[12].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_fdma_rleft_cnt_reg[12].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[12].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_fdma_rleft_cnt_reg[12].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[12].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_fdma_rleft_cnt_reg[12].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[12].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_fdma_rleft_cnt_reg[12].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_test_cnt_reg[1]  (
	. di ( \ii06243|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_test_cnt_reg[4].mclk1b  ),
	. qx ( \u_if_test_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_test_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_test_cnt_reg[4].sr1  )
);
defparam \u_if_test_cnt_reg[1] .PRESET = 0;
defparam \u_if_test_cnt_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data5_reg[4]  (
	. di ( \ii06206|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data3_reg[2].mclk1b  ),
	. qx ( \u_if_t_data5_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data3_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data3_reg[2].sr1  )
);
defparam \u_if_t_data5_reg[4] .PRESET = 0;
defparam \u_if_t_data5_reg[4] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_ADD_26.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_26.ainv  )
);
defparam \carry_32_ADD_26.notinv0 .SEL = 1;
EMBMUX5S4 C102R65emb5k_misc_1_u10_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_10 )
);
defparam C102R65emb5k_misc_1_u10_b_mux.SEL = 4'b0000;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32]  (
	. di ( \ii06433|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32] .CLKSRSEL = 1'b1;
FG6X2 ii06011 (
	. f ( {
		/* f [5] */ \carry_16_5__ADD_10|s_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2796 ,
		/* f [2] (nc) */ nc2797 ,
		/* f [1] (nc) */ nc2798 ,
		/* f [0] */ \ii05779|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06011|xy_net  )
);
defparam ii06011.mode = 1'b0;
defparam ii06011.config_data = 64'haaaaffffffffffff;
ADD_1BIT carry_16_5__ADD_10 (
	. a ( \carry_16_5__ADD_10.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_9|co_net  ),
	. co ( \carry_16_5__ADD_10|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_5__ADD_10|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[70]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71] .CLKSRSEL = 1'b1;
FG6X2 ii06012 (
	. f ( {
		/* f [5] */ \ii05779|xy_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2799 ,
		/* f [2] (nc) */ nc2800 ,
		/* f [1] (nc) */ nc2801 ,
		/* f [0] */ \carry_16_5__ADD_11|s_net 
	} ),
	. x ( ),
	. xy ( \ii06012|xy_net  )
);
defparam ii06012.mode = 1'b0;
defparam ii06012.config_data = 64'hffffffff5555ffff;
ADD_1BIT carry_16_5__ADD_11 (
	. a ( \carry_16_5__ADD_11.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_10|co_net  ),
	. co ( \carry_16_5__ADD_11|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_5__ADD_11|s_net  )
);
LRAM64 ii06013 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \carry_16_5__ADD_12|s_net ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2802 ,
		/* f [1] (nc) */ nc2803 ,
		/* f [0] (nc) */ nc2804 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06013|xy_net  )
);
defparam ii06013.mode = 3'h0;
defparam ii06013.config_data = 64'hffff00ffffffffff;
ADD_1BIT carry_16_5__ADD_12 (
	. a ( \carry_16_5__ADD_12.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_11|co_net  ),
	. co ( \carry_16_5__ADD_12|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_5__ADD_12|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]  (
	. di ( \ii06391|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_test_cnt_reg[2]  (
	. di ( \ii06244|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_test_cnt_reg[4].mclk1b  ),
	. qx ( \u_if_test_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_test_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_test_cnt_reg[4].sr1  )
);
defparam \u_if_test_cnt_reg[2] .PRESET = 0;
defparam \u_if_test_cnt_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii06014 (
	. f ( {
		/* f [5] (nc) */ nc2805 ,
		/* f [4] (nc) */ nc2806 ,
		/* f [3] */ \carry_16_5__ADD_13|s_net ,
		/* f [2] (nc) */ nc2807 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \ii05779|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06014|xy_net  )
);
defparam ii06014.mode = 1'b0;
defparam ii06014.config_data = 64'hbbffbbffbbffbbff;
CFG_NOTINV \carry_10_ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_ADD_1.ainv  )
);
defparam \carry_10_ADD_1.notinv0 .SEL = 1;
ADD_1BIT carry_16_5__ADD_13 (
	. a ( \carry_16_5__ADD_13.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_12|co_net  ),
	. co ( \carry_16_5__ADD_13|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_5__ADD_13|s_net  )
);
REG2CKSR \u_if_t_data5_reg[5]  (
	. di ( \ii06208|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data3_reg[2].mclk1b  ),
	. qx ( \u_if_t_data5_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data3_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data3_reg[2].sr1  )
);
defparam \u_if_t_data5_reg[5] .PRESET = 0;
defparam \u_if_t_data5_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii06015 (
	. f ( {
		/* f [5] (nc) */ nc2808 ,
		/* f [4] (nc) */ nc2809 ,
		/* f [3] */ \carry_16_5__ADD_14|s_net ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] (nc) */ nc2810 
	} ),
	. x ( ),
	. xy ( \ii06015|xy_net  )
);
defparam ii06015.mode = 1'b0;
defparam ii06015.config_data = 64'hf3fff3fff3fff3ff;
ADD_1BIT carry_16_5__ADD_14 (
	. a ( \carry_16_5__ADD_14.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_13|co_net  ),
	. co ( \carry_16_5__ADD_14|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_5__ADD_14|s_net  )
);
LBUF \u_FDMA_axi_rready_reg.lbuf0  (
	. asr ( \u_FDMA_axi_rready_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_FDMA_axi_rready_reg.mclk1b  ),
	. sclk ( \u_FDMA_axi_rready_reg.sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_rready_reg.lbuf0 .CFG_SYNC = 1;
defparam \u_FDMA_axi_rready_reg.lbuf0 .CFG_LAT = 0;
defparam \u_FDMA_axi_rready_reg.lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_rready_reg.lbuf0 .CFG_INV = 0;
defparam \u_FDMA_axi_rready_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_rready_reg.lbuf0 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_rready_reg.lbuf0 .CFG_EN = 1'b0;
defparam \u_FDMA_axi_rready_reg.lbuf0 .CFG_ALLOW_SR = 1'b0;
CVLVDS \io_RST_N_inst.cvlvds_inst0  (
	. PAD0 ( RST_N ),
	. PAD1 ( ),
	. RXD0 ( \io_RST_N_inst.id  ),
	. RXD1 ( ),
	. TED0 ( \io_RST_N_inst.f_oen  ),
	. TED1 ( ),
	. TXD0 ( \io_RST_N_inst.f_od  ),
	. TXD1 ( ),
	. term_en ( )
);
defparam \io_RST_N_inst.cvlvds_inst0 .NS_LV_0 = 3;
defparam \io_RST_N_inst.cvlvds_inst0 .CML_TX_EN = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .NS_LV_1 = 2'h0;
defparam \io_RST_N_inst.cvlvds_inst0 .LDR = 3'h0;
defparam \io_RST_N_inst.cvlvds_inst0 .TMDS_TX_EN = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .TERM_CML_EN = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .OUT_DEL_EN_0 = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .RX_DIG_EN_0 = 1;
defparam \io_RST_N_inst.cvlvds_inst0 .OUT_DEL_EN_1 = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .LVDS_TX_EN = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .RX_DIG_EN_1 = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .TD = 3'h0;
defparam \io_RST_N_inst.cvlvds_inst0 .TERM_DIFF_EN = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .IN_DEL_0 = 4'h0;
defparam \io_RST_N_inst.cvlvds_inst0 .VPCI_EN_0 = 0;
defparam \io_RST_N_inst.cvlvds_inst0 .OUT_DEL_0 = 4'h0;
defparam \io_RST_N_inst.cvlvds_inst0 .NDR_0 = 0;
defparam \io_RST_N_inst.cvlvds_inst0 .IN_DEL_1 = 4'h0;
defparam \io_RST_N_inst.cvlvds_inst0 .LVPECL_TX_EN = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .VPCI_EN_1 = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .RX_LVDS_EN = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .OUT_DEL_1 = 4'h0;
defparam \io_RST_N_inst.cvlvds_inst0 .NDR_1 = 4'h0;
defparam \io_RST_N_inst.cvlvds_inst0 .DYN_TERM_EN = 1;
defparam \io_RST_N_inst.cvlvds_inst0 .IN_DEL_EN_0 = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .KEEP_0 = 0;
defparam \io_RST_N_inst.cvlvds_inst0 .PDR_0 = 0;
defparam \io_RST_N_inst.cvlvds_inst0 .CMFB_TX_EN = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .IN_DEL_EN_1 = 1'b0;
defparam \io_RST_N_inst.cvlvds_inst0 .KEEP_1 = 2'h0;
defparam \io_RST_N_inst.cvlvds_inst0 .PDR_1 = 4'h0;
LRAM64 ii06016 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2811 ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2812 ,
		/* f [1] */ \carry_16_5__ADD_15|s_net ,
		/* f [0] (nc) */ nc2813 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06016|xy_net  )
);
defparam ii06016.mode = 3'h0;
defparam ii06016.config_data = 64'hffff33ffffff33ff;
ADD_1BIT carry_16_5__ADD_15 (
	. a ( \carry_16_5__ADD_15.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_5__ADD_14|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_5__ADD_15|s_net  )
);
LBUF \u_FDMA_axi_wvalid_reg.lbuf1  (
	. asr ( \u_FDMA_axi_wvalid_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_FDMA_axi_wvalid_reg.mclk1b  ),
	. sclk ( \u_FDMA_axi_wvalid_reg.sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_wvalid_reg.lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_wvalid_reg.lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_wvalid_reg.lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_wvalid_reg.lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_wvalid_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_wvalid_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_wvalid_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_FDMA_axi_wvalid_reg.lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06017 (
	. f ( {
		/* f [5] */ \ii05779|xy_net ,
		/* f [4] (nc) */ nc2814 ,
		/* f [3] */ \u_FDMA_wfdma_cnt_reg[1]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] (nc) */ nc2815 ,
		/* f [0] (nc) */ nc2816 
	} ),
	. x ( ),
	. xy ( \ii06017|xy_net  )
);
defparam ii06017.mode = 1'b0;
defparam ii06017.config_data = 64'hffffffffff0fff0f;
LRAM64 ii06018 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] (nc) */ nc2817 ,
		/* f [3] (nc) */ nc2818 ,
		/* f [2] */ \u_FDMA_wfdma_cnt_reg[2]|qx_net ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] (nc) */ nc2819 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06018|xy_net  )
);
defparam ii06018.mode = 3'h0;
defparam ii06018.config_data = 64'hfcfcfcfcffffffff;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg (
	. di ( \ii06302|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg.CLKSRSEL = 1'b1;
FG6X2 ii06020 (
	. f ( {
		/* f [5] (nc) */ nc2820 ,
		/* f [4] (nc) */ nc2821 ,
		/* f [3] */ \ii05779|xy_net ,
		/* f [2] (nc) */ nc2822 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06020|xy_net  )
);
defparam ii06020.mode = 1'b0;
defparam ii06020.config_data = 64'hffbbffbbffbbffbb;
FG6X2 ii06019 (
	. f ( {
		/* f [5] */ \ii05779|xy_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \u_FDMA_wfdma_cnt_reg[3]|qx_net ,
		/* f [2] (nc) */ nc2823 ,
		/* f [1] (nc) */ nc2824 ,
		/* f [0] (nc) */ nc2825 
	} ),
	. x ( ),
	. xy ( \ii06019|xy_net  )
);
defparam ii06019.mode = 1'b0;
defparam ii06019.config_data = 64'hffffffffff00ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33]  (
	. di ( \ii06434|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33] .CLKSRSEL = 1'b1;
IOC_LVDS \io_CLK_12M_inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( )
,
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. oen ( ),
	. q ( )
,
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_CLK_12M_inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_CLK_12M_inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_CLK_12M_inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b0000;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b000;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_CLK_12M_inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
FG6X2 ii06021 (
	. f ( {
		/* f [5] (nc) */ nc2826 ,
		/* f [4] (nc) */ nc2827 ,
		/* f [3] (nc) */ nc2828 ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06021|xy_net  )
);
defparam ii06021.mode = 1'b0;
defparam ii06021.config_data = 64'hfbfbfbfbfbfbfbfb;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72]  (
	. di ( \PCKRTINSERT_C110R75_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[72] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].lbuf0 .CFG_ALLOW_SR = 1'b1;
LRAM64 ii06022 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] (nc) */ nc2829 ,
		/* f [3] (nc) */ nc2830 ,
		/* f [2] (nc) */ nc2831 ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[6]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06022|xy_net  )
);
defparam ii06022.mode = 3'h0;
defparam ii06022.config_data = 64'heeeeeeeeffffffff;
LBUF \u_if_T_S_reg_1__dup_4_.lbuf0  (
	. asr ( \u_if_T_S_reg_1__dup_4_.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_T_S_reg_1__dup_4_.mclk1b  ),
	. sclk ( \u_if_T_S_reg_1__dup_4_.sclk1  ),
	. sr ( )
);
defparam \u_if_T_S_reg_1__dup_4_.lbuf0 .CFG_SYNC = 1;
defparam \u_if_T_S_reg_1__dup_4_.lbuf0 .CFG_LAT = 0;
defparam \u_if_T_S_reg_1__dup_4_.lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_T_S_reg_1__dup_4_.lbuf0 .CFG_INV = 0;
defparam \u_if_T_S_reg_1__dup_4_.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_T_S_reg_1__dup_4_.lbuf0 .CFG_INV_EN = 0;
defparam \u_if_T_S_reg_1__dup_4_.lbuf0 .CFG_EN = 1'b0;
defparam \u_if_T_S_reg_1__dup_4_.lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06023 (
	. f ( {
		/* f [5] (nc) */ nc2832 ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] */ \u_FDMA_wfdma_cnt_reg[7]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] (nc) */ nc2833 ,
		/* f [0] (nc) */ nc2834 
	} ),
	. x ( ),
	. xy ( \ii06023|xy_net  )
);
defparam ii06023.mode = 1'b0;
defparam ii06023.config_data = 64'hffffff0fffffff0f;
AND4 C84R63_and4_logic (
	. a ( \carry_10_ADD_3|p_net  ),
	. b ( \carry_10_ADD_2|p_net  ),
	. c ( \carry_10_ADD_1|p_net  ),
	. d ( \carry_10_ADD_0|p_net  ),
	. o ( \C84R63_and4_logic|o_net  )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_test_cnt_reg[3]  (
	. di ( \ii06245|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_test_cnt_reg[4].mclk1b  ),
	. qx ( \u_if_test_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_test_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_test_cnt_reg[4].sr1  )
);
defparam \u_if_test_cnt_reg[3] .PRESET = 0;
defparam \u_if_test_cnt_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii06024 (
	. f ( {
		/* f [5] (nc) */ nc2835 ,
		/* f [4] (nc) */ nc2836 ,
		/* f [3] */ \ii05779|xy_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] (nc) */ nc2837 ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06024|xy_net  )
);
defparam ii06024.mode = 1'b0;
defparam ii06024.config_data = 64'h0f5f0f5f0f5f0f5f;
REG2CKSR \u_if_t_data5_reg[6]  (
	. di ( \ii06210|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data5_reg[6].mclk1b  ),
	. qx ( \u_if_t_data5_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data5_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data5_reg[6].sr1  )
);
defparam \u_if_t_data5_reg[6] .PRESET = 0;
defparam \u_if_t_data5_reg[6] .CLKSRSEL = 1'b1;
LBUF \led_ctrl_ins_ctrl_cnt_reg[26].lbuf1  (
	. asr ( \led_ctrl_ins_ctrl_cnt_reg[26].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \led_ctrl_ins_ctrl_cnt_reg[26].mclk1b  ),
	. sclk ( \led_ctrl_ins_ctrl_cnt_reg[26].sclk1  ),
	. sr ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[26].lbuf1 .CFG_SYNC = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[26].lbuf1 .CFG_LAT = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[26].lbuf1 .CFG_INV_SR = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[26].lbuf1 .CFG_INV = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[26].lbuf1 .CFG_HASCLK = 1'b1;
defparam \led_ctrl_ins_ctrl_cnt_reg[26].lbuf1 .CFG_INV_EN = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[26].lbuf1 .CFG_EN = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[26].lbuf1 .CFG_ALLOW_SR = 1'b1;
LRAM64 ii06025 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] */ \carry_16_5__ADD_9|s_net ,
		/* f [2] (nc) */ nc2838 ,
		/* f [1] (nc) */ nc2839 ,
		/* f [0] (nc) */ nc2840 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06025|xy_net  )
);
defparam ii06025.mode = 3'h0;
defparam ii06025.config_data = 64'hffff00ffffffffff;
FG6X2 ii06026 (
	. f ( {
		/* f [5] */ \u_FDMA_fdma_wleft_cnt_reg[12]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_wleft_cnt_reg[15]|qx_net ,
		/* f [3] (nc) */ nc2841 ,
		/* f [2] (nc) */ nc2842 ,
		/* f [1] */ \u_FDMA_fdma_wleft_cnt_reg[14]|qx_net ,
		/* f [0] */ \u_FDMA_fdma_wleft_cnt_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06026|xy_net  )
);
defparam ii06026.mode = 1'b0;
defparam ii06026.config_data = 64'hffffffffffffeeee;
CFG_NOTINV \carry_8_3__ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_3__ADD_4.ainv  )
);
defparam \carry_8_3__ADD_4.notinv0 .SEL = 1;
LBUF \u_if_t_data3_reg[2].lbuf1  (
	. asr ( \u_if_t_data3_reg[2].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data3_reg[2].mclk1b  ),
	. sclk ( \u_if_t_data3_reg[2].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data3_reg[2].lbuf1 .CFG_SYNC = 1;
defparam \u_if_t_data3_reg[2].lbuf1 .CFG_LAT = 0;
defparam \u_if_t_data3_reg[2].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data3_reg[2].lbuf1 .CFG_INV = 0;
defparam \u_if_t_data3_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data3_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_t_data3_reg[2].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_t_data3_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii06027 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net ,
		/* f [3] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net ,
		/* f [2] (nc) */ nc2843 ,
		/* f [1] */ \ii06026|xy_net ,
		/* f [0] */ \u_FDMA_axi_wvalid_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06027|xy_net  )
);
defparam ii06027.mode = 3'h0;
defparam ii06027.config_data = 64'hffff77ffffffffff;
FG6X2 ii06028 (
	. f ( {
		/* f [5] */ \u_FDMA_fdma_wleft_cnt_reg[9]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_wleft_cnt_reg[6]|qx_net ,
		/* f [3] */ \u_FDMA_fdma_wleft_cnt_reg[13]|qx_net ,
		/* f [2] */ \u_FDMA_fdma_wleft_cnt_reg[7]|qx_net ,
		/* f [1] */ \u_FDMA_fdma_wleft_cnt_reg[8]|qx_net ,
		/* f [0] */ \u_FDMA_fdma_wleft_cnt_reg[11]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06028|xy_net  )
);
defparam ii06028.mode = 1'b0;
defparam ii06028.config_data = 64'hfffffffffffffffe;
LRAM64 ii06030 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \u_if_fdma_wareq_reg|qx_net ,
		/* f [3] (nc) */ nc2844 ,
		/* f [2] */ \ii06029|xy_net ,
		/* f [1] (nc) */ nc2845 ,
		/* f [0] */ \u_FDMA_fdma_wstart_locked_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06030|xy_net  )
);
defparam ii06030.mode = 3'h0;
defparam ii06030.config_data = 64'hf0f0f5f5ffffffff;
LRAM64 ii06029 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_fdma_wleft_cnt_reg[3]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_wleft_cnt_reg[1]|qx_net ,
		/* f [3] */ \u_FDMA_fdma_wleft_cnt_reg[2]|qx_net ,
		/* f [2] */ \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net ,
		/* f [1] */ \ii06028|xy_net ,
		/* f [0] */ \ii06027|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06029|xy_net  )
);
defparam ii06029.mode = 3'h0;
defparam ii06029.config_data = 64'hfffffffffffffff7;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34]  (
	. di ( \ii06435|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06031 (
	. f ( {
		/* f [5] (nc) */ nc2846 ,
		/* f [4] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [3] (nc) */ nc2847 ,
		/* f [2] (nc) */ nc2848 ,
		/* f [1] */ \u_FDMA_rburst_cnt_reg[0]|qx_net ,
		/* f [0] (nc) */ nc2849 
	} ),
	. x ( ),
	. xy ( \ii06031|xy_net  )
);
defparam ii06031.mode = 1'b0;
defparam ii06031.config_data = 64'hccccffffccccffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73]  (
	. di ( \PCKRTINSERT_C108R75_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73] .CLKSRSEL = 1'b1;
FG6X2 ii06032 (
	. f ( {
		/* f [5] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [4] (nc) */ nc2850 ,
		/* f [3] */ \u_FDMA_axi_rready_reg|qx_net ,
		/* f [2] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net ,
		/* f [1] (nc) */ nc2851 ,
		/* f [0] (nc) */ nc2852 
	} ),
	. x ( ),
	. xy ( \ii06032|xy_net  )
);
defparam ii06032.mode = 1'b0;
defparam ii06032.config_data = 64'h0fff0fff00000000;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06033 (
	. f ( {
		/* f [5] */ \u_FDMA_rburst_cnt_reg[1]|qx_net ,
		/* f [4] (nc) */ nc2853 ,
		/* f [3] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [2] (nc) */ nc2854 ,
		/* f [1] */ \u_FDMA_rburst_cnt_reg[0]|qx_net ,
		/* f [0] (nc) */ nc2855 
	} ),
	. x ( ),
	. xy ( \ii06033|xy_net  )
);
defparam ii06033.mode = 1'b0;
defparam ii06033.config_data = 64'hccffccff33ff33ff;
CFG_NOTINV \carry_8_2__ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_2__ADD_3.ainv  )
);
defparam \carry_8_2__ADD_3.notinv0 .SEL = 1;
REG2CKSR \u_if_test_cnt_reg[4]  (
	. di ( \ii06246|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_test_cnt_reg[4].mclk1b  ),
	. qx ( \u_if_test_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_test_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_test_cnt_reg[4].sr1  )
);
defparam \u_if_test_cnt_reg[4] .PRESET = 0;
defparam \u_if_test_cnt_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii06034 (
	. f ( {
		/* f [5] (nc) */ nc2856 ,
		/* f [4] */ \u_FDMA_rburst_cnt_reg[2]|qx_net ,
		/* f [3] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [2] (nc) */ nc2857 ,
		/* f [1] */ \u_FDMA_rburst_cnt_reg[0]|qx_net ,
		/* f [0] */ \u_FDMA_rburst_cnt_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06034|xy_net  )
);
defparam ii06034.mode = 1'b0;
defparam ii06034.config_data = 64'h88ff77ff88ff77ff;
REG2CKSR \u_if_t_data5_reg[7]  (
	. di ( \ii06211|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data4_reg[7].mclk1b  ),
	. qx ( \u_if_t_data5_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data4_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data4_reg[7].sr1  )
);
defparam \u_if_t_data5_reg[7] .PRESET = 0;
defparam \u_if_t_data5_reg[7] .CLKSRSEL = 1'b1;
FG6X2 ii06035 (
	. f ( {
		/* f [5] */ \u_FDMA_rburst_cnt_reg[2]|qx_net ,
		/* f [4] */ \u_FDMA_rburst_cnt_reg[3]|qx_net ,
		/* f [3] */ \u_FDMA_rburst_cnt_reg[0]|qx_net ,
		/* f [2] (nc) */ nc2858 ,
		/* f [1] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [0] */ \u_FDMA_rburst_cnt_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06035|xy_net  )
);
defparam ii06035.mode = 1'b0;
defparam ii06035.config_data = 64'hbb3377ff3333ffff;
FG6X2 ii06036 (
	. f ( {
		/* f [5] */ \u_FDMA_rburst_cnt_reg[0]|qx_net ,
		/* f [4] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [3] */ \u_FDMA_rburst_cnt_reg[2]|qx_net ,
		/* f [2] */ \u_FDMA_rburst_cnt_reg[1]|qx_net ,
		/* f [1] */ \u_FDMA_rburst_cnt_reg[3]|qx_net ,
		/* f [0] */ \u_FDMA_rburst_cnt_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06036|xy_net  )
);
defparam ii06036.mode = 1'b0;
defparam ii06036.config_data = 64'h9555ffff5555ffff;
FG6X2 ii06037 (
	. f ( {
		/* f [5] */ \u_FDMA_rburst_cnt_reg[2]|qx_net ,
		/* f [4] */ \u_FDMA_rburst_cnt_reg[0]|qx_net ,
		/* f [3] */ \u_FDMA_rburst_cnt_reg[3]|qx_net ,
		/* f [2] */ \u_FDMA_rburst_cnt_reg[4]|qx_net ,
		/* f [1] */ \u_FDMA_rburst_cnt_reg[5]|qx_net ,
		/* f [0] */ \u_FDMA_rburst_cnt_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06037|xy_net  )
);
defparam ii06037.mode = 1'b0;
defparam ii06037.config_data = 64'h9333333333333333;
LRAM64 ii06038 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii06037|xy_net ,
		/* f [4] (nc) */ nc2859 ,
		/* f [3] (nc) */ nc2860 ,
		/* f [2] (nc) */ nc2861 ,
		/* f [1] (nc) */ nc2862 ,
		/* f [0] */ \u_FDMA_axi_rstart_locked_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06038|xy_net  )
);
defparam ii06038.mode = 3'h0;
defparam ii06038.config_data = 64'h55555555ffffffff;
LRAM64 ii06040 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2863 ,
		/* f [4] */ \u_FDMA_rburst_cnt_reg[6]|qx_net ,
		/* f [3] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [2] */ \ii06039|xy_net ,
		/* f [1] (nc) */ nc2864 ,
		/* f [0] (nc) */ nc2865 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06040|xy_net  )
);
defparam ii06040.mode = 3'h0;
defparam ii06040.config_data = 64'hf0ff0ffff0ff0fff;
LRAM64 ii06039 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_rburst_cnt_reg[1]|qx_net ,
		/* f [4] */ \u_FDMA_rburst_cnt_reg[5]|qx_net ,
		/* f [3] */ \u_FDMA_rburst_cnt_reg[4]|qx_net ,
		/* f [2] */ \u_FDMA_rburst_cnt_reg[2]|qx_net ,
		/* f [1] */ \u_FDMA_rburst_cnt_reg[3]|qx_net ,
		/* f [0] */ \u_FDMA_rburst_cnt_reg[0]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06039|xy_net  )
);
defparam ii06039.mode = 3'h0;
defparam ii06039.config_data = 64'h7fffffffffffffff;
CFG_NOTINV \carry_8_1__ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_1__ADD_2.ainv  )
);
defparam \carry_8_1__ADD_2.notinv0 .SEL = 1;
FG6X2 ii05940 (
	. f ( {
		/* f [5] (nc) */ nc2866 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2867 ,
		/* f [2] */ \ii05666|xy_net ,
		/* f [1] (nc) */ nc2868 ,
		/* f [0] */ \carry_16_ADD_10|s_net 
	} ),
	. x ( ),
	. xy ( \ii05940|xy_net  )
);
defparam ii05940.mode = 1'b0;
defparam ii05940.config_data = 64'hf5f5fffff5f5ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35]  (
	. di ( \ii06436|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35] .CLKSRSEL = 1'b1;
BASIC_IO \io_spi0_scl_inst.basic_io_inst0  (
	. PAD ( spi0_scl ),
	. f_od ( \io_spi0_scl_inst.f_od  ),
	. f_oen ( \io_spi0_scl_inst.f_oen  ),
	. id ( \io_spi0_scl_inst.id  )
);
defparam \io_spi0_scl_inst.basic_io_inst0 .VPCI_EN = 0;
defparam \io_spi0_scl_inst.basic_io_inst0 .CFG_OEN_SEL = 1;
defparam \io_spi0_scl_inst.basic_io_inst0 .CFG_KEEP = 0;
defparam \io_spi0_scl_inst.basic_io_inst0 .CFG_PDR = 15;
defparam \io_spi0_scl_inst.basic_io_inst0 .CFG_NS_LV = 3;
defparam \io_spi0_scl_inst.basic_io_inst0 .CFG_RX_DIG_EN = 0;
defparam \io_spi0_scl_inst.basic_io_inst0 .CFG_OUT_SEL = 1;
defparam \io_spi0_scl_inst.basic_io_inst0 .CFG_NDR = 15;
LRAM64 ii06041 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_rburst_cnt_reg[7]|qx_net ,
		/* f [4] */ \ii06039|xy_net ,
		/* f [3] */ \u_FDMA_rburst_cnt_reg[6]|qx_net ,
		/* f [2] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [1] (nc) */ nc2869 ,
		/* f [0] (nc) */ nc2870 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06041|xy_net  )
);
defparam ii06041.mode = 3'h0;
defparam ii06041.config_data = 64'hff0f0f0f0fffffff;
FG6X2 ii05941 (
	. f ( {
		/* f [5] */ \ii05666|xy_net ,
		/* f [4] (nc) */ nc2871 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2872 ,
		/* f [1] (nc) */ nc2873 ,
		/* f [0] */ \carry_16_ADD_11|s_net 
	} ),
	. x ( ),
	. xy ( \ii05941|xy_net  )
);
defparam ii05941.mode = 1'b0;
defparam ii05941.config_data = 64'hffffffff55ff55ff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74] .CLKSRSEL = 1'b1;
FG6X2 ii06042 (
	. f ( {
		/* f [5] (nc) */ nc2874 ,
		/* f [4] */ \u_FDMA_axi_rstart_locked_reg|qx_net ,
		/* f [3] */ \u_FDMA_rburst_cnt_reg[6]|qx_net ,
		/* f [2] */ \u_FDMA_rburst_cnt_reg[7]|qx_net ,
		/* f [1] */ \u_FDMA_rburst_cnt_reg[8]|qx_net ,
		/* f [0] */ \ii06039|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06042|xy_net  )
);
defparam ii06042.mode = 1'b0;
defparam ii06042.config_data = 64'h9333ffff9333ffff;
CFG_NOTINV \carry_32_ADD_6.notinv0  (
	. i ( \u_FDMA_axi_araddr_reg[6]|qx_net  ),
	. o ( \carry_32_ADD_6.ainv  )
);
defparam \carry_32_ADD_6.notinv0 .SEL = 1;
FG6X2 ii05942 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] (nc) */ nc2875 ,
		/* f [2] (nc) */ nc2876 ,
		/* f [1] (nc) */ nc2877 ,
		/* f [0] */ \carry_16_ADD_12|s_net 
	} ),
	. x ( ),
	. xy ( \ii05942|xy_net  )
);
defparam ii05942.mode = 1'b0;
defparam ii05942.config_data = 64'hffff5555ffffffff;
LRAM64 ii06043 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2878 ,
		/* f [4] (nc) */ nc2879 ,
		/* f [3] */ \ii05957|xy_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] (nc) */ nc2880 ,
		/* f [0] */ \ii05956|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06043|xy_net  )
);
defparam ii06043.mode = 3'h0;
defparam ii06043.config_data = 64'haf0faf0faf0faf0f;
LRAM64 ii05943 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2881 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2882 ,
		/* f [2] (nc) */ nc2883 ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] */ \carry_16_ADD_13|s_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05943|xy_net  )
);
defparam ii05943.mode = 3'h0;
defparam ii05943.config_data = 64'hddddffffddddffff;
REG2CKSR \u_if_test_cnt_reg[5]  (
	. di ( \ii06248|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_test_cnt_reg[4].mclk1b  ),
	. qx ( \u_if_test_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_test_cnt_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_test_cnt_reg[4].sr1  )
);
defparam \u_if_test_cnt_reg[5] .PRESET = 0;
defparam \u_if_test_cnt_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_araddr_reg[10]  (
	. di ( \ii05741|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[10].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[10].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[10] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[10] .CLKSRSEL = 1'b1;
FG6X2 ii06044 (
	. f ( {
		/* f [5] (nc) */ nc2884 ,
		/* f [4] (nc) */ nc2885 ,
		/* f [3] */ \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ,
		/* f [2] (nc) */ nc2886 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \ii06043|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06044|xy_net  )
);
defparam ii06044.mode = 1'b0;
defparam ii06044.config_data = 64'haaeeaaeeaaeeaaee;
LRAM64 PCKRTINSERT_C110R77_lut_0 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2887 ,
		/* f [4] (nc) */ nc2888 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[73]|qx_net ,
		/* f [2] (nc) */ nc2889 ,
		/* f [1] (nc) */ nc2890 ,
		/* f [0] (nc) */ nc2891 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R77_lut_0|xy_net  )
);
defparam PCKRTINSERT_C110R77_lut_0.mode = 3'b000;
defparam PCKRTINSERT_C110R77_lut_0.config_data = 64'h00ff00ff00ff00ff;
LRAM64 ii05944 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] (nc) */ nc2892 ,
		/* f [3] (nc) */ nc2893 ,
		/* f [2] */ \carry_16_ADD_14|s_net ,
		/* f [1] (nc) */ nc2894 ,
		/* f [0] */ \ii05666|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05944|xy_net  )
);
defparam ii05944.mode = 3'h0;
defparam ii05944.config_data = 64'hafafafafffffffff;
FG6X2 ii06045 (
	. f ( {
		/* f [5] (nc) */ nc2895 ,
		/* f [4] (nc) */ nc2896 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2897 ,
		/* f [1] */ \u_FDMA_rburst_len_req_reg|qx_net ,
		/* f [0] (nc) */ nc2898 
	} ),
	. x ( ),
	. xy ( \ii06045|xy_net  )
);
defparam ii06045.mode = 1'b0;
defparam ii06045.config_data = 64'h3300330033003300;
FG6X2 PCKRTINSERT_C110R77_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc2899 ,
		/* f [4] */ \ii06265|xy_net ,
		/* f [3] (nc) */ nc2900 ,
		/* f [2] (nc) */ nc2901 ,
		/* f [1] (nc) */ nc2902 ,
		/* f [0] (nc) */ nc2903 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R77_lut_1|xy_net  )
);
defparam PCKRTINSERT_C110R77_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C110R77_lut_1.config_data = 64'h0000ffff0000ffff;
FG6X2 ii05945 (
	. f ( {
		/* f [5] (nc) */ nc2904 ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] (nc) */ nc2905 ,
		/* f [2] (nc) */ nc2906 ,
		/* f [1] */ \carry_16_ADD_15|s_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05945|xy_net  )
);
defparam ii05945.mode = 1'b0;
defparam ii05945.config_data = 64'hffff7777ffff7777;
FG6X2 ii06046 (
	. f ( {
		/* f [5] */ \u_FDMA_fdma_rleft_cnt_reg[1]|qx_net ,
		/* f [4] */ \ii05957|xy_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2907 ,
		/* f [1] (nc) */ nc2908 ,
		/* f [0] */ \ii05956|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06046|xy_net  )
);
defparam ii06046.mode = 1'b0;
defparam ii06046.config_data = 64'h55ffffffffffffff;
CFG_NOTINV \carry_8_0__ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_0__ADD_1.ainv  )
);
defparam \carry_8_0__ADD_1.notinv0 .SEL = 1;
LRAM64 ii05946 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05666|xy_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2909 ,
		/* f [2] (nc) */ nc2910 ,
		/* f [1] (nc) */ nc2911 ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[1]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05946|xy_net  )
);
defparam ii05946.mode = 3'h0;
defparam ii05946.config_data = 64'hffffffffaaaaffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0]  (
	. di ( \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_tdi_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii06047 (
	. f ( {
		/* f [5] */ \ii05956|xy_net ,
		/* f [4] (nc) */ nc2912 ,
		/* f [3] */ \u_FDMA_fdma_rleft_cnt_reg[2]|qx_net ,
		/* f [2] (nc) */ nc2913 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \ii05957|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06047|xy_net  )
);
defparam ii06047.mode = 1'b0;
defparam ii06047.config_data = 64'h77ff77ffffffffff;
FG6X2 ii05947 (
	. f ( {
		/* f [5] (nc) */ nc2914 ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2915 ,
		/* f [1] */ \u_FDMA_rfdma_cnt_reg[2]|qx_net ,
		/* f [0] (nc) */ nc2916 
	} ),
	. x ( ),
	. xy ( \ii05947|xy_net  )
);
defparam ii05947.mode = 1'b0;
defparam ii05947.config_data = 64'hffffccffffffccff;
FG6X2 ii06048 (
	. f ( {
		/* f [5] */ \u_FDMA_fdma_rleft_cnt_reg[3]|qx_net ,
		/* f [4] */ \ii05957|xy_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2917 ,
		/* f [1] (nc) */ nc2918 ,
		/* f [0] */ \ii05956|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06048|xy_net  )
);
defparam ii06048.mode = 1'b0;
defparam ii06048.config_data = 64'h55ffffffffffffff;
FG6X2 ii05948 (
	. f ( {
		/* f [5] (nc) */ nc2919 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2920 ,
		/* f [2] */ \ii05666|xy_net ,
		/* f [1] (nc) */ nc2921 ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05948|xy_net  )
);
defparam ii05948.mode = 1'b0;
defparam ii05948.config_data = 64'hfafafffffafaffff;
FG6X2 ii06050 (
	. f ( {
		/* f [5] (nc) */ nc2922 ,
		/* f [4] (nc) */ nc2923 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2924 ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] (nc) */ nc2925 
	} ),
	. x ( ),
	. xy ( \ii06050|xy_net  )
);
defparam ii06050.mode = 1'b0;
defparam ii06050.config_data = 64'hccffccffccffccff;
LRAM64 ii06049 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05673|xy_net ,
		/* f [4] (nc) */ nc2926 ,
		/* f [3] */ \u_FDMA_fdma_rstart_locked_reg|qx_net ,
		/* f [2] */ \u_if_fdma_rareq_reg|qx_net ,
		/* f [1] (nc) */ nc2927 ,
		/* f [0] (nc) */ nc2928 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06049|xy_net  )
);
defparam ii06049.mode = 3'h0;
defparam ii06049.config_data = 64'h00000000ff0fff0f;
FG6X2 ii05949 (
	. f ( {
		/* f [5] */ \ii05666|xy_net ,
		/* f [4] (nc) */ nc2929 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2930 ,
		/* f [1] (nc) */ nc2931 ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05949|xy_net  )
);
defparam ii05949.mode = 1'b0;
defparam ii05949.config_data = 64'hffffffffaaffaaff;
FG6X2 ii05950 (
	. f ( {
		/* f [5] (nc) */ nc2932 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] (nc) */ nc2933 ,
		/* f [1] (nc) */ nc2934 ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05950|xy_net  )
);
defparam ii05950.mode = 1'b0;
defparam ii05950.config_data = 64'hffaaffffffaaffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36]  (
	. di ( \ii06437|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36] .CLKSRSEL = 1'b1;
FG6X2 ii06051 (
	. f ( {
		/* f [5] */ \u_FDMA_rfdma_cnt_reg[1]|qx_net ,
		/* f [4] */ \u_FDMA_rfdma_cnt_reg[4]|qx_net ,
		/* f [3] */ \u_FDMA_rfdma_cnt_reg[3]|qx_net ,
		/* f [2] */ \u_FDMA_rfdma_cnt_reg[2]|qx_net ,
		/* f [1] */ \u_FDMA_rfdma_cnt_reg[5]|qx_net ,
		/* f [0] */ \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06051|xy_net  )
);
defparam ii06051.mode = 1'b0;
defparam ii06051.config_data = 64'h7fffffffffffffff;
LRAM64 ii05951 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2935 ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2936 ,
		/* f [1] */ \u_FDMA_rfdma_cnt_reg[6]|qx_net ,
		/* f [0] (nc) */ nc2937 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05951|xy_net  )
);
defparam ii05951.mode = 3'h0;
defparam ii05951.config_data = 64'hffffccffffffccff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[74]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75] .CLKSRSEL = 1'b1;
FG6X2 ii06052 (
	. f ( {
		/* f [5] (nc) */ nc2938 ,
		/* f [4] */ \ii06051|xy_net ,
		/* f [3] (nc) */ nc2939 ,
		/* f [2] */ \u_FDMA_rfdma_cnt_reg[6]|qx_net ,
		/* f [1] (nc) */ nc2940 ,
		/* f [0] (nc) */ nc2941 
	} ),
	. x ( ),
	. xy ( \ii06052|xy_net  )
);
defparam ii06052.mode = 1'b0;
defparam ii06052.config_data = 64'h0f0fffff0f0fffff;
LRAM64 PCKRTINSERT_C106R80_lut_0 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii05751|xy_net ,
		/* f [4] (nc) */ nc2942 ,
		/* f [3] (nc) */ nc2943 ,
		/* f [2] (nc) */ nc2944 ,
		/* f [1] (nc) */ nc2945 ,
		/* f [0] (nc) */ nc2946 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R80_lut_0|xy_net  )
);
defparam PCKRTINSERT_C106R80_lut_0.mode = 3'b000;
defparam PCKRTINSERT_C106R80_lut_0.config_data = 64'h00000000ffffffff;
CARRY_SKIP_IN C104R82_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_32_ADD_23|co_net  ),
	. cin ( \C104R82_csi_logic|cin_net  ),
	. cskip4 ( \carry_32_ADD_19|co_net  ),
	. cskip8 ( \C104R81_csi_logic|cin_net  ),
	. p03 ( \C104R81_and4_logic|o_net  ),
	. p07 ( \C104R81_cso_logic|p8outb_net  ),
	. p47 ( \C104R81_cso_logic|p4outb_net  ),
	. ripple ( \C104R81_cso_logic|r4outb_net  )
);
defparam C104R82_csi_logic.ALLOW_SKIP = 1;
defparam C104R82_csi_logic.CIN_BELOW = 1;
CFG_NOTINV \carry_32_4__ADD_23.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_23.ainv  )
);
defparam \carry_32_4__ADD_23.notinv0 .SEL = 1;
LRAM64 ii05952 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2947 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] (nc) */ nc2948 ,
		/* f [1] */ \u_FDMA_rfdma_cnt_reg[7]|qx_net ,
		/* f [0] (nc) */ nc2949 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05952|xy_net  )
);
defparam ii05952.mode = 3'h0;
defparam ii05952.config_data = 64'hffccffffffccffff;
FG6X2 ii06053 (
	. f ( {
		/* f [5] */ \ii06052|xy_net ,
		/* f [4] */ \ii06050|xy_net ,
		/* f [3] */ \u_FDMA_rfdma_cnt_reg[7]|qx_net ,
		/* f [2] */ \u_FDMA_rfdma_cnt_reg[9]|qx_net ,
		/* f [1] */ \u_FDMA_rfdma_cnt_reg[8]|qx_net ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[10]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06053|xy_net  )
);
defparam ii06053.mode = 1'b0;
defparam ii06053.config_data = 64'h9555ffff5555ffff;
FG6X2 ii05953 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] (nc) */ nc2950 ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] (nc) */ nc2951 ,
		/* f [1] (nc) */ nc2952 ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05953|xy_net  )
);
defparam ii05953.mode = 1'b0;
defparam ii05953.config_data = 64'h00550055ffffffff;
REG2CKSR \u_if_test_cnt_reg[6]  (
	. di ( \ii06250|xy_net  ),
	. mclk0b ( \u_if_test_cnt_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_test_cnt_reg[6]|qx_net  ),
	. sclk0 ( \u_if_test_cnt_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_test_cnt_reg[6].sr1  ),
	. sr1 ( )
);
defparam \u_if_test_cnt_reg[6] .PRESET = 0;
defparam \u_if_test_cnt_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_axi_araddr_reg[11]  (
	. di ( \ii05742|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[10].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[10].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[11] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[11] .CLKSRSEL = 1'b1;
FG6X2 ii06054 (
	. f ( {
		/* f [5] */ \u_FDMA_rfdma_cnt_reg[10]|qx_net ,
		/* f [4] */ \ii06052|xy_net ,
		/* f [3] */ \u_FDMA_rfdma_cnt_reg[9]|qx_net ,
		/* f [2] */ \u_FDMA_rfdma_cnt_reg[11]|qx_net ,
		/* f [1] */ \u_FDMA_rfdma_cnt_reg[7]|qx_net ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06054|xy_net  )
);
defparam ii06054.mode = 1'b0;
defparam ii06054.config_data = 64'h870f0f0f0f0f0f0f;
LRAM64 ii05954 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2953 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2954 ,
		/* f [2] (nc) */ nc2955 ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] */ \carry_16_ADD_9|s_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05954|xy_net  )
);
defparam ii05954.mode = 3'h0;
defparam ii05954.config_data = 64'hddddffffddddffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]  (
	. di ( \PCKRTINSERT_C106R75_lut_3|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0] .CLKSRSEL = 1'b0;
FG6X2 ii06055 (
	. f ( {
		/* f [5] (nc) */ nc2956 ,
		/* f [4] (nc) */ nc2957 ,
		/* f [3] */ \ii06054|xy_net ,
		/* f [2] (nc) */ nc2958 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \ii05666|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06055|xy_net  )
);
defparam ii06055.mode = 1'b0;
defparam ii06055.config_data = 64'hbbffbbffbbffbbff;
FG6X2 ii05955 (
	. f ( {
		/* f [5] */ \u_FDMA_fdma_rleft_cnt_reg[1]|qx_net ,
		/* f [4] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net ,
		/* f [3] */ \u_FDMA_axi_rready_reg|qx_net ,
		/* f [2] */ \u_FDMA_fdma_rleft_cnt_reg[3]|qx_net ,
		/* f [1] */ \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ,
		/* f [0] */ \u_FDMA_fdma_rleft_cnt_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05955|xy_net  )
);
defparam ii05955.mode = 1'b0;
defparam ii05955.config_data = 64'hfffffffffbffffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06056 (
	. f ( {
		/* f [5] */ \ii06052|xy_net ,
		/* f [4] */ \u_FDMA_rfdma_cnt_reg[10]|qx_net ,
		/* f [3] */ \u_FDMA_rfdma_cnt_reg[11]|qx_net ,
		/* f [2] */ \u_FDMA_rfdma_cnt_reg[7]|qx_net ,
		/* f [1] */ \u_FDMA_rfdma_cnt_reg[9]|qx_net ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06056|xy_net  )
);
defparam ii06056.mode = 1'b0;
defparam ii06056.config_data = 64'h7fffffffffffffff;
FG6X2 ii05956 (
	. f ( {
		/* f [5] */ \u_FDMA_fdma_rleft_cnt_reg[4]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_rleft_cnt_reg[15]|qx_net ,
		/* f [3] */ \u_FDMA_fdma_rleft_cnt_reg[5]|qx_net ,
		/* f [2] */ \u_FDMA_fdma_rleft_cnt_reg[12]|qx_net ,
		/* f [1] */ \u_FDMA_fdma_rleft_cnt_reg[10]|qx_net ,
		/* f [0] */ \u_FDMA_fdma_rleft_cnt_reg[14]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05956|xy_net  )
);
defparam ii05956.mode = 1'b0;
defparam ii05956.config_data = 64'hfffffffffffffffe;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii06057 (
	. f ( {
		/* f [5] */ \ii06056|xy_net ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2959 ,
		/* f [1] (nc) */ nc2960 ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[12]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06057|xy_net  )
);
defparam ii06057.mode = 1'b0;
defparam ii06057.config_data = 64'hffffaaffffff55ff;
FG6X2 ii05957 (
	. f ( {
		/* f [5] */ \u_FDMA_fdma_rleft_cnt_reg[7]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_rleft_cnt_reg[6]|qx_net ,
		/* f [3] */ \u_FDMA_fdma_rleft_cnt_reg[8]|qx_net ,
		/* f [2] */ \u_FDMA_fdma_rleft_cnt_reg[11]|qx_net ,
		/* f [1] */ \u_FDMA_fdma_rleft_cnt_reg[13]|qx_net ,
		/* f [0] */ \u_FDMA_fdma_rleft_cnt_reg[9]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05957|xy_net  )
);
defparam ii05957.mode = 1'b0;
defparam ii05957.config_data = 64'hfffffffffffffffe;
FG6X2 ii06058 (
	. f ( {
		/* f [5] */ \ii05666|xy_net ,
		/* f [4] */ \u_FDMA_rfdma_cnt_reg[13]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \u_FDMA_rfdma_cnt_reg[12]|qx_net ,
		/* f [1] (nc) */ nc2961 ,
		/* f [0] */ \ii06056|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06058|xy_net  )
);
defparam ii06058.mode = 1'b0;
defparam ii06058.config_data = 64'hffffffffa0ff5fff;
FG6X2 ii05958 (
	. f ( {
		/* f [5] */ \ii05955|xy_net ,
		/* f [4] */ \u_FDMA_fdma_rstart_locked_reg|qx_net ,
		/* f [3] */ \u_if_fdma_rareq_reg|qx_net ,
		/* f [2] */ \ii05957|xy_net ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \ii05956|xy_net 
	} ),
	. x ( ),
	. xy ( \ii05958|xy_net  )
);
defparam ii05958.mode = 1'b0;
defparam ii05958.config_data = 64'hb3b3b3ff333333ff;
IOC_LVDS \io_led_1__inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( )
,
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. oen ( ),
	. q ( )
,
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_led_1__inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_led_1__inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_led_1__inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b1000;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b001;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_led_1__inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
FG6X2 ii06060 (
	. f ( {
		/* f [5] */ \ii06056|xy_net ,
		/* f [4] */ \u_FDMA_rfdma_cnt_reg[14]|qx_net ,
		/* f [3] */ \u_FDMA_rfdma_cnt_reg[12]|qx_net ,
		/* f [2] */ \u_FDMA_rfdma_cnt_reg[15]|qx_net ,
		/* f [1] */ \u_FDMA_rfdma_cnt_reg[13]|qx_net ,
		/* f [0] */ \ii06050|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06060|xy_net  )
);
defparam ii06060.mode = 1'b0;
defparam ii06060.config_data = 64'hd75f5f5f5f5f5f5f;
FG6X2 ii06059 (
	. f ( {
		/* f [5] */ \u_FDMA_rfdma_cnt_reg[13]|qx_net ,
		/* f [4] */ \ii05666|xy_net ,
		/* f [3] */ \u_FDMA_rfdma_cnt_reg[14]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \u_FDMA_rfdma_cnt_reg[12]|qx_net ,
		/* f [0] */ \ii06056|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06059|xy_net  )
);
defparam ii06059.mode = 1'b0;
defparam ii06059.config_data = 64'hffff8f7fffff0fff;
LRAM64 ii05960 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc2962 ,
		/* f [4] */ \u_FDMA_axi_wvalid_reg|qx_net ,
		/* f [3] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net ,
		/* f [2] (nc) */ nc2963 ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii05960|xy_net  )
);
defparam ii05960.mode = 3'h0;
defparam ii05960.config_data = 64'h0022222200222222;
FG6X2 ii05959 (
	. f ( {
		/* f [5] */ \ii05779|xy_net ,
		/* f [4] (nc) */ nc2964 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc2965 ,
		/* f [1] */ \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ,
		/* f [0] (nc) */ nc2966 
	} ),
	. x ( ),
	. xy ( \ii05959|xy_net  )
);
defparam ii05959.mode = 1'b0;
defparam ii05959.config_data = 64'hffffffffccffccff;
CFG_NOTINV \carry_16_5__ADD_10.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[10]|qx_net  ),
	. o ( \carry_16_5__ADD_10.ainv  )
);
defparam \carry_16_5__ADD_10.notinv0 .SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37]  (
	. di ( \ii06438|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37] .CLKSRSEL = 1'b1;
FG6X2 ii06061 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] (nc) */ nc2967 ,
		/* f [1] (nc) */ nc2968 ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06061|xy_net  )
);
defparam ii06061.mode = 1'b0;
defparam ii06061.config_data = 64'hffaaff55ffffffff;
CFG_NOTINV \carry_16_ADD_5.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[5]|qx_net  ),
	. o ( \carry_16_ADD_5.ainv  )
);
defparam \carry_16_ADD_5.notinv0 .SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[75]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76] .CLKSRSEL = 1'b1;
LRAM64 ii06062 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc2969 ,
		/* f [2] */ \u_FDMA_rfdma_cnt_reg[1]|qx_net ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[2]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06062|xy_net  )
);
defparam ii06062.mode = 3'h0;
defparam ii06062.config_data = 64'hededffffddddffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06063 (
	. f ( {
		/* f [5] */ \u_FDMA_rfdma_cnt_reg[2]|qx_net ,
		/* f [4] */ \u_FDMA_rfdma_cnt_reg[3]|qx_net ,
		/* f [3] */ \u_FDMA_rfdma_cnt_reg[1]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] */ \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06063|xy_net  )
);
defparam ii06063.mode = 1'b0;
defparam ii06063.config_data = 64'hefcfdfffcfcfffff;
REG2CKSR \u_if_test_cnt_reg[7]  (
	. di ( \ii06251|xy_net  ),
	. mclk0b ( \u_if_test_cnt_reg[6].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_test_cnt_reg[7]|qx_net  ),
	. sclk0 ( \u_if_test_cnt_reg[6].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_test_cnt_reg[6].sr1  ),
	. sr1 ( )
);
defparam \u_if_test_cnt_reg[7] .PRESET = 0;
defparam \u_if_test_cnt_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_axi_araddr_reg[12]  (
	. di ( \PCKRTINSERT_C108R81_lut_0|xy_net  ),
	. mclk0b ( \u_FDMA_axi_araddr_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_araddr_reg[12]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_araddr_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_araddr_reg[12].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_araddr_reg[12] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[12] .CLKSRSEL = 1'b0;
FG6X2 ii06064 (
	. f ( {
		/* f [5] */ \u_FDMA_rfdma_cnt_reg[1]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ,
		/* f [3] */ \ii06050|xy_net ,
		/* f [2] */ \u_FDMA_rfdma_cnt_reg[2]|qx_net ,
		/* f [1] */ \u_FDMA_rfdma_cnt_reg[3]|qx_net ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06064|xy_net  )
);
defparam ii06064.mode = 1'b0;
defparam ii06064.config_data = 64'h95ff55ff55ff55ff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_d_reg|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1] .CLKSRSEL = 1'b0;
FG6X2 ii06065 (
	. f ( {
		/* f [5] */ \u_FDMA_rfdma_cnt_reg[4]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_rleft_cnt_reg[0]|qx_net ,
		/* f [3] */ \u_FDMA_rfdma_cnt_reg[5]|qx_net ,
		/* f [2] */ \u_FDMA_rfdma_cnt_reg[1]|qx_net ,
		/* f [1] */ \u_FDMA_rfdma_cnt_reg[2]|qx_net ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06065|xy_net  )
);
defparam ii06065.mode = 1'b0;
defparam ii06065.config_data = 64'h807f00ff00ff00ff;
FG6X2 ii06066 (
	. f ( {
		/* f [5] (nc) */ nc2970 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \ii06065|xy_net ,
		/* f [2] */ \ii05666|xy_net ,
		/* f [1] (nc) */ nc2971 ,
		/* f [0] (nc) */ nc2972 
	} ),
	. x ( ),
	. xy ( \ii06066|xy_net  )
);
defparam ii06066.mode = 1'b0;
defparam ii06066.config_data = 64'hf0fffffff0ffffff;
CFG_NOTINV \carry_32_4__ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_2.ainv  )
);
defparam \carry_32_4__ADD_2.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[1]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2] .CLKSRSEL = 1'b1;
LBUF \u_if_T_S_reg[0].lbuf1  (
	. asr ( \u_if_T_S_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_T_S_reg[0].mclk1b  ),
	. sclk ( \u_if_T_S_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_T_S_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \u_if_T_S_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_if_T_S_reg[0].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_T_S_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_if_T_S_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_T_S_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_T_S_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_T_S_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06067 (
	. f ( {
		/* f [5] */ \u_FDMA_rfdma_cnt_reg[6]|qx_net ,
		/* f [4] (nc) */ nc2973 ,
		/* f [3] (nc) */ nc2974 ,
		/* f [2] */ \ii06051|xy_net ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06067|xy_net  )
);
defparam ii06067.mode = 1'b0;
defparam ii06067.config_data = 64'hfdfdfdfddfdfdfdf;
CFG_NOTINV \carry_32_ADD_14.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_14.ainv  )
);
defparam \carry_32_ADD_14.notinv0 .SEL = 1;
FG6X2 ii06068 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \u_FDMA_rfdma_cnt_reg[7]|qx_net ,
		/* f [3] */ \ii06052|xy_net ,
		/* f [2] (nc) */ nc2975 ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] (nc) */ nc2976 
	} ),
	. x ( ),
	. xy ( \ii06068|xy_net  )
);
defparam ii06068.mode = 1'b0;
defparam ii06068.config_data = 64'hffccccffffffffff;
CFG_NOTINV \carry_16_5__ADD_9.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[9]|qx_net  ),
	. o ( \carry_16_5__ADD_9.ainv  )
);
defparam \carry_16_5__ADD_9.notinv0 .SEL = 0;
FG6X2 ii06070 (
	. f ( {
		/* f [5] */ \u_FDMA_rfdma_cnt_reg[9]|qx_net ,
		/* f [4] */ \u_FDMA_rfdma_cnt_reg[7]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \ii06052|xy_net ,
		/* f [1] */ \ii05666|xy_net ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06070|xy_net  )
);
defparam ii06070.mode = 1'b0;
defparam ii06070.config_data = 64'hecffccffdfffffff;
FG6X2 ii06069 (
	. f ( {
		/* f [5] (nc) */ nc2977 ,
		/* f [4] */ \u_FDMA_rfdma_cnt_reg[8]|qx_net ,
		/* f [3] */ \ii05666|xy_net ,
		/* f [2] */ \ii06052|xy_net ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \u_FDMA_rfdma_cnt_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06069|xy_net  )
);
defparam ii06069.mode = 1'b0;
defparam ii06069.config_data = 64'hffb3ff7fffb3ff7f;
CARRY_SKIP_IN C82R58_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_11_8__ADD_7|co_net  ),
	. cin ( \C82R58_csi_logic|cin_net  ),
	. cskip4 ( \carry_11_8__ADD_3|co_net  ),
	. cskip8 ( \C82R57_csi_logic|cin_net  ),
	. p03 ( \C82R57_and4_logic|o_net  ),
	. p07 ( \C82R57_cso_logic|p8outb_net  ),
	. p47 ( \C82R57_cso_logic|p4outb_net  ),
	. ripple ( \C82R57_cso_logic|r4outb_net  )
);
defparam C82R58_csi_logic.ALLOW_SKIP = 1;
defparam C82R58_csi_logic.CIN_BELOW = 1;
LBUF \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1  (
	. asr ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05595|xy_net  ),
	. mclkb ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].mclk1b  ),
	. sclk ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sclk1  ),
	. sr ( \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net  )
);
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1 .CFG_SYNC = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1 .CFG_LAT = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1 .CFG_INV = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1 .CFG_EN = 1'b1;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38]  (
	. di ( \ii06439|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[38] .CLKSRSEL = 1'b1;
FG6X2 ii06071 (
	. f ( {
		/* f [5] (nc) */ nc2978 ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[0]|qx_net ,
		/* f [3] (nc) */ nc2979 ,
		/* f [2] (nc) */ nc2980 ,
		/* f [1] */ \u_FDMA_axi_wstart_locked_reg|qx_net ,
		/* f [0] (nc) */ nc2981 
	} ),
	. x ( ),
	. xy ( \ii06071|xy_net  )
);
defparam ii06071.mode = 1'b0;
defparam ii06071.config_data = 64'hffff3333ffff3333;
CFGINV C68R79_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C68R79_altinv|o_net  )
);
defparam C68R79_altinv.SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77] .CLKSRSEL = 1'b1;
FG6X2 ii06072 (
	. f ( {
		/* f [5] */ \u_FDMA_axi_wstart_locked_reg|qx_net ,
		/* f [4] (nc) */ nc2982 ,
		/* f [3] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net ,
		/* f [2] (nc) */ nc2983 ,
		/* f [1] */ \u_FDMA_axi_wvalid_reg|qx_net ,
		/* f [0] (nc) */ nc2984 
	} ),
	. x ( ),
	. xy ( \ii06072|xy_net  )
);
defparam ii06072.mode = 1'b0;
defparam ii06072.config_data = 64'h33ff33ff00000000;
FG6X2 ii06073 (
	. f ( {
		/* f [5] (nc) */ nc2985 ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[1]|qx_net ,
		/* f [3] */ \u_FDMA_wburst_cnt_reg[0]|qx_net ,
		/* f [2] (nc) */ nc2986 ,
		/* f [1] */ \u_FDMA_axi_wstart_locked_reg|qx_net ,
		/* f [0] (nc) */ nc2987 
	} ),
	. x ( ),
	. xy ( \ii06073|xy_net  )
);
defparam ii06073.mode = 1'b0;
defparam ii06073.config_data = 64'hff3333ffff3333ff;
CFG_NOTINV \carry_11_ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_5.ainv  )
);
defparam \carry_11_ADD_5.notinv0 .SEL = 1;
REG2CKSR \u_if_test_cnt_reg[8]  (
	. di ( \ii06252|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_test_cnt_reg[8].mclk1b  ),
	. qx ( \u_if_test_cnt_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_test_cnt_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_test_cnt_reg[8].sr1  )
);
defparam \u_if_test_cnt_reg[8] .PRESET = 0;
defparam \u_if_test_cnt_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_araddr_reg[13]  (
	. di ( \ii05744|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[10].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[10].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[13] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[13] .CLKSRSEL = 1'b1;
BASIC_IO \io_spi0_miso_inst.basic_io_inst0  (
	. PAD ( spi0_miso ),
	. f_od ( \io_spi0_miso_inst.f_od  ),
	. f_oen ( \io_spi0_miso_inst.f_oen  ),
	. id ( \io_spi0_miso_inst.id  )
);
defparam \io_spi0_miso_inst.basic_io_inst0 .VPCI_EN = 0;
defparam \io_spi0_miso_inst.basic_io_inst0 .CFG_OEN_SEL = 0;
defparam \io_spi0_miso_inst.basic_io_inst0 .CFG_KEEP = 0;
defparam \io_spi0_miso_inst.basic_io_inst0 .CFG_PDR = 0;
defparam \io_spi0_miso_inst.basic_io_inst0 .CFG_NS_LV = 3;
defparam \io_spi0_miso_inst.basic_io_inst0 .CFG_RX_DIG_EN = 1;
defparam \io_spi0_miso_inst.basic_io_inst0 .CFG_OUT_SEL = 0;
defparam \io_spi0_miso_inst.basic_io_inst0 .CFG_NDR = 0;
FG6X2 ii06074 (
	. f ( {
		/* f [5] */ \u_FDMA_wburst_cnt_reg[1]|qx_net ,
		/* f [4] (nc) */ nc2988 ,
		/* f [3] (nc) */ nc2989 ,
		/* f [2] */ \u_FDMA_axi_wstart_locked_reg|qx_net ,
		/* f [1] */ \u_FDMA_wburst_cnt_reg[0]|qx_net ,
		/* f [0] */ \u_FDMA_wburst_cnt_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06074|xy_net  )
);
defparam ii06074.mode = 1'b0;
defparam ii06074.config_data = 64'h9f9f9f9f5f5f5f5f;
FG6X2 ii06075 (
	. f ( {
		/* f [5] */ \u_FDMA_wburst_cnt_reg[2]|qx_net ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[3]|qx_net ,
		/* f [3] */ \u_FDMA_axi_wstart_locked_reg|qx_net ,
		/* f [2] (nc) */ nc2990 ,
		/* f [1] */ \u_FDMA_wburst_cnt_reg[0]|qx_net ,
		/* f [0] */ \u_FDMA_wburst_cnt_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06075|xy_net  )
);
defparam ii06075.mode = 1'b0;
defparam ii06075.config_data = 64'h88ff77ff00ffffff;
CARRY_SKIP_OUT C104R81_cso_logic (
	. p0b ( \carry_32_ADD_20|pb_net  ),
	. p1b ( \carry_32_ADD_21|pb_net  ),
	. p2b ( \carry_32_ADD_22|pb_net  ),
	. p3b ( \carry_32_ADD_23|pb_net  ),
	. p4outb ( \C104R81_cso_logic|p4outb_net  ),
	. p8outb ( \C104R81_cso_logic|p8outb_net  ),
	. plower4 ( \C104R81_and4_logic|o_net  ),
	. r4outb ( \C104R81_cso_logic|r4outb_net  )
);
LRAM64 ii06076 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_wburst_cnt_reg[1]|qx_net ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[3]|qx_net ,
		/* f [3] */ \u_FDMA_wburst_cnt_reg[0]|qx_net ,
		/* f [2] */ \u_FDMA_wburst_cnt_reg[2]|qx_net ,
		/* f [1] */ \u_FDMA_wburst_cnt_reg[4]|qx_net ,
		/* f [0] */ \u_FDMA_axi_wstart_locked_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06076|xy_net  )
);
defparam ii06076.mode = 3'h0;
defparam ii06076.config_data = 64'hd777777777777777;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii06077 (
	. f ( {
		/* f [5] */ \u_FDMA_wburst_cnt_reg[4]|qx_net ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[5]|qx_net ,
		/* f [3] */ \u_FDMA_wburst_cnt_reg[2]|qx_net ,
		/* f [2] */ \u_FDMA_wburst_cnt_reg[1]|qx_net ,
		/* f [1] */ \u_FDMA_wburst_cnt_reg[3]|qx_net ,
		/* f [0] */ \u_FDMA_wburst_cnt_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06077|xy_net  )
);
defparam ii06077.mode = 1'b0;
defparam ii06077.config_data = 64'h80007fff0000ffff;
FG6X2 ii06078 (
	. f ( {
		/* f [5] */ \ii06077|xy_net ,
		/* f [4] */ \u_FDMA_axi_wstart_locked_reg|qx_net ,
		/* f [3] (nc) */ nc2991 ,
		/* f [2] (nc) */ nc2992 ,
		/* f [1] (nc) */ nc2993 ,
		/* f [0] (nc) */ nc2994 
	} ),
	. x ( ),
	. xy ( \ii06078|xy_net  )
);
defparam ii06078.mode = 1'b0;
defparam ii06078.config_data = 64'h0000ffffffffffff;
FG6X2 PCKRTINSERT_C110R75_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc2995 ,
		/* f [4] (nc) */ nc2996 ,
		/* f [3] (nc) */ nc2997 ,
		/* f [2] (nc) */ nc2998 ,
		/* f [1] (nc) */ nc2999 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[71]|qx_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R75_lut_1|xy_net  )
);
defparam PCKRTINSERT_C110R75_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C110R75_lut_1.config_data = 64'h5555555555555555;
LBUF \u_if_test_cnt_reg[6].lbuf0  (
	. asr ( \u_if_test_cnt_reg[6].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06242|xy_net  ),
	. mclkb ( \u_if_test_cnt_reg[6].mclk1b  ),
	. sclk ( \u_if_test_cnt_reg[6].sclk1  ),
	. sr ( )
);
defparam \u_if_test_cnt_reg[6].lbuf0 .CFG_SYNC = 1;
defparam \u_if_test_cnt_reg[6].lbuf0 .CFG_LAT = 0;
defparam \u_if_test_cnt_reg[6].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_test_cnt_reg[6].lbuf0 .CFG_INV = 0;
defparam \u_if_test_cnt_reg[6].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_test_cnt_reg[6].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_test_cnt_reg[6].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_test_cnt_reg[6].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06080 (
	. f ( {
		/* f [5] */ \u_FDMA_wburst_cnt_reg[6]|qx_net ,
		/* f [4] (nc) */ nc3000 ,
		/* f [3] (nc) */ nc3001 ,
		/* f [2] */ \ii06079|xy_net ,
		/* f [1] */ \u_FDMA_axi_wstart_locked_reg|qx_net ,
		/* f [0] (nc) */ nc3002 
	} ),
	. x ( ),
	. xy ( \ii06080|xy_net  )
);
defparam ii06080.mode = 1'b0;
defparam ii06080.config_data = 64'hf3f3f3f33f3f3f3f;
FG6X2 ii06079 (
	. f ( {
		/* f [5] */ \u_FDMA_wburst_cnt_reg[0]|qx_net ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[4]|qx_net ,
		/* f [3] */ \u_FDMA_wburst_cnt_reg[3]|qx_net ,
		/* f [2] */ \u_FDMA_wburst_cnt_reg[2]|qx_net ,
		/* f [1] */ \u_FDMA_wburst_cnt_reg[1]|qx_net ,
		/* f [0] */ \u_FDMA_wburst_cnt_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06079|xy_net  )
);
defparam ii06079.mode = 1'b0;
defparam ii06079.config_data = 64'h7fffffffffffffff;
LRAM64 PCKRTINSERT_C110R75_lut_2 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3003 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[69]|qx_net ,
		/* f [3] (nc) */ nc3004 ,
		/* f [2] (nc) */ nc3005 ,
		/* f [1] (nc) */ nc3006 ,
		/* f [0] (nc) */ nc3007 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R75_lut_2|xy_net  )
);
defparam PCKRTINSERT_C110R75_lut_2.mode = 3'b000;
defparam PCKRTINSERT_C110R75_lut_2.config_data = 64'h0000ffff0000ffff;
FG6X2 ii06081 (
	. f ( {
		/* f [5] */ \u_FDMA_wburst_cnt_reg[7]|qx_net ,
		/* f [4] */ \u_FDMA_axi_wstart_locked_reg|qx_net ,
		/* f [3] (nc) */ nc3008 ,
		/* f [2] */ \u_FDMA_wburst_cnt_reg[6]|qx_net ,
		/* f [1] */ \ii06079|xy_net ,
		/* f [0] (nc) */ nc3009 
	} ),
	. x ( ),
	. xy ( \ii06081|xy_net  )
);
defparam ii06081.mode = 1'b0;
defparam ii06081.config_data = 64'hc0c0ffff3f3fffff;
FG6X2 PCKRTINSERT_C110R75_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc3010 ,
		/* f [4] (nc) */ nc3011 ,
		/* f [3] (nc) */ nc3012 ,
		/* f [2] (nc) */ nc3013 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[68]|qx_net ,
		/* f [0] (nc) */ nc3014 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R75_lut_3|xy_net  )
);
defparam PCKRTINSERT_C110R75_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C110R75_lut_3.config_data = 64'h3333333333333333;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[77]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78] .CLKSRSEL = 1'b1;
LRAM64 ii06082 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_wburst_cnt_reg[8]|qx_net ,
		/* f [4] */ \u_FDMA_wburst_cnt_reg[7]|qx_net ,
		/* f [3] */ \u_FDMA_wburst_cnt_reg[6]|qx_net ,
		/* f [2] */ \ii06079|xy_net ,
		/* f [1] (nc) */ nc3015 ,
		/* f [0] */ \u_FDMA_axi_wstart_locked_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06082|xy_net  )
);
defparam ii06082.mode = 3'h0;
defparam ii06082.config_data = 64'hf55555555fffffff;
LRAM64 PCKRTINSERT_C110R75_lut_4 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[67]|qx_net ,
		/* f [4] (nc) */ nc3016 ,
		/* f [3] (nc) */ nc3017 ,
		/* f [2] (nc) */ nc3018 ,
		/* f [1] (nc) */ nc3019 ,
		/* f [0] (nc) */ nc3020 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R75_lut_4|xy_net  )
);
defparam PCKRTINSERT_C110R75_lut_4.mode = 3'b000;
defparam PCKRTINSERT_C110R75_lut_4.config_data = 64'h00000000ffffffff;
LBUF \u_FDMA_rburst_cnt_reg[6].lbuf0  (
	. asr ( \u_FDMA_rburst_cnt_reg[6].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06032|xy_net  ),
	. mclkb ( \u_FDMA_rburst_cnt_reg[6].mclk1b  ),
	. sclk ( \u_FDMA_rburst_cnt_reg[6].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_rburst_cnt_reg[6].lbuf0 .CFG_SYNC = 1;
defparam \u_FDMA_rburst_cnt_reg[6].lbuf0 .CFG_LAT = 0;
defparam \u_FDMA_rburst_cnt_reg[6].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_rburst_cnt_reg[6].lbuf0 .CFG_INV = 0;
defparam \u_FDMA_rburst_cnt_reg[6].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_rburst_cnt_reg[6].lbuf0 .CFG_INV_EN = 0;
defparam \u_FDMA_rburst_cnt_reg[6].lbuf0 .CFG_EN = 1'b1;
defparam \u_FDMA_rburst_cnt_reg[6].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06083 (
	. f ( {
		/* f [5] (nc) */ nc3021 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \ii06026|xy_net ,
		/* f [2] */ \ii06028|xy_net ,
		/* f [1] */ \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net ,
		/* f [0] */ \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06083|xy_net  )
);
defparam ii06083.mode = 1'b0;
defparam ii06083.config_data = 64'h1000ffff1000ffff;
FG6X2 PCKRTINSERT_C110R75_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc3022 ,
		/* f [4] (nc) */ nc3023 ,
		/* f [3] (nc) */ nc3024 ,
		/* f [2] (nc) */ nc3025 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[66]|qx_net ,
		/* f [0] (nc) */ nc3026 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R75_lut_5|xy_net  )
);
defparam PCKRTINSERT_C110R75_lut_5.mode = 1'b0;
defparam PCKRTINSERT_C110R75_lut_5.config_data = 64'h3333333333333333;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg (
	. di ( \PCKRTINSERT_C108R74_lut_0|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sr1  ),
	. sr1 ( )
);
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_reg.CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_axi_araddr_reg[14]  (
	. di ( \ii05745|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[10].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[10].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[14] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[14] .CLKSRSEL = 1'b1;
LRAM64 ii06084 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii06083|xy_net ,
		/* f [4] */ \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ,
		/* f [3] (nc) */ nc3027 ,
		/* f [2] (nc) */ nc3028 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] (nc) */ nc3029 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06084|xy_net  )
);
defparam ii06084.mode = 3'h0;
defparam ii06084.config_data = 64'hffffffff0000cccc;
LRAM64 PCKRTINSERT_C110R75_lut_6 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3030 ,
		/* f [4] (nc) */ nc3031 ,
		/* f [3] (nc) */ nc3032 ,
		/* f [2] (nc) */ nc3033 ,
		/* f [1] (nc) */ nc3034 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R75_lut_6|xy_net  )
);
defparam PCKRTINSERT_C110R75_lut_6.mode = 3'b000;
defparam PCKRTINSERT_C110R75_lut_6.config_data = 64'h5555555555555555;
FG6X2 ii06085 (
	. f ( {
		/* f [5] (nc) */ nc3035 ,
		/* f [4] (nc) */ nc3036 ,
		/* f [3] (nc) */ nc3037 ,
		/* f [2] (nc) */ nc3038 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \u_FDMA_wburst_len_req_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06085|xy_net  )
);
defparam ii06085.mode = 1'b0;
defparam ii06085.config_data = 64'h4444444444444444;
FG6X2 PCKRTINSERT_C110R75_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc3039 ,
		/* f [4] (nc) */ nc3040 ,
		/* f [3] (nc) */ nc3041 ,
		/* f [2] (nc) */ nc3042 ,
		/* f [1] (nc) */ nc3043 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[46]|qx_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R75_lut_7|xy_net  )
);
defparam PCKRTINSERT_C110R75_lut_7.mode = 1'b0;
defparam PCKRTINSERT_C110R75_lut_7.config_data = 64'h5555555555555555;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg.lbuf0 .CFG_ALLOW_SR = 1'b1;
LRAM64 ii06086 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii06028|xy_net ,
		/* f [4] */ \ii06026|xy_net ,
		/* f [3] */ \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \u_FDMA_fdma_wleft_cnt_reg[1]|qx_net ,
		/* f [0] */ \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06086|xy_net  )
);
defparam ii06086.mode = 3'h0;
defparam ii06086.config_data = 64'hffbfffffffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[3]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4] .CLKSRSEL = 1'b0;
LRAM64 ii06087 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_wleft_cnt_reg[2]|qx_net ,
		/* f [3] */ \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net ,
		/* f [2] */ \ii06028|xy_net ,
		/* f [1] */ \ii06026|xy_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06087|xy_net  )
);
defparam ii06087.mode = 3'h0;
defparam ii06087.config_data = 64'hffffffffff7fffff;
LBUF \u_FDMA_axi_awvalid_reg.lbuf0  (
	. asr ( \u_FDMA_axi_awvalid_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_FDMA_axi_awvalid_reg.mclk1b  ),
	. sclk ( \u_FDMA_axi_awvalid_reg.sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_awvalid_reg.lbuf0 .CFG_SYNC = 1;
defparam \u_FDMA_axi_awvalid_reg.lbuf0 .CFG_LAT = 0;
defparam \u_FDMA_axi_awvalid_reg.lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_awvalid_reg.lbuf0 .CFG_INV = 0;
defparam \u_FDMA_axi_awvalid_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_awvalid_reg.lbuf0 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_awvalid_reg.lbuf0 .CFG_EN = 1'b0;
defparam \u_FDMA_axi_awvalid_reg.lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06088 (
	. f ( {
		/* f [5] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [4] */ \u_FDMA_fdma_wleft_cnt_reg[3]|qx_net ,
		/* f [3] */ \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net ,
		/* f [2] */ \ii06026|xy_net ,
		/* f [1] */ \ii06028|xy_net ,
		/* f [0] */ \u_FDMA_fdma_wleft_cnt_reg[10]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06088|xy_net  )
);
defparam ii06088.mode = 1'b0;
defparam ii06088.config_data = 64'hffbfffffffffffff;
FG6X2 ii06100 (
	. f ( {
		/* f [5] (nc) */ nc3044 ,
		/* f [4] */ \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ,
		/* f [3] (nc) */ nc3045 ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06100|xy_net  )
);
defparam ii06100.mode = 1'b0;
defparam ii06100.config_data = 64'hfbfbf7f7fbfbf7f7;
FG6X2 ii06090 (
	. f ( {
		/* f [5] */ \u_FDMA_wfdma_cnt_reg[4]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ,
		/* f [3] */ \u_FDMA_wfdma_cnt_reg[3]|qx_net ,
		/* f [2] */ \u_FDMA_wfdma_cnt_reg[2]|qx_net ,
		/* f [1] */ \u_FDMA_wfdma_cnt_reg[1]|qx_net ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06090|xy_net  )
);
defparam ii06090.mode = 1'b0;
defparam ii06090.config_data = 64'h7fffffffffffffff;
FG6X2 ii06089 (
	. f ( {
		/* f [5] (nc) */ nc3046 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc3047 ,
		/* f [2] (nc) */ nc3048 ,
		/* f [1] (nc) */ nc3049 ,
		/* f [0] */ \ii05779|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06089|xy_net  )
);
defparam ii06089.mode = 1'b0;
defparam ii06089.config_data = 64'haaaaffffaaaaffff;
FG6X2 ii06101 (
	. f ( {
		/* f [5] */ \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ,
		/* f [4] */ \u_FDMA_wfdma_cnt_reg[1]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc3050 ,
		/* f [1] */ \u_FDMA_wfdma_cnt_reg[2]|qx_net ,
		/* f [0] */ \ii05779|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06101|xy_net  )
);
defparam ii06101.mode = 1'b0;
defparam ii06101.config_data = 64'heeffbbffbbffbbff;
FG6X2 ii06091 (
	. f ( {
		/* f [5] (nc) */ nc3051 ,
		/* f [4] */ \ii06090|xy_net ,
		/* f [3] (nc) */ nc3052 ,
		/* f [2] (nc) */ nc3053 ,
		/* f [1] (nc) */ nc3054 ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06091|xy_net  )
);
defparam ii06091.mode = 1'b0;
defparam ii06091.config_data = 64'h5555ffff5555ffff;
CFG_NOTINV \carry_10_ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_ADD_6.ainv  )
);
defparam \carry_10_ADD_6.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[78]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[76].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[79] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06102 (
	. f ( {
		/* f [5] */ \u_FDMA_wfdma_cnt_reg[2]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \u_FDMA_wfdma_cnt_reg[1]|qx_net ,
		/* f [2] */ \u_FDMA_wfdma_cnt_reg[3]|qx_net ,
		/* f [1] */ \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ,
		/* f [0] */ \ii05779|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06102|xy_net  )
);
defparam ii06102.mode = 1'b0;
defparam ii06102.config_data = 64'hebafffffafafffff;
FG6X2 ii06092 (
	. f ( {
		/* f [5] */ \ii06091|xy_net ,
		/* f [4] */ \u_FDMA_wfdma_cnt_reg[7]|qx_net ,
		/* f [3] */ \u_FDMA_wfdma_cnt_reg[8]|qx_net ,
		/* f [2] */ \u_FDMA_wfdma_cnt_reg[9]|qx_net ,
		/* f [1] */ \u_FDMA_wfdma_cnt_reg[10]|qx_net ,
		/* f [0] */ \ii06089|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06092|xy_net  )
);
defparam ii06092.mode = 1'b0;
defparam ii06092.config_data = 64'hd777777777777777;
FG6X2 ii06103 (
	. f ( {
		/* f [5] */ \ii06089|xy_net ,
		/* f [4] */ \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net ,
		/* f [3] */ \u_FDMA_wfdma_cnt_reg[1]|qx_net ,
		/* f [2] */ \u_FDMA_wfdma_cnt_reg[2]|qx_net ,
		/* f [1] */ \u_FDMA_wfdma_cnt_reg[4]|qx_net ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06103|xy_net  )
);
defparam ii06103.mode = 1'b0;
defparam ii06103.config_data = 64'h93333333ffffffff;
FG6X2 ii06093 (
	. f ( {
		/* f [5] */ \u_FDMA_wfdma_cnt_reg[9]|qx_net ,
		/* f [4] */ \u_FDMA_wfdma_cnt_reg[8]|qx_net ,
		/* f [3] */ \u_FDMA_wfdma_cnt_reg[7]|qx_net ,
		/* f [2] */ \u_FDMA_wfdma_cnt_reg[10]|qx_net ,
		/* f [1] */ \ii06091|xy_net ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[11]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06093|xy_net  )
);
defparam ii06093.mode = 1'b0;
defparam ii06093.config_data = 64'h9555555555555555;
CARRY_SKIP_OUT C82R57_cso_logic (
	. p0b ( \carry_11_8__ADD_4|pb_net  ),
	. p1b ( \carry_11_8__ADD_5|pb_net  ),
	. p2b ( \carry_11_8__ADD_6|pb_net  ),
	. p3b ( \carry_11_8__ADD_7|pb_net  ),
	. p4outb ( \C82R57_cso_logic|p4outb_net  ),
	. p8outb ( \C82R57_cso_logic|p8outb_net  ),
	. plower4 ( \C82R57_and4_logic|o_net  ),
	. r4outb ( \C82R57_cso_logic|r4outb_net  )
);
REG2CKSR \u_FDMA_axi_araddr_reg[15]  (
	. di ( \ii05746|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[10].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[10].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[15] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[15] .CLKSRSEL = 1'b1;
FG6X2 ii06104 (
	. f ( {
		/* f [5] */ \u_FDMA_wfdma_cnt_reg[4]|qx_net ,
		/* f [4] */ \u_FDMA_wfdma_cnt_reg[5]|qx_net ,
		/* f [3] */ \u_FDMA_wfdma_cnt_reg[2]|qx_net ,
		/* f [2] */ \u_FDMA_wfdma_cnt_reg[1]|qx_net ,
		/* f [1] */ \u_FDMA_wfdma_cnt_reg[3]|qx_net ,
		/* f [0] */ \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06104|xy_net  )
);
defparam ii06104.mode = 1'b0;
defparam ii06104.config_data = 64'h80007fff0000ffff;
FG6X2 ii06094 (
	. f ( {
		/* f [5] */ \ii06093|xy_net ,
		/* f [4] (nc) */ nc3055 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc3056 ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] (nc) */ nc3057 
	} ),
	. x ( ),
	. xy ( \ii06094|xy_net  )
);
defparam ii06094.mode = 1'b0;
defparam ii06094.config_data = 64'hccffccffffffffff;
LRAM64 PCKRTINSERT_C110R74_lut_0 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3058 ,
		/* f [4] (nc) */ nc3059 ,
		/* f [3] (nc) */ nc3060 ,
		/* f [2] (nc) */ nc3061 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[32]|qx_net ,
		/* f [0] (nc) */ nc3062 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R74_lut_0|xy_net  )
);
defparam PCKRTINSERT_C110R74_lut_0.mode = 3'b000;
defparam PCKRTINSERT_C110R74_lut_0.config_data = 64'h3333333333333333;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[9].lbuf0 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65].lbuf0 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_fdma_wareq_reg.lbuf1  (
	. asr ( \u_if_fdma_wareq_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_fdma_wareq_reg.mclk1b  ),
	. sclk ( \u_if_fdma_wareq_reg.sclk1  ),
	. sr ( )
);
defparam \u_if_fdma_wareq_reg.lbuf1 .CFG_SYNC = 1;
defparam \u_if_fdma_wareq_reg.lbuf1 .CFG_LAT = 0;
defparam \u_if_fdma_wareq_reg.lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_fdma_wareq_reg.lbuf1 .CFG_INV = 0;
defparam \u_if_fdma_wareq_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_fdma_wareq_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_if_fdma_wareq_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_if_fdma_wareq_reg.lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06105 (
	. f ( {
		/* f [5] (nc) */ nc3063 ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] (nc) */ nc3064 ,
		/* f [2] (nc) */ nc3065 ,
		/* f [1] */ \ii06104|xy_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06105|xy_net  )
);
defparam ii06105.mode = 1'b0;
defparam ii06105.config_data = 64'hffff7777ffff7777;
LRAM64 ii06095 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_wfdma_cnt_reg[9]|qx_net ,
		/* f [4] */ \u_FDMA_wfdma_cnt_reg[11]|qx_net ,
		/* f [3] */ \ii06091|xy_net ,
		/* f [2] */ \u_FDMA_wfdma_cnt_reg[10]|qx_net ,
		/* f [1] */ \u_FDMA_wfdma_cnt_reg[7]|qx_net ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[8]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06095|xy_net  )
);
defparam ii06095.mode = 3'h0;
defparam ii06095.config_data = 64'h7fffffffffffffff;
FG6X2 PCKRTINSERT_C110R74_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc3066 ,
		/* f [4] (nc) */ nc3067 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[33]|qx_net ,
		/* f [2] (nc) */ nc3068 ,
		/* f [1] (nc) */ nc3069 ,
		/* f [0] (nc) */ nc3070 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R74_lut_1|xy_net  )
);
defparam PCKRTINSERT_C110R74_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C110R74_lut_1.config_data = 64'h00ff00ff00ff00ff;
FG6X2 ii06106 (
	. f ( {
		/* f [5] (nc) */ nc3071 ,
		/* f [4] */ \u_FDMA_wfdma_cnt_reg[6]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \ii06090|xy_net ,
		/* f [1] (nc) */ nc3072 ,
		/* f [0] */ \ii05779|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06106|xy_net  )
);
defparam ii06106.mode = 1'b0;
defparam ii06106.config_data = 64'hfaffaffffaffafff;
FG6X2 ii06096 (
	. f ( {
		/* f [5] */ \ii05779|xy_net ,
		/* f [4] */ \u_FDMA_wfdma_cnt_reg[12]|qx_net ,
		/* f [3] */ \ii06095|xy_net ,
		/* f [2] (nc) */ nc3073 ,
		/* f [1] (nc) */ nc3074 ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06096|xy_net  )
);
defparam ii06096.mode = 1'b0;
defparam ii06096.config_data = 64'hffffffffff5555ff;
LRAM64 PCKRTINSERT_C110R74_lut_2 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3075 ,
		/* f [4] (nc) */ nc3076 ,
		/* f [3] (nc) */ nc3077 ,
		/* f [2] (nc) */ nc3078 ,
		/* f [1] (nc) */ nc3079 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[37]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R74_lut_2|xy_net  )
);
defparam PCKRTINSERT_C110R74_lut_2.mode = 3'b000;
defparam PCKRTINSERT_C110R74_lut_2.config_data = 64'h5555555555555555;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[4]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5] .CLKSRSEL = 1'b0;
FG6X2 ii06107 (
	. f ( {
		/* f [5] */ \u_FDMA_wfdma_cnt_reg[7]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] (nc) */ nc3080 ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] */ \ii06091|xy_net ,
		/* f [0] (nc) */ nc3081 
	} ),
	. x ( ),
	. xy ( \ii06107|xy_net  )
);
defparam ii06107.mode = 1'b0;
defparam ii06107.config_data = 64'hfcfcfffff3f3ffff;
FG6X2 ii06097 (
	. f ( {
		/* f [5] */ \u_FDMA_wfdma_cnt_reg[13]|qx_net ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] (nc) */ nc3082 ,
		/* f [2] */ \u_FDMA_wfdma_cnt_reg[12]|qx_net ,
		/* f [1] */ \ii06095|xy_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06097|xy_net  )
);
defparam ii06097.mode = 1'b0;
defparam ii06097.config_data = 64'hffffd5d5ffff7f7f;
FG6X2 PCKRTINSERT_C110R74_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc3083 ,
		/* f [4] (nc) */ nc3084 ,
		/* f [3] (nc) */ nc3085 ,
		/* f [2] (nc) */ nc3086 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[35]|qx_net ,
		/* f [0] (nc) */ nc3087 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R74_lut_3|xy_net  )
);
defparam PCKRTINSERT_C110R74_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C110R74_lut_3.config_data = 64'h3333333333333333;
LBUF \u_if_fdma_waddr_r_reg[17].lbuf1  (
	. asr ( \u_if_fdma_waddr_r_reg[17].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06119|xy_net  ),
	. mclkb ( \u_if_fdma_waddr_r_reg[17].mclk1b  ),
	. sclk ( \u_if_fdma_waddr_r_reg[17].sclk1  ),
	. sr ( )
);
defparam \u_if_fdma_waddr_r_reg[17].lbuf1 .CFG_SYNC = 1;
defparam \u_if_fdma_waddr_r_reg[17].lbuf1 .CFG_LAT = 0;
defparam \u_if_fdma_waddr_r_reg[17].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_fdma_waddr_r_reg[17].lbuf1 .CFG_INV = 0;
defparam \u_if_fdma_waddr_r_reg[17].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_fdma_waddr_r_reg[17].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_fdma_waddr_r_reg[17].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_fdma_waddr_r_reg[17].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06108 (
	. f ( {
		/* f [5] */ \u_FDMA_wfdma_cnt_reg[7]|qx_net ,
		/* f [4] */ \u_FDMA_wfdma_cnt_reg[8]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] */ \ii06091|xy_net ,
		/* f [1] */ \ii05779|xy_net ,
		/* f [0] (nc) */ nc3088 
	} ),
	. x ( ),
	. xy ( \ii06108|xy_net  )
);
defparam ii06108.mode = 1'b0;
defparam ii06108.config_data = 64'hfcffcfffccffffff;
FG6X2 ii06098 (
	. f ( {
		/* f [5] */ \u_FDMA_wfdma_cnt_reg[14]|qx_net ,
		/* f [4] */ \ii05779|xy_net ,
		/* f [3] */ \ii06095|xy_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] */ \u_FDMA_wfdma_cnt_reg[13]|qx_net ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[12]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06098|xy_net  )
);
defparam ii06098.mode = 1'b0;
defparam ii06098.config_data = 64'hffff8f0fffff7fff;
LRAM64 PCKRTINSERT_C110R74_lut_4 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[61]|qx_net ,
		/* f [4] (nc) */ nc3089 ,
		/* f [3] (nc) */ nc3090 ,
		/* f [2] (nc) */ nc3091 ,
		/* f [1] (nc) */ nc3092 ,
		/* f [0] (nc) */ nc3093 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R74_lut_4|xy_net  )
);
defparam PCKRTINSERT_C110R74_lut_4.mode = 3'b000;
defparam PCKRTINSERT_C110R74_lut_4.config_data = 64'h00000000ffffffff;
FG6X2 ii06110 (
	. f ( {
		/* f [5] */ \u_if_fdma_wareq_reg|qx_net ,
		/* f [4] */ \u_FDMA_fdma_rstart_locked_reg|qx_net ,
		/* f [3] */ \u_if_fdma_rareq_reg|qx_net ,
		/* f [2] */ \u_FDMA_fdma_wstart_locked_reg|qx_net ,
		/* f [1] */ \u_if_T_S_reg_0__dup|qx_net ,
		/* f [0] */ \u_if_T_S_reg_1__dup|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06110|xy_net  )
);
defparam ii06110.mode = 1'b0;
defparam ii06110.config_data = 64'hdb5353539b131313;
FG6X2 ii06109 (
	. f ( {
		/* f [5] */ \u_FDMA_wfdma_cnt_reg[8]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \u_FDMA_wfdma_cnt_reg[9]|qx_net ,
		/* f [2] */ \ii05779|xy_net ,
		/* f [1] */ \ii06091|xy_net ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06109|xy_net  )
);
defparam ii06109.mode = 1'b0;
defparam ii06109.config_data = 64'hf8f7fffff0ffffff;
FG6X2 ii06099 (
	. f ( {
		/* f [5] */ \u_FDMA_wfdma_cnt_reg[15]|qx_net ,
		/* f [4] */ \ii06089|xy_net ,
		/* f [3] */ \u_FDMA_wfdma_cnt_reg[12]|qx_net ,
		/* f [2] */ \u_FDMA_wfdma_cnt_reg[14]|qx_net ,
		/* f [1] */ \ii06095|xy_net ,
		/* f [0] */ \u_FDMA_wfdma_cnt_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06099|xy_net  )
);
defparam ii06099.mode = 1'b0;
defparam ii06099.config_data = 64'h8000ffff7fffffff;
FG6X2 PCKRTINSERT_C110R74_lut_5 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[60]|qx_net ,
		/* f [4] (nc) */ nc3094 ,
		/* f [3] (nc) */ nc3095 ,
		/* f [2] (nc) */ nc3096 ,
		/* f [1] (nc) */ nc3097 ,
		/* f [0] (nc) */ nc3098 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R74_lut_5|xy_net  )
);
defparam PCKRTINSERT_C110R74_lut_5.mode = 1'b0;
defparam PCKRTINSERT_C110R74_lut_5.config_data = 64'h00000000ffffffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1 .CFG_INV_EN = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06111 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_0_|qx_net ,
		/* f [4] */ \u_if_T_S_reg_1__dup_3_|qx_net ,
		/* f [3] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [2] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [1] */ \ii06110|xy_net ,
		/* f [0] */ \u_FDMA_fdma_rstart_locked_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06111|xy_net  )
);
defparam ii06111.mode = 1'b0;
defparam ii06111.config_data = 64'hf3fff3fff3ff53ff;
LRAM64 PCKRTINSERT_C110R74_lut_6 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3099 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[59]|qx_net ,
		/* f [3] (nc) */ nc3100 ,
		/* f [2] (nc) */ nc3101 ,
		/* f [1] (nc) */ nc3102 ,
		/* f [0] (nc) */ nc3103 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R74_lut_6|xy_net  )
);
defparam PCKRTINSERT_C110R74_lut_6.mode = 3'b000;
defparam PCKRTINSERT_C110R74_lut_6.config_data = 64'h0000ffff0000ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[80]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81] .CLKSRSEL = 1'b1;
LRAM64 ii06112 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3104 ,
		/* f [4] */ \u_if_test_cnt_reg[5]|qx_net ,
		/* f [3] */ \u_if_test_cnt_reg[3]|qx_net ,
		/* f [2] (nc) */ nc3105 ,
		/* f [1] */ \u_if_test_cnt_reg[2]|qx_net ,
		/* f [0] */ \u_if_test_cnt_reg[4]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06112|xy_net  )
);
defparam ii06112.mode = 3'h0;
defparam ii06112.config_data = 64'hffffeeffffffeeff;
FG6X2 PCKRTINSERT_C110R74_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc3106 ,
		/* f [4] (nc) */ nc3107 ,
		/* f [3] (nc) */ nc3108 ,
		/* f [2] (nc) */ nc3109 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[58]|qx_net ,
		/* f [0] (nc) */ nc3110 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C110R74_lut_7|xy_net  )
);
defparam PCKRTINSERT_C110R74_lut_7.mode = 1'b0;
defparam PCKRTINSERT_C110R74_lut_7.config_data = 64'h3333333333333333;
CFG_NOTINV \carry_16_ADD_11.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[11]|qx_net  ),
	. o ( \carry_16_ADD_11.ainv  )
);
defparam \carry_16_ADD_11.notinv0 .SEL = 0;
FG6X2 ii06113 (
	. f ( {
		/* f [5] */ \u_if_test_cnt_reg[1]|qx_net ,
		/* f [4] */ \u_if_test_cnt_reg[6]|qx_net ,
		/* f [3] */ \u_if_test_cnt_reg[0]|qx_net ,
		/* f [2] */ \ii06112|xy_net ,
		/* f [1] */ \u_if_test_cnt_reg[7]|qx_net ,
		/* f [0] */ \u_if_test_cnt_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06113|xy_net  )
);
defparam ii06113.mode = 1'b0;
defparam ii06113.config_data = 64'hffffffffffbfffff;
REG2CKSR \u_FDMA_axi_araddr_reg[16]  (
	. di ( \ii05747|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[16].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[16].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[16] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[16] .CLKSRSEL = 1'b1;
FG6X2 ii06114 (
	. f ( {
		/* f [5] */ \ii06113|xy_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [2] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] */ \u_if_T_S_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06114|xy_net  )
);
defparam ii06114.mode = 1'b0;
defparam ii06114.config_data = 64'h1100ce001100cf00;
REG2CKSR u_FDMA_rburst_len_req_reg (
	. di ( \ii06049|xy_net  ),
	. mclk0b ( \u_FDMA_rburst_len_req_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_rburst_len_req_reg|qx_net  ),
	. sclk0 ( \u_FDMA_rburst_len_req_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_rburst_len_req_reg.sr1  ),
	. sr1 ( )
);
defparam u_FDMA_rburst_len_req_reg.PRESET = 0;
defparam u_FDMA_rburst_len_req_reg.CLKSRSEL = 1'b0;
LRAM64 ii06115 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [4] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [3] (nc) */ nc3111 ,
		/* f [2] */ \ii06111|xy_net ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] */ \u_if_T_S_reg[2]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06115|xy_net  )
);
defparam ii06115.mode = 3'h0;
defparam ii06115.config_data = 64'h0e0e0f0ffbfbffff;
LBUF \u_if_fdma_rareq_reg.lbuf0  (
	. asr ( \u_if_fdma_rareq_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_fdma_rareq_reg.mclk1b  ),
	. sclk ( \u_if_fdma_rareq_reg.sclk1  ),
	. sr ( )
);
defparam \u_if_fdma_rareq_reg.lbuf0 .CFG_SYNC = 1;
defparam \u_if_fdma_rareq_reg.lbuf0 .CFG_LAT = 0;
defparam \u_if_fdma_rareq_reg.lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_fdma_rareq_reg.lbuf0 .CFG_INV = 0;
defparam \u_if_fdma_rareq_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_fdma_rareq_reg.lbuf0 .CFG_INV_EN = 0;
defparam \u_if_fdma_rareq_reg.lbuf0 .CFG_EN = 1'b0;
defparam \u_if_fdma_rareq_reg.lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06116 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [4] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] (nc) */ nc3112 ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] */ \u_if_T_S_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06116|xy_net  )
);
defparam ii06116.mode = 1'b0;
defparam ii06116.config_data = 64'h55bb55ff55ff55ff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6] .CLKSRSEL = 1'b1;
LRAM64 ii06117 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [4] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [3] */ \u_FDMA_fdma_rstart_locked_reg|qx_net ,
		/* f [2] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [1] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [0] */ \u_if_fdma_rareq_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06117|xy_net  )
);
defparam ii06117.mode = 3'h0;
defparam ii06117.config_data = 64'h5f5fdf1f5f5f5f5f;
REG2CKSR \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]  (
	. di ( \ii05547|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii06118 (
	. f ( {
		/* f [5] (nc) */ nc3113 ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [2] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [1] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[12]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06118|xy_net  )
);
defparam ii06118.mode = 1'b0;
defparam ii06118.config_data = 64'hffffffbfffffffbf;
FG6X2 ii06120 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[13]|qx_net ,
		/* f [4] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[12]|qx_net ,
		/* f [0] */ \u_if_rst_cnt_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06120|xy_net  )
);
defparam ii06120.mode = 1'b0;
defparam ii06120.config_data = 64'hffffffdfffffff7f;
FG6X2 ii06119 (
	. f ( {
		/* f [5] */ \u_FDMA_fdma_rstart_locked_reg|qx_net ,
		/* f [4] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [3] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [2] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [1] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [0] (nc) */ nc3114 
	} ),
	. x ( ),
	. xy ( \ii06119|xy_net  )
);
defparam ii06119.mode = 1'b0;
defparam ii06119.config_data = 64'hffff0000fff30000;
FG6X2 ii06121 (
	. f ( {
		/* f [5] (nc) */ nc3115 ,
		/* f [4] (nc) */ nc3116 ,
		/* f [3] */ \u_if_T_S_reg_0__dup_1_|qx_net ,
		/* f [2] */ \u_if_T_S_reg_1__dup_4_|qx_net ,
		/* f [1] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [0] */ \u_if_T_S_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06121|xy_net  )
);
defparam ii06121.mode = 1'b0;
defparam ii06121.config_data = 64'hfff7fff7fff7fff7;
CFG_NOTINV \carry_32_4__ADD_11.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_11.ainv  )
);
defparam \carry_32_4__ADD_11.notinv0 .SEL = 1;
ctrl_wrapper u_ddr_v1_u_inst_u_ddrc (
	. ahb_cfg_haddr_i ( )
,
	. ahb_cfg_hburst_i ( )
,
	. ahb_cfg_hclk ( ),
	. ahb_cfg_hrdata_o ( )
,
	. ahb_cfg_hready_i ( ),
	. ahb_cfg_hready_o ( ),
	. ahb_cfg_hresetn ( ),
	. ahb_cfg_hresp_o ( )
,
	. ahb_cfg_hsel_i ( ),
	. ahb_cfg_hsize_i ( )
,
	. ahb_cfg_htrans_i ( )
,
	. ahb_cfg_hwdata_i ( )
,
	. ahb_cfg_hwrite_i ( ),
	. axi_port00_aclk ( \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_aclk_net  ),
	. axi_port00_arstn ( \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_arstn_net  ),
	. axi_port02_aclk ( \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net  ),
	. axi_port02_arstn ( \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_arstn_net  ),
	. dram_dfi_addr_p0 ( )
,
	. dram_dfi_addr_p1 ( )
,
	. dram_dfi_bank_p0 ( )
,
	. dram_dfi_bank_p1 ( )
,
	. dram_dfi_cas_n_p0 ( ),
	. dram_dfi_cas_n_p1 ( ),
	. dram_dfi_cke_p0 ( ),
	. dram_dfi_cke_p1 ( ),
	. dram_dfi_cs_n_duplicate_p0 ( ),
	. dram_dfi_cs_n_duplicate_p1 ( ),
	. dram_dfi_cs_n_p0 ( ),
	. dram_dfi_cs_n_p1 ( ),
	. dram_dfi_ctrlupd_ack ( ),
	. dram_dfi_ctrlupd_req ( ),
	. dram_dfi_dram_clk_disable ( ),
	. dram_dfi_ecc_rddata_en_p0 ( ),
	. dram_dfi_ecc_rddata_en_p1 ( ),
	. dram_dfi_ecc_rddata_w0 ( )
,
	. dram_dfi_ecc_rddata_w1 ( )
,
	. dram_dfi_ecc_wrdata_en_p0 ( ),
	. dram_dfi_ecc_wrdata_en_p1 ( ),
	. dram_dfi_ecc_wrdata_p0 ( )
,
	. dram_dfi_ecc_wrdata_p1 ( )
,
	. dram_dfi_ecc_wrmask_p0 ( )
,
	. dram_dfi_ecc_wrmask_p1 ( )
,
	. dram_dfi_init_complete ( ),
	. dram_dfi_init_start ( ),
	. dram_dfi_ras_n_p0 ( ),
	. dram_dfi_ras_n_p1 ( ),
	. dram_dfi_rddata_en_p0 ( )
,
	. dram_dfi_rddata_en_p1 ( )
,
	. dram_dfi_rddata_valid_w0 ( )
,
	. dram_dfi_rddata_valid_w1 ( )
,
	. dram_dfi_rddata_w0 ( )
,
	. dram_dfi_rddata_w1 ( )
,
	. dram_dfi_rdlvl_delay ( )
,
	. dram_dfi_rdlvl_delayn ( )
,
	. dram_dfi_rdlvl_edge ( ),
	. dram_dfi_rdlvl_en ( ),
	. dram_dfi_rdlvl_gate_delay ( )
,
	. dram_dfi_rdlvl_gate_en ( ),
	. dram_dfi_rdlvl_gate_mode ( )
,
	. dram_dfi_rdlvl_load ( ),
	. dram_dfi_rdlvl_mode ( )
,
	. dram_dfi_rdlvl_resp ( )
,
	. dram_dfi_reset_n_p0 ( ),
	. dram_dfi_reset_n_p1 ( ),
	. dram_dfi_we_n_p0 ( ),
	. dram_dfi_we_n_p1 ( ),
	. dram_dfi_wodt_p0 ( ),
	. dram_dfi_wodt_p1 ( ),
	. dram_dfi_wrdata_en_p0 ( )
,
	. dram_dfi_wrdata_en_p1 ( )
,
	. dram_dfi_wrdata_p0 ( )
,
	. dram_dfi_wrdata_p1 ( )
,
	. dram_dfi_wrlvl_delay ( )
,
	. dram_dfi_wrlvl_en ( ),
	. dram_dfi_wrlvl_load ( ),
	. dram_dfi_wrlvl_mode ( )
,
	. dram_dfi_wrlvl_resp ( )
,
	. dram_dfi_wrlvl_strobe ( ),
	. dram_dfi_wrmask_p0 ( )
,
	. dram_dfi_wrmask_p1 ( )
,
	. gating_mc_clk ( \u_ddr_v1_u_inst_u_ddrc|gating_mc_clk_net  ),
	. i_p0 ( {
		/* i_p0 [279] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [278] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [277] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [276] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [275] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [274] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [273] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [272] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [271] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [270] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [269] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [268] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [267] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [266] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [265] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [264] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [263] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [262] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [261] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [260] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [259] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [258] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [257] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [256] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [255] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [254] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [253] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [252] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [251] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [250] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [249] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [248] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [247] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [246] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [245] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [244] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [243] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [242] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [241] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [240] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [239] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [238] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [237] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [236] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [235] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [234] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [233] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [232] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [231] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [230] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [229] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [228] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [227] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [226] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [225] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [224] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [223] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [222] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [221] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [220] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [219] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [218] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [217] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [216] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [215] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [214] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [213] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [212] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [211] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [210] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [209] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [208] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [207] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [206] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [205] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [204] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [203] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [202] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [201] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [200] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [199] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [198] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [197] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [196] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [195] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [194] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [193] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [192] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [191] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [190] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [189] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [188] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [187] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [186] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [185] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [184] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [183] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [182] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [181] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [180] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [179] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [178] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [177] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [176] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [175] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [174] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [173] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [172] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [171] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [170] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [169] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [168] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [167] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [166] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [165] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [164] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [163] (nc) */ nc3117 ,
		/* i_p0 [162] (nc) */ nc3118 ,
		/* i_p0 [161] (nc) */ nc3119 ,
		/* i_p0 [160] (nc) */ nc3120 ,
		/* i_p0 [159] (nc) */ nc3121 ,
		/* i_p0 [158] (nc) */ nc3122 ,
		/* i_p0 [157] (nc) */ nc3123 ,
		/* i_p0 [156] (nc) */ nc3124 ,
		/* i_p0 [155] (nc) */ nc3125 ,
		/* i_p0 [154] (nc) */ nc3126 ,
		/* i_p0 [153] (nc) */ nc3127 ,
		/* i_p0 [152] (nc) */ nc3128 ,
		/* i_p0 [151] (nc) */ nc3129 ,
		/* i_p0 [150] (nc) */ nc3130 ,
		/* i_p0 [149] (nc) */ nc3131 ,
		/* i_p0 [148] (nc) */ nc3132 ,
		/* i_p0 [147] (nc) */ nc3133 ,
		/* i_p0 [146] (nc) */ nc3134 ,
		/* i_p0 [145] (nc) */ nc3135 ,
		/* i_p0 [144] (nc) */ nc3136 ,
		/* i_p0 [143] (nc) */ nc3137 ,
		/* i_p0 [142] (nc) */ nc3138 ,
		/* i_p0 [141] (nc) */ nc3139 ,
		/* i_p0 [140] (nc) */ nc3140 ,
		/* i_p0 [139] (nc) */ nc3141 ,
		/* i_p0 [138] (nc) */ nc3142 ,
		/* i_p0 [137] (nc) */ nc3143 ,
		/* i_p0 [136] (nc) */ nc3144 ,
		/* i_p0 [135] (nc) */ nc3145 ,
		/* i_p0 [134] (nc) */ nc3146 ,
		/* i_p0 [133] (nc) */ nc3147 ,
		/* i_p0 [132] (nc) */ nc3148 ,
		/* i_p0 [131] (nc) */ nc3149 ,
		/* i_p0 [130] (nc) */ nc3150 ,
		/* i_p0 [129] (nc) */ nc3151 ,
		/* i_p0 [128] (nc) */ nc3152 ,
		/* i_p0 [127] (nc) */ nc3153 ,
		/* i_p0 [126] (nc) */ nc3154 ,
		/* i_p0 [125] (nc) */ nc3155 ,
		/* i_p0 [124] (nc) */ nc3156 ,
		/* i_p0 [123] (nc) */ nc3157 ,
		/* i_p0 [122] (nc) */ nc3158 ,
		/* i_p0 [121] (nc) */ nc3159 ,
		/* i_p0 [120] (nc) */ nc3160 ,
		/* i_p0 [119] (nc) */ nc3161 ,
		/* i_p0 [118] (nc) */ nc3162 ,
		/* i_p0 [117] (nc) */ nc3163 ,
		/* i_p0 [116] (nc) */ nc3164 ,
		/* i_p0 [115] (nc) */ nc3165 ,
		/* i_p0 [114] (nc) */ nc3166 ,
		/* i_p0 [113] (nc) */ nc3167 ,
		/* i_p0 [112] (nc) */ nc3168 ,
		/* i_p0 [111] (nc) */ nc3169 ,
		/* i_p0 [110] (nc) */ nc3170 ,
		/* i_p0 [109] (nc) */ nc3171 ,
		/* i_p0 [108] (nc) */ nc3172 ,
		/* i_p0 [107] (nc) */ nc3173 ,
		/* i_p0 [106] (nc) */ nc3174 ,
		/* i_p0 [105] (nc) */ nc3175 ,
		/* i_p0 [104] (nc) */ nc3176 ,
		/* i_p0 [103] (nc) */ nc3177 ,
		/* i_p0 [102] (nc) */ nc3178 ,
		/* i_p0 [101] (nc) */ nc3179 ,
		/* i_p0 [100] (nc) */ nc3180 ,
		/* i_p0 [99] (nc) */ nc3181 ,
		/* i_p0 [98] (nc) */ nc3182 ,
		/* i_p0 [97] (nc) */ nc3183 ,
		/* i_p0 [96] (nc) */ nc3184 ,
		/* i_p0 [95] (nc) */ nc3185 ,
		/* i_p0 [94] (nc) */ nc3186 ,
		/* i_p0 [93] (nc) */ nc3187 ,
		/* i_p0 [92] (nc) */ nc3188 ,
		/* i_p0 [91] (nc) */ nc3189 ,
		/* i_p0 [90] (nc) */ nc3190 ,
		/* i_p0 [89] (nc) */ nc3191 ,
		/* i_p0 [88] (nc) */ nc3192 ,
		/* i_p0 [87] (nc) */ nc3193 ,
		/* i_p0 [86] (nc) */ nc3194 ,
		/* i_p0 [85] (nc) */ nc3195 ,
		/* i_p0 [84] (nc) */ nc3196 ,
		/* i_p0 [83] (nc) */ nc3197 ,
		/* i_p0 [82] (nc) */ nc3198 ,
		/* i_p0 [81] (nc) */ nc3199 ,
		/* i_p0 [80] (nc) */ nc3200 ,
		/* i_p0 [79] (nc) */ nc3201 ,
		/* i_p0 [78] (nc) */ nc3202 ,
		/* i_p0 [77] (nc) */ nc3203 ,
		/* i_p0 [76] (nc) */ nc3204 ,
		/* i_p0 [75] (nc) */ nc3205 ,
		/* i_p0 [74] (nc) */ nc3206 ,
		/* i_p0 [73] (nc) */ nc3207 ,
		/* i_p0 [72] (nc) */ nc3208 ,
		/* i_p0 [71] (nc) */ nc3209 ,
		/* i_p0 [70] (nc) */ nc3210 ,
		/* i_p0 [69] (nc) */ nc3211 ,
		/* i_p0 [68] (nc) */ nc3212 ,
		/* i_p0 [67] (nc) */ nc3213 ,
		/* i_p0 [66] (nc) */ nc3214 ,
		/* i_p0 [65] (nc) */ nc3215 ,
		/* i_p0 [64] (nc) */ nc3216 ,
		/* i_p0 [63] (nc) */ nc3217 ,
		/* i_p0 [62] (nc) */ nc3218 ,
		/* i_p0 [61] (nc) */ nc3219 ,
		/* i_p0 [60] (nc) */ nc3220 ,
		/* i_p0 [59] (nc) */ nc3221 ,
		/* i_p0 [58] (nc) */ nc3222 ,
		/* i_p0 [57] (nc) */ nc3223 ,
		/* i_p0 [56] (nc) */ nc3224 ,
		/* i_p0 [55] (nc) */ nc3225 ,
		/* i_p0 [54] (nc) */ nc3226 ,
		/* i_p0 [53] (nc) */ nc3227 ,
		/* i_p0 [52] (nc) */ nc3228 ,
		/* i_p0 [51] (nc) */ nc3229 ,
		/* i_p0 [50] (nc) */ nc3230 ,
		/* i_p0 [49] (nc) */ nc3231 ,
		/* i_p0 [48] (nc) */ nc3232 ,
		/* i_p0 [47] (nc) */ nc3233 ,
		/* i_p0 [46] (nc) */ nc3234 ,
		/* i_p0 [45] (nc) */ nc3235 ,
		/* i_p0 [44] (nc) */ nc3236 ,
		/* i_p0 [43] (nc) */ nc3237 ,
		/* i_p0 [42] (nc) */ nc3238 ,
		/* i_p0 [41] (nc) */ nc3239 ,
		/* i_p0 [40] (nc) */ nc3240 ,
		/* i_p0 [39] (nc) */ nc3241 ,
		/* i_p0 [38] (nc) */ nc3242 ,
		/* i_p0 [37] (nc) */ nc3243 ,
		/* i_p0 [36] (nc) */ nc3244 ,
		/* i_p0 [35] (nc) */ nc3245 ,
		/* i_p0 [34] (nc) */ nc3246 ,
		/* i_p0 [33] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [32] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [31] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [30] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [29] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [28] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [27] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [26] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p0 [25] (nc) */ nc3247 ,
		/* i_p0 [24] (nc) */ nc3248 ,
		/* i_p0 [23] (nc) */ nc3249 ,
		/* i_p0 [22] (nc) */ nc3250 ,
		/* i_p0 [21] (nc) */ nc3251 ,
		/* i_p0 [20] (nc) */ nc3252 ,
		/* i_p0 [19] (nc) */ nc3253 ,
		/* i_p0 [18] (nc) */ nc3254 ,
		/* i_p0 [17] (nc) */ nc3255 ,
		/* i_p0 [16] (nc) */ nc3256 ,
		/* i_p0 [15] (nc) */ nc3257 ,
		/* i_p0 [14] (nc) */ nc3258 ,
		/* i_p0 [13] (nc) */ nc3259 ,
		/* i_p0 [12] (nc) */ nc3260 ,
		/* i_p0 [11] (nc) */ nc3261 ,
		/* i_p0 [10] (nc) */ nc3262 ,
		/* i_p0 [9] (nc) */ nc3263 ,
		/* i_p0 [8] (nc) */ nc3264 ,
		/* i_p0 [7] (nc) */ nc3265 ,
		/* i_p0 [6] (nc) */ nc3266 ,
		/* i_p0 [5] (nc) */ nc3267 ,
		/* i_p0 [4] (nc) */ nc3268 ,
		/* i_p0 [3] (nc) */ nc3269 ,
		/* i_p0 [2] (nc) */ nc3270 ,
		/* i_p0 [1] (nc) */ nc3271 ,
		/* i_p0 [0] (nc) */ nc3272 
	} ),
	. i_p1 ( {
		/* i_p1 [279] */ \u_FDMA_axi_araddr_reg[31]|qx_net ,
		/* i_p1 [278] */ \u_FDMA_axi_araddr_reg[30]|qx_net ,
		/* i_p1 [277] */ \u_FDMA_axi_araddr_reg[29]|qx_net ,
		/* i_p1 [276] */ \u_FDMA_axi_araddr_reg[28]|qx_net ,
		/* i_p1 [275] */ \u_FDMA_axi_araddr_reg[27]|qx_net ,
		/* i_p1 [274] */ \u_FDMA_axi_araddr_reg[26]|qx_net ,
		/* i_p1 [273] */ \u_FDMA_axi_araddr_reg[25]|qx_net ,
		/* i_p1 [272] */ \u_FDMA_axi_araddr_reg[24]|qx_net ,
		/* i_p1 [271] */ \u_FDMA_axi_araddr_reg[23]|qx_net ,
		/* i_p1 [270] */ \u_FDMA_axi_araddr_reg[22]|qx_net ,
		/* i_p1 [269] */ \u_FDMA_axi_araddr_reg[21]|qx_net ,
		/* i_p1 [268] */ \u_FDMA_axi_araddr_reg[20]|qx_net ,
		/* i_p1 [267] */ \u_FDMA_axi_araddr_reg[19]|qx_net ,
		/* i_p1 [266] */ \u_FDMA_axi_araddr_reg[18]|qx_net ,
		/* i_p1 [265] */ \u_FDMA_axi_araddr_reg[17]|qx_net ,
		/* i_p1 [264] */ \u_FDMA_axi_araddr_reg[16]|qx_net ,
		/* i_p1 [263] */ \u_FDMA_axi_araddr_reg[15]|qx_net ,
		/* i_p1 [262] */ \u_FDMA_axi_araddr_reg[14]|qx_net ,
		/* i_p1 [261] */ \u_FDMA_axi_araddr_reg[13]|qx_net ,
		/* i_p1 [260] */ \u_FDMA_axi_araddr_reg[12]|qx_net ,
		/* i_p1 [259] */ \u_FDMA_axi_araddr_reg[11]|qx_net ,
		/* i_p1 [258] */ \u_FDMA_axi_araddr_reg[10]|qx_net ,
		/* i_p1 [257] */ \u_FDMA_axi_araddr_reg[9]|qx_net ,
		/* i_p1 [256] */ \u_FDMA_axi_araddr_reg[8]|qx_net ,
		/* i_p1 [255] */ \u_FDMA_axi_araddr_reg[7]|qx_net ,
		/* i_p1 [254] */ \u_FDMA_axi_araddr_reg[6]|qx_net ,
		/* i_p1 [253] */ \u_FDMA_axi_araddr_reg[5]|qx_net ,
		/* i_p1 [252] */ \u_FDMA_axi_araddr_reg[4]|qx_net ,
		/* i_p1 [251] */ \u_FDMA_axi_araddr_reg[3]|qx_net ,
		/* i_p1 [250] */ \u_FDMA_axi_araddr_reg[2]|qx_net ,
		/* i_p1 [249] */ \u_FDMA_axi_araddr_reg[1]|qx_net ,
		/* i_p1 [248] */ \u_FDMA_axi_araddr_reg[0]|qx_net ,
		/* i_p1 [247] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [246] */ \VCC_0_inst|Y_net ,
		/* i_p1 [245] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [244] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [243] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [242] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [241] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [240] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [239] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [238] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [237] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [236] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [235] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [234] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [233] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [232] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [231] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [230] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [229] */ \ii05348|xy_net ,
		/* i_p1 [228] */ \ii05347|xy_net ,
		/* i_p1 [227] */ \ii05346|xy_net ,
		/* i_p1 [226] */ \ii05345|xy_net ,
		/* i_p1 [225] */ \VCC_0_inst|Y_net ,
		/* i_p1 [224] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [223] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [222] */ \u_FDMA_axi_arvalid_reg|qx_net ,
		/* i_p1 [221] */ \u_FDMA_axi_awaddr_reg[31]|qx_net ,
		/* i_p1 [220] */ \u_FDMA_axi_awaddr_reg[30]|qx_net ,
		/* i_p1 [219] */ \u_FDMA_axi_awaddr_reg[29]|qx_net ,
		/* i_p1 [218] */ \u_FDMA_axi_awaddr_reg[28]|qx_net ,
		/* i_p1 [217] */ \u_FDMA_axi_awaddr_reg[27]|qx_net ,
		/* i_p1 [216] */ \u_FDMA_axi_awaddr_reg[26]|qx_net ,
		/* i_p1 [215] */ \u_FDMA_axi_awaddr_reg[25]|qx_net ,
		/* i_p1 [214] */ \u_FDMA_axi_awaddr_reg[24]|qx_net ,
		/* i_p1 [213] */ \u_FDMA_axi_awaddr_reg[23]|qx_net ,
		/* i_p1 [212] */ \u_FDMA_axi_awaddr_reg[22]|qx_net ,
		/* i_p1 [211] */ \u_FDMA_axi_awaddr_reg[21]|qx_net ,
		/* i_p1 [210] */ \u_FDMA_axi_awaddr_reg[20]|qx_net ,
		/* i_p1 [209] */ \u_FDMA_axi_awaddr_reg[19]|qx_net ,
		/* i_p1 [208] */ \u_FDMA_axi_awaddr_reg[18]|qx_net ,
		/* i_p1 [207] */ \u_FDMA_axi_awaddr_reg[17]|qx_net ,
		/* i_p1 [206] */ \u_FDMA_axi_awaddr_reg[16]|qx_net ,
		/* i_p1 [205] */ \u_FDMA_axi_awaddr_reg[15]|qx_net ,
		/* i_p1 [204] */ \u_FDMA_axi_awaddr_reg[14]|qx_net ,
		/* i_p1 [203] */ \u_FDMA_axi_awaddr_reg[13]|qx_net ,
		/* i_p1 [202] */ \u_FDMA_axi_awaddr_reg[12]|qx_net ,
		/* i_p1 [201] */ \u_FDMA_axi_awaddr_reg[11]|qx_net ,
		/* i_p1 [200] */ \u_FDMA_axi_awaddr_reg[10]|qx_net ,
		/* i_p1 [199] */ \u_FDMA_axi_awaddr_reg[9]|qx_net ,
		/* i_p1 [198] */ \u_FDMA_axi_awaddr_reg[8]|qx_net ,
		/* i_p1 [197] */ \u_FDMA_axi_awaddr_reg[7]|qx_net ,
		/* i_p1 [196] */ \u_FDMA_axi_awaddr_reg[6]|qx_net ,
		/* i_p1 [195] */ \u_FDMA_axi_awaddr_reg[5]|qx_net ,
		/* i_p1 [194] */ \u_FDMA_axi_awaddr_reg[4]|qx_net ,
		/* i_p1 [193] */ \u_FDMA_axi_awaddr_reg[3]|qx_net ,
		/* i_p1 [192] */ \u_FDMA_axi_awaddr_reg[2]|qx_net ,
		/* i_p1 [191] */ \u_FDMA_axi_awaddr_reg[1]|qx_net ,
		/* i_p1 [190] */ \u_FDMA_axi_awaddr_reg[0]|qx_net ,
		/* i_p1 [189] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [188] */ \VCC_0_inst|Y_net ,
		/* i_p1 [187] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [186] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [185] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [184] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [183] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [182] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [181] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [180] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [179] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [178] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [177] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [176] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [175] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [174] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [173] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [172] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [171] */ \ii05337|xy_net ,
		/* i_p1 [170] */ \ii05336|xy_net ,
		/* i_p1 [169] */ \ii05335|xy_net ,
		/* i_p1 [168] */ \ii05334|xy_net ,
		/* i_p1 [167] */ \VCC_0_inst|Y_net ,
		/* i_p1 [166] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [165] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [164] */ \u_FDMA_axi_awvalid_reg|qx_net ,
		/* i_p1 [163] */ \VCC_0_inst|Y_net ,
		/* i_p1 [162] */ \u_FDMA_axi_rready_reg|qx_net ,
		/* i_p1 [161] */ \u_if_t_data1_reg[7]|qx_net ,
		/* i_p1 [160] */ \u_if_t_data1_reg[6]|qx_net ,
		/* i_p1 [159] */ \u_if_t_data1_reg[5]|qx_net ,
		/* i_p1 [158] */ \u_if_t_data1_reg[4]|qx_net ,
		/* i_p1 [157] */ \u_if_t_data1_reg[3]|qx_net ,
		/* i_p1 [156] */ \u_if_t_data1_reg[2]|qx_net ,
		/* i_p1 [155] */ \u_if_t_data1_reg[1]|qx_net ,
		/* i_p1 [154] */ \u_if_t_data1_reg[0]|qx_net ,
		/* i_p1 [153] */ \u_if_t_data2_reg[7]|qx_net ,
		/* i_p1 [152] */ \u_if_t_data2_reg[6]|qx_net ,
		/* i_p1 [151] */ \u_if_t_data2_reg[5]|qx_net ,
		/* i_p1 [150] */ \u_if_t_data2_reg[4]|qx_net ,
		/* i_p1 [149] */ \u_if_t_data2_reg[3]|qx_net ,
		/* i_p1 [148] */ \u_if_t_data2_reg[2]|qx_net ,
		/* i_p1 [147] */ \u_if_t_data2_reg[1]|qx_net ,
		/* i_p1 [146] */ \u_if_t_data2_reg[0]|qx_net ,
		/* i_p1 [145] */ \u_if_t_data3_reg[7]|qx_net ,
		/* i_p1 [144] */ \u_if_t_data3_reg[6]|qx_net ,
		/* i_p1 [143] */ \u_if_t_data3_reg[5]|qx_net ,
		/* i_p1 [142] */ \u_if_t_data3_reg[4]|qx_net ,
		/* i_p1 [141] */ \u_if_t_data3_reg[3]|qx_net ,
		/* i_p1 [140] */ \u_if_t_data3_reg[2]|qx_net ,
		/* i_p1 [139] */ \u_if_t_data3_reg[1]|qx_net ,
		/* i_p1 [138] */ \u_if_t_data3_reg[0]|qx_net ,
		/* i_p1 [137] */ \u_if_t_data4_reg[7]|qx_net ,
		/* i_p1 [136] */ \u_if_t_data4_reg[6]|qx_net ,
		/* i_p1 [135] */ \u_if_t_data4_reg[5]|qx_net ,
		/* i_p1 [134] */ \u_if_t_data4_reg[4]|qx_net ,
		/* i_p1 [133] */ \u_if_t_data4_reg[3]|qx_net ,
		/* i_p1 [132] */ \u_if_t_data4_reg[2]|qx_net ,
		/* i_p1 [131] */ \u_if_t_data4_reg[1]|qx_net ,
		/* i_p1 [130] */ \u_if_t_data4_reg[0]|qx_net ,
		/* i_p1 [129] */ \u_if_t_data5_reg[7]|qx_net ,
		/* i_p1 [128] */ \u_if_t_data5_reg[6]|qx_net ,
		/* i_p1 [127] */ \u_if_t_data5_reg[5]|qx_net ,
		/* i_p1 [126] */ \u_if_t_data5_reg[4]|qx_net ,
		/* i_p1 [125] */ \u_if_t_data5_reg[3]|qx_net ,
		/* i_p1 [124] */ \u_if_t_data5_reg[2]|qx_net ,
		/* i_p1 [123] */ \u_if_t_data5_reg[1]|qx_net ,
		/* i_p1 [122] */ \u_if_t_data5_reg[0]|qx_net ,
		/* i_p1 [121] */ \u_if_t_data6_reg[7]|qx_net ,
		/* i_p1 [120] */ \u_if_t_data6_reg[6]|qx_net ,
		/* i_p1 [119] */ \u_if_t_data6_reg[5]|qx_net ,
		/* i_p1 [118] */ \u_if_t_data6_reg[4]|qx_net ,
		/* i_p1 [117] */ \u_if_t_data6_reg[3]|qx_net ,
		/* i_p1 [116] */ \u_if_t_data6_reg[2]|qx_net ,
		/* i_p1 [115] */ \u_if_t_data6_reg[1]|qx_net ,
		/* i_p1 [114] */ \u_if_t_data6_reg[0]|qx_net ,
		/* i_p1 [113] */ \u_if_t_data7_reg[7]|qx_net ,
		/* i_p1 [112] */ \u_if_t_data7_reg[6]|qx_net ,
		/* i_p1 [111] */ \u_if_t_data7_reg[5]|qx_net ,
		/* i_p1 [110] */ \u_if_t_data7_reg[4]|qx_net ,
		/* i_p1 [109] */ \u_if_t_data7_reg[3]|qx_net ,
		/* i_p1 [108] */ \u_if_t_data7_reg[2]|qx_net ,
		/* i_p1 [107] */ \u_if_t_data7_reg[1]|qx_net ,
		/* i_p1 [106] */ \u_if_t_data7_reg[0]|qx_net ,
		/* i_p1 [105] */ \u_if_t_data8_reg[7]|qx_net ,
		/* i_p1 [104] */ \u_if_t_data8_reg[6]|qx_net ,
		/* i_p1 [103] */ \u_if_t_data8_reg[5]|qx_net ,
		/* i_p1 [102] */ \u_if_t_data8_reg[4]|qx_net ,
		/* i_p1 [101] */ \u_if_t_data8_reg[3]|qx_net ,
		/* i_p1 [100] */ \u_if_t_data8_reg[2]|qx_net ,
		/* i_p1 [99] */ \u_if_t_data8_reg[1]|qx_net ,
		/* i_p1 [98] */ \u_if_t_data8_reg[0]|qx_net ,
		/* i_p1 [97] */ \u_if_t_data1_reg[7]|qx_net ,
		/* i_p1 [96] */ \u_if_t_data1_reg[6]|qx_net ,
		/* i_p1 [95] */ \u_if_t_data1_reg[5]|qx_net ,
		/* i_p1 [94] */ \u_if_t_data1_reg[4]|qx_net ,
		/* i_p1 [93] */ \u_if_t_data1_reg[3]|qx_net ,
		/* i_p1 [92] */ \u_if_t_data1_reg[2]|qx_net ,
		/* i_p1 [91] */ \u_if_t_data1_reg[1]|qx_net ,
		/* i_p1 [90] */ \u_if_t_data1_reg[0]|qx_net ,
		/* i_p1 [89] */ \u_if_t_data2_reg[7]|qx_net ,
		/* i_p1 [88] */ \u_if_t_data2_reg[6]|qx_net ,
		/* i_p1 [87] */ \u_if_t_data2_reg[5]|qx_net ,
		/* i_p1 [86] */ \u_if_t_data2_reg[4]|qx_net ,
		/* i_p1 [85] */ \u_if_t_data2_reg[3]|qx_net ,
		/* i_p1 [84] */ \u_if_t_data2_reg[2]|qx_net ,
		/* i_p1 [83] */ \u_if_t_data2_reg[1]|qx_net ,
		/* i_p1 [82] */ \u_if_t_data2_reg[0]|qx_net ,
		/* i_p1 [81] */ \u_if_t_data3_reg[7]|qx_net ,
		/* i_p1 [80] */ \u_if_t_data3_reg[6]|qx_net ,
		/* i_p1 [79] */ \u_if_t_data3_reg[5]|qx_net ,
		/* i_p1 [78] */ \u_if_t_data3_reg[4]|qx_net ,
		/* i_p1 [77] */ \u_if_t_data3_reg[3]|qx_net ,
		/* i_p1 [76] */ \u_if_t_data3_reg[2]|qx_net ,
		/* i_p1 [75] */ \u_if_t_data3_reg[1]|qx_net ,
		/* i_p1 [74] */ \u_if_t_data3_reg[0]|qx_net ,
		/* i_p1 [73] */ \u_if_t_data4_reg[7]|qx_net ,
		/* i_p1 [72] */ \u_if_t_data4_reg[6]|qx_net ,
		/* i_p1 [71] */ \u_if_t_data4_reg[5]|qx_net ,
		/* i_p1 [70] */ \u_if_t_data4_reg[4]|qx_net ,
		/* i_p1 [69] */ \u_if_t_data4_reg[3]|qx_net ,
		/* i_p1 [68] */ \u_if_t_data4_reg[2]|qx_net ,
		/* i_p1 [67] */ \u_if_t_data4_reg[1]|qx_net ,
		/* i_p1 [66] */ \u_if_t_data4_reg[0]|qx_net ,
		/* i_p1 [65] */ \u_if_t_data5_reg[7]|qx_net ,
		/* i_p1 [64] */ \u_if_t_data5_reg[6]|qx_net ,
		/* i_p1 [63] */ \u_if_t_data5_reg[5]|qx_net ,
		/* i_p1 [62] */ \u_if_t_data5_reg[4]|qx_net ,
		/* i_p1 [61] */ \u_if_t_data5_reg[3]|qx_net ,
		/* i_p1 [60] */ \u_if_t_data5_reg[2]|qx_net ,
		/* i_p1 [59] */ \u_if_t_data5_reg[1]|qx_net ,
		/* i_p1 [58] */ \u_if_t_data5_reg[0]|qx_net ,
		/* i_p1 [57] */ \u_if_t_data6_reg[7]|qx_net ,
		/* i_p1 [56] */ \u_if_t_data6_reg[6]|qx_net ,
		/* i_p1 [55] */ \u_if_t_data6_reg[5]|qx_net ,
		/* i_p1 [54] */ \u_if_t_data6_reg[4]|qx_net ,
		/* i_p1 [53] */ \u_if_t_data6_reg[3]|qx_net ,
		/* i_p1 [52] */ \u_if_t_data6_reg[2]|qx_net ,
		/* i_p1 [51] */ \u_if_t_data6_reg[1]|qx_net ,
		/* i_p1 [50] */ \u_if_t_data6_reg[0]|qx_net ,
		/* i_p1 [49] */ \u_if_t_data7_reg[7]|qx_net ,
		/* i_p1 [48] */ \u_if_t_data7_reg[6]|qx_net ,
		/* i_p1 [47] */ \u_if_t_data7_reg[5]|qx_net ,
		/* i_p1 [46] */ \u_if_t_data7_reg[4]|qx_net ,
		/* i_p1 [45] */ \u_if_t_data7_reg[3]|qx_net ,
		/* i_p1 [44] */ \u_if_t_data7_reg[2]|qx_net ,
		/* i_p1 [43] */ \u_if_t_data7_reg[1]|qx_net ,
		/* i_p1 [42] */ \u_if_t_data7_reg[0]|qx_net ,
		/* i_p1 [41] */ \u_if_t_data8_reg[7]|qx_net ,
		/* i_p1 [40] */ \u_if_t_data8_reg[6]|qx_net ,
		/* i_p1 [39] */ \u_if_t_data8_reg[5]|qx_net ,
		/* i_p1 [38] */ \u_if_t_data8_reg[4]|qx_net ,
		/* i_p1 [37] */ \u_if_t_data8_reg[3]|qx_net ,
		/* i_p1 [36] */ \u_if_t_data8_reg[2]|qx_net ,
		/* i_p1 [35] */ \u_if_t_data8_reg[1]|qx_net ,
		/* i_p1 [34] */ \u_if_t_data8_reg[0]|qx_net ,
		/* i_p1 [33] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [32] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [31] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [30] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [29] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [28] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [27] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [26] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [25] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [24] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [23] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [22] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [21] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [20] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [19] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [18] */ \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net ,
		/* i_p1 [17] */ \ii05344|xy_net ,
		/* i_p1 [16] */ \VCC_0_inst|Y_net ,
		/* i_p1 [15] */ \VCC_0_inst|Y_net ,
		/* i_p1 [14] */ \VCC_0_inst|Y_net ,
		/* i_p1 [13] */ \VCC_0_inst|Y_net ,
		/* i_p1 [12] */ \VCC_0_inst|Y_net ,
		/* i_p1 [11] */ \VCC_0_inst|Y_net ,
		/* i_p1 [10] */ \VCC_0_inst|Y_net ,
		/* i_p1 [9] */ \VCC_0_inst|Y_net ,
		/* i_p1 [8] */ \VCC_0_inst|Y_net ,
		/* i_p1 [7] */ \VCC_0_inst|Y_net ,
		/* i_p1 [6] */ \VCC_0_inst|Y_net ,
		/* i_p1 [5] */ \VCC_0_inst|Y_net ,
		/* i_p1 [4] */ \VCC_0_inst|Y_net ,
		/* i_p1 [3] */ \VCC_0_inst|Y_net ,
		/* i_p1 [2] */ \VCC_0_inst|Y_net ,
		/* i_p1 [1] */ \VCC_0_inst|Y_net ,
		/* i_p1 [0] */ \u_FDMA_axi_wvalid_reg|qx_net 
	} ),
	. intr ( ),
	. mc_clk ( \u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net  ),
	. mc_rstn ( \u_ddr_v1_u_inst_u_ddrc_crg|mc_rstn_net  ),
	. o_p0 ( )
,
	. o_p1 ( {
		/* o_p1 [169] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[169]_net ,
		/* o_p1 [168] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[168]_net ,
		/* o_p1 [167] (nc) */ nc3273 ,
		/* o_p1 [166] (nc) */ nc3274 ,
		/* o_p1 [165] (nc) */ nc3275 ,
		/* o_p1 [164] (nc) */ nc3276 ,
		/* o_p1 [163] (nc) */ nc3277 ,
		/* o_p1 [162] (nc) */ nc3278 ,
		/* o_p1 [161] (nc) */ nc3279 ,
		/* o_p1 [160] (nc) */ nc3280 ,
		/* o_p1 [159] (nc) */ nc3281 ,
		/* o_p1 [158] (nc) */ nc3282 ,
		/* o_p1 [157] (nc) */ nc3283 ,
		/* o_p1 [156] (nc) */ nc3284 ,
		/* o_p1 [155] (nc) */ nc3285 ,
		/* o_p1 [154] (nc) */ nc3286 ,
		/* o_p1 [153] (nc) */ nc3287 ,
		/* o_p1 [152] (nc) */ nc3288 ,
		/* o_p1 [151] (nc) */ nc3289 ,
		/* o_p1 [150] (nc) */ nc3290 ,
		/* o_p1 [149] (nc) */ nc3291 ,
		/* o_p1 [148] (nc) */ nc3292 ,
		/* o_p1 [147] (nc) */ nc3293 ,
		/* o_p1 [146] (nc) */ nc3294 ,
		/* o_p1 [145] (nc) */ nc3295 ,
		/* o_p1 [144] (nc) */ nc3296 ,
		/* o_p1 [143] (nc) */ nc3297 ,
		/* o_p1 [142] (nc) */ nc3298 ,
		/* o_p1 [141] (nc) */ nc3299 ,
		/* o_p1 [140] (nc) */ nc3300 ,
		/* o_p1 [139] (nc) */ nc3301 ,
		/* o_p1 [138] (nc) */ nc3302 ,
		/* o_p1 [137] (nc) */ nc3303 ,
		/* o_p1 [136] (nc) */ nc3304 ,
		/* o_p1 [135] (nc) */ nc3305 ,
		/* o_p1 [134] (nc) */ nc3306 ,
		/* o_p1 [133] (nc) */ nc3307 ,
		/* o_p1 [132] (nc) */ nc3308 ,
		/* o_p1 [131] (nc) */ nc3309 ,
		/* o_p1 [130] (nc) */ nc3310 ,
		/* o_p1 [129] (nc) */ nc3311 ,
		/* o_p1 [128] (nc) */ nc3312 ,
		/* o_p1 [127] (nc) */ nc3313 ,
		/* o_p1 [126] (nc) */ nc3314 ,
		/* o_p1 [125] (nc) */ nc3315 ,
		/* o_p1 [124] (nc) */ nc3316 ,
		/* o_p1 [123] (nc) */ nc3317 ,
		/* o_p1 [122] (nc) */ nc3318 ,
		/* o_p1 [121] (nc) */ nc3319 ,
		/* o_p1 [120] (nc) */ nc3320 ,
		/* o_p1 [119] (nc) */ nc3321 ,
		/* o_p1 [118] (nc) */ nc3322 ,
		/* o_p1 [117] (nc) */ nc3323 ,
		/* o_p1 [116] (nc) */ nc3324 ,
		/* o_p1 [115] (nc) */ nc3325 ,
		/* o_p1 [114] (nc) */ nc3326 ,
		/* o_p1 [113] (nc) */ nc3327 ,
		/* o_p1 [112] (nc) */ nc3328 ,
		/* o_p1 [111] (nc) */ nc3329 ,
		/* o_p1 [110] (nc) */ nc3330 ,
		/* o_p1 [109] (nc) */ nc3331 ,
		/* o_p1 [108] (nc) */ nc3332 ,
		/* o_p1 [107] (nc) */ nc3333 ,
		/* o_p1 [106] (nc) */ nc3334 ,
		/* o_p1 [105] (nc) */ nc3335 ,
		/* o_p1 [104] (nc) */ nc3336 ,
		/* o_p1 [103] (nc) */ nc3337 ,
		/* o_p1 [102] (nc) */ nc3338 ,
		/* o_p1 [101] (nc) */ nc3339 ,
		/* o_p1 [100] (nc) */ nc3340 ,
		/* o_p1 [99] (nc) */ nc3341 ,
		/* o_p1 [98] (nc) */ nc3342 ,
		/* o_p1 [97] (nc) */ nc3343 ,
		/* o_p1 [96] (nc) */ nc3344 ,
		/* o_p1 [95] (nc) */ nc3345 ,
		/* o_p1 [94] (nc) */ nc3346 ,
		/* o_p1 [93] (nc) */ nc3347 ,
		/* o_p1 [92] (nc) */ nc3348 ,
		/* o_p1 [91] (nc) */ nc3349 ,
		/* o_p1 [90] (nc) */ nc3350 ,
		/* o_p1 [89] (nc) */ nc3351 ,
		/* o_p1 [88] (nc) */ nc3352 ,
		/* o_p1 [87] (nc) */ nc3353 ,
		/* o_p1 [86] (nc) */ nc3354 ,
		/* o_p1 [85] (nc) */ nc3355 ,
		/* o_p1 [84] (nc) */ nc3356 ,
		/* o_p1 [83] (nc) */ nc3357 ,
		/* o_p1 [82] (nc) */ nc3358 ,
		/* o_p1 [81] (nc) */ nc3359 ,
		/* o_p1 [80] (nc) */ nc3360 ,
		/* o_p1 [79] (nc) */ nc3361 ,
		/* o_p1 [78] (nc) */ nc3362 ,
		/* o_p1 [77] (nc) */ nc3363 ,
		/* o_p1 [76] (nc) */ nc3364 ,
		/* o_p1 [75] (nc) */ nc3365 ,
		/* o_p1 [74] (nc) */ nc3366 ,
		/* o_p1 [73] (nc) */ nc3367 ,
		/* o_p1 [72] (nc) */ nc3368 ,
		/* o_p1 [71] (nc) */ nc3369 ,
		/* o_p1 [70] (nc) */ nc3370 ,
		/* o_p1 [69] (nc) */ nc3371 ,
		/* o_p1 [68] (nc) */ nc3372 ,
		/* o_p1 [67] (nc) */ nc3373 ,
		/* o_p1 [66] (nc) */ nc3374 ,
		/* o_p1 [65] (nc) */ nc3375 ,
		/* o_p1 [64] (nc) */ nc3376 ,
		/* o_p1 [63] (nc) */ nc3377 ,
		/* o_p1 [62] (nc) */ nc3378 ,
		/* o_p1 [61] (nc) */ nc3379 ,
		/* o_p1 [60] (nc) */ nc3380 ,
		/* o_p1 [59] (nc) */ nc3381 ,
		/* o_p1 [58] (nc) */ nc3382 ,
		/* o_p1 [57] (nc) */ nc3383 ,
		/* o_p1 [56] (nc) */ nc3384 ,
		/* o_p1 [55] (nc) */ nc3385 ,
		/* o_p1 [54] (nc) */ nc3386 ,
		/* o_p1 [53] (nc) */ nc3387 ,
		/* o_p1 [52] (nc) */ nc3388 ,
		/* o_p1 [51] (nc) */ nc3389 ,
		/* o_p1 [50] (nc) */ nc3390 ,
		/* o_p1 [49] (nc) */ nc3391 ,
		/* o_p1 [48] (nc) */ nc3392 ,
		/* o_p1 [47] (nc) */ nc3393 ,
		/* o_p1 [46] (nc) */ nc3394 ,
		/* o_p1 [45] (nc) */ nc3395 ,
		/* o_p1 [44] (nc) */ nc3396 ,
		/* o_p1 [43] (nc) */ nc3397 ,
		/* o_p1 [42] (nc) */ nc3398 ,
		/* o_p1 [41] (nc) */ nc3399 ,
		/* o_p1 [40] (nc) */ nc3400 ,
		/* o_p1 [39] (nc) */ nc3401 ,
		/* o_p1 [38] (nc) */ nc3402 ,
		/* o_p1 [37] (nc) */ nc3403 ,
		/* o_p1 [36] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net ,
		/* o_p1 [35] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net ,
		/* o_p1 [34] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net ,
		/* o_p1 [33] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net ,
		/* o_p1 [32] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net ,
		/* o_p1 [31] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net ,
		/* o_p1 [30] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net ,
		/* o_p1 [29] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net ,
		/* o_p1 [28] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net ,
		/* o_p1 [27] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net ,
		/* o_p1 [26] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net ,
		/* o_p1 [25] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net ,
		/* o_p1 [24] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net ,
		/* o_p1 [23] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net ,
		/* o_p1 [22] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net ,
		/* o_p1 [21] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net ,
		/* o_p1 [20] (nc) */ nc3404 ,
		/* o_p1 [19] (nc) */ nc3405 ,
		/* o_p1 [18] (nc) */ nc3406 ,
		/* o_p1 [17] (nc) */ nc3407 ,
		/* o_p1 [16] (nc) */ nc3408 ,
		/* o_p1 [15] (nc) */ nc3409 ,
		/* o_p1 [14] (nc) */ nc3410 ,
		/* o_p1 [13] (nc) */ nc3411 ,
		/* o_p1 [12] (nc) */ nc3412 ,
		/* o_p1 [11] (nc) */ nc3413 ,
		/* o_p1 [10] (nc) */ nc3414 ,
		/* o_p1 [9] (nc) */ nc3415 ,
		/* o_p1 [8] (nc) */ nc3416 ,
		/* o_p1 [7] (nc) */ nc3417 ,
		/* o_p1 [6] (nc) */ nc3418 ,
		/* o_p1 [5] (nc) */ nc3419 ,
		/* o_p1 [4] (nc) */ nc3420 ,
		/* o_p1 [3] (nc) */ nc3421 ,
		/* o_p1 [2] (nc) */ nc3422 ,
		/* o_p1 [1] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net ,
		/* o_p1 [0] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net 
	} ),
	. r_ddr23phy_reg ( {
		/* r_ddr23phy_reg [2047] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2047]_net ,
		/* r_ddr23phy_reg [2046] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2046]_net ,
		/* r_ddr23phy_reg [2045] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2045]_net ,
		/* r_ddr23phy_reg [2044] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2044]_net ,
		/* r_ddr23phy_reg [2043] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2043]_net ,
		/* r_ddr23phy_reg [2042] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2042]_net ,
		/* r_ddr23phy_reg [2041] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2041]_net ,
		/* r_ddr23phy_reg [2040] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2040]_net ,
		/* r_ddr23phy_reg [2039] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2039]_net ,
		/* r_ddr23phy_reg [2038] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2038]_net ,
		/* r_ddr23phy_reg [2037] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2037]_net ,
		/* r_ddr23phy_reg [2036] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2036]_net ,
		/* r_ddr23phy_reg [2035] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2035]_net ,
		/* r_ddr23phy_reg [2034] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2034]_net ,
		/* r_ddr23phy_reg [2033] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2033]_net ,
		/* r_ddr23phy_reg [2032] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2032]_net ,
		/* r_ddr23phy_reg [2031] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2031]_net ,
		/* r_ddr23phy_reg [2030] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2030]_net ,
		/* r_ddr23phy_reg [2029] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2029]_net ,
		/* r_ddr23phy_reg [2028] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2028]_net ,
		/* r_ddr23phy_reg [2027] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2027]_net ,
		/* r_ddr23phy_reg [2026] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2026]_net ,
		/* r_ddr23phy_reg [2025] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2025]_net ,
		/* r_ddr23phy_reg [2024] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2024]_net ,
		/* r_ddr23phy_reg [2023] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2023]_net ,
		/* r_ddr23phy_reg [2022] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2022]_net ,
		/* r_ddr23phy_reg [2021] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2021]_net ,
		/* r_ddr23phy_reg [2020] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2020]_net ,
		/* r_ddr23phy_reg [2019] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2019]_net ,
		/* r_ddr23phy_reg [2018] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2018]_net ,
		/* r_ddr23phy_reg [2017] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2017]_net ,
		/* r_ddr23phy_reg [2016] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2016]_net ,
		/* r_ddr23phy_reg [2015] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2015]_net ,
		/* r_ddr23phy_reg [2014] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2014]_net ,
		/* r_ddr23phy_reg [2013] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2013]_net ,
		/* r_ddr23phy_reg [2012] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2012]_net ,
		/* r_ddr23phy_reg [2011] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2011]_net ,
		/* r_ddr23phy_reg [2010] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2010]_net ,
		/* r_ddr23phy_reg [2009] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2009]_net ,
		/* r_ddr23phy_reg [2008] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2008]_net ,
		/* r_ddr23phy_reg [2007] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2007]_net ,
		/* r_ddr23phy_reg [2006] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2006]_net ,
		/* r_ddr23phy_reg [2005] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2005]_net ,
		/* r_ddr23phy_reg [2004] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2004]_net ,
		/* r_ddr23phy_reg [2003] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2003]_net ,
		/* r_ddr23phy_reg [2002] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2002]_net ,
		/* r_ddr23phy_reg [2001] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2001]_net ,
		/* r_ddr23phy_reg [2000] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2000]_net ,
		/* r_ddr23phy_reg [1999] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1999]_net ,
		/* r_ddr23phy_reg [1998] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1998]_net ,
		/* r_ddr23phy_reg [1997] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1997]_net ,
		/* r_ddr23phy_reg [1996] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1996]_net ,
		/* r_ddr23phy_reg [1995] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1995]_net ,
		/* r_ddr23phy_reg [1994] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1994]_net ,
		/* r_ddr23phy_reg [1993] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1993]_net ,
		/* r_ddr23phy_reg [1992] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1992]_net ,
		/* r_ddr23phy_reg [1991] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1991]_net ,
		/* r_ddr23phy_reg [1990] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1990]_net ,
		/* r_ddr23phy_reg [1989] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1989]_net ,
		/* r_ddr23phy_reg [1988] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1988]_net ,
		/* r_ddr23phy_reg [1987] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1987]_net ,
		/* r_ddr23phy_reg [1986] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1986]_net ,
		/* r_ddr23phy_reg [1985] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1985]_net ,
		/* r_ddr23phy_reg [1984] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1984]_net ,
		/* r_ddr23phy_reg [1983] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1983]_net ,
		/* r_ddr23phy_reg [1982] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1982]_net ,
		/* r_ddr23phy_reg [1981] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1981]_net ,
		/* r_ddr23phy_reg [1980] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1980]_net ,
		/* r_ddr23phy_reg [1979] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1979]_net ,
		/* r_ddr23phy_reg [1978] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1978]_net ,
		/* r_ddr23phy_reg [1977] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1977]_net ,
		/* r_ddr23phy_reg [1976] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1976]_net ,
		/* r_ddr23phy_reg [1975] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1975]_net ,
		/* r_ddr23phy_reg [1974] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1974]_net ,
		/* r_ddr23phy_reg [1973] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1973]_net ,
		/* r_ddr23phy_reg [1972] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1972]_net ,
		/* r_ddr23phy_reg [1971] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1971]_net ,
		/* r_ddr23phy_reg [1970] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1970]_net ,
		/* r_ddr23phy_reg [1969] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1969]_net ,
		/* r_ddr23phy_reg [1968] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1968]_net ,
		/* r_ddr23phy_reg [1967] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1967]_net ,
		/* r_ddr23phy_reg [1966] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1966]_net ,
		/* r_ddr23phy_reg [1965] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1965]_net ,
		/* r_ddr23phy_reg [1964] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1964]_net ,
		/* r_ddr23phy_reg [1963] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1963]_net ,
		/* r_ddr23phy_reg [1962] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1962]_net ,
		/* r_ddr23phy_reg [1961] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1961]_net ,
		/* r_ddr23phy_reg [1960] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1960]_net ,
		/* r_ddr23phy_reg [1959] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1959]_net ,
		/* r_ddr23phy_reg [1958] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1958]_net ,
		/* r_ddr23phy_reg [1957] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1957]_net ,
		/* r_ddr23phy_reg [1956] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1956]_net ,
		/* r_ddr23phy_reg [1955] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1955]_net ,
		/* r_ddr23phy_reg [1954] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1954]_net ,
		/* r_ddr23phy_reg [1953] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1953]_net ,
		/* r_ddr23phy_reg [1952] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1952]_net ,
		/* r_ddr23phy_reg [1951] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1951]_net ,
		/* r_ddr23phy_reg [1950] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1950]_net ,
		/* r_ddr23phy_reg [1949] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1949]_net ,
		/* r_ddr23phy_reg [1948] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1948]_net ,
		/* r_ddr23phy_reg [1947] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1947]_net ,
		/* r_ddr23phy_reg [1946] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1946]_net ,
		/* r_ddr23phy_reg [1945] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1945]_net ,
		/* r_ddr23phy_reg [1944] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1944]_net ,
		/* r_ddr23phy_reg [1943] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1943]_net ,
		/* r_ddr23phy_reg [1942] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1942]_net ,
		/* r_ddr23phy_reg [1941] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1941]_net ,
		/* r_ddr23phy_reg [1940] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1940]_net ,
		/* r_ddr23phy_reg [1939] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1939]_net ,
		/* r_ddr23phy_reg [1938] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1938]_net ,
		/* r_ddr23phy_reg [1937] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1937]_net ,
		/* r_ddr23phy_reg [1936] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1936]_net ,
		/* r_ddr23phy_reg [1935] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1935]_net ,
		/* r_ddr23phy_reg [1934] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1934]_net ,
		/* r_ddr23phy_reg [1933] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1933]_net ,
		/* r_ddr23phy_reg [1932] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1932]_net ,
		/* r_ddr23phy_reg [1931] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1931]_net ,
		/* r_ddr23phy_reg [1930] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1930]_net ,
		/* r_ddr23phy_reg [1929] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1929]_net ,
		/* r_ddr23phy_reg [1928] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1928]_net ,
		/* r_ddr23phy_reg [1927] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1927]_net ,
		/* r_ddr23phy_reg [1926] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1926]_net ,
		/* r_ddr23phy_reg [1925] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1925]_net ,
		/* r_ddr23phy_reg [1924] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1924]_net ,
		/* r_ddr23phy_reg [1923] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1923]_net ,
		/* r_ddr23phy_reg [1922] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1922]_net ,
		/* r_ddr23phy_reg [1921] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1921]_net ,
		/* r_ddr23phy_reg [1920] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1920]_net ,
		/* r_ddr23phy_reg [1919] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1919]_net ,
		/* r_ddr23phy_reg [1918] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1918]_net ,
		/* r_ddr23phy_reg [1917] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1917]_net ,
		/* r_ddr23phy_reg [1916] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1916]_net ,
		/* r_ddr23phy_reg [1915] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1915]_net ,
		/* r_ddr23phy_reg [1914] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1914]_net ,
		/* r_ddr23phy_reg [1913] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1913]_net ,
		/* r_ddr23phy_reg [1912] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1912]_net ,
		/* r_ddr23phy_reg [1911] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1911]_net ,
		/* r_ddr23phy_reg [1910] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1910]_net ,
		/* r_ddr23phy_reg [1909] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1909]_net ,
		/* r_ddr23phy_reg [1908] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1908]_net ,
		/* r_ddr23phy_reg [1907] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1907]_net ,
		/* r_ddr23phy_reg [1906] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1906]_net ,
		/* r_ddr23phy_reg [1905] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1905]_net ,
		/* r_ddr23phy_reg [1904] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1904]_net ,
		/* r_ddr23phy_reg [1903] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1903]_net ,
		/* r_ddr23phy_reg [1902] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1902]_net ,
		/* r_ddr23phy_reg [1901] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1901]_net ,
		/* r_ddr23phy_reg [1900] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1900]_net ,
		/* r_ddr23phy_reg [1899] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1899]_net ,
		/* r_ddr23phy_reg [1898] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1898]_net ,
		/* r_ddr23phy_reg [1897] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1897]_net ,
		/* r_ddr23phy_reg [1896] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1896]_net ,
		/* r_ddr23phy_reg [1895] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1895]_net ,
		/* r_ddr23phy_reg [1894] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1894]_net ,
		/* r_ddr23phy_reg [1893] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1893]_net ,
		/* r_ddr23phy_reg [1892] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1892]_net ,
		/* r_ddr23phy_reg [1891] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1891]_net ,
		/* r_ddr23phy_reg [1890] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1890]_net ,
		/* r_ddr23phy_reg [1889] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1889]_net ,
		/* r_ddr23phy_reg [1888] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1888]_net ,
		/* r_ddr23phy_reg [1887] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1887]_net ,
		/* r_ddr23phy_reg [1886] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1886]_net ,
		/* r_ddr23phy_reg [1885] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1885]_net ,
		/* r_ddr23phy_reg [1884] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1884]_net ,
		/* r_ddr23phy_reg [1883] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1883]_net ,
		/* r_ddr23phy_reg [1882] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1882]_net ,
		/* r_ddr23phy_reg [1881] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1881]_net ,
		/* r_ddr23phy_reg [1880] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1880]_net ,
		/* r_ddr23phy_reg [1879] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1879]_net ,
		/* r_ddr23phy_reg [1878] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1878]_net ,
		/* r_ddr23phy_reg [1877] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1877]_net ,
		/* r_ddr23phy_reg [1876] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1876]_net ,
		/* r_ddr23phy_reg [1875] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1875]_net ,
		/* r_ddr23phy_reg [1874] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1874]_net ,
		/* r_ddr23phy_reg [1873] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1873]_net ,
		/* r_ddr23phy_reg [1872] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1872]_net ,
		/* r_ddr23phy_reg [1871] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1871]_net ,
		/* r_ddr23phy_reg [1870] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1870]_net ,
		/* r_ddr23phy_reg [1869] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1869]_net ,
		/* r_ddr23phy_reg [1868] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1868]_net ,
		/* r_ddr23phy_reg [1867] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1867]_net ,
		/* r_ddr23phy_reg [1866] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1866]_net ,
		/* r_ddr23phy_reg [1865] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1865]_net ,
		/* r_ddr23phy_reg [1864] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1864]_net ,
		/* r_ddr23phy_reg [1863] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1863]_net ,
		/* r_ddr23phy_reg [1862] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1862]_net ,
		/* r_ddr23phy_reg [1861] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1861]_net ,
		/* r_ddr23phy_reg [1860] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1860]_net ,
		/* r_ddr23phy_reg [1859] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1859]_net ,
		/* r_ddr23phy_reg [1858] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1858]_net ,
		/* r_ddr23phy_reg [1857] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1857]_net ,
		/* r_ddr23phy_reg [1856] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1856]_net ,
		/* r_ddr23phy_reg [1855] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1855]_net ,
		/* r_ddr23phy_reg [1854] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1854]_net ,
		/* r_ddr23phy_reg [1853] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1853]_net ,
		/* r_ddr23phy_reg [1852] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1852]_net ,
		/* r_ddr23phy_reg [1851] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1851]_net ,
		/* r_ddr23phy_reg [1850] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1850]_net ,
		/* r_ddr23phy_reg [1849] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1849]_net ,
		/* r_ddr23phy_reg [1848] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1848]_net ,
		/* r_ddr23phy_reg [1847] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1847]_net ,
		/* r_ddr23phy_reg [1846] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1846]_net ,
		/* r_ddr23phy_reg [1845] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1845]_net ,
		/* r_ddr23phy_reg [1844] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1844]_net ,
		/* r_ddr23phy_reg [1843] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1843]_net ,
		/* r_ddr23phy_reg [1842] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1842]_net ,
		/* r_ddr23phy_reg [1841] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1841]_net ,
		/* r_ddr23phy_reg [1840] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1840]_net ,
		/* r_ddr23phy_reg [1839] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1839]_net ,
		/* r_ddr23phy_reg [1838] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1838]_net ,
		/* r_ddr23phy_reg [1837] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1837]_net ,
		/* r_ddr23phy_reg [1836] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1836]_net ,
		/* r_ddr23phy_reg [1835] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1835]_net ,
		/* r_ddr23phy_reg [1834] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1834]_net ,
		/* r_ddr23phy_reg [1833] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1833]_net ,
		/* r_ddr23phy_reg [1832] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1832]_net ,
		/* r_ddr23phy_reg [1831] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1831]_net ,
		/* r_ddr23phy_reg [1830] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1830]_net ,
		/* r_ddr23phy_reg [1829] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1829]_net ,
		/* r_ddr23phy_reg [1828] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1828]_net ,
		/* r_ddr23phy_reg [1827] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1827]_net ,
		/* r_ddr23phy_reg [1826] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1826]_net ,
		/* r_ddr23phy_reg [1825] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1825]_net ,
		/* r_ddr23phy_reg [1824] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1824]_net ,
		/* r_ddr23phy_reg [1823] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1823]_net ,
		/* r_ddr23phy_reg [1822] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1822]_net ,
		/* r_ddr23phy_reg [1821] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1821]_net ,
		/* r_ddr23phy_reg [1820] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1820]_net ,
		/* r_ddr23phy_reg [1819] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1819]_net ,
		/* r_ddr23phy_reg [1818] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1818]_net ,
		/* r_ddr23phy_reg [1817] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1817]_net ,
		/* r_ddr23phy_reg [1816] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1816]_net ,
		/* r_ddr23phy_reg [1815] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1815]_net ,
		/* r_ddr23phy_reg [1814] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1814]_net ,
		/* r_ddr23phy_reg [1813] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1813]_net ,
		/* r_ddr23phy_reg [1812] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1812]_net ,
		/* r_ddr23phy_reg [1811] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1811]_net ,
		/* r_ddr23phy_reg [1810] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1810]_net ,
		/* r_ddr23phy_reg [1809] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1809]_net ,
		/* r_ddr23phy_reg [1808] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1808]_net ,
		/* r_ddr23phy_reg [1807] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1807]_net ,
		/* r_ddr23phy_reg [1806] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1806]_net ,
		/* r_ddr23phy_reg [1805] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1805]_net ,
		/* r_ddr23phy_reg [1804] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1804]_net ,
		/* r_ddr23phy_reg [1803] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1803]_net ,
		/* r_ddr23phy_reg [1802] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1802]_net ,
		/* r_ddr23phy_reg [1801] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1801]_net ,
		/* r_ddr23phy_reg [1800] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1800]_net ,
		/* r_ddr23phy_reg [1799] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1799]_net ,
		/* r_ddr23phy_reg [1798] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1798]_net ,
		/* r_ddr23phy_reg [1797] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1797]_net ,
		/* r_ddr23phy_reg [1796] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1796]_net ,
		/* r_ddr23phy_reg [1795] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1795]_net ,
		/* r_ddr23phy_reg [1794] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1794]_net ,
		/* r_ddr23phy_reg [1793] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1793]_net ,
		/* r_ddr23phy_reg [1792] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1792]_net ,
		/* r_ddr23phy_reg [1791] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1791]_net ,
		/* r_ddr23phy_reg [1790] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1790]_net ,
		/* r_ddr23phy_reg [1789] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1789]_net ,
		/* r_ddr23phy_reg [1788] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1788]_net ,
		/* r_ddr23phy_reg [1787] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1787]_net ,
		/* r_ddr23phy_reg [1786] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1786]_net ,
		/* r_ddr23phy_reg [1785] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1785]_net ,
		/* r_ddr23phy_reg [1784] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1784]_net ,
		/* r_ddr23phy_reg [1783] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1783]_net ,
		/* r_ddr23phy_reg [1782] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1782]_net ,
		/* r_ddr23phy_reg [1781] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1781]_net ,
		/* r_ddr23phy_reg [1780] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1780]_net ,
		/* r_ddr23phy_reg [1779] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1779]_net ,
		/* r_ddr23phy_reg [1778] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1778]_net ,
		/* r_ddr23phy_reg [1777] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1777]_net ,
		/* r_ddr23phy_reg [1776] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1776]_net ,
		/* r_ddr23phy_reg [1775] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1775]_net ,
		/* r_ddr23phy_reg [1774] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1774]_net ,
		/* r_ddr23phy_reg [1773] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1773]_net ,
		/* r_ddr23phy_reg [1772] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1772]_net ,
		/* r_ddr23phy_reg [1771] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1771]_net ,
		/* r_ddr23phy_reg [1770] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1770]_net ,
		/* r_ddr23phy_reg [1769] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1769]_net ,
		/* r_ddr23phy_reg [1768] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1768]_net ,
		/* r_ddr23phy_reg [1767] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1767]_net ,
		/* r_ddr23phy_reg [1766] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1766]_net ,
		/* r_ddr23phy_reg [1765] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1765]_net ,
		/* r_ddr23phy_reg [1764] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1764]_net ,
		/* r_ddr23phy_reg [1763] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1763]_net ,
		/* r_ddr23phy_reg [1762] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1762]_net ,
		/* r_ddr23phy_reg [1761] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1761]_net ,
		/* r_ddr23phy_reg [1760] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1760]_net ,
		/* r_ddr23phy_reg [1759] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1759]_net ,
		/* r_ddr23phy_reg [1758] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1758]_net ,
		/* r_ddr23phy_reg [1757] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1757]_net ,
		/* r_ddr23phy_reg [1756] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1756]_net ,
		/* r_ddr23phy_reg [1755] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1755]_net ,
		/* r_ddr23phy_reg [1754] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1754]_net ,
		/* r_ddr23phy_reg [1753] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1753]_net ,
		/* r_ddr23phy_reg [1752] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1752]_net ,
		/* r_ddr23phy_reg [1751] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1751]_net ,
		/* r_ddr23phy_reg [1750] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1750]_net ,
		/* r_ddr23phy_reg [1749] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1749]_net ,
		/* r_ddr23phy_reg [1748] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1748]_net ,
		/* r_ddr23phy_reg [1747] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1747]_net ,
		/* r_ddr23phy_reg [1746] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1746]_net ,
		/* r_ddr23phy_reg [1745] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1745]_net ,
		/* r_ddr23phy_reg [1744] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1744]_net ,
		/* r_ddr23phy_reg [1743] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1743]_net ,
		/* r_ddr23phy_reg [1742] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1742]_net ,
		/* r_ddr23phy_reg [1741] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1741]_net ,
		/* r_ddr23phy_reg [1740] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1740]_net ,
		/* r_ddr23phy_reg [1739] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1739]_net ,
		/* r_ddr23phy_reg [1738] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1738]_net ,
		/* r_ddr23phy_reg [1737] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1737]_net ,
		/* r_ddr23phy_reg [1736] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1736]_net ,
		/* r_ddr23phy_reg [1735] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1735]_net ,
		/* r_ddr23phy_reg [1734] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1734]_net ,
		/* r_ddr23phy_reg [1733] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1733]_net ,
		/* r_ddr23phy_reg [1732] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1732]_net ,
		/* r_ddr23phy_reg [1731] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1731]_net ,
		/* r_ddr23phy_reg [1730] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1730]_net ,
		/* r_ddr23phy_reg [1729] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1729]_net ,
		/* r_ddr23phy_reg [1728] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1728]_net ,
		/* r_ddr23phy_reg [1727] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1727]_net ,
		/* r_ddr23phy_reg [1726] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1726]_net ,
		/* r_ddr23phy_reg [1725] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1725]_net ,
		/* r_ddr23phy_reg [1724] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1724]_net ,
		/* r_ddr23phy_reg [1723] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1723]_net ,
		/* r_ddr23phy_reg [1722] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1722]_net ,
		/* r_ddr23phy_reg [1721] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1721]_net ,
		/* r_ddr23phy_reg [1720] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1720]_net ,
		/* r_ddr23phy_reg [1719] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1719]_net ,
		/* r_ddr23phy_reg [1718] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1718]_net ,
		/* r_ddr23phy_reg [1717] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1717]_net ,
		/* r_ddr23phy_reg [1716] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1716]_net ,
		/* r_ddr23phy_reg [1715] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1715]_net ,
		/* r_ddr23phy_reg [1714] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1714]_net ,
		/* r_ddr23phy_reg [1713] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1713]_net ,
		/* r_ddr23phy_reg [1712] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1712]_net ,
		/* r_ddr23phy_reg [1711] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1711]_net ,
		/* r_ddr23phy_reg [1710] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1710]_net ,
		/* r_ddr23phy_reg [1709] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1709]_net ,
		/* r_ddr23phy_reg [1708] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1708]_net ,
		/* r_ddr23phy_reg [1707] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1707]_net ,
		/* r_ddr23phy_reg [1706] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1706]_net ,
		/* r_ddr23phy_reg [1705] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1705]_net ,
		/* r_ddr23phy_reg [1704] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1704]_net ,
		/* r_ddr23phy_reg [1703] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1703]_net ,
		/* r_ddr23phy_reg [1702] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1702]_net ,
		/* r_ddr23phy_reg [1701] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1701]_net ,
		/* r_ddr23phy_reg [1700] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1700]_net ,
		/* r_ddr23phy_reg [1699] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1699]_net ,
		/* r_ddr23phy_reg [1698] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1698]_net ,
		/* r_ddr23phy_reg [1697] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1697]_net ,
		/* r_ddr23phy_reg [1696] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1696]_net ,
		/* r_ddr23phy_reg [1695] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1695]_net ,
		/* r_ddr23phy_reg [1694] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1694]_net ,
		/* r_ddr23phy_reg [1693] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1693]_net ,
		/* r_ddr23phy_reg [1692] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1692]_net ,
		/* r_ddr23phy_reg [1691] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1691]_net ,
		/* r_ddr23phy_reg [1690] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1690]_net ,
		/* r_ddr23phy_reg [1689] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1689]_net ,
		/* r_ddr23phy_reg [1688] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1688]_net ,
		/* r_ddr23phy_reg [1687] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1687]_net ,
		/* r_ddr23phy_reg [1686] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1686]_net ,
		/* r_ddr23phy_reg [1685] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1685]_net ,
		/* r_ddr23phy_reg [1684] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1684]_net ,
		/* r_ddr23phy_reg [1683] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1683]_net ,
		/* r_ddr23phy_reg [1682] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1682]_net ,
		/* r_ddr23phy_reg [1681] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1681]_net ,
		/* r_ddr23phy_reg [1680] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1680]_net ,
		/* r_ddr23phy_reg [1679] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1679]_net ,
		/* r_ddr23phy_reg [1678] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1678]_net ,
		/* r_ddr23phy_reg [1677] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1677]_net ,
		/* r_ddr23phy_reg [1676] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1676]_net ,
		/* r_ddr23phy_reg [1675] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1675]_net ,
		/* r_ddr23phy_reg [1674] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1674]_net ,
		/* r_ddr23phy_reg [1673] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1673]_net ,
		/* r_ddr23phy_reg [1672] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1672]_net ,
		/* r_ddr23phy_reg [1671] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1671]_net ,
		/* r_ddr23phy_reg [1670] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1670]_net ,
		/* r_ddr23phy_reg [1669] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1669]_net ,
		/* r_ddr23phy_reg [1668] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1668]_net ,
		/* r_ddr23phy_reg [1667] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1667]_net ,
		/* r_ddr23phy_reg [1666] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1666]_net ,
		/* r_ddr23phy_reg [1665] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1665]_net ,
		/* r_ddr23phy_reg [1664] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1664]_net ,
		/* r_ddr23phy_reg [1663] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1663]_net ,
		/* r_ddr23phy_reg [1662] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1662]_net ,
		/* r_ddr23phy_reg [1661] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1661]_net ,
		/* r_ddr23phy_reg [1660] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1660]_net ,
		/* r_ddr23phy_reg [1659] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1659]_net ,
		/* r_ddr23phy_reg [1658] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1658]_net ,
		/* r_ddr23phy_reg [1657] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1657]_net ,
		/* r_ddr23phy_reg [1656] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1656]_net ,
		/* r_ddr23phy_reg [1655] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1655]_net ,
		/* r_ddr23phy_reg [1654] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1654]_net ,
		/* r_ddr23phy_reg [1653] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1653]_net ,
		/* r_ddr23phy_reg [1652] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1652]_net ,
		/* r_ddr23phy_reg [1651] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1651]_net ,
		/* r_ddr23phy_reg [1650] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1650]_net ,
		/* r_ddr23phy_reg [1649] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1649]_net ,
		/* r_ddr23phy_reg [1648] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1648]_net ,
		/* r_ddr23phy_reg [1647] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1647]_net ,
		/* r_ddr23phy_reg [1646] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1646]_net ,
		/* r_ddr23phy_reg [1645] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1645]_net ,
		/* r_ddr23phy_reg [1644] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1644]_net ,
		/* r_ddr23phy_reg [1643] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1643]_net ,
		/* r_ddr23phy_reg [1642] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1642]_net ,
		/* r_ddr23phy_reg [1641] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1641]_net ,
		/* r_ddr23phy_reg [1640] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1640]_net ,
		/* r_ddr23phy_reg [1639] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1639]_net ,
		/* r_ddr23phy_reg [1638] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1638]_net ,
		/* r_ddr23phy_reg [1637] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1637]_net ,
		/* r_ddr23phy_reg [1636] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1636]_net ,
		/* r_ddr23phy_reg [1635] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1635]_net ,
		/* r_ddr23phy_reg [1634] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1634]_net ,
		/* r_ddr23phy_reg [1633] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1633]_net ,
		/* r_ddr23phy_reg [1632] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1632]_net ,
		/* r_ddr23phy_reg [1631] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1631]_net ,
		/* r_ddr23phy_reg [1630] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1630]_net ,
		/* r_ddr23phy_reg [1629] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1629]_net ,
		/* r_ddr23phy_reg [1628] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1628]_net ,
		/* r_ddr23phy_reg [1627] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1627]_net ,
		/* r_ddr23phy_reg [1626] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1626]_net ,
		/* r_ddr23phy_reg [1625] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1625]_net ,
		/* r_ddr23phy_reg [1624] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1624]_net ,
		/* r_ddr23phy_reg [1623] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1623]_net ,
		/* r_ddr23phy_reg [1622] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1622]_net ,
		/* r_ddr23phy_reg [1621] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1621]_net ,
		/* r_ddr23phy_reg [1620] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1620]_net ,
		/* r_ddr23phy_reg [1619] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1619]_net ,
		/* r_ddr23phy_reg [1618] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1618]_net ,
		/* r_ddr23phy_reg [1617] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1617]_net ,
		/* r_ddr23phy_reg [1616] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1616]_net ,
		/* r_ddr23phy_reg [1615] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1615]_net ,
		/* r_ddr23phy_reg [1614] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1614]_net ,
		/* r_ddr23phy_reg [1613] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1613]_net ,
		/* r_ddr23phy_reg [1612] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1612]_net ,
		/* r_ddr23phy_reg [1611] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1611]_net ,
		/* r_ddr23phy_reg [1610] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1610]_net ,
		/* r_ddr23phy_reg [1609] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1609]_net ,
		/* r_ddr23phy_reg [1608] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1608]_net ,
		/* r_ddr23phy_reg [1607] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1607]_net ,
		/* r_ddr23phy_reg [1606] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1606]_net ,
		/* r_ddr23phy_reg [1605] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1605]_net ,
		/* r_ddr23phy_reg [1604] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1604]_net ,
		/* r_ddr23phy_reg [1603] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1603]_net ,
		/* r_ddr23phy_reg [1602] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1602]_net ,
		/* r_ddr23phy_reg [1601] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1601]_net ,
		/* r_ddr23phy_reg [1600] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1600]_net ,
		/* r_ddr23phy_reg [1599] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1599]_net ,
		/* r_ddr23phy_reg [1598] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1598]_net ,
		/* r_ddr23phy_reg [1597] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1597]_net ,
		/* r_ddr23phy_reg [1596] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1596]_net ,
		/* r_ddr23phy_reg [1595] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1595]_net ,
		/* r_ddr23phy_reg [1594] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1594]_net ,
		/* r_ddr23phy_reg [1593] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1593]_net ,
		/* r_ddr23phy_reg [1592] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1592]_net ,
		/* r_ddr23phy_reg [1591] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1591]_net ,
		/* r_ddr23phy_reg [1590] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1590]_net ,
		/* r_ddr23phy_reg [1589] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1589]_net ,
		/* r_ddr23phy_reg [1588] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1588]_net ,
		/* r_ddr23phy_reg [1587] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1587]_net ,
		/* r_ddr23phy_reg [1586] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1586]_net ,
		/* r_ddr23phy_reg [1585] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1585]_net ,
		/* r_ddr23phy_reg [1584] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1584]_net ,
		/* r_ddr23phy_reg [1583] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1583]_net ,
		/* r_ddr23phy_reg [1582] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1582]_net ,
		/* r_ddr23phy_reg [1581] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1581]_net ,
		/* r_ddr23phy_reg [1580] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1580]_net ,
		/* r_ddr23phy_reg [1579] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1579]_net ,
		/* r_ddr23phy_reg [1578] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1578]_net ,
		/* r_ddr23phy_reg [1577] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1577]_net ,
		/* r_ddr23phy_reg [1576] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1576]_net ,
		/* r_ddr23phy_reg [1575] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1575]_net ,
		/* r_ddr23phy_reg [1574] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1574]_net ,
		/* r_ddr23phy_reg [1573] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1573]_net ,
		/* r_ddr23phy_reg [1572] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1572]_net ,
		/* r_ddr23phy_reg [1571] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1571]_net ,
		/* r_ddr23phy_reg [1570] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1570]_net ,
		/* r_ddr23phy_reg [1569] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1569]_net ,
		/* r_ddr23phy_reg [1568] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1568]_net ,
		/* r_ddr23phy_reg [1567] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1567]_net ,
		/* r_ddr23phy_reg [1566] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1566]_net ,
		/* r_ddr23phy_reg [1565] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1565]_net ,
		/* r_ddr23phy_reg [1564] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1564]_net ,
		/* r_ddr23phy_reg [1563] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1563]_net ,
		/* r_ddr23phy_reg [1562] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1562]_net ,
		/* r_ddr23phy_reg [1561] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1561]_net ,
		/* r_ddr23phy_reg [1560] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1560]_net ,
		/* r_ddr23phy_reg [1559] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1559]_net ,
		/* r_ddr23phy_reg [1558] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1558]_net ,
		/* r_ddr23phy_reg [1557] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1557]_net ,
		/* r_ddr23phy_reg [1556] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1556]_net ,
		/* r_ddr23phy_reg [1555] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1555]_net ,
		/* r_ddr23phy_reg [1554] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1554]_net ,
		/* r_ddr23phy_reg [1553] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1553]_net ,
		/* r_ddr23phy_reg [1552] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1552]_net ,
		/* r_ddr23phy_reg [1551] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1551]_net ,
		/* r_ddr23phy_reg [1550] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1550]_net ,
		/* r_ddr23phy_reg [1549] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1549]_net ,
		/* r_ddr23phy_reg [1548] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1548]_net ,
		/* r_ddr23phy_reg [1547] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1547]_net ,
		/* r_ddr23phy_reg [1546] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1546]_net ,
		/* r_ddr23phy_reg [1545] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1545]_net ,
		/* r_ddr23phy_reg [1544] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1544]_net ,
		/* r_ddr23phy_reg [1543] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1543]_net ,
		/* r_ddr23phy_reg [1542] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1542]_net ,
		/* r_ddr23phy_reg [1541] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1541]_net ,
		/* r_ddr23phy_reg [1540] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1540]_net ,
		/* r_ddr23phy_reg [1539] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1539]_net ,
		/* r_ddr23phy_reg [1538] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1538]_net ,
		/* r_ddr23phy_reg [1537] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1537]_net ,
		/* r_ddr23phy_reg [1536] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1536]_net ,
		/* r_ddr23phy_reg [1535] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1535]_net ,
		/* r_ddr23phy_reg [1534] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1534]_net ,
		/* r_ddr23phy_reg [1533] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1533]_net ,
		/* r_ddr23phy_reg [1532] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1532]_net ,
		/* r_ddr23phy_reg [1531] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1531]_net ,
		/* r_ddr23phy_reg [1530] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1530]_net ,
		/* r_ddr23phy_reg [1529] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1529]_net ,
		/* r_ddr23phy_reg [1528] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1528]_net ,
		/* r_ddr23phy_reg [1527] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1527]_net ,
		/* r_ddr23phy_reg [1526] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1526]_net ,
		/* r_ddr23phy_reg [1525] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1525]_net ,
		/* r_ddr23phy_reg [1524] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1524]_net ,
		/* r_ddr23phy_reg [1523] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1523]_net ,
		/* r_ddr23phy_reg [1522] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1522]_net ,
		/* r_ddr23phy_reg [1521] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1521]_net ,
		/* r_ddr23phy_reg [1520] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1520]_net ,
		/* r_ddr23phy_reg [1519] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1519]_net ,
		/* r_ddr23phy_reg [1518] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1518]_net ,
		/* r_ddr23phy_reg [1517] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1517]_net ,
		/* r_ddr23phy_reg [1516] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1516]_net ,
		/* r_ddr23phy_reg [1515] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1515]_net ,
		/* r_ddr23phy_reg [1514] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1514]_net ,
		/* r_ddr23phy_reg [1513] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1513]_net ,
		/* r_ddr23phy_reg [1512] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1512]_net ,
		/* r_ddr23phy_reg [1511] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1511]_net ,
		/* r_ddr23phy_reg [1510] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1510]_net ,
		/* r_ddr23phy_reg [1509] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1509]_net ,
		/* r_ddr23phy_reg [1508] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1508]_net ,
		/* r_ddr23phy_reg [1507] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1507]_net ,
		/* r_ddr23phy_reg [1506] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1506]_net ,
		/* r_ddr23phy_reg [1505] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1505]_net ,
		/* r_ddr23phy_reg [1504] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1504]_net ,
		/* r_ddr23phy_reg [1503] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1503]_net ,
		/* r_ddr23phy_reg [1502] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1502]_net ,
		/* r_ddr23phy_reg [1501] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1501]_net ,
		/* r_ddr23phy_reg [1500] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1500]_net ,
		/* r_ddr23phy_reg [1499] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1499]_net ,
		/* r_ddr23phy_reg [1498] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1498]_net ,
		/* r_ddr23phy_reg [1497] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1497]_net ,
		/* r_ddr23phy_reg [1496] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1496]_net ,
		/* r_ddr23phy_reg [1495] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1495]_net ,
		/* r_ddr23phy_reg [1494] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1494]_net ,
		/* r_ddr23phy_reg [1493] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1493]_net ,
		/* r_ddr23phy_reg [1492] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1492]_net ,
		/* r_ddr23phy_reg [1491] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1491]_net ,
		/* r_ddr23phy_reg [1490] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1490]_net ,
		/* r_ddr23phy_reg [1489] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1489]_net ,
		/* r_ddr23phy_reg [1488] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1488]_net ,
		/* r_ddr23phy_reg [1487] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1487]_net ,
		/* r_ddr23phy_reg [1486] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1486]_net ,
		/* r_ddr23phy_reg [1485] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1485]_net ,
		/* r_ddr23phy_reg [1484] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1484]_net ,
		/* r_ddr23phy_reg [1483] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1483]_net ,
		/* r_ddr23phy_reg [1482] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1482]_net ,
		/* r_ddr23phy_reg [1481] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1481]_net ,
		/* r_ddr23phy_reg [1480] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1480]_net ,
		/* r_ddr23phy_reg [1479] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1479]_net ,
		/* r_ddr23phy_reg [1478] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1478]_net ,
		/* r_ddr23phy_reg [1477] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1477]_net ,
		/* r_ddr23phy_reg [1476] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1476]_net ,
		/* r_ddr23phy_reg [1475] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1475]_net ,
		/* r_ddr23phy_reg [1474] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1474]_net ,
		/* r_ddr23phy_reg [1473] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1473]_net ,
		/* r_ddr23phy_reg [1472] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1472]_net ,
		/* r_ddr23phy_reg [1471] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1471]_net ,
		/* r_ddr23phy_reg [1470] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1470]_net ,
		/* r_ddr23phy_reg [1469] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1469]_net ,
		/* r_ddr23phy_reg [1468] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1468]_net ,
		/* r_ddr23phy_reg [1467] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1467]_net ,
		/* r_ddr23phy_reg [1466] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1466]_net ,
		/* r_ddr23phy_reg [1465] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1465]_net ,
		/* r_ddr23phy_reg [1464] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1464]_net ,
		/* r_ddr23phy_reg [1463] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1463]_net ,
		/* r_ddr23phy_reg [1462] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1462]_net ,
		/* r_ddr23phy_reg [1461] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1461]_net ,
		/* r_ddr23phy_reg [1460] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1460]_net ,
		/* r_ddr23phy_reg [1459] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1459]_net ,
		/* r_ddr23phy_reg [1458] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1458]_net ,
		/* r_ddr23phy_reg [1457] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1457]_net ,
		/* r_ddr23phy_reg [1456] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1456]_net ,
		/* r_ddr23phy_reg [1455] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1455]_net ,
		/* r_ddr23phy_reg [1454] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1454]_net ,
		/* r_ddr23phy_reg [1453] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1453]_net ,
		/* r_ddr23phy_reg [1452] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1452]_net ,
		/* r_ddr23phy_reg [1451] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1451]_net ,
		/* r_ddr23phy_reg [1450] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1450]_net ,
		/* r_ddr23phy_reg [1449] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1449]_net ,
		/* r_ddr23phy_reg [1448] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1448]_net ,
		/* r_ddr23phy_reg [1447] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1447]_net ,
		/* r_ddr23phy_reg [1446] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1446]_net ,
		/* r_ddr23phy_reg [1445] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1445]_net ,
		/* r_ddr23phy_reg [1444] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1444]_net ,
		/* r_ddr23phy_reg [1443] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1443]_net ,
		/* r_ddr23phy_reg [1442] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1442]_net ,
		/* r_ddr23phy_reg [1441] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1441]_net ,
		/* r_ddr23phy_reg [1440] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1440]_net ,
		/* r_ddr23phy_reg [1439] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1439]_net ,
		/* r_ddr23phy_reg [1438] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1438]_net ,
		/* r_ddr23phy_reg [1437] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1437]_net ,
		/* r_ddr23phy_reg [1436] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1436]_net ,
		/* r_ddr23phy_reg [1435] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1435]_net ,
		/* r_ddr23phy_reg [1434] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1434]_net ,
		/* r_ddr23phy_reg [1433] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1433]_net ,
		/* r_ddr23phy_reg [1432] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1432]_net ,
		/* r_ddr23phy_reg [1431] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1431]_net ,
		/* r_ddr23phy_reg [1430] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1430]_net ,
		/* r_ddr23phy_reg [1429] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1429]_net ,
		/* r_ddr23phy_reg [1428] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1428]_net ,
		/* r_ddr23phy_reg [1427] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1427]_net ,
		/* r_ddr23phy_reg [1426] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1426]_net ,
		/* r_ddr23phy_reg [1425] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1425]_net ,
		/* r_ddr23phy_reg [1424] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1424]_net ,
		/* r_ddr23phy_reg [1423] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1423]_net ,
		/* r_ddr23phy_reg [1422] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1422]_net ,
		/* r_ddr23phy_reg [1421] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1421]_net ,
		/* r_ddr23phy_reg [1420] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1420]_net ,
		/* r_ddr23phy_reg [1419] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1419]_net ,
		/* r_ddr23phy_reg [1418] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1418]_net ,
		/* r_ddr23phy_reg [1417] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1417]_net ,
		/* r_ddr23phy_reg [1416] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1416]_net ,
		/* r_ddr23phy_reg [1415] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1415]_net ,
		/* r_ddr23phy_reg [1414] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1414]_net ,
		/* r_ddr23phy_reg [1413] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1413]_net ,
		/* r_ddr23phy_reg [1412] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1412]_net ,
		/* r_ddr23phy_reg [1411] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1411]_net ,
		/* r_ddr23phy_reg [1410] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1410]_net ,
		/* r_ddr23phy_reg [1409] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1409]_net ,
		/* r_ddr23phy_reg [1408] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1408]_net ,
		/* r_ddr23phy_reg [1407] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1407]_net ,
		/* r_ddr23phy_reg [1406] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1406]_net ,
		/* r_ddr23phy_reg [1405] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1405]_net ,
		/* r_ddr23phy_reg [1404] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1404]_net ,
		/* r_ddr23phy_reg [1403] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1403]_net ,
		/* r_ddr23phy_reg [1402] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1402]_net ,
		/* r_ddr23phy_reg [1401] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1401]_net ,
		/* r_ddr23phy_reg [1400] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1400]_net ,
		/* r_ddr23phy_reg [1399] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1399]_net ,
		/* r_ddr23phy_reg [1398] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1398]_net ,
		/* r_ddr23phy_reg [1397] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1397]_net ,
		/* r_ddr23phy_reg [1396] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1396]_net ,
		/* r_ddr23phy_reg [1395] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1395]_net ,
		/* r_ddr23phy_reg [1394] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1394]_net ,
		/* r_ddr23phy_reg [1393] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1393]_net ,
		/* r_ddr23phy_reg [1392] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1392]_net ,
		/* r_ddr23phy_reg [1391] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1391]_net ,
		/* r_ddr23phy_reg [1390] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1390]_net ,
		/* r_ddr23phy_reg [1389] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1389]_net ,
		/* r_ddr23phy_reg [1388] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1388]_net ,
		/* r_ddr23phy_reg [1387] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1387]_net ,
		/* r_ddr23phy_reg [1386] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1386]_net ,
		/* r_ddr23phy_reg [1385] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1385]_net ,
		/* r_ddr23phy_reg [1384] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1384]_net ,
		/* r_ddr23phy_reg [1383] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1383]_net ,
		/* r_ddr23phy_reg [1382] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1382]_net ,
		/* r_ddr23phy_reg [1381] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1381]_net ,
		/* r_ddr23phy_reg [1380] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1380]_net ,
		/* r_ddr23phy_reg [1379] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1379]_net ,
		/* r_ddr23phy_reg [1378] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1378]_net ,
		/* r_ddr23phy_reg [1377] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1377]_net ,
		/* r_ddr23phy_reg [1376] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1376]_net ,
		/* r_ddr23phy_reg [1375] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1375]_net ,
		/* r_ddr23phy_reg [1374] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1374]_net ,
		/* r_ddr23phy_reg [1373] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1373]_net ,
		/* r_ddr23phy_reg [1372] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1372]_net ,
		/* r_ddr23phy_reg [1371] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1371]_net ,
		/* r_ddr23phy_reg [1370] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1370]_net ,
		/* r_ddr23phy_reg [1369] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1369]_net ,
		/* r_ddr23phy_reg [1368] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1368]_net ,
		/* r_ddr23phy_reg [1367] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1367]_net ,
		/* r_ddr23phy_reg [1366] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1366]_net ,
		/* r_ddr23phy_reg [1365] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1365]_net ,
		/* r_ddr23phy_reg [1364] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1364]_net ,
		/* r_ddr23phy_reg [1363] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1363]_net ,
		/* r_ddr23phy_reg [1362] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1362]_net ,
		/* r_ddr23phy_reg [1361] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1361]_net ,
		/* r_ddr23phy_reg [1360] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1360]_net ,
		/* r_ddr23phy_reg [1359] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1359]_net ,
		/* r_ddr23phy_reg [1358] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1358]_net ,
		/* r_ddr23phy_reg [1357] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1357]_net ,
		/* r_ddr23phy_reg [1356] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1356]_net ,
		/* r_ddr23phy_reg [1355] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1355]_net ,
		/* r_ddr23phy_reg [1354] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1354]_net ,
		/* r_ddr23phy_reg [1353] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1353]_net ,
		/* r_ddr23phy_reg [1352] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1352]_net ,
		/* r_ddr23phy_reg [1351] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1351]_net ,
		/* r_ddr23phy_reg [1350] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1350]_net ,
		/* r_ddr23phy_reg [1349] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1349]_net ,
		/* r_ddr23phy_reg [1348] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1348]_net ,
		/* r_ddr23phy_reg [1347] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1347]_net ,
		/* r_ddr23phy_reg [1346] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1346]_net ,
		/* r_ddr23phy_reg [1345] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1345]_net ,
		/* r_ddr23phy_reg [1344] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1344]_net ,
		/* r_ddr23phy_reg [1343] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1343]_net ,
		/* r_ddr23phy_reg [1342] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1342]_net ,
		/* r_ddr23phy_reg [1341] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1341]_net ,
		/* r_ddr23phy_reg [1340] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1340]_net ,
		/* r_ddr23phy_reg [1339] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1339]_net ,
		/* r_ddr23phy_reg [1338] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1338]_net ,
		/* r_ddr23phy_reg [1337] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1337]_net ,
		/* r_ddr23phy_reg [1336] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1336]_net ,
		/* r_ddr23phy_reg [1335] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1335]_net ,
		/* r_ddr23phy_reg [1334] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1334]_net ,
		/* r_ddr23phy_reg [1333] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1333]_net ,
		/* r_ddr23phy_reg [1332] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1332]_net ,
		/* r_ddr23phy_reg [1331] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1331]_net ,
		/* r_ddr23phy_reg [1330] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1330]_net ,
		/* r_ddr23phy_reg [1329] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1329]_net ,
		/* r_ddr23phy_reg [1328] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1328]_net ,
		/* r_ddr23phy_reg [1327] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1327]_net ,
		/* r_ddr23phy_reg [1326] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1326]_net ,
		/* r_ddr23phy_reg [1325] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1325]_net ,
		/* r_ddr23phy_reg [1324] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1324]_net ,
		/* r_ddr23phy_reg [1323] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1323]_net ,
		/* r_ddr23phy_reg [1322] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1322]_net ,
		/* r_ddr23phy_reg [1321] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1321]_net ,
		/* r_ddr23phy_reg [1320] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1320]_net ,
		/* r_ddr23phy_reg [1319] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1319]_net ,
		/* r_ddr23phy_reg [1318] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1318]_net ,
		/* r_ddr23phy_reg [1317] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1317]_net ,
		/* r_ddr23phy_reg [1316] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1316]_net ,
		/* r_ddr23phy_reg [1315] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1315]_net ,
		/* r_ddr23phy_reg [1314] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1314]_net ,
		/* r_ddr23phy_reg [1313] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1313]_net ,
		/* r_ddr23phy_reg [1312] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1312]_net ,
		/* r_ddr23phy_reg [1311] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1311]_net ,
		/* r_ddr23phy_reg [1310] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1310]_net ,
		/* r_ddr23phy_reg [1309] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1309]_net ,
		/* r_ddr23phy_reg [1308] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1308]_net ,
		/* r_ddr23phy_reg [1307] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1307]_net ,
		/* r_ddr23phy_reg [1306] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1306]_net ,
		/* r_ddr23phy_reg [1305] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1305]_net ,
		/* r_ddr23phy_reg [1304] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1304]_net ,
		/* r_ddr23phy_reg [1303] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1303]_net ,
		/* r_ddr23phy_reg [1302] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1302]_net ,
		/* r_ddr23phy_reg [1301] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1301]_net ,
		/* r_ddr23phy_reg [1300] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1300]_net ,
		/* r_ddr23phy_reg [1299] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1299]_net ,
		/* r_ddr23phy_reg [1298] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1298]_net ,
		/* r_ddr23phy_reg [1297] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1297]_net ,
		/* r_ddr23phy_reg [1296] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1296]_net ,
		/* r_ddr23phy_reg [1295] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1295]_net ,
		/* r_ddr23phy_reg [1294] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1294]_net ,
		/* r_ddr23phy_reg [1293] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1293]_net ,
		/* r_ddr23phy_reg [1292] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1292]_net ,
		/* r_ddr23phy_reg [1291] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1291]_net ,
		/* r_ddr23phy_reg [1290] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1290]_net ,
		/* r_ddr23phy_reg [1289] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1289]_net ,
		/* r_ddr23phy_reg [1288] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1288]_net ,
		/* r_ddr23phy_reg [1287] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1287]_net ,
		/* r_ddr23phy_reg [1286] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1286]_net ,
		/* r_ddr23phy_reg [1285] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1285]_net ,
		/* r_ddr23phy_reg [1284] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1284]_net ,
		/* r_ddr23phy_reg [1283] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1283]_net ,
		/* r_ddr23phy_reg [1282] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1282]_net ,
		/* r_ddr23phy_reg [1281] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1281]_net ,
		/* r_ddr23phy_reg [1280] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1280]_net ,
		/* r_ddr23phy_reg [1279] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1279]_net ,
		/* r_ddr23phy_reg [1278] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1278]_net ,
		/* r_ddr23phy_reg [1277] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1277]_net ,
		/* r_ddr23phy_reg [1276] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1276]_net ,
		/* r_ddr23phy_reg [1275] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1275]_net ,
		/* r_ddr23phy_reg [1274] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1274]_net ,
		/* r_ddr23phy_reg [1273] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1273]_net ,
		/* r_ddr23phy_reg [1272] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1272]_net ,
		/* r_ddr23phy_reg [1271] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1271]_net ,
		/* r_ddr23phy_reg [1270] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1270]_net ,
		/* r_ddr23phy_reg [1269] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1269]_net ,
		/* r_ddr23phy_reg [1268] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1268]_net ,
		/* r_ddr23phy_reg [1267] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1267]_net ,
		/* r_ddr23phy_reg [1266] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1266]_net ,
		/* r_ddr23phy_reg [1265] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1265]_net ,
		/* r_ddr23phy_reg [1264] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1264]_net ,
		/* r_ddr23phy_reg [1263] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1263]_net ,
		/* r_ddr23phy_reg [1262] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1262]_net ,
		/* r_ddr23phy_reg [1261] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1261]_net ,
		/* r_ddr23phy_reg [1260] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1260]_net ,
		/* r_ddr23phy_reg [1259] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1259]_net ,
		/* r_ddr23phy_reg [1258] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1258]_net ,
		/* r_ddr23phy_reg [1257] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1257]_net ,
		/* r_ddr23phy_reg [1256] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1256]_net ,
		/* r_ddr23phy_reg [1255] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1255]_net ,
		/* r_ddr23phy_reg [1254] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1254]_net ,
		/* r_ddr23phy_reg [1253] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1253]_net ,
		/* r_ddr23phy_reg [1252] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1252]_net ,
		/* r_ddr23phy_reg [1251] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1251]_net ,
		/* r_ddr23phy_reg [1250] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1250]_net ,
		/* r_ddr23phy_reg [1249] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1249]_net ,
		/* r_ddr23phy_reg [1248] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1248]_net ,
		/* r_ddr23phy_reg [1247] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1247]_net ,
		/* r_ddr23phy_reg [1246] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1246]_net ,
		/* r_ddr23phy_reg [1245] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1245]_net ,
		/* r_ddr23phy_reg [1244] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1244]_net ,
		/* r_ddr23phy_reg [1243] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1243]_net ,
		/* r_ddr23phy_reg [1242] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1242]_net ,
		/* r_ddr23phy_reg [1241] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1241]_net ,
		/* r_ddr23phy_reg [1240] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1240]_net ,
		/* r_ddr23phy_reg [1239] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1239]_net ,
		/* r_ddr23phy_reg [1238] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1238]_net ,
		/* r_ddr23phy_reg [1237] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1237]_net ,
		/* r_ddr23phy_reg [1236] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1236]_net ,
		/* r_ddr23phy_reg [1235] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1235]_net ,
		/* r_ddr23phy_reg [1234] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1234]_net ,
		/* r_ddr23phy_reg [1233] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1233]_net ,
		/* r_ddr23phy_reg [1232] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1232]_net ,
		/* r_ddr23phy_reg [1231] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1231]_net ,
		/* r_ddr23phy_reg [1230] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1230]_net ,
		/* r_ddr23phy_reg [1229] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1229]_net ,
		/* r_ddr23phy_reg [1228] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1228]_net ,
		/* r_ddr23phy_reg [1227] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1227]_net ,
		/* r_ddr23phy_reg [1226] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1226]_net ,
		/* r_ddr23phy_reg [1225] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1225]_net ,
		/* r_ddr23phy_reg [1224] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1224]_net ,
		/* r_ddr23phy_reg [1223] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1223]_net ,
		/* r_ddr23phy_reg [1222] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1222]_net ,
		/* r_ddr23phy_reg [1221] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1221]_net ,
		/* r_ddr23phy_reg [1220] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1220]_net ,
		/* r_ddr23phy_reg [1219] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1219]_net ,
		/* r_ddr23phy_reg [1218] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1218]_net ,
		/* r_ddr23phy_reg [1217] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1217]_net ,
		/* r_ddr23phy_reg [1216] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1216]_net ,
		/* r_ddr23phy_reg [1215] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1215]_net ,
		/* r_ddr23phy_reg [1214] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1214]_net ,
		/* r_ddr23phy_reg [1213] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1213]_net ,
		/* r_ddr23phy_reg [1212] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1212]_net ,
		/* r_ddr23phy_reg [1211] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1211]_net ,
		/* r_ddr23phy_reg [1210] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1210]_net ,
		/* r_ddr23phy_reg [1209] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1209]_net ,
		/* r_ddr23phy_reg [1208] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1208]_net ,
		/* r_ddr23phy_reg [1207] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1207]_net ,
		/* r_ddr23phy_reg [1206] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1206]_net ,
		/* r_ddr23phy_reg [1205] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1205]_net ,
		/* r_ddr23phy_reg [1204] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1204]_net ,
		/* r_ddr23phy_reg [1203] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1203]_net ,
		/* r_ddr23phy_reg [1202] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1202]_net ,
		/* r_ddr23phy_reg [1201] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1201]_net ,
		/* r_ddr23phy_reg [1200] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1200]_net ,
		/* r_ddr23phy_reg [1199] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1199]_net ,
		/* r_ddr23phy_reg [1198] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1198]_net ,
		/* r_ddr23phy_reg [1197] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1197]_net ,
		/* r_ddr23phy_reg [1196] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1196]_net ,
		/* r_ddr23phy_reg [1195] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1195]_net ,
		/* r_ddr23phy_reg [1194] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1194]_net ,
		/* r_ddr23phy_reg [1193] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1193]_net ,
		/* r_ddr23phy_reg [1192] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1192]_net ,
		/* r_ddr23phy_reg [1191] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1191]_net ,
		/* r_ddr23phy_reg [1190] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1190]_net ,
		/* r_ddr23phy_reg [1189] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1189]_net ,
		/* r_ddr23phy_reg [1188] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1188]_net ,
		/* r_ddr23phy_reg [1187] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1187]_net ,
		/* r_ddr23phy_reg [1186] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1186]_net ,
		/* r_ddr23phy_reg [1185] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1185]_net ,
		/* r_ddr23phy_reg [1184] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1184]_net ,
		/* r_ddr23phy_reg [1183] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1183]_net ,
		/* r_ddr23phy_reg [1182] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1182]_net ,
		/* r_ddr23phy_reg [1181] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1181]_net ,
		/* r_ddr23phy_reg [1180] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1180]_net ,
		/* r_ddr23phy_reg [1179] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1179]_net ,
		/* r_ddr23phy_reg [1178] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1178]_net ,
		/* r_ddr23phy_reg [1177] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1177]_net ,
		/* r_ddr23phy_reg [1176] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1176]_net ,
		/* r_ddr23phy_reg [1175] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1175]_net ,
		/* r_ddr23phy_reg [1174] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1174]_net ,
		/* r_ddr23phy_reg [1173] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1173]_net ,
		/* r_ddr23phy_reg [1172] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1172]_net ,
		/* r_ddr23phy_reg [1171] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1171]_net ,
		/* r_ddr23phy_reg [1170] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1170]_net ,
		/* r_ddr23phy_reg [1169] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1169]_net ,
		/* r_ddr23phy_reg [1168] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1168]_net ,
		/* r_ddr23phy_reg [1167] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1167]_net ,
		/* r_ddr23phy_reg [1166] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1166]_net ,
		/* r_ddr23phy_reg [1165] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1165]_net ,
		/* r_ddr23phy_reg [1164] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1164]_net ,
		/* r_ddr23phy_reg [1163] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1163]_net ,
		/* r_ddr23phy_reg [1162] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1162]_net ,
		/* r_ddr23phy_reg [1161] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1161]_net ,
		/* r_ddr23phy_reg [1160] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1160]_net ,
		/* r_ddr23phy_reg [1159] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1159]_net ,
		/* r_ddr23phy_reg [1158] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1158]_net ,
		/* r_ddr23phy_reg [1157] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1157]_net ,
		/* r_ddr23phy_reg [1156] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1156]_net ,
		/* r_ddr23phy_reg [1155] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1155]_net ,
		/* r_ddr23phy_reg [1154] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1154]_net ,
		/* r_ddr23phy_reg [1153] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1153]_net ,
		/* r_ddr23phy_reg [1152] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1152]_net ,
		/* r_ddr23phy_reg [1151] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1151]_net ,
		/* r_ddr23phy_reg [1150] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1150]_net ,
		/* r_ddr23phy_reg [1149] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1149]_net ,
		/* r_ddr23phy_reg [1148] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1148]_net ,
		/* r_ddr23phy_reg [1147] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1147]_net ,
		/* r_ddr23phy_reg [1146] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1146]_net ,
		/* r_ddr23phy_reg [1145] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1145]_net ,
		/* r_ddr23phy_reg [1144] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1144]_net ,
		/* r_ddr23phy_reg [1143] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1143]_net ,
		/* r_ddr23phy_reg [1142] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1142]_net ,
		/* r_ddr23phy_reg [1141] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1141]_net ,
		/* r_ddr23phy_reg [1140] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1140]_net ,
		/* r_ddr23phy_reg [1139] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1139]_net ,
		/* r_ddr23phy_reg [1138] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1138]_net ,
		/* r_ddr23phy_reg [1137] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1137]_net ,
		/* r_ddr23phy_reg [1136] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1136]_net ,
		/* r_ddr23phy_reg [1135] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1135]_net ,
		/* r_ddr23phy_reg [1134] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1134]_net ,
		/* r_ddr23phy_reg [1133] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1133]_net ,
		/* r_ddr23phy_reg [1132] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1132]_net ,
		/* r_ddr23phy_reg [1131] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1131]_net ,
		/* r_ddr23phy_reg [1130] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1130]_net ,
		/* r_ddr23phy_reg [1129] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1129]_net ,
		/* r_ddr23phy_reg [1128] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1128]_net ,
		/* r_ddr23phy_reg [1127] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1127]_net ,
		/* r_ddr23phy_reg [1126] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1126]_net ,
		/* r_ddr23phy_reg [1125] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1125]_net ,
		/* r_ddr23phy_reg [1124] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1124]_net ,
		/* r_ddr23phy_reg [1123] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1123]_net ,
		/* r_ddr23phy_reg [1122] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1122]_net ,
		/* r_ddr23phy_reg [1121] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1121]_net ,
		/* r_ddr23phy_reg [1120] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1120]_net ,
		/* r_ddr23phy_reg [1119] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1119]_net ,
		/* r_ddr23phy_reg [1118] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1118]_net ,
		/* r_ddr23phy_reg [1117] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1117]_net ,
		/* r_ddr23phy_reg [1116] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1116]_net ,
		/* r_ddr23phy_reg [1115] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1115]_net ,
		/* r_ddr23phy_reg [1114] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1114]_net ,
		/* r_ddr23phy_reg [1113] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1113]_net ,
		/* r_ddr23phy_reg [1112] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1112]_net ,
		/* r_ddr23phy_reg [1111] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1111]_net ,
		/* r_ddr23phy_reg [1110] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1110]_net ,
		/* r_ddr23phy_reg [1109] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1109]_net ,
		/* r_ddr23phy_reg [1108] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1108]_net ,
		/* r_ddr23phy_reg [1107] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1107]_net ,
		/* r_ddr23phy_reg [1106] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1106]_net ,
		/* r_ddr23phy_reg [1105] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1105]_net ,
		/* r_ddr23phy_reg [1104] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1104]_net ,
		/* r_ddr23phy_reg [1103] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1103]_net ,
		/* r_ddr23phy_reg [1102] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1102]_net ,
		/* r_ddr23phy_reg [1101] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1101]_net ,
		/* r_ddr23phy_reg [1100] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1100]_net ,
		/* r_ddr23phy_reg [1099] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1099]_net ,
		/* r_ddr23phy_reg [1098] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1098]_net ,
		/* r_ddr23phy_reg [1097] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1097]_net ,
		/* r_ddr23phy_reg [1096] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1096]_net ,
		/* r_ddr23phy_reg [1095] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1095]_net ,
		/* r_ddr23phy_reg [1094] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1094]_net ,
		/* r_ddr23phy_reg [1093] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1093]_net ,
		/* r_ddr23phy_reg [1092] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1092]_net ,
		/* r_ddr23phy_reg [1091] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1091]_net ,
		/* r_ddr23phy_reg [1090] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1090]_net ,
		/* r_ddr23phy_reg [1089] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1089]_net ,
		/* r_ddr23phy_reg [1088] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1088]_net ,
		/* r_ddr23phy_reg [1087] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1087]_net ,
		/* r_ddr23phy_reg [1086] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1086]_net ,
		/* r_ddr23phy_reg [1085] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1085]_net ,
		/* r_ddr23phy_reg [1084] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1084]_net ,
		/* r_ddr23phy_reg [1083] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1083]_net ,
		/* r_ddr23phy_reg [1082] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1082]_net ,
		/* r_ddr23phy_reg [1081] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1081]_net ,
		/* r_ddr23phy_reg [1080] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1080]_net ,
		/* r_ddr23phy_reg [1079] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1079]_net ,
		/* r_ddr23phy_reg [1078] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1078]_net ,
		/* r_ddr23phy_reg [1077] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1077]_net ,
		/* r_ddr23phy_reg [1076] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1076]_net ,
		/* r_ddr23phy_reg [1075] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1075]_net ,
		/* r_ddr23phy_reg [1074] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1074]_net ,
		/* r_ddr23phy_reg [1073] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1073]_net ,
		/* r_ddr23phy_reg [1072] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1072]_net ,
		/* r_ddr23phy_reg [1071] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1071]_net ,
		/* r_ddr23phy_reg [1070] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1070]_net ,
		/* r_ddr23phy_reg [1069] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1069]_net ,
		/* r_ddr23phy_reg [1068] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1068]_net ,
		/* r_ddr23phy_reg [1067] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1067]_net ,
		/* r_ddr23phy_reg [1066] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1066]_net ,
		/* r_ddr23phy_reg [1065] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1065]_net ,
		/* r_ddr23phy_reg [1064] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1064]_net ,
		/* r_ddr23phy_reg [1063] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1063]_net ,
		/* r_ddr23phy_reg [1062] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1062]_net ,
		/* r_ddr23phy_reg [1061] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1061]_net ,
		/* r_ddr23phy_reg [1060] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1060]_net ,
		/* r_ddr23phy_reg [1059] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1059]_net ,
		/* r_ddr23phy_reg [1058] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1058]_net ,
		/* r_ddr23phy_reg [1057] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1057]_net ,
		/* r_ddr23phy_reg [1056] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1056]_net ,
		/* r_ddr23phy_reg [1055] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1055]_net ,
		/* r_ddr23phy_reg [1054] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1054]_net ,
		/* r_ddr23phy_reg [1053] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1053]_net ,
		/* r_ddr23phy_reg [1052] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1052]_net ,
		/* r_ddr23phy_reg [1051] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1051]_net ,
		/* r_ddr23phy_reg [1050] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1050]_net ,
		/* r_ddr23phy_reg [1049] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1049]_net ,
		/* r_ddr23phy_reg [1048] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1048]_net ,
		/* r_ddr23phy_reg [1047] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1047]_net ,
		/* r_ddr23phy_reg [1046] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1046]_net ,
		/* r_ddr23phy_reg [1045] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1045]_net ,
		/* r_ddr23phy_reg [1044] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1044]_net ,
		/* r_ddr23phy_reg [1043] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1043]_net ,
		/* r_ddr23phy_reg [1042] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1042]_net ,
		/* r_ddr23phy_reg [1041] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1041]_net ,
		/* r_ddr23phy_reg [1040] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1040]_net ,
		/* r_ddr23phy_reg [1039] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1039]_net ,
		/* r_ddr23phy_reg [1038] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1038]_net ,
		/* r_ddr23phy_reg [1037] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1037]_net ,
		/* r_ddr23phy_reg [1036] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1036]_net ,
		/* r_ddr23phy_reg [1035] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1035]_net ,
		/* r_ddr23phy_reg [1034] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1034]_net ,
		/* r_ddr23phy_reg [1033] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1033]_net ,
		/* r_ddr23phy_reg [1032] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1032]_net ,
		/* r_ddr23phy_reg [1031] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1031]_net ,
		/* r_ddr23phy_reg [1030] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1030]_net ,
		/* r_ddr23phy_reg [1029] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1029]_net ,
		/* r_ddr23phy_reg [1028] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1028]_net ,
		/* r_ddr23phy_reg [1027] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1027]_net ,
		/* r_ddr23phy_reg [1026] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1026]_net ,
		/* r_ddr23phy_reg [1025] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1025]_net ,
		/* r_ddr23phy_reg [1024] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1024]_net ,
		/* r_ddr23phy_reg [1023] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1023]_net ,
		/* r_ddr23phy_reg [1022] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1022]_net ,
		/* r_ddr23phy_reg [1021] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1021]_net ,
		/* r_ddr23phy_reg [1020] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1020]_net ,
		/* r_ddr23phy_reg [1019] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1019]_net ,
		/* r_ddr23phy_reg [1018] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1018]_net ,
		/* r_ddr23phy_reg [1017] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1017]_net ,
		/* r_ddr23phy_reg [1016] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1016]_net ,
		/* r_ddr23phy_reg [1015] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1015]_net ,
		/* r_ddr23phy_reg [1014] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1014]_net ,
		/* r_ddr23phy_reg [1013] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1013]_net ,
		/* r_ddr23phy_reg [1012] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1012]_net ,
		/* r_ddr23phy_reg [1011] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1011]_net ,
		/* r_ddr23phy_reg [1010] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1010]_net ,
		/* r_ddr23phy_reg [1009] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1009]_net ,
		/* r_ddr23phy_reg [1008] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1008]_net ,
		/* r_ddr23phy_reg [1007] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1007]_net ,
		/* r_ddr23phy_reg [1006] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1006]_net ,
		/* r_ddr23phy_reg [1005] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1005]_net ,
		/* r_ddr23phy_reg [1004] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1004]_net ,
		/* r_ddr23phy_reg [1003] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1003]_net ,
		/* r_ddr23phy_reg [1002] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1002]_net ,
		/* r_ddr23phy_reg [1001] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1001]_net ,
		/* r_ddr23phy_reg [1000] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1000]_net ,
		/* r_ddr23phy_reg [999] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[999]_net ,
		/* r_ddr23phy_reg [998] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[998]_net ,
		/* r_ddr23phy_reg [997] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[997]_net ,
		/* r_ddr23phy_reg [996] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[996]_net ,
		/* r_ddr23phy_reg [995] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[995]_net ,
		/* r_ddr23phy_reg [994] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[994]_net ,
		/* r_ddr23phy_reg [993] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[993]_net ,
		/* r_ddr23phy_reg [992] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[992]_net ,
		/* r_ddr23phy_reg [991] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[991]_net ,
		/* r_ddr23phy_reg [990] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[990]_net ,
		/* r_ddr23phy_reg [989] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[989]_net ,
		/* r_ddr23phy_reg [988] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[988]_net ,
		/* r_ddr23phy_reg [987] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[987]_net ,
		/* r_ddr23phy_reg [986] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[986]_net ,
		/* r_ddr23phy_reg [985] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[985]_net ,
		/* r_ddr23phy_reg [984] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[984]_net ,
		/* r_ddr23phy_reg [983] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[983]_net ,
		/* r_ddr23phy_reg [982] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[982]_net ,
		/* r_ddr23phy_reg [981] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[981]_net ,
		/* r_ddr23phy_reg [980] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[980]_net ,
		/* r_ddr23phy_reg [979] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[979]_net ,
		/* r_ddr23phy_reg [978] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[978]_net ,
		/* r_ddr23phy_reg [977] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[977]_net ,
		/* r_ddr23phy_reg [976] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[976]_net ,
		/* r_ddr23phy_reg [975] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[975]_net ,
		/* r_ddr23phy_reg [974] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[974]_net ,
		/* r_ddr23phy_reg [973] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[973]_net ,
		/* r_ddr23phy_reg [972] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[972]_net ,
		/* r_ddr23phy_reg [971] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[971]_net ,
		/* r_ddr23phy_reg [970] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[970]_net ,
		/* r_ddr23phy_reg [969] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[969]_net ,
		/* r_ddr23phy_reg [968] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[968]_net ,
		/* r_ddr23phy_reg [967] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[967]_net ,
		/* r_ddr23phy_reg [966] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[966]_net ,
		/* r_ddr23phy_reg [965] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[965]_net ,
		/* r_ddr23phy_reg [964] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[964]_net ,
		/* r_ddr23phy_reg [963] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[963]_net ,
		/* r_ddr23phy_reg [962] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[962]_net ,
		/* r_ddr23phy_reg [961] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[961]_net ,
		/* r_ddr23phy_reg [960] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[960]_net ,
		/* r_ddr23phy_reg [959] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[959]_net ,
		/* r_ddr23phy_reg [958] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[958]_net ,
		/* r_ddr23phy_reg [957] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[957]_net ,
		/* r_ddr23phy_reg [956] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[956]_net ,
		/* r_ddr23phy_reg [955] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[955]_net ,
		/* r_ddr23phy_reg [954] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[954]_net ,
		/* r_ddr23phy_reg [953] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[953]_net ,
		/* r_ddr23phy_reg [952] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[952]_net ,
		/* r_ddr23phy_reg [951] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[951]_net ,
		/* r_ddr23phy_reg [950] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[950]_net ,
		/* r_ddr23phy_reg [949] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[949]_net ,
		/* r_ddr23phy_reg [948] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[948]_net ,
		/* r_ddr23phy_reg [947] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[947]_net ,
		/* r_ddr23phy_reg [946] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[946]_net ,
		/* r_ddr23phy_reg [945] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[945]_net ,
		/* r_ddr23phy_reg [944] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[944]_net ,
		/* r_ddr23phy_reg [943] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[943]_net ,
		/* r_ddr23phy_reg [942] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[942]_net ,
		/* r_ddr23phy_reg [941] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[941]_net ,
		/* r_ddr23phy_reg [940] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[940]_net ,
		/* r_ddr23phy_reg [939] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[939]_net ,
		/* r_ddr23phy_reg [938] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[938]_net ,
		/* r_ddr23phy_reg [937] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[937]_net ,
		/* r_ddr23phy_reg [936] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[936]_net ,
		/* r_ddr23phy_reg [935] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[935]_net ,
		/* r_ddr23phy_reg [934] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[934]_net ,
		/* r_ddr23phy_reg [933] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[933]_net ,
		/* r_ddr23phy_reg [932] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[932]_net ,
		/* r_ddr23phy_reg [931] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[931]_net ,
		/* r_ddr23phy_reg [930] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[930]_net ,
		/* r_ddr23phy_reg [929] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[929]_net ,
		/* r_ddr23phy_reg [928] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[928]_net ,
		/* r_ddr23phy_reg [927] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[927]_net ,
		/* r_ddr23phy_reg [926] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[926]_net ,
		/* r_ddr23phy_reg [925] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[925]_net ,
		/* r_ddr23phy_reg [924] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[924]_net ,
		/* r_ddr23phy_reg [923] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[923]_net ,
		/* r_ddr23phy_reg [922] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[922]_net ,
		/* r_ddr23phy_reg [921] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[921]_net ,
		/* r_ddr23phy_reg [920] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[920]_net ,
		/* r_ddr23phy_reg [919] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[919]_net ,
		/* r_ddr23phy_reg [918] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[918]_net ,
		/* r_ddr23phy_reg [917] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[917]_net ,
		/* r_ddr23phy_reg [916] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[916]_net ,
		/* r_ddr23phy_reg [915] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[915]_net ,
		/* r_ddr23phy_reg [914] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[914]_net ,
		/* r_ddr23phy_reg [913] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[913]_net ,
		/* r_ddr23phy_reg [912] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[912]_net ,
		/* r_ddr23phy_reg [911] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[911]_net ,
		/* r_ddr23phy_reg [910] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[910]_net ,
		/* r_ddr23phy_reg [909] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[909]_net ,
		/* r_ddr23phy_reg [908] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[908]_net ,
		/* r_ddr23phy_reg [907] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[907]_net ,
		/* r_ddr23phy_reg [906] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[906]_net ,
		/* r_ddr23phy_reg [905] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[905]_net ,
		/* r_ddr23phy_reg [904] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[904]_net ,
		/* r_ddr23phy_reg [903] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[903]_net ,
		/* r_ddr23phy_reg [902] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[902]_net ,
		/* r_ddr23phy_reg [901] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[901]_net ,
		/* r_ddr23phy_reg [900] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[900]_net ,
		/* r_ddr23phy_reg [899] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[899]_net ,
		/* r_ddr23phy_reg [898] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[898]_net ,
		/* r_ddr23phy_reg [897] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[897]_net ,
		/* r_ddr23phy_reg [896] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[896]_net ,
		/* r_ddr23phy_reg [895] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[895]_net ,
		/* r_ddr23phy_reg [894] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[894]_net ,
		/* r_ddr23phy_reg [893] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[893]_net ,
		/* r_ddr23phy_reg [892] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[892]_net ,
		/* r_ddr23phy_reg [891] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[891]_net ,
		/* r_ddr23phy_reg [890] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[890]_net ,
		/* r_ddr23phy_reg [889] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[889]_net ,
		/* r_ddr23phy_reg [888] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[888]_net ,
		/* r_ddr23phy_reg [887] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[887]_net ,
		/* r_ddr23phy_reg [886] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[886]_net ,
		/* r_ddr23phy_reg [885] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[885]_net ,
		/* r_ddr23phy_reg [884] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[884]_net ,
		/* r_ddr23phy_reg [883] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[883]_net ,
		/* r_ddr23phy_reg [882] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[882]_net ,
		/* r_ddr23phy_reg [881] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[881]_net ,
		/* r_ddr23phy_reg [880] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[880]_net ,
		/* r_ddr23phy_reg [879] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[879]_net ,
		/* r_ddr23phy_reg [878] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[878]_net ,
		/* r_ddr23phy_reg [877] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[877]_net ,
		/* r_ddr23phy_reg [876] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[876]_net ,
		/* r_ddr23phy_reg [875] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[875]_net ,
		/* r_ddr23phy_reg [874] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[874]_net ,
		/* r_ddr23phy_reg [873] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[873]_net ,
		/* r_ddr23phy_reg [872] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[872]_net ,
		/* r_ddr23phy_reg [871] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[871]_net ,
		/* r_ddr23phy_reg [870] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[870]_net ,
		/* r_ddr23phy_reg [869] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[869]_net ,
		/* r_ddr23phy_reg [868] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[868]_net ,
		/* r_ddr23phy_reg [867] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[867]_net ,
		/* r_ddr23phy_reg [866] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[866]_net ,
		/* r_ddr23phy_reg [865] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[865]_net ,
		/* r_ddr23phy_reg [864] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[864]_net ,
		/* r_ddr23phy_reg [863] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[863]_net ,
		/* r_ddr23phy_reg [862] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[862]_net ,
		/* r_ddr23phy_reg [861] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[861]_net ,
		/* r_ddr23phy_reg [860] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[860]_net ,
		/* r_ddr23phy_reg [859] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[859]_net ,
		/* r_ddr23phy_reg [858] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[858]_net ,
		/* r_ddr23phy_reg [857] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[857]_net ,
		/* r_ddr23phy_reg [856] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[856]_net ,
		/* r_ddr23phy_reg [855] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[855]_net ,
		/* r_ddr23phy_reg [854] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[854]_net ,
		/* r_ddr23phy_reg [853] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[853]_net ,
		/* r_ddr23phy_reg [852] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[852]_net ,
		/* r_ddr23phy_reg [851] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[851]_net ,
		/* r_ddr23phy_reg [850] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[850]_net ,
		/* r_ddr23phy_reg [849] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[849]_net ,
		/* r_ddr23phy_reg [848] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[848]_net ,
		/* r_ddr23phy_reg [847] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[847]_net ,
		/* r_ddr23phy_reg [846] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[846]_net ,
		/* r_ddr23phy_reg [845] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[845]_net ,
		/* r_ddr23phy_reg [844] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[844]_net ,
		/* r_ddr23phy_reg [843] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[843]_net ,
		/* r_ddr23phy_reg [842] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[842]_net ,
		/* r_ddr23phy_reg [841] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[841]_net ,
		/* r_ddr23phy_reg [840] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[840]_net ,
		/* r_ddr23phy_reg [839] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[839]_net ,
		/* r_ddr23phy_reg [838] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[838]_net ,
		/* r_ddr23phy_reg [837] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[837]_net ,
		/* r_ddr23phy_reg [836] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[836]_net ,
		/* r_ddr23phy_reg [835] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[835]_net ,
		/* r_ddr23phy_reg [834] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[834]_net ,
		/* r_ddr23phy_reg [833] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[833]_net ,
		/* r_ddr23phy_reg [832] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[832]_net ,
		/* r_ddr23phy_reg [831] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[831]_net ,
		/* r_ddr23phy_reg [830] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[830]_net ,
		/* r_ddr23phy_reg [829] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[829]_net ,
		/* r_ddr23phy_reg [828] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[828]_net ,
		/* r_ddr23phy_reg [827] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[827]_net ,
		/* r_ddr23phy_reg [826] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[826]_net ,
		/* r_ddr23phy_reg [825] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[825]_net ,
		/* r_ddr23phy_reg [824] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[824]_net ,
		/* r_ddr23phy_reg [823] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[823]_net ,
		/* r_ddr23phy_reg [822] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[822]_net ,
		/* r_ddr23phy_reg [821] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[821]_net ,
		/* r_ddr23phy_reg [820] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[820]_net ,
		/* r_ddr23phy_reg [819] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[819]_net ,
		/* r_ddr23phy_reg [818] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[818]_net ,
		/* r_ddr23phy_reg [817] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[817]_net ,
		/* r_ddr23phy_reg [816] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[816]_net ,
		/* r_ddr23phy_reg [815] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[815]_net ,
		/* r_ddr23phy_reg [814] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[814]_net ,
		/* r_ddr23phy_reg [813] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[813]_net ,
		/* r_ddr23phy_reg [812] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[812]_net ,
		/* r_ddr23phy_reg [811] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[811]_net ,
		/* r_ddr23phy_reg [810] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[810]_net ,
		/* r_ddr23phy_reg [809] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[809]_net ,
		/* r_ddr23phy_reg [808] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[808]_net ,
		/* r_ddr23phy_reg [807] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[807]_net ,
		/* r_ddr23phy_reg [806] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[806]_net ,
		/* r_ddr23phy_reg [805] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[805]_net ,
		/* r_ddr23phy_reg [804] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[804]_net ,
		/* r_ddr23phy_reg [803] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[803]_net ,
		/* r_ddr23phy_reg [802] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[802]_net ,
		/* r_ddr23phy_reg [801] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[801]_net ,
		/* r_ddr23phy_reg [800] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[800]_net ,
		/* r_ddr23phy_reg [799] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[799]_net ,
		/* r_ddr23phy_reg [798] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[798]_net ,
		/* r_ddr23phy_reg [797] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[797]_net ,
		/* r_ddr23phy_reg [796] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[796]_net ,
		/* r_ddr23phy_reg [795] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[795]_net ,
		/* r_ddr23phy_reg [794] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[794]_net ,
		/* r_ddr23phy_reg [793] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[793]_net ,
		/* r_ddr23phy_reg [792] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[792]_net ,
		/* r_ddr23phy_reg [791] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[791]_net ,
		/* r_ddr23phy_reg [790] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[790]_net ,
		/* r_ddr23phy_reg [789] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[789]_net ,
		/* r_ddr23phy_reg [788] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[788]_net ,
		/* r_ddr23phy_reg [787] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[787]_net ,
		/* r_ddr23phy_reg [786] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[786]_net ,
		/* r_ddr23phy_reg [785] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[785]_net ,
		/* r_ddr23phy_reg [784] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[784]_net ,
		/* r_ddr23phy_reg [783] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[783]_net ,
		/* r_ddr23phy_reg [782] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[782]_net ,
		/* r_ddr23phy_reg [781] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[781]_net ,
		/* r_ddr23phy_reg [780] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[780]_net ,
		/* r_ddr23phy_reg [779] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[779]_net ,
		/* r_ddr23phy_reg [778] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[778]_net ,
		/* r_ddr23phy_reg [777] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[777]_net ,
		/* r_ddr23phy_reg [776] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[776]_net ,
		/* r_ddr23phy_reg [775] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[775]_net ,
		/* r_ddr23phy_reg [774] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[774]_net ,
		/* r_ddr23phy_reg [773] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[773]_net ,
		/* r_ddr23phy_reg [772] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[772]_net ,
		/* r_ddr23phy_reg [771] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[771]_net ,
		/* r_ddr23phy_reg [770] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[770]_net ,
		/* r_ddr23phy_reg [769] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[769]_net ,
		/* r_ddr23phy_reg [768] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[768]_net ,
		/* r_ddr23phy_reg [767] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[767]_net ,
		/* r_ddr23phy_reg [766] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[766]_net ,
		/* r_ddr23phy_reg [765] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[765]_net ,
		/* r_ddr23phy_reg [764] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[764]_net ,
		/* r_ddr23phy_reg [763] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[763]_net ,
		/* r_ddr23phy_reg [762] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[762]_net ,
		/* r_ddr23phy_reg [761] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[761]_net ,
		/* r_ddr23phy_reg [760] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[760]_net ,
		/* r_ddr23phy_reg [759] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[759]_net ,
		/* r_ddr23phy_reg [758] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[758]_net ,
		/* r_ddr23phy_reg [757] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[757]_net ,
		/* r_ddr23phy_reg [756] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[756]_net ,
		/* r_ddr23phy_reg [755] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[755]_net ,
		/* r_ddr23phy_reg [754] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[754]_net ,
		/* r_ddr23phy_reg [753] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[753]_net ,
		/* r_ddr23phy_reg [752] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[752]_net ,
		/* r_ddr23phy_reg [751] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[751]_net ,
		/* r_ddr23phy_reg [750] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[750]_net ,
		/* r_ddr23phy_reg [749] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[749]_net ,
		/* r_ddr23phy_reg [748] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[748]_net ,
		/* r_ddr23phy_reg [747] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[747]_net ,
		/* r_ddr23phy_reg [746] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[746]_net ,
		/* r_ddr23phy_reg [745] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[745]_net ,
		/* r_ddr23phy_reg [744] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[744]_net ,
		/* r_ddr23phy_reg [743] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[743]_net ,
		/* r_ddr23phy_reg [742] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[742]_net ,
		/* r_ddr23phy_reg [741] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[741]_net ,
		/* r_ddr23phy_reg [740] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[740]_net ,
		/* r_ddr23phy_reg [739] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[739]_net ,
		/* r_ddr23phy_reg [738] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[738]_net ,
		/* r_ddr23phy_reg [737] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[737]_net ,
		/* r_ddr23phy_reg [736] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[736]_net ,
		/* r_ddr23phy_reg [735] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[735]_net ,
		/* r_ddr23phy_reg [734] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[734]_net ,
		/* r_ddr23phy_reg [733] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[733]_net ,
		/* r_ddr23phy_reg [732] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[732]_net ,
		/* r_ddr23phy_reg [731] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[731]_net ,
		/* r_ddr23phy_reg [730] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[730]_net ,
		/* r_ddr23phy_reg [729] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[729]_net ,
		/* r_ddr23phy_reg [728] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[728]_net ,
		/* r_ddr23phy_reg [727] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[727]_net ,
		/* r_ddr23phy_reg [726] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[726]_net ,
		/* r_ddr23phy_reg [725] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[725]_net ,
		/* r_ddr23phy_reg [724] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[724]_net ,
		/* r_ddr23phy_reg [723] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[723]_net ,
		/* r_ddr23phy_reg [722] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[722]_net ,
		/* r_ddr23phy_reg [721] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[721]_net ,
		/* r_ddr23phy_reg [720] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[720]_net ,
		/* r_ddr23phy_reg [719] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[719]_net ,
		/* r_ddr23phy_reg [718] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[718]_net ,
		/* r_ddr23phy_reg [717] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[717]_net ,
		/* r_ddr23phy_reg [716] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[716]_net ,
		/* r_ddr23phy_reg [715] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[715]_net ,
		/* r_ddr23phy_reg [714] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[714]_net ,
		/* r_ddr23phy_reg [713] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[713]_net ,
		/* r_ddr23phy_reg [712] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[712]_net ,
		/* r_ddr23phy_reg [711] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[711]_net ,
		/* r_ddr23phy_reg [710] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[710]_net ,
		/* r_ddr23phy_reg [709] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[709]_net ,
		/* r_ddr23phy_reg [708] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[708]_net ,
		/* r_ddr23phy_reg [707] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[707]_net ,
		/* r_ddr23phy_reg [706] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[706]_net ,
		/* r_ddr23phy_reg [705] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[705]_net ,
		/* r_ddr23phy_reg [704] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[704]_net ,
		/* r_ddr23phy_reg [703] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[703]_net ,
		/* r_ddr23phy_reg [702] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[702]_net ,
		/* r_ddr23phy_reg [701] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[701]_net ,
		/* r_ddr23phy_reg [700] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[700]_net ,
		/* r_ddr23phy_reg [699] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[699]_net ,
		/* r_ddr23phy_reg [698] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[698]_net ,
		/* r_ddr23phy_reg [697] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[697]_net ,
		/* r_ddr23phy_reg [696] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[696]_net ,
		/* r_ddr23phy_reg [695] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[695]_net ,
		/* r_ddr23phy_reg [694] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[694]_net ,
		/* r_ddr23phy_reg [693] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[693]_net ,
		/* r_ddr23phy_reg [692] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[692]_net ,
		/* r_ddr23phy_reg [691] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[691]_net ,
		/* r_ddr23phy_reg [690] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[690]_net ,
		/* r_ddr23phy_reg [689] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[689]_net ,
		/* r_ddr23phy_reg [688] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[688]_net ,
		/* r_ddr23phy_reg [687] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[687]_net ,
		/* r_ddr23phy_reg [686] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[686]_net ,
		/* r_ddr23phy_reg [685] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[685]_net ,
		/* r_ddr23phy_reg [684] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[684]_net ,
		/* r_ddr23phy_reg [683] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[683]_net ,
		/* r_ddr23phy_reg [682] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[682]_net ,
		/* r_ddr23phy_reg [681] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[681]_net ,
		/* r_ddr23phy_reg [680] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[680]_net ,
		/* r_ddr23phy_reg [679] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[679]_net ,
		/* r_ddr23phy_reg [678] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[678]_net ,
		/* r_ddr23phy_reg [677] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[677]_net ,
		/* r_ddr23phy_reg [676] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[676]_net ,
		/* r_ddr23phy_reg [675] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[675]_net ,
		/* r_ddr23phy_reg [674] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[674]_net ,
		/* r_ddr23phy_reg [673] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[673]_net ,
		/* r_ddr23phy_reg [672] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[672]_net ,
		/* r_ddr23phy_reg [671] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[671]_net ,
		/* r_ddr23phy_reg [670] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[670]_net ,
		/* r_ddr23phy_reg [669] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[669]_net ,
		/* r_ddr23phy_reg [668] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[668]_net ,
		/* r_ddr23phy_reg [667] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[667]_net ,
		/* r_ddr23phy_reg [666] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[666]_net ,
		/* r_ddr23phy_reg [665] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[665]_net ,
		/* r_ddr23phy_reg [664] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[664]_net ,
		/* r_ddr23phy_reg [663] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[663]_net ,
		/* r_ddr23phy_reg [662] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[662]_net ,
		/* r_ddr23phy_reg [661] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[661]_net ,
		/* r_ddr23phy_reg [660] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[660]_net ,
		/* r_ddr23phy_reg [659] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[659]_net ,
		/* r_ddr23phy_reg [658] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[658]_net ,
		/* r_ddr23phy_reg [657] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[657]_net ,
		/* r_ddr23phy_reg [656] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[656]_net ,
		/* r_ddr23phy_reg [655] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[655]_net ,
		/* r_ddr23phy_reg [654] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[654]_net ,
		/* r_ddr23phy_reg [653] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[653]_net ,
		/* r_ddr23phy_reg [652] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[652]_net ,
		/* r_ddr23phy_reg [651] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[651]_net ,
		/* r_ddr23phy_reg [650] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[650]_net ,
		/* r_ddr23phy_reg [649] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[649]_net ,
		/* r_ddr23phy_reg [648] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[648]_net ,
		/* r_ddr23phy_reg [647] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[647]_net ,
		/* r_ddr23phy_reg [646] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[646]_net ,
		/* r_ddr23phy_reg [645] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[645]_net ,
		/* r_ddr23phy_reg [644] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[644]_net ,
		/* r_ddr23phy_reg [643] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[643]_net ,
		/* r_ddr23phy_reg [642] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[642]_net ,
		/* r_ddr23phy_reg [641] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[641]_net ,
		/* r_ddr23phy_reg [640] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[640]_net ,
		/* r_ddr23phy_reg [639] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[639]_net ,
		/* r_ddr23phy_reg [638] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[638]_net ,
		/* r_ddr23phy_reg [637] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[637]_net ,
		/* r_ddr23phy_reg [636] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[636]_net ,
		/* r_ddr23phy_reg [635] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[635]_net ,
		/* r_ddr23phy_reg [634] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[634]_net ,
		/* r_ddr23phy_reg [633] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[633]_net ,
		/* r_ddr23phy_reg [632] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[632]_net ,
		/* r_ddr23phy_reg [631] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[631]_net ,
		/* r_ddr23phy_reg [630] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[630]_net ,
		/* r_ddr23phy_reg [629] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[629]_net ,
		/* r_ddr23phy_reg [628] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[628]_net ,
		/* r_ddr23phy_reg [627] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[627]_net ,
		/* r_ddr23phy_reg [626] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[626]_net ,
		/* r_ddr23phy_reg [625] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[625]_net ,
		/* r_ddr23phy_reg [624] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[624]_net ,
		/* r_ddr23phy_reg [623] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[623]_net ,
		/* r_ddr23phy_reg [622] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[622]_net ,
		/* r_ddr23phy_reg [621] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[621]_net ,
		/* r_ddr23phy_reg [620] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[620]_net ,
		/* r_ddr23phy_reg [619] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[619]_net ,
		/* r_ddr23phy_reg [618] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[618]_net ,
		/* r_ddr23phy_reg [617] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[617]_net ,
		/* r_ddr23phy_reg [616] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[616]_net ,
		/* r_ddr23phy_reg [615] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[615]_net ,
		/* r_ddr23phy_reg [614] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[614]_net ,
		/* r_ddr23phy_reg [613] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[613]_net ,
		/* r_ddr23phy_reg [612] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[612]_net ,
		/* r_ddr23phy_reg [611] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[611]_net ,
		/* r_ddr23phy_reg [610] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[610]_net ,
		/* r_ddr23phy_reg [609] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[609]_net ,
		/* r_ddr23phy_reg [608] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[608]_net ,
		/* r_ddr23phy_reg [607] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[607]_net ,
		/* r_ddr23phy_reg [606] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[606]_net ,
		/* r_ddr23phy_reg [605] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[605]_net ,
		/* r_ddr23phy_reg [604] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[604]_net ,
		/* r_ddr23phy_reg [603] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[603]_net ,
		/* r_ddr23phy_reg [602] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[602]_net ,
		/* r_ddr23phy_reg [601] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[601]_net ,
		/* r_ddr23phy_reg [600] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[600]_net ,
		/* r_ddr23phy_reg [599] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[599]_net ,
		/* r_ddr23phy_reg [598] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[598]_net ,
		/* r_ddr23phy_reg [597] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[597]_net ,
		/* r_ddr23phy_reg [596] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[596]_net ,
		/* r_ddr23phy_reg [595] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[595]_net ,
		/* r_ddr23phy_reg [594] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[594]_net ,
		/* r_ddr23phy_reg [593] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[593]_net ,
		/* r_ddr23phy_reg [592] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[592]_net ,
		/* r_ddr23phy_reg [591] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[591]_net ,
		/* r_ddr23phy_reg [590] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[590]_net ,
		/* r_ddr23phy_reg [589] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[589]_net ,
		/* r_ddr23phy_reg [588] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[588]_net ,
		/* r_ddr23phy_reg [587] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[587]_net ,
		/* r_ddr23phy_reg [586] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[586]_net ,
		/* r_ddr23phy_reg [585] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[585]_net ,
		/* r_ddr23phy_reg [584] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[584]_net ,
		/* r_ddr23phy_reg [583] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[583]_net ,
		/* r_ddr23phy_reg [582] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[582]_net ,
		/* r_ddr23phy_reg [581] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[581]_net ,
		/* r_ddr23phy_reg [580] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[580]_net ,
		/* r_ddr23phy_reg [579] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[579]_net ,
		/* r_ddr23phy_reg [578] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[578]_net ,
		/* r_ddr23phy_reg [577] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[577]_net ,
		/* r_ddr23phy_reg [576] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[576]_net ,
		/* r_ddr23phy_reg [575] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[575]_net ,
		/* r_ddr23phy_reg [574] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[574]_net ,
		/* r_ddr23phy_reg [573] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[573]_net ,
		/* r_ddr23phy_reg [572] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[572]_net ,
		/* r_ddr23phy_reg [571] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[571]_net ,
		/* r_ddr23phy_reg [570] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[570]_net ,
		/* r_ddr23phy_reg [569] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[569]_net ,
		/* r_ddr23phy_reg [568] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[568]_net ,
		/* r_ddr23phy_reg [567] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[567]_net ,
		/* r_ddr23phy_reg [566] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[566]_net ,
		/* r_ddr23phy_reg [565] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[565]_net ,
		/* r_ddr23phy_reg [564] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[564]_net ,
		/* r_ddr23phy_reg [563] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[563]_net ,
		/* r_ddr23phy_reg [562] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[562]_net ,
		/* r_ddr23phy_reg [561] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[561]_net ,
		/* r_ddr23phy_reg [560] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[560]_net ,
		/* r_ddr23phy_reg [559] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[559]_net ,
		/* r_ddr23phy_reg [558] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[558]_net ,
		/* r_ddr23phy_reg [557] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[557]_net ,
		/* r_ddr23phy_reg [556] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[556]_net ,
		/* r_ddr23phy_reg [555] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[555]_net ,
		/* r_ddr23phy_reg [554] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[554]_net ,
		/* r_ddr23phy_reg [553] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[553]_net ,
		/* r_ddr23phy_reg [552] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[552]_net ,
		/* r_ddr23phy_reg [551] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[551]_net ,
		/* r_ddr23phy_reg [550] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[550]_net ,
		/* r_ddr23phy_reg [549] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[549]_net ,
		/* r_ddr23phy_reg [548] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[548]_net ,
		/* r_ddr23phy_reg [547] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[547]_net ,
		/* r_ddr23phy_reg [546] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[546]_net ,
		/* r_ddr23phy_reg [545] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[545]_net ,
		/* r_ddr23phy_reg [544] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[544]_net ,
		/* r_ddr23phy_reg [543] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[543]_net ,
		/* r_ddr23phy_reg [542] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[542]_net ,
		/* r_ddr23phy_reg [541] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[541]_net ,
		/* r_ddr23phy_reg [540] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[540]_net ,
		/* r_ddr23phy_reg [539] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[539]_net ,
		/* r_ddr23phy_reg [538] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[538]_net ,
		/* r_ddr23phy_reg [537] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[537]_net ,
		/* r_ddr23phy_reg [536] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[536]_net ,
		/* r_ddr23phy_reg [535] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[535]_net ,
		/* r_ddr23phy_reg [534] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[534]_net ,
		/* r_ddr23phy_reg [533] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[533]_net ,
		/* r_ddr23phy_reg [532] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[532]_net ,
		/* r_ddr23phy_reg [531] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[531]_net ,
		/* r_ddr23phy_reg [530] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[530]_net ,
		/* r_ddr23phy_reg [529] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[529]_net ,
		/* r_ddr23phy_reg [528] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[528]_net ,
		/* r_ddr23phy_reg [527] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[527]_net ,
		/* r_ddr23phy_reg [526] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[526]_net ,
		/* r_ddr23phy_reg [525] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[525]_net ,
		/* r_ddr23phy_reg [524] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[524]_net ,
		/* r_ddr23phy_reg [523] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[523]_net ,
		/* r_ddr23phy_reg [522] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[522]_net ,
		/* r_ddr23phy_reg [521] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[521]_net ,
		/* r_ddr23phy_reg [520] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[520]_net ,
		/* r_ddr23phy_reg [519] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[519]_net ,
		/* r_ddr23phy_reg [518] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[518]_net ,
		/* r_ddr23phy_reg [517] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[517]_net ,
		/* r_ddr23phy_reg [516] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[516]_net ,
		/* r_ddr23phy_reg [515] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[515]_net ,
		/* r_ddr23phy_reg [514] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[514]_net ,
		/* r_ddr23phy_reg [513] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[513]_net ,
		/* r_ddr23phy_reg [512] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[512]_net ,
		/* r_ddr23phy_reg [511] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[511]_net ,
		/* r_ddr23phy_reg [510] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[510]_net ,
		/* r_ddr23phy_reg [509] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[509]_net ,
		/* r_ddr23phy_reg [508] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[508]_net ,
		/* r_ddr23phy_reg [507] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[507]_net ,
		/* r_ddr23phy_reg [506] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[506]_net ,
		/* r_ddr23phy_reg [505] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[505]_net ,
		/* r_ddr23phy_reg [504] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[504]_net ,
		/* r_ddr23phy_reg [503] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[503]_net ,
		/* r_ddr23phy_reg [502] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[502]_net ,
		/* r_ddr23phy_reg [501] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[501]_net ,
		/* r_ddr23phy_reg [500] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[500]_net ,
		/* r_ddr23phy_reg [499] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[499]_net ,
		/* r_ddr23phy_reg [498] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[498]_net ,
		/* r_ddr23phy_reg [497] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[497]_net ,
		/* r_ddr23phy_reg [496] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[496]_net ,
		/* r_ddr23phy_reg [495] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[495]_net ,
		/* r_ddr23phy_reg [494] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[494]_net ,
		/* r_ddr23phy_reg [493] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[493]_net ,
		/* r_ddr23phy_reg [492] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[492]_net ,
		/* r_ddr23phy_reg [491] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[491]_net ,
		/* r_ddr23phy_reg [490] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[490]_net ,
		/* r_ddr23phy_reg [489] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[489]_net ,
		/* r_ddr23phy_reg [488] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[488]_net ,
		/* r_ddr23phy_reg [487] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[487]_net ,
		/* r_ddr23phy_reg [486] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[486]_net ,
		/* r_ddr23phy_reg [485] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[485]_net ,
		/* r_ddr23phy_reg [484] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[484]_net ,
		/* r_ddr23phy_reg [483] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[483]_net ,
		/* r_ddr23phy_reg [482] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[482]_net ,
		/* r_ddr23phy_reg [481] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[481]_net ,
		/* r_ddr23phy_reg [480] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[480]_net ,
		/* r_ddr23phy_reg [479] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[479]_net ,
		/* r_ddr23phy_reg [478] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[478]_net ,
		/* r_ddr23phy_reg [477] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[477]_net ,
		/* r_ddr23phy_reg [476] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[476]_net ,
		/* r_ddr23phy_reg [475] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[475]_net ,
		/* r_ddr23phy_reg [474] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[474]_net ,
		/* r_ddr23phy_reg [473] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[473]_net ,
		/* r_ddr23phy_reg [472] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[472]_net ,
		/* r_ddr23phy_reg [471] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[471]_net ,
		/* r_ddr23phy_reg [470] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[470]_net ,
		/* r_ddr23phy_reg [469] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[469]_net ,
		/* r_ddr23phy_reg [468] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[468]_net ,
		/* r_ddr23phy_reg [467] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[467]_net ,
		/* r_ddr23phy_reg [466] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[466]_net ,
		/* r_ddr23phy_reg [465] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[465]_net ,
		/* r_ddr23phy_reg [464] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[464]_net ,
		/* r_ddr23phy_reg [463] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[463]_net ,
		/* r_ddr23phy_reg [462] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[462]_net ,
		/* r_ddr23phy_reg [461] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[461]_net ,
		/* r_ddr23phy_reg [460] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[460]_net ,
		/* r_ddr23phy_reg [459] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[459]_net ,
		/* r_ddr23phy_reg [458] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[458]_net ,
		/* r_ddr23phy_reg [457] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[457]_net ,
		/* r_ddr23phy_reg [456] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[456]_net ,
		/* r_ddr23phy_reg [455] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[455]_net ,
		/* r_ddr23phy_reg [454] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[454]_net ,
		/* r_ddr23phy_reg [453] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[453]_net ,
		/* r_ddr23phy_reg [452] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[452]_net ,
		/* r_ddr23phy_reg [451] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[451]_net ,
		/* r_ddr23phy_reg [450] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[450]_net ,
		/* r_ddr23phy_reg [449] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[449]_net ,
		/* r_ddr23phy_reg [448] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[448]_net ,
		/* r_ddr23phy_reg [447] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[447]_net ,
		/* r_ddr23phy_reg [446] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[446]_net ,
		/* r_ddr23phy_reg [445] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[445]_net ,
		/* r_ddr23phy_reg [444] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[444]_net ,
		/* r_ddr23phy_reg [443] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[443]_net ,
		/* r_ddr23phy_reg [442] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[442]_net ,
		/* r_ddr23phy_reg [441] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[441]_net ,
		/* r_ddr23phy_reg [440] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[440]_net ,
		/* r_ddr23phy_reg [439] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[439]_net ,
		/* r_ddr23phy_reg [438] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[438]_net ,
		/* r_ddr23phy_reg [437] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[437]_net ,
		/* r_ddr23phy_reg [436] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[436]_net ,
		/* r_ddr23phy_reg [435] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[435]_net ,
		/* r_ddr23phy_reg [434] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[434]_net ,
		/* r_ddr23phy_reg [433] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[433]_net ,
		/* r_ddr23phy_reg [432] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[432]_net ,
		/* r_ddr23phy_reg [431] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[431]_net ,
		/* r_ddr23phy_reg [430] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[430]_net ,
		/* r_ddr23phy_reg [429] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[429]_net ,
		/* r_ddr23phy_reg [428] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[428]_net ,
		/* r_ddr23phy_reg [427] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[427]_net ,
		/* r_ddr23phy_reg [426] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[426]_net ,
		/* r_ddr23phy_reg [425] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[425]_net ,
		/* r_ddr23phy_reg [424] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[424]_net ,
		/* r_ddr23phy_reg [423] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[423]_net ,
		/* r_ddr23phy_reg [422] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[422]_net ,
		/* r_ddr23phy_reg [421] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[421]_net ,
		/* r_ddr23phy_reg [420] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[420]_net ,
		/* r_ddr23phy_reg [419] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[419]_net ,
		/* r_ddr23phy_reg [418] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[418]_net ,
		/* r_ddr23phy_reg [417] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[417]_net ,
		/* r_ddr23phy_reg [416] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[416]_net ,
		/* r_ddr23phy_reg [415] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[415]_net ,
		/* r_ddr23phy_reg [414] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[414]_net ,
		/* r_ddr23phy_reg [413] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[413]_net ,
		/* r_ddr23phy_reg [412] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[412]_net ,
		/* r_ddr23phy_reg [411] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[411]_net ,
		/* r_ddr23phy_reg [410] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[410]_net ,
		/* r_ddr23phy_reg [409] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[409]_net ,
		/* r_ddr23phy_reg [408] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[408]_net ,
		/* r_ddr23phy_reg [407] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[407]_net ,
		/* r_ddr23phy_reg [406] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[406]_net ,
		/* r_ddr23phy_reg [405] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[405]_net ,
		/* r_ddr23phy_reg [404] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[404]_net ,
		/* r_ddr23phy_reg [403] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[403]_net ,
		/* r_ddr23phy_reg [402] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[402]_net ,
		/* r_ddr23phy_reg [401] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[401]_net ,
		/* r_ddr23phy_reg [400] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[400]_net ,
		/* r_ddr23phy_reg [399] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[399]_net ,
		/* r_ddr23phy_reg [398] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[398]_net ,
		/* r_ddr23phy_reg [397] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[397]_net ,
		/* r_ddr23phy_reg [396] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[396]_net ,
		/* r_ddr23phy_reg [395] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[395]_net ,
		/* r_ddr23phy_reg [394] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[394]_net ,
		/* r_ddr23phy_reg [393] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[393]_net ,
		/* r_ddr23phy_reg [392] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[392]_net ,
		/* r_ddr23phy_reg [391] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[391]_net ,
		/* r_ddr23phy_reg [390] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[390]_net ,
		/* r_ddr23phy_reg [389] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[389]_net ,
		/* r_ddr23phy_reg [388] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[388]_net ,
		/* r_ddr23phy_reg [387] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[387]_net ,
		/* r_ddr23phy_reg [386] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[386]_net ,
		/* r_ddr23phy_reg [385] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[385]_net ,
		/* r_ddr23phy_reg [384] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[384]_net ,
		/* r_ddr23phy_reg [383] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[383]_net ,
		/* r_ddr23phy_reg [382] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[382]_net ,
		/* r_ddr23phy_reg [381] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[381]_net ,
		/* r_ddr23phy_reg [380] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[380]_net ,
		/* r_ddr23phy_reg [379] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[379]_net ,
		/* r_ddr23phy_reg [378] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[378]_net ,
		/* r_ddr23phy_reg [377] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[377]_net ,
		/* r_ddr23phy_reg [376] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[376]_net ,
		/* r_ddr23phy_reg [375] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[375]_net ,
		/* r_ddr23phy_reg [374] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[374]_net ,
		/* r_ddr23phy_reg [373] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[373]_net ,
		/* r_ddr23phy_reg [372] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[372]_net ,
		/* r_ddr23phy_reg [371] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[371]_net ,
		/* r_ddr23phy_reg [370] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[370]_net ,
		/* r_ddr23phy_reg [369] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[369]_net ,
		/* r_ddr23phy_reg [368] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[368]_net ,
		/* r_ddr23phy_reg [367] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[367]_net ,
		/* r_ddr23phy_reg [366] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[366]_net ,
		/* r_ddr23phy_reg [365] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[365]_net ,
		/* r_ddr23phy_reg [364] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[364]_net ,
		/* r_ddr23phy_reg [363] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[363]_net ,
		/* r_ddr23phy_reg [362] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[362]_net ,
		/* r_ddr23phy_reg [361] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[361]_net ,
		/* r_ddr23phy_reg [360] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[360]_net ,
		/* r_ddr23phy_reg [359] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[359]_net ,
		/* r_ddr23phy_reg [358] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[358]_net ,
		/* r_ddr23phy_reg [357] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[357]_net ,
		/* r_ddr23phy_reg [356] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[356]_net ,
		/* r_ddr23phy_reg [355] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[355]_net ,
		/* r_ddr23phy_reg [354] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[354]_net ,
		/* r_ddr23phy_reg [353] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[353]_net ,
		/* r_ddr23phy_reg [352] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[352]_net ,
		/* r_ddr23phy_reg [351] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[351]_net ,
		/* r_ddr23phy_reg [350] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[350]_net ,
		/* r_ddr23phy_reg [349] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[349]_net ,
		/* r_ddr23phy_reg [348] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[348]_net ,
		/* r_ddr23phy_reg [347] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[347]_net ,
		/* r_ddr23phy_reg [346] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[346]_net ,
		/* r_ddr23phy_reg [345] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[345]_net ,
		/* r_ddr23phy_reg [344] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[344]_net ,
		/* r_ddr23phy_reg [343] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[343]_net ,
		/* r_ddr23phy_reg [342] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[342]_net ,
		/* r_ddr23phy_reg [341] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[341]_net ,
		/* r_ddr23phy_reg [340] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[340]_net ,
		/* r_ddr23phy_reg [339] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[339]_net ,
		/* r_ddr23phy_reg [338] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[338]_net ,
		/* r_ddr23phy_reg [337] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[337]_net ,
		/* r_ddr23phy_reg [336] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[336]_net ,
		/* r_ddr23phy_reg [335] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[335]_net ,
		/* r_ddr23phy_reg [334] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[334]_net ,
		/* r_ddr23phy_reg [333] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[333]_net ,
		/* r_ddr23phy_reg [332] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[332]_net ,
		/* r_ddr23phy_reg [331] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[331]_net ,
		/* r_ddr23phy_reg [330] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[330]_net ,
		/* r_ddr23phy_reg [329] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[329]_net ,
		/* r_ddr23phy_reg [328] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[328]_net ,
		/* r_ddr23phy_reg [327] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[327]_net ,
		/* r_ddr23phy_reg [326] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[326]_net ,
		/* r_ddr23phy_reg [325] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[325]_net ,
		/* r_ddr23phy_reg [324] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[324]_net ,
		/* r_ddr23phy_reg [323] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[323]_net ,
		/* r_ddr23phy_reg [322] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[322]_net ,
		/* r_ddr23phy_reg [321] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[321]_net ,
		/* r_ddr23phy_reg [320] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[320]_net ,
		/* r_ddr23phy_reg [319] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[319]_net ,
		/* r_ddr23phy_reg [318] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[318]_net ,
		/* r_ddr23phy_reg [317] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[317]_net ,
		/* r_ddr23phy_reg [316] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[316]_net ,
		/* r_ddr23phy_reg [315] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[315]_net ,
		/* r_ddr23phy_reg [314] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[314]_net ,
		/* r_ddr23phy_reg [313] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[313]_net ,
		/* r_ddr23phy_reg [312] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[312]_net ,
		/* r_ddr23phy_reg [311] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[311]_net ,
		/* r_ddr23phy_reg [310] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[310]_net ,
		/* r_ddr23phy_reg [309] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[309]_net ,
		/* r_ddr23phy_reg [308] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[308]_net ,
		/* r_ddr23phy_reg [307] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[307]_net ,
		/* r_ddr23phy_reg [306] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[306]_net ,
		/* r_ddr23phy_reg [305] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[305]_net ,
		/* r_ddr23phy_reg [304] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[304]_net ,
		/* r_ddr23phy_reg [303] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[303]_net ,
		/* r_ddr23phy_reg [302] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[302]_net ,
		/* r_ddr23phy_reg [301] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[301]_net ,
		/* r_ddr23phy_reg [300] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[300]_net ,
		/* r_ddr23phy_reg [299] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[299]_net ,
		/* r_ddr23phy_reg [298] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[298]_net ,
		/* r_ddr23phy_reg [297] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[297]_net ,
		/* r_ddr23phy_reg [296] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[296]_net ,
		/* r_ddr23phy_reg [295] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[295]_net ,
		/* r_ddr23phy_reg [294] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[294]_net ,
		/* r_ddr23phy_reg [293] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[293]_net ,
		/* r_ddr23phy_reg [292] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[292]_net ,
		/* r_ddr23phy_reg [291] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[291]_net ,
		/* r_ddr23phy_reg [290] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[290]_net ,
		/* r_ddr23phy_reg [289] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[289]_net ,
		/* r_ddr23phy_reg [288] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[288]_net ,
		/* r_ddr23phy_reg [287] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[287]_net ,
		/* r_ddr23phy_reg [286] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[286]_net ,
		/* r_ddr23phy_reg [285] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[285]_net ,
		/* r_ddr23phy_reg [284] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[284]_net ,
		/* r_ddr23phy_reg [283] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[283]_net ,
		/* r_ddr23phy_reg [282] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[282]_net ,
		/* r_ddr23phy_reg [281] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[281]_net ,
		/* r_ddr23phy_reg [280] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[280]_net ,
		/* r_ddr23phy_reg [279] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[279]_net ,
		/* r_ddr23phy_reg [278] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[278]_net ,
		/* r_ddr23phy_reg [277] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[277]_net ,
		/* r_ddr23phy_reg [276] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[276]_net ,
		/* r_ddr23phy_reg [275] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[275]_net ,
		/* r_ddr23phy_reg [274] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[274]_net ,
		/* r_ddr23phy_reg [273] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[273]_net ,
		/* r_ddr23phy_reg [272] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[272]_net ,
		/* r_ddr23phy_reg [271] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[271]_net ,
		/* r_ddr23phy_reg [270] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[270]_net ,
		/* r_ddr23phy_reg [269] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[269]_net ,
		/* r_ddr23phy_reg [268] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[268]_net ,
		/* r_ddr23phy_reg [267] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[267]_net ,
		/* r_ddr23phy_reg [266] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[266]_net ,
		/* r_ddr23phy_reg [265] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[265]_net ,
		/* r_ddr23phy_reg [264] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[264]_net ,
		/* r_ddr23phy_reg [263] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[263]_net ,
		/* r_ddr23phy_reg [262] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[262]_net ,
		/* r_ddr23phy_reg [261] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[261]_net ,
		/* r_ddr23phy_reg [260] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[260]_net ,
		/* r_ddr23phy_reg [259] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[259]_net ,
		/* r_ddr23phy_reg [258] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[258]_net ,
		/* r_ddr23phy_reg [257] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[257]_net ,
		/* r_ddr23phy_reg [256] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[256]_net ,
		/* r_ddr23phy_reg [255] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[255]_net ,
		/* r_ddr23phy_reg [254] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[254]_net ,
		/* r_ddr23phy_reg [253] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[253]_net ,
		/* r_ddr23phy_reg [252] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[252]_net ,
		/* r_ddr23phy_reg [251] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[251]_net ,
		/* r_ddr23phy_reg [250] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[250]_net ,
		/* r_ddr23phy_reg [249] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[249]_net ,
		/* r_ddr23phy_reg [248] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[248]_net ,
		/* r_ddr23phy_reg [247] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[247]_net ,
		/* r_ddr23phy_reg [246] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[246]_net ,
		/* r_ddr23phy_reg [245] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[245]_net ,
		/* r_ddr23phy_reg [244] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[244]_net ,
		/* r_ddr23phy_reg [243] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[243]_net ,
		/* r_ddr23phy_reg [242] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[242]_net ,
		/* r_ddr23phy_reg [241] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[241]_net ,
		/* r_ddr23phy_reg [240] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[240]_net ,
		/* r_ddr23phy_reg [239] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[239]_net ,
		/* r_ddr23phy_reg [238] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[238]_net ,
		/* r_ddr23phy_reg [237] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[237]_net ,
		/* r_ddr23phy_reg [236] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[236]_net ,
		/* r_ddr23phy_reg [235] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[235]_net ,
		/* r_ddr23phy_reg [234] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[234]_net ,
		/* r_ddr23phy_reg [233] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[233]_net ,
		/* r_ddr23phy_reg [232] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[232]_net ,
		/* r_ddr23phy_reg [231] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[231]_net ,
		/* r_ddr23phy_reg [230] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[230]_net ,
		/* r_ddr23phy_reg [229] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[229]_net ,
		/* r_ddr23phy_reg [228] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[228]_net ,
		/* r_ddr23phy_reg [227] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[227]_net ,
		/* r_ddr23phy_reg [226] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[226]_net ,
		/* r_ddr23phy_reg [225] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[225]_net ,
		/* r_ddr23phy_reg [224] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[224]_net ,
		/* r_ddr23phy_reg [223] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[223]_net ,
		/* r_ddr23phy_reg [222] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[222]_net ,
		/* r_ddr23phy_reg [221] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[221]_net ,
		/* r_ddr23phy_reg [220] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[220]_net ,
		/* r_ddr23phy_reg [219] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[219]_net ,
		/* r_ddr23phy_reg [218] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[218]_net ,
		/* r_ddr23phy_reg [217] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[217]_net ,
		/* r_ddr23phy_reg [216] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[216]_net ,
		/* r_ddr23phy_reg [215] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[215]_net ,
		/* r_ddr23phy_reg [214] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[214]_net ,
		/* r_ddr23phy_reg [213] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[213]_net ,
		/* r_ddr23phy_reg [212] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[212]_net ,
		/* r_ddr23phy_reg [211] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[211]_net ,
		/* r_ddr23phy_reg [210] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[210]_net ,
		/* r_ddr23phy_reg [209] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[209]_net ,
		/* r_ddr23phy_reg [208] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[208]_net ,
		/* r_ddr23phy_reg [207] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[207]_net ,
		/* r_ddr23phy_reg [206] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[206]_net ,
		/* r_ddr23phy_reg [205] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[205]_net ,
		/* r_ddr23phy_reg [204] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[204]_net ,
		/* r_ddr23phy_reg [203] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[203]_net ,
		/* r_ddr23phy_reg [202] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[202]_net ,
		/* r_ddr23phy_reg [201] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[201]_net ,
		/* r_ddr23phy_reg [200] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[200]_net ,
		/* r_ddr23phy_reg [199] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[199]_net ,
		/* r_ddr23phy_reg [198] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[198]_net ,
		/* r_ddr23phy_reg [197] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[197]_net ,
		/* r_ddr23phy_reg [196] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[196]_net ,
		/* r_ddr23phy_reg [195] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[195]_net ,
		/* r_ddr23phy_reg [194] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[194]_net ,
		/* r_ddr23phy_reg [193] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[193]_net ,
		/* r_ddr23phy_reg [192] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[192]_net ,
		/* r_ddr23phy_reg [191] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[191]_net ,
		/* r_ddr23phy_reg [190] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[190]_net ,
		/* r_ddr23phy_reg [189] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[189]_net ,
		/* r_ddr23phy_reg [188] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[188]_net ,
		/* r_ddr23phy_reg [187] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[187]_net ,
		/* r_ddr23phy_reg [186] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[186]_net ,
		/* r_ddr23phy_reg [185] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[185]_net ,
		/* r_ddr23phy_reg [184] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[184]_net ,
		/* r_ddr23phy_reg [183] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[183]_net ,
		/* r_ddr23phy_reg [182] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[182]_net ,
		/* r_ddr23phy_reg [181] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[181]_net ,
		/* r_ddr23phy_reg [180] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[180]_net ,
		/* r_ddr23phy_reg [179] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[179]_net ,
		/* r_ddr23phy_reg [178] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[178]_net ,
		/* r_ddr23phy_reg [177] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[177]_net ,
		/* r_ddr23phy_reg [176] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[176]_net ,
		/* r_ddr23phy_reg [175] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[175]_net ,
		/* r_ddr23phy_reg [174] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[174]_net ,
		/* r_ddr23phy_reg [173] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[173]_net ,
		/* r_ddr23phy_reg [172] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[172]_net ,
		/* r_ddr23phy_reg [171] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[171]_net ,
		/* r_ddr23phy_reg [170] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[170]_net ,
		/* r_ddr23phy_reg [169] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[169]_net ,
		/* r_ddr23phy_reg [168] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[168]_net ,
		/* r_ddr23phy_reg [167] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[167]_net ,
		/* r_ddr23phy_reg [166] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[166]_net ,
		/* r_ddr23phy_reg [165] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[165]_net ,
		/* r_ddr23phy_reg [164] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[164]_net ,
		/* r_ddr23phy_reg [163] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[163]_net ,
		/* r_ddr23phy_reg [162] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[162]_net ,
		/* r_ddr23phy_reg [161] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[161]_net ,
		/* r_ddr23phy_reg [160] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[160]_net ,
		/* r_ddr23phy_reg [159] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[159]_net ,
		/* r_ddr23phy_reg [158] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[158]_net ,
		/* r_ddr23phy_reg [157] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[157]_net ,
		/* r_ddr23phy_reg [156] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[156]_net ,
		/* r_ddr23phy_reg [155] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[155]_net ,
		/* r_ddr23phy_reg [154] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[154]_net ,
		/* r_ddr23phy_reg [153] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[153]_net ,
		/* r_ddr23phy_reg [152] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[152]_net ,
		/* r_ddr23phy_reg [151] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[151]_net ,
		/* r_ddr23phy_reg [150] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[150]_net ,
		/* r_ddr23phy_reg [149] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[149]_net ,
		/* r_ddr23phy_reg [148] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[148]_net ,
		/* r_ddr23phy_reg [147] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[147]_net ,
		/* r_ddr23phy_reg [146] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[146]_net ,
		/* r_ddr23phy_reg [145] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[145]_net ,
		/* r_ddr23phy_reg [144] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[144]_net ,
		/* r_ddr23phy_reg [143] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[143]_net ,
		/* r_ddr23phy_reg [142] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[142]_net ,
		/* r_ddr23phy_reg [141] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[141]_net ,
		/* r_ddr23phy_reg [140] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[140]_net ,
		/* r_ddr23phy_reg [139] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[139]_net ,
		/* r_ddr23phy_reg [138] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[138]_net ,
		/* r_ddr23phy_reg [137] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[137]_net ,
		/* r_ddr23phy_reg [136] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[136]_net ,
		/* r_ddr23phy_reg [135] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[135]_net ,
		/* r_ddr23phy_reg [134] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[134]_net ,
		/* r_ddr23phy_reg [133] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[133]_net ,
		/* r_ddr23phy_reg [132] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[132]_net ,
		/* r_ddr23phy_reg [131] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[131]_net ,
		/* r_ddr23phy_reg [130] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[130]_net ,
		/* r_ddr23phy_reg [129] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[129]_net ,
		/* r_ddr23phy_reg [128] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[128]_net ,
		/* r_ddr23phy_reg [127] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[127]_net ,
		/* r_ddr23phy_reg [126] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[126]_net ,
		/* r_ddr23phy_reg [125] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[125]_net ,
		/* r_ddr23phy_reg [124] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[124]_net ,
		/* r_ddr23phy_reg [123] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[123]_net ,
		/* r_ddr23phy_reg [122] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[122]_net ,
		/* r_ddr23phy_reg [121] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[121]_net ,
		/* r_ddr23phy_reg [120] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[120]_net ,
		/* r_ddr23phy_reg [119] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[119]_net ,
		/* r_ddr23phy_reg [118] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[118]_net ,
		/* r_ddr23phy_reg [117] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[117]_net ,
		/* r_ddr23phy_reg [116] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[116]_net ,
		/* r_ddr23phy_reg [115] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[115]_net ,
		/* r_ddr23phy_reg [114] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[114]_net ,
		/* r_ddr23phy_reg [113] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[113]_net ,
		/* r_ddr23phy_reg [112] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[112]_net ,
		/* r_ddr23phy_reg [111] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[111]_net ,
		/* r_ddr23phy_reg [110] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[110]_net ,
		/* r_ddr23phy_reg [109] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[109]_net ,
		/* r_ddr23phy_reg [108] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[108]_net ,
		/* r_ddr23phy_reg [107] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[107]_net ,
		/* r_ddr23phy_reg [106] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[106]_net ,
		/* r_ddr23phy_reg [105] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[105]_net ,
		/* r_ddr23phy_reg [104] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[104]_net ,
		/* r_ddr23phy_reg [103] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[103]_net ,
		/* r_ddr23phy_reg [102] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[102]_net ,
		/* r_ddr23phy_reg [101] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[101]_net ,
		/* r_ddr23phy_reg [100] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[100]_net ,
		/* r_ddr23phy_reg [99] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[99]_net ,
		/* r_ddr23phy_reg [98] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[98]_net ,
		/* r_ddr23phy_reg [97] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[97]_net ,
		/* r_ddr23phy_reg [96] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[96]_net ,
		/* r_ddr23phy_reg [95] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[95]_net ,
		/* r_ddr23phy_reg [94] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[94]_net ,
		/* r_ddr23phy_reg [93] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[93]_net ,
		/* r_ddr23phy_reg [92] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[92]_net ,
		/* r_ddr23phy_reg [91] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[91]_net ,
		/* r_ddr23phy_reg [90] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[90]_net ,
		/* r_ddr23phy_reg [89] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[89]_net ,
		/* r_ddr23phy_reg [88] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[88]_net ,
		/* r_ddr23phy_reg [87] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[87]_net ,
		/* r_ddr23phy_reg [86] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[86]_net ,
		/* r_ddr23phy_reg [85] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[85]_net ,
		/* r_ddr23phy_reg [84] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[84]_net ,
		/* r_ddr23phy_reg [83] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[83]_net ,
		/* r_ddr23phy_reg [82] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[82]_net ,
		/* r_ddr23phy_reg [81] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[81]_net ,
		/* r_ddr23phy_reg [80] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[80]_net ,
		/* r_ddr23phy_reg [79] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[79]_net ,
		/* r_ddr23phy_reg [78] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[78]_net ,
		/* r_ddr23phy_reg [77] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[77]_net ,
		/* r_ddr23phy_reg [76] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[76]_net ,
		/* r_ddr23phy_reg [75] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[75]_net ,
		/* r_ddr23phy_reg [74] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[74]_net ,
		/* r_ddr23phy_reg [73] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[73]_net ,
		/* r_ddr23phy_reg [72] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[72]_net ,
		/* r_ddr23phy_reg [71] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[71]_net ,
		/* r_ddr23phy_reg [70] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[70]_net ,
		/* r_ddr23phy_reg [69] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[69]_net ,
		/* r_ddr23phy_reg [68] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[68]_net ,
		/* r_ddr23phy_reg [67] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[67]_net ,
		/* r_ddr23phy_reg [66] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[66]_net ,
		/* r_ddr23phy_reg [65] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[65]_net ,
		/* r_ddr23phy_reg [64] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[64]_net ,
		/* r_ddr23phy_reg [63] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[63]_net ,
		/* r_ddr23phy_reg [62] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[62]_net ,
		/* r_ddr23phy_reg [61] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[61]_net ,
		/* r_ddr23phy_reg [60] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[60]_net ,
		/* r_ddr23phy_reg [59] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[59]_net ,
		/* r_ddr23phy_reg [58] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[58]_net ,
		/* r_ddr23phy_reg [57] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[57]_net ,
		/* r_ddr23phy_reg [56] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[56]_net ,
		/* r_ddr23phy_reg [55] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[55]_net ,
		/* r_ddr23phy_reg [54] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[54]_net ,
		/* r_ddr23phy_reg [53] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[53]_net ,
		/* r_ddr23phy_reg [52] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[52]_net ,
		/* r_ddr23phy_reg [51] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[51]_net ,
		/* r_ddr23phy_reg [50] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[50]_net ,
		/* r_ddr23phy_reg [49] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[49]_net ,
		/* r_ddr23phy_reg [48] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[48]_net ,
		/* r_ddr23phy_reg [47] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[47]_net ,
		/* r_ddr23phy_reg [46] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[46]_net ,
		/* r_ddr23phy_reg [45] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[45]_net ,
		/* r_ddr23phy_reg [44] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[44]_net ,
		/* r_ddr23phy_reg [43] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[43]_net ,
		/* r_ddr23phy_reg [42] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[42]_net ,
		/* r_ddr23phy_reg [41] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[41]_net ,
		/* r_ddr23phy_reg [40] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[40]_net ,
		/* r_ddr23phy_reg [39] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[39]_net ,
		/* r_ddr23phy_reg [38] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[38]_net ,
		/* r_ddr23phy_reg [37] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[37]_net ,
		/* r_ddr23phy_reg [36] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[36]_net ,
		/* r_ddr23phy_reg [35] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[35]_net ,
		/* r_ddr23phy_reg [34] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[34]_net ,
		/* r_ddr23phy_reg [33] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[33]_net ,
		/* r_ddr23phy_reg [32] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[32]_net ,
		/* r_ddr23phy_reg [31] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[31]_net ,
		/* r_ddr23phy_reg [30] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[30]_net ,
		/* r_ddr23phy_reg [29] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[29]_net ,
		/* r_ddr23phy_reg [28] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[28]_net ,
		/* r_ddr23phy_reg [27] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[27]_net ,
		/* r_ddr23phy_reg [26] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[26]_net ,
		/* r_ddr23phy_reg [25] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[25]_net ,
		/* r_ddr23phy_reg [24] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[24]_net ,
		/* r_ddr23phy_reg [23] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[23]_net ,
		/* r_ddr23phy_reg [22] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[22]_net ,
		/* r_ddr23phy_reg [21] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[21]_net ,
		/* r_ddr23phy_reg [20] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[20]_net ,
		/* r_ddr23phy_reg [19] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[19]_net ,
		/* r_ddr23phy_reg [18] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[18]_net ,
		/* r_ddr23phy_reg [17] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[17]_net ,
		/* r_ddr23phy_reg [16] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[16]_net ,
		/* r_ddr23phy_reg [15] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[15]_net ,
		/* r_ddr23phy_reg [14] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[14]_net ,
		/* r_ddr23phy_reg [13] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[13]_net ,
		/* r_ddr23phy_reg [12] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[12]_net ,
		/* r_ddr23phy_reg [11] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[11]_net ,
		/* r_ddr23phy_reg [10] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[10]_net ,
		/* r_ddr23phy_reg [9] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[9]_net ,
		/* r_ddr23phy_reg [8] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[8]_net ,
		/* r_ddr23phy_reg [7] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[7]_net ,
		/* r_ddr23phy_reg [6] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[6]_net ,
		/* r_ddr23phy_reg [5] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[5]_net ,
		/* r_ddr23phy_reg [4] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[4]_net ,
		/* r_ddr23phy_reg [3] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[3]_net ,
		/* r_ddr23phy_reg [2] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[2]_net ,
		/* r_ddr23phy_reg [1] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[1]_net ,
		/* r_ddr23phy_reg [0] */ \u_ddr_v1_u_inst_u_ddrc|r_ddr23phy_reg[0]_net 
	} ),
	. r_system_pll_reg ( {
		/* r_system_pll_reg [31] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[31]_net ,
		/* r_system_pll_reg [30] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[30]_net ,
		/* r_system_pll_reg [29] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[29]_net ,
		/* r_system_pll_reg [28] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[28]_net ,
		/* r_system_pll_reg [27] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[27]_net ,
		/* r_system_pll_reg [26] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[26]_net ,
		/* r_system_pll_reg [25] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[25]_net ,
		/* r_system_pll_reg [24] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[24]_net ,
		/* r_system_pll_reg [23] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[23]_net ,
		/* r_system_pll_reg [22] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[22]_net ,
		/* r_system_pll_reg [21] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[21]_net ,
		/* r_system_pll_reg [20] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[20]_net ,
		/* r_system_pll_reg [19] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[19]_net ,
		/* r_system_pll_reg [18] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[18]_net ,
		/* r_system_pll_reg [17] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[17]_net ,
		/* r_system_pll_reg [16] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[16]_net ,
		/* r_system_pll_reg [15] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[15]_net ,
		/* r_system_pll_reg [14] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[14]_net ,
		/* r_system_pll_reg [13] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[13]_net ,
		/* r_system_pll_reg [12] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[12]_net ,
		/* r_system_pll_reg [11] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[11]_net ,
		/* r_system_pll_reg [10] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[10]_net ,
		/* r_system_pll_reg [9] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[9]_net ,
		/* r_system_pll_reg [8] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[8]_net ,
		/* r_system_pll_reg [7] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[7]_net ,
		/* r_system_pll_reg [6] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[6]_net ,
		/* r_system_pll_reg [5] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[5]_net ,
		/* r_system_pll_reg [4] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[4]_net ,
		/* r_system_pll_reg [3] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[3]_net ,
		/* r_system_pll_reg [2] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[2]_net ,
		/* r_system_pll_reg [1] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[1]_net ,
		/* r_system_pll_reg [0] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[0]_net 
	} ),
	. ro_ddr23phy_reg ( {
		/* ro_ddr23phy_reg [2047] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2047]_net ,
		/* ro_ddr23phy_reg [2046] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2046]_net ,
		/* ro_ddr23phy_reg [2045] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2045]_net ,
		/* ro_ddr23phy_reg [2044] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2044]_net ,
		/* ro_ddr23phy_reg [2043] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2043]_net ,
		/* ro_ddr23phy_reg [2042] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2042]_net ,
		/* ro_ddr23phy_reg [2041] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2041]_net ,
		/* ro_ddr23phy_reg [2040] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2040]_net ,
		/* ro_ddr23phy_reg [2039] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2039]_net ,
		/* ro_ddr23phy_reg [2038] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2038]_net ,
		/* ro_ddr23phy_reg [2037] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2037]_net ,
		/* ro_ddr23phy_reg [2036] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2036]_net ,
		/* ro_ddr23phy_reg [2035] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2035]_net ,
		/* ro_ddr23phy_reg [2034] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2034]_net ,
		/* ro_ddr23phy_reg [2033] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2033]_net ,
		/* ro_ddr23phy_reg [2032] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2032]_net ,
		/* ro_ddr23phy_reg [2031] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2031]_net ,
		/* ro_ddr23phy_reg [2030] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2030]_net ,
		/* ro_ddr23phy_reg [2029] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2029]_net ,
		/* ro_ddr23phy_reg [2028] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2028]_net ,
		/* ro_ddr23phy_reg [2027] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2027]_net ,
		/* ro_ddr23phy_reg [2026] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2026]_net ,
		/* ro_ddr23phy_reg [2025] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2025]_net ,
		/* ro_ddr23phy_reg [2024] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2024]_net ,
		/* ro_ddr23phy_reg [2023] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2023]_net ,
		/* ro_ddr23phy_reg [2022] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2022]_net ,
		/* ro_ddr23phy_reg [2021] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2021]_net ,
		/* ro_ddr23phy_reg [2020] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2020]_net ,
		/* ro_ddr23phy_reg [2019] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2019]_net ,
		/* ro_ddr23phy_reg [2018] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2018]_net ,
		/* ro_ddr23phy_reg [2017] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2017]_net ,
		/* ro_ddr23phy_reg [2016] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2016]_net ,
		/* ro_ddr23phy_reg [2015] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2015]_net ,
		/* ro_ddr23phy_reg [2014] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2014]_net ,
		/* ro_ddr23phy_reg [2013] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2013]_net ,
		/* ro_ddr23phy_reg [2012] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2012]_net ,
		/* ro_ddr23phy_reg [2011] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2011]_net ,
		/* ro_ddr23phy_reg [2010] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2010]_net ,
		/* ro_ddr23phy_reg [2009] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2009]_net ,
		/* ro_ddr23phy_reg [2008] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2008]_net ,
		/* ro_ddr23phy_reg [2007] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2007]_net ,
		/* ro_ddr23phy_reg [2006] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2006]_net ,
		/* ro_ddr23phy_reg [2005] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2005]_net ,
		/* ro_ddr23phy_reg [2004] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2004]_net ,
		/* ro_ddr23phy_reg [2003] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2003]_net ,
		/* ro_ddr23phy_reg [2002] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2002]_net ,
		/* ro_ddr23phy_reg [2001] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2001]_net ,
		/* ro_ddr23phy_reg [2000] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2000]_net ,
		/* ro_ddr23phy_reg [1999] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1999]_net ,
		/* ro_ddr23phy_reg [1998] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1998]_net ,
		/* ro_ddr23phy_reg [1997] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1997]_net ,
		/* ro_ddr23phy_reg [1996] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1996]_net ,
		/* ro_ddr23phy_reg [1995] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1995]_net ,
		/* ro_ddr23phy_reg [1994] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1994]_net ,
		/* ro_ddr23phy_reg [1993] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1993]_net ,
		/* ro_ddr23phy_reg [1992] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1992]_net ,
		/* ro_ddr23phy_reg [1991] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1991]_net ,
		/* ro_ddr23phy_reg [1990] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1990]_net ,
		/* ro_ddr23phy_reg [1989] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1989]_net ,
		/* ro_ddr23phy_reg [1988] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1988]_net ,
		/* ro_ddr23phy_reg [1987] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1987]_net ,
		/* ro_ddr23phy_reg [1986] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1986]_net ,
		/* ro_ddr23phy_reg [1985] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1985]_net ,
		/* ro_ddr23phy_reg [1984] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1984]_net ,
		/* ro_ddr23phy_reg [1983] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1983]_net ,
		/* ro_ddr23phy_reg [1982] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1982]_net ,
		/* ro_ddr23phy_reg [1981] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1981]_net ,
		/* ro_ddr23phy_reg [1980] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1980]_net ,
		/* ro_ddr23phy_reg [1979] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1979]_net ,
		/* ro_ddr23phy_reg [1978] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1978]_net ,
		/* ro_ddr23phy_reg [1977] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1977]_net ,
		/* ro_ddr23phy_reg [1976] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1976]_net ,
		/* ro_ddr23phy_reg [1975] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1975]_net ,
		/* ro_ddr23phy_reg [1974] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1974]_net ,
		/* ro_ddr23phy_reg [1973] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1973]_net ,
		/* ro_ddr23phy_reg [1972] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1972]_net ,
		/* ro_ddr23phy_reg [1971] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1971]_net ,
		/* ro_ddr23phy_reg [1970] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1970]_net ,
		/* ro_ddr23phy_reg [1969] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1969]_net ,
		/* ro_ddr23phy_reg [1968] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1968]_net ,
		/* ro_ddr23phy_reg [1967] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1967]_net ,
		/* ro_ddr23phy_reg [1966] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1966]_net ,
		/* ro_ddr23phy_reg [1965] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1965]_net ,
		/* ro_ddr23phy_reg [1964] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1964]_net ,
		/* ro_ddr23phy_reg [1963] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1963]_net ,
		/* ro_ddr23phy_reg [1962] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1962]_net ,
		/* ro_ddr23phy_reg [1961] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1961]_net ,
		/* ro_ddr23phy_reg [1960] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1960]_net ,
		/* ro_ddr23phy_reg [1959] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1959]_net ,
		/* ro_ddr23phy_reg [1958] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1958]_net ,
		/* ro_ddr23phy_reg [1957] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1957]_net ,
		/* ro_ddr23phy_reg [1956] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1956]_net ,
		/* ro_ddr23phy_reg [1955] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1955]_net ,
		/* ro_ddr23phy_reg [1954] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1954]_net ,
		/* ro_ddr23phy_reg [1953] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1953]_net ,
		/* ro_ddr23phy_reg [1952] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1952]_net ,
		/* ro_ddr23phy_reg [1951] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1951]_net ,
		/* ro_ddr23phy_reg [1950] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1950]_net ,
		/* ro_ddr23phy_reg [1949] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1949]_net ,
		/* ro_ddr23phy_reg [1948] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1948]_net ,
		/* ro_ddr23phy_reg [1947] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1947]_net ,
		/* ro_ddr23phy_reg [1946] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1946]_net ,
		/* ro_ddr23phy_reg [1945] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1945]_net ,
		/* ro_ddr23phy_reg [1944] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1944]_net ,
		/* ro_ddr23phy_reg [1943] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1943]_net ,
		/* ro_ddr23phy_reg [1942] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1942]_net ,
		/* ro_ddr23phy_reg [1941] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1941]_net ,
		/* ro_ddr23phy_reg [1940] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1940]_net ,
		/* ro_ddr23phy_reg [1939] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1939]_net ,
		/* ro_ddr23phy_reg [1938] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1938]_net ,
		/* ro_ddr23phy_reg [1937] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1937]_net ,
		/* ro_ddr23phy_reg [1936] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1936]_net ,
		/* ro_ddr23phy_reg [1935] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1935]_net ,
		/* ro_ddr23phy_reg [1934] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1934]_net ,
		/* ro_ddr23phy_reg [1933] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1933]_net ,
		/* ro_ddr23phy_reg [1932] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1932]_net ,
		/* ro_ddr23phy_reg [1931] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1931]_net ,
		/* ro_ddr23phy_reg [1930] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1930]_net ,
		/* ro_ddr23phy_reg [1929] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1929]_net ,
		/* ro_ddr23phy_reg [1928] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1928]_net ,
		/* ro_ddr23phy_reg [1927] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1927]_net ,
		/* ro_ddr23phy_reg [1926] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1926]_net ,
		/* ro_ddr23phy_reg [1925] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1925]_net ,
		/* ro_ddr23phy_reg [1924] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1924]_net ,
		/* ro_ddr23phy_reg [1923] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1923]_net ,
		/* ro_ddr23phy_reg [1922] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1922]_net ,
		/* ro_ddr23phy_reg [1921] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1921]_net ,
		/* ro_ddr23phy_reg [1920] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1920]_net ,
		/* ro_ddr23phy_reg [1919] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1919]_net ,
		/* ro_ddr23phy_reg [1918] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1918]_net ,
		/* ro_ddr23phy_reg [1917] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1917]_net ,
		/* ro_ddr23phy_reg [1916] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1916]_net ,
		/* ro_ddr23phy_reg [1915] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1915]_net ,
		/* ro_ddr23phy_reg [1914] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1914]_net ,
		/* ro_ddr23phy_reg [1913] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1913]_net ,
		/* ro_ddr23phy_reg [1912] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1912]_net ,
		/* ro_ddr23phy_reg [1911] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1911]_net ,
		/* ro_ddr23phy_reg [1910] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1910]_net ,
		/* ro_ddr23phy_reg [1909] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1909]_net ,
		/* ro_ddr23phy_reg [1908] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1908]_net ,
		/* ro_ddr23phy_reg [1907] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1907]_net ,
		/* ro_ddr23phy_reg [1906] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1906]_net ,
		/* ro_ddr23phy_reg [1905] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1905]_net ,
		/* ro_ddr23phy_reg [1904] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1904]_net ,
		/* ro_ddr23phy_reg [1903] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1903]_net ,
		/* ro_ddr23phy_reg [1902] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1902]_net ,
		/* ro_ddr23phy_reg [1901] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1901]_net ,
		/* ro_ddr23phy_reg [1900] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1900]_net ,
		/* ro_ddr23phy_reg [1899] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1899]_net ,
		/* ro_ddr23phy_reg [1898] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1898]_net ,
		/* ro_ddr23phy_reg [1897] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1897]_net ,
		/* ro_ddr23phy_reg [1896] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1896]_net ,
		/* ro_ddr23phy_reg [1895] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1895]_net ,
		/* ro_ddr23phy_reg [1894] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1894]_net ,
		/* ro_ddr23phy_reg [1893] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1893]_net ,
		/* ro_ddr23phy_reg [1892] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1892]_net ,
		/* ro_ddr23phy_reg [1891] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1891]_net ,
		/* ro_ddr23phy_reg [1890] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1890]_net ,
		/* ro_ddr23phy_reg [1889] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1889]_net ,
		/* ro_ddr23phy_reg [1888] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1888]_net ,
		/* ro_ddr23phy_reg [1887] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1887]_net ,
		/* ro_ddr23phy_reg [1886] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1886]_net ,
		/* ro_ddr23phy_reg [1885] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1885]_net ,
		/* ro_ddr23phy_reg [1884] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1884]_net ,
		/* ro_ddr23phy_reg [1883] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1883]_net ,
		/* ro_ddr23phy_reg [1882] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1882]_net ,
		/* ro_ddr23phy_reg [1881] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1881]_net ,
		/* ro_ddr23phy_reg [1880] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1880]_net ,
		/* ro_ddr23phy_reg [1879] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1879]_net ,
		/* ro_ddr23phy_reg [1878] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1878]_net ,
		/* ro_ddr23phy_reg [1877] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1877]_net ,
		/* ro_ddr23phy_reg [1876] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1876]_net ,
		/* ro_ddr23phy_reg [1875] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1875]_net ,
		/* ro_ddr23phy_reg [1874] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1874]_net ,
		/* ro_ddr23phy_reg [1873] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1873]_net ,
		/* ro_ddr23phy_reg [1872] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1872]_net ,
		/* ro_ddr23phy_reg [1871] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1871]_net ,
		/* ro_ddr23phy_reg [1870] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1870]_net ,
		/* ro_ddr23phy_reg [1869] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1869]_net ,
		/* ro_ddr23phy_reg [1868] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1868]_net ,
		/* ro_ddr23phy_reg [1867] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1867]_net ,
		/* ro_ddr23phy_reg [1866] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1866]_net ,
		/* ro_ddr23phy_reg [1865] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1865]_net ,
		/* ro_ddr23phy_reg [1864] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1864]_net ,
		/* ro_ddr23phy_reg [1863] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1863]_net ,
		/* ro_ddr23phy_reg [1862] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1862]_net ,
		/* ro_ddr23phy_reg [1861] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1861]_net ,
		/* ro_ddr23phy_reg [1860] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1860]_net ,
		/* ro_ddr23phy_reg [1859] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1859]_net ,
		/* ro_ddr23phy_reg [1858] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1858]_net ,
		/* ro_ddr23phy_reg [1857] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1857]_net ,
		/* ro_ddr23phy_reg [1856] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1856]_net ,
		/* ro_ddr23phy_reg [1855] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1855]_net ,
		/* ro_ddr23phy_reg [1854] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1854]_net ,
		/* ro_ddr23phy_reg [1853] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1853]_net ,
		/* ro_ddr23phy_reg [1852] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1852]_net ,
		/* ro_ddr23phy_reg [1851] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1851]_net ,
		/* ro_ddr23phy_reg [1850] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1850]_net ,
		/* ro_ddr23phy_reg [1849] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1849]_net ,
		/* ro_ddr23phy_reg [1848] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1848]_net ,
		/* ro_ddr23phy_reg [1847] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1847]_net ,
		/* ro_ddr23phy_reg [1846] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1846]_net ,
		/* ro_ddr23phy_reg [1845] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1845]_net ,
		/* ro_ddr23phy_reg [1844] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1844]_net ,
		/* ro_ddr23phy_reg [1843] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1843]_net ,
		/* ro_ddr23phy_reg [1842] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1842]_net ,
		/* ro_ddr23phy_reg [1841] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1841]_net ,
		/* ro_ddr23phy_reg [1840] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1840]_net ,
		/* ro_ddr23phy_reg [1839] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1839]_net ,
		/* ro_ddr23phy_reg [1838] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1838]_net ,
		/* ro_ddr23phy_reg [1837] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1837]_net ,
		/* ro_ddr23phy_reg [1836] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1836]_net ,
		/* ro_ddr23phy_reg [1835] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1835]_net ,
		/* ro_ddr23phy_reg [1834] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1834]_net ,
		/* ro_ddr23phy_reg [1833] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1833]_net ,
		/* ro_ddr23phy_reg [1832] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1832]_net ,
		/* ro_ddr23phy_reg [1831] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1831]_net ,
		/* ro_ddr23phy_reg [1830] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1830]_net ,
		/* ro_ddr23phy_reg [1829] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1829]_net ,
		/* ro_ddr23phy_reg [1828] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1828]_net ,
		/* ro_ddr23phy_reg [1827] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1827]_net ,
		/* ro_ddr23phy_reg [1826] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1826]_net ,
		/* ro_ddr23phy_reg [1825] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1825]_net ,
		/* ro_ddr23phy_reg [1824] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1824]_net ,
		/* ro_ddr23phy_reg [1823] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1823]_net ,
		/* ro_ddr23phy_reg [1822] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1822]_net ,
		/* ro_ddr23phy_reg [1821] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1821]_net ,
		/* ro_ddr23phy_reg [1820] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1820]_net ,
		/* ro_ddr23phy_reg [1819] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1819]_net ,
		/* ro_ddr23phy_reg [1818] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1818]_net ,
		/* ro_ddr23phy_reg [1817] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1817]_net ,
		/* ro_ddr23phy_reg [1816] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1816]_net ,
		/* ro_ddr23phy_reg [1815] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1815]_net ,
		/* ro_ddr23phy_reg [1814] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1814]_net ,
		/* ro_ddr23phy_reg [1813] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1813]_net ,
		/* ro_ddr23phy_reg [1812] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1812]_net ,
		/* ro_ddr23phy_reg [1811] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1811]_net ,
		/* ro_ddr23phy_reg [1810] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1810]_net ,
		/* ro_ddr23phy_reg [1809] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1809]_net ,
		/* ro_ddr23phy_reg [1808] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1808]_net ,
		/* ro_ddr23phy_reg [1807] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1807]_net ,
		/* ro_ddr23phy_reg [1806] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1806]_net ,
		/* ro_ddr23phy_reg [1805] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1805]_net ,
		/* ro_ddr23phy_reg [1804] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1804]_net ,
		/* ro_ddr23phy_reg [1803] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1803]_net ,
		/* ro_ddr23phy_reg [1802] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1802]_net ,
		/* ro_ddr23phy_reg [1801] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1801]_net ,
		/* ro_ddr23phy_reg [1800] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1800]_net ,
		/* ro_ddr23phy_reg [1799] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1799]_net ,
		/* ro_ddr23phy_reg [1798] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1798]_net ,
		/* ro_ddr23phy_reg [1797] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1797]_net ,
		/* ro_ddr23phy_reg [1796] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1796]_net ,
		/* ro_ddr23phy_reg [1795] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1795]_net ,
		/* ro_ddr23phy_reg [1794] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1794]_net ,
		/* ro_ddr23phy_reg [1793] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1793]_net ,
		/* ro_ddr23phy_reg [1792] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1792]_net ,
		/* ro_ddr23phy_reg [1791] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1791]_net ,
		/* ro_ddr23phy_reg [1790] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1790]_net ,
		/* ro_ddr23phy_reg [1789] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1789]_net ,
		/* ro_ddr23phy_reg [1788] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1788]_net ,
		/* ro_ddr23phy_reg [1787] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1787]_net ,
		/* ro_ddr23phy_reg [1786] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1786]_net ,
		/* ro_ddr23phy_reg [1785] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1785]_net ,
		/* ro_ddr23phy_reg [1784] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1784]_net ,
		/* ro_ddr23phy_reg [1783] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1783]_net ,
		/* ro_ddr23phy_reg [1782] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1782]_net ,
		/* ro_ddr23phy_reg [1781] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1781]_net ,
		/* ro_ddr23phy_reg [1780] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1780]_net ,
		/* ro_ddr23phy_reg [1779] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1779]_net ,
		/* ro_ddr23phy_reg [1778] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1778]_net ,
		/* ro_ddr23phy_reg [1777] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1777]_net ,
		/* ro_ddr23phy_reg [1776] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1776]_net ,
		/* ro_ddr23phy_reg [1775] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1775]_net ,
		/* ro_ddr23phy_reg [1774] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1774]_net ,
		/* ro_ddr23phy_reg [1773] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1773]_net ,
		/* ro_ddr23phy_reg [1772] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1772]_net ,
		/* ro_ddr23phy_reg [1771] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1771]_net ,
		/* ro_ddr23phy_reg [1770] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1770]_net ,
		/* ro_ddr23phy_reg [1769] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1769]_net ,
		/* ro_ddr23phy_reg [1768] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1768]_net ,
		/* ro_ddr23phy_reg [1767] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1767]_net ,
		/* ro_ddr23phy_reg [1766] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1766]_net ,
		/* ro_ddr23phy_reg [1765] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1765]_net ,
		/* ro_ddr23phy_reg [1764] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1764]_net ,
		/* ro_ddr23phy_reg [1763] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1763]_net ,
		/* ro_ddr23phy_reg [1762] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1762]_net ,
		/* ro_ddr23phy_reg [1761] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1761]_net ,
		/* ro_ddr23phy_reg [1760] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1760]_net ,
		/* ro_ddr23phy_reg [1759] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1759]_net ,
		/* ro_ddr23phy_reg [1758] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1758]_net ,
		/* ro_ddr23phy_reg [1757] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1757]_net ,
		/* ro_ddr23phy_reg [1756] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1756]_net ,
		/* ro_ddr23phy_reg [1755] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1755]_net ,
		/* ro_ddr23phy_reg [1754] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1754]_net ,
		/* ro_ddr23phy_reg [1753] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1753]_net ,
		/* ro_ddr23phy_reg [1752] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1752]_net ,
		/* ro_ddr23phy_reg [1751] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1751]_net ,
		/* ro_ddr23phy_reg [1750] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1750]_net ,
		/* ro_ddr23phy_reg [1749] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1749]_net ,
		/* ro_ddr23phy_reg [1748] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1748]_net ,
		/* ro_ddr23phy_reg [1747] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1747]_net ,
		/* ro_ddr23phy_reg [1746] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1746]_net ,
		/* ro_ddr23phy_reg [1745] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1745]_net ,
		/* ro_ddr23phy_reg [1744] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1744]_net ,
		/* ro_ddr23phy_reg [1743] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1743]_net ,
		/* ro_ddr23phy_reg [1742] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1742]_net ,
		/* ro_ddr23phy_reg [1741] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1741]_net ,
		/* ro_ddr23phy_reg [1740] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1740]_net ,
		/* ro_ddr23phy_reg [1739] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1739]_net ,
		/* ro_ddr23phy_reg [1738] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1738]_net ,
		/* ro_ddr23phy_reg [1737] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1737]_net ,
		/* ro_ddr23phy_reg [1736] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1736]_net ,
		/* ro_ddr23phy_reg [1735] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1735]_net ,
		/* ro_ddr23phy_reg [1734] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1734]_net ,
		/* ro_ddr23phy_reg [1733] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1733]_net ,
		/* ro_ddr23phy_reg [1732] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1732]_net ,
		/* ro_ddr23phy_reg [1731] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1731]_net ,
		/* ro_ddr23phy_reg [1730] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1730]_net ,
		/* ro_ddr23phy_reg [1729] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1729]_net ,
		/* ro_ddr23phy_reg [1728] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1728]_net ,
		/* ro_ddr23phy_reg [1727] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1727]_net ,
		/* ro_ddr23phy_reg [1726] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1726]_net ,
		/* ro_ddr23phy_reg [1725] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1725]_net ,
		/* ro_ddr23phy_reg [1724] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1724]_net ,
		/* ro_ddr23phy_reg [1723] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1723]_net ,
		/* ro_ddr23phy_reg [1722] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1722]_net ,
		/* ro_ddr23phy_reg [1721] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1721]_net ,
		/* ro_ddr23phy_reg [1720] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1720]_net ,
		/* ro_ddr23phy_reg [1719] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1719]_net ,
		/* ro_ddr23phy_reg [1718] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1718]_net ,
		/* ro_ddr23phy_reg [1717] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1717]_net ,
		/* ro_ddr23phy_reg [1716] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1716]_net ,
		/* ro_ddr23phy_reg [1715] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1715]_net ,
		/* ro_ddr23phy_reg [1714] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1714]_net ,
		/* ro_ddr23phy_reg [1713] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1713]_net ,
		/* ro_ddr23phy_reg [1712] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1712]_net ,
		/* ro_ddr23phy_reg [1711] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1711]_net ,
		/* ro_ddr23phy_reg [1710] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1710]_net ,
		/* ro_ddr23phy_reg [1709] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1709]_net ,
		/* ro_ddr23phy_reg [1708] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1708]_net ,
		/* ro_ddr23phy_reg [1707] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1707]_net ,
		/* ro_ddr23phy_reg [1706] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1706]_net ,
		/* ro_ddr23phy_reg [1705] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1705]_net ,
		/* ro_ddr23phy_reg [1704] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1704]_net ,
		/* ro_ddr23phy_reg [1703] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1703]_net ,
		/* ro_ddr23phy_reg [1702] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1702]_net ,
		/* ro_ddr23phy_reg [1701] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1701]_net ,
		/* ro_ddr23phy_reg [1700] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1700]_net ,
		/* ro_ddr23phy_reg [1699] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1699]_net ,
		/* ro_ddr23phy_reg [1698] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1698]_net ,
		/* ro_ddr23phy_reg [1697] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1697]_net ,
		/* ro_ddr23phy_reg [1696] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1696]_net ,
		/* ro_ddr23phy_reg [1695] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1695]_net ,
		/* ro_ddr23phy_reg [1694] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1694]_net ,
		/* ro_ddr23phy_reg [1693] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1693]_net ,
		/* ro_ddr23phy_reg [1692] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1692]_net ,
		/* ro_ddr23phy_reg [1691] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1691]_net ,
		/* ro_ddr23phy_reg [1690] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1690]_net ,
		/* ro_ddr23phy_reg [1689] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1689]_net ,
		/* ro_ddr23phy_reg [1688] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1688]_net ,
		/* ro_ddr23phy_reg [1687] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1687]_net ,
		/* ro_ddr23phy_reg [1686] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1686]_net ,
		/* ro_ddr23phy_reg [1685] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1685]_net ,
		/* ro_ddr23phy_reg [1684] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1684]_net ,
		/* ro_ddr23phy_reg [1683] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1683]_net ,
		/* ro_ddr23phy_reg [1682] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1682]_net ,
		/* ro_ddr23phy_reg [1681] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1681]_net ,
		/* ro_ddr23phy_reg [1680] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1680]_net ,
		/* ro_ddr23phy_reg [1679] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1679]_net ,
		/* ro_ddr23phy_reg [1678] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1678]_net ,
		/* ro_ddr23phy_reg [1677] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1677]_net ,
		/* ro_ddr23phy_reg [1676] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1676]_net ,
		/* ro_ddr23phy_reg [1675] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1675]_net ,
		/* ro_ddr23phy_reg [1674] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1674]_net ,
		/* ro_ddr23phy_reg [1673] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1673]_net ,
		/* ro_ddr23phy_reg [1672] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1672]_net ,
		/* ro_ddr23phy_reg [1671] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1671]_net ,
		/* ro_ddr23phy_reg [1670] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1670]_net ,
		/* ro_ddr23phy_reg [1669] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1669]_net ,
		/* ro_ddr23phy_reg [1668] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1668]_net ,
		/* ro_ddr23phy_reg [1667] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1667]_net ,
		/* ro_ddr23phy_reg [1666] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1666]_net ,
		/* ro_ddr23phy_reg [1665] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1665]_net ,
		/* ro_ddr23phy_reg [1664] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1664]_net ,
		/* ro_ddr23phy_reg [1663] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1663]_net ,
		/* ro_ddr23phy_reg [1662] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1662]_net ,
		/* ro_ddr23phy_reg [1661] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1661]_net ,
		/* ro_ddr23phy_reg [1660] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1660]_net ,
		/* ro_ddr23phy_reg [1659] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1659]_net ,
		/* ro_ddr23phy_reg [1658] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1658]_net ,
		/* ro_ddr23phy_reg [1657] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1657]_net ,
		/* ro_ddr23phy_reg [1656] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1656]_net ,
		/* ro_ddr23phy_reg [1655] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1655]_net ,
		/* ro_ddr23phy_reg [1654] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1654]_net ,
		/* ro_ddr23phy_reg [1653] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1653]_net ,
		/* ro_ddr23phy_reg [1652] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1652]_net ,
		/* ro_ddr23phy_reg [1651] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1651]_net ,
		/* ro_ddr23phy_reg [1650] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1650]_net ,
		/* ro_ddr23phy_reg [1649] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1649]_net ,
		/* ro_ddr23phy_reg [1648] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1648]_net ,
		/* ro_ddr23phy_reg [1647] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1647]_net ,
		/* ro_ddr23phy_reg [1646] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1646]_net ,
		/* ro_ddr23phy_reg [1645] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1645]_net ,
		/* ro_ddr23phy_reg [1644] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1644]_net ,
		/* ro_ddr23phy_reg [1643] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1643]_net ,
		/* ro_ddr23phy_reg [1642] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1642]_net ,
		/* ro_ddr23phy_reg [1641] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1641]_net ,
		/* ro_ddr23phy_reg [1640] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1640]_net ,
		/* ro_ddr23phy_reg [1639] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1639]_net ,
		/* ro_ddr23phy_reg [1638] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1638]_net ,
		/* ro_ddr23phy_reg [1637] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1637]_net ,
		/* ro_ddr23phy_reg [1636] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1636]_net ,
		/* ro_ddr23phy_reg [1635] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1635]_net ,
		/* ro_ddr23phy_reg [1634] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1634]_net ,
		/* ro_ddr23phy_reg [1633] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1633]_net ,
		/* ro_ddr23phy_reg [1632] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1632]_net ,
		/* ro_ddr23phy_reg [1631] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1631]_net ,
		/* ro_ddr23phy_reg [1630] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1630]_net ,
		/* ro_ddr23phy_reg [1629] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1629]_net ,
		/* ro_ddr23phy_reg [1628] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1628]_net ,
		/* ro_ddr23phy_reg [1627] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1627]_net ,
		/* ro_ddr23phy_reg [1626] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1626]_net ,
		/* ro_ddr23phy_reg [1625] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1625]_net ,
		/* ro_ddr23phy_reg [1624] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1624]_net ,
		/* ro_ddr23phy_reg [1623] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1623]_net ,
		/* ro_ddr23phy_reg [1622] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1622]_net ,
		/* ro_ddr23phy_reg [1621] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1621]_net ,
		/* ro_ddr23phy_reg [1620] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1620]_net ,
		/* ro_ddr23phy_reg [1619] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1619]_net ,
		/* ro_ddr23phy_reg [1618] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1618]_net ,
		/* ro_ddr23phy_reg [1617] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1617]_net ,
		/* ro_ddr23phy_reg [1616] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1616]_net ,
		/* ro_ddr23phy_reg [1615] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1615]_net ,
		/* ro_ddr23phy_reg [1614] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1614]_net ,
		/* ro_ddr23phy_reg [1613] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1613]_net ,
		/* ro_ddr23phy_reg [1612] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1612]_net ,
		/* ro_ddr23phy_reg [1611] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1611]_net ,
		/* ro_ddr23phy_reg [1610] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1610]_net ,
		/* ro_ddr23phy_reg [1609] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1609]_net ,
		/* ro_ddr23phy_reg [1608] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1608]_net ,
		/* ro_ddr23phy_reg [1607] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1607]_net ,
		/* ro_ddr23phy_reg [1606] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1606]_net ,
		/* ro_ddr23phy_reg [1605] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1605]_net ,
		/* ro_ddr23phy_reg [1604] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1604]_net ,
		/* ro_ddr23phy_reg [1603] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1603]_net ,
		/* ro_ddr23phy_reg [1602] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1602]_net ,
		/* ro_ddr23phy_reg [1601] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1601]_net ,
		/* ro_ddr23phy_reg [1600] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1600]_net ,
		/* ro_ddr23phy_reg [1599] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1599]_net ,
		/* ro_ddr23phy_reg [1598] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1598]_net ,
		/* ro_ddr23phy_reg [1597] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1597]_net ,
		/* ro_ddr23phy_reg [1596] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1596]_net ,
		/* ro_ddr23phy_reg [1595] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1595]_net ,
		/* ro_ddr23phy_reg [1594] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1594]_net ,
		/* ro_ddr23phy_reg [1593] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1593]_net ,
		/* ro_ddr23phy_reg [1592] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1592]_net ,
		/* ro_ddr23phy_reg [1591] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1591]_net ,
		/* ro_ddr23phy_reg [1590] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1590]_net ,
		/* ro_ddr23phy_reg [1589] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1589]_net ,
		/* ro_ddr23phy_reg [1588] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1588]_net ,
		/* ro_ddr23phy_reg [1587] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1587]_net ,
		/* ro_ddr23phy_reg [1586] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1586]_net ,
		/* ro_ddr23phy_reg [1585] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1585]_net ,
		/* ro_ddr23phy_reg [1584] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1584]_net ,
		/* ro_ddr23phy_reg [1583] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1583]_net ,
		/* ro_ddr23phy_reg [1582] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1582]_net ,
		/* ro_ddr23phy_reg [1581] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1581]_net ,
		/* ro_ddr23phy_reg [1580] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1580]_net ,
		/* ro_ddr23phy_reg [1579] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1579]_net ,
		/* ro_ddr23phy_reg [1578] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1578]_net ,
		/* ro_ddr23phy_reg [1577] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1577]_net ,
		/* ro_ddr23phy_reg [1576] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1576]_net ,
		/* ro_ddr23phy_reg [1575] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1575]_net ,
		/* ro_ddr23phy_reg [1574] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1574]_net ,
		/* ro_ddr23phy_reg [1573] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1573]_net ,
		/* ro_ddr23phy_reg [1572] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1572]_net ,
		/* ro_ddr23phy_reg [1571] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1571]_net ,
		/* ro_ddr23phy_reg [1570] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1570]_net ,
		/* ro_ddr23phy_reg [1569] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1569]_net ,
		/* ro_ddr23phy_reg [1568] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1568]_net ,
		/* ro_ddr23phy_reg [1567] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1567]_net ,
		/* ro_ddr23phy_reg [1566] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1566]_net ,
		/* ro_ddr23phy_reg [1565] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1565]_net ,
		/* ro_ddr23phy_reg [1564] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1564]_net ,
		/* ro_ddr23phy_reg [1563] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1563]_net ,
		/* ro_ddr23phy_reg [1562] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1562]_net ,
		/* ro_ddr23phy_reg [1561] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1561]_net ,
		/* ro_ddr23phy_reg [1560] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1560]_net ,
		/* ro_ddr23phy_reg [1559] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1559]_net ,
		/* ro_ddr23phy_reg [1558] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1558]_net ,
		/* ro_ddr23phy_reg [1557] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1557]_net ,
		/* ro_ddr23phy_reg [1556] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1556]_net ,
		/* ro_ddr23phy_reg [1555] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1555]_net ,
		/* ro_ddr23phy_reg [1554] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1554]_net ,
		/* ro_ddr23phy_reg [1553] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1553]_net ,
		/* ro_ddr23phy_reg [1552] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1552]_net ,
		/* ro_ddr23phy_reg [1551] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1551]_net ,
		/* ro_ddr23phy_reg [1550] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1550]_net ,
		/* ro_ddr23phy_reg [1549] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1549]_net ,
		/* ro_ddr23phy_reg [1548] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1548]_net ,
		/* ro_ddr23phy_reg [1547] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1547]_net ,
		/* ro_ddr23phy_reg [1546] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1546]_net ,
		/* ro_ddr23phy_reg [1545] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1545]_net ,
		/* ro_ddr23phy_reg [1544] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1544]_net ,
		/* ro_ddr23phy_reg [1543] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1543]_net ,
		/* ro_ddr23phy_reg [1542] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1542]_net ,
		/* ro_ddr23phy_reg [1541] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1541]_net ,
		/* ro_ddr23phy_reg [1540] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1540]_net ,
		/* ro_ddr23phy_reg [1539] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1539]_net ,
		/* ro_ddr23phy_reg [1538] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1538]_net ,
		/* ro_ddr23phy_reg [1537] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1537]_net ,
		/* ro_ddr23phy_reg [1536] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1536]_net ,
		/* ro_ddr23phy_reg [1535] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1535]_net ,
		/* ro_ddr23phy_reg [1534] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1534]_net ,
		/* ro_ddr23phy_reg [1533] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1533]_net ,
		/* ro_ddr23phy_reg [1532] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1532]_net ,
		/* ro_ddr23phy_reg [1531] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1531]_net ,
		/* ro_ddr23phy_reg [1530] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1530]_net ,
		/* ro_ddr23phy_reg [1529] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1529]_net ,
		/* ro_ddr23phy_reg [1528] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1528]_net ,
		/* ro_ddr23phy_reg [1527] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1527]_net ,
		/* ro_ddr23phy_reg [1526] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1526]_net ,
		/* ro_ddr23phy_reg [1525] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1525]_net ,
		/* ro_ddr23phy_reg [1524] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1524]_net ,
		/* ro_ddr23phy_reg [1523] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1523]_net ,
		/* ro_ddr23phy_reg [1522] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1522]_net ,
		/* ro_ddr23phy_reg [1521] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1521]_net ,
		/* ro_ddr23phy_reg [1520] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1520]_net ,
		/* ro_ddr23phy_reg [1519] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1519]_net ,
		/* ro_ddr23phy_reg [1518] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1518]_net ,
		/* ro_ddr23phy_reg [1517] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1517]_net ,
		/* ro_ddr23phy_reg [1516] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1516]_net ,
		/* ro_ddr23phy_reg [1515] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1515]_net ,
		/* ro_ddr23phy_reg [1514] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1514]_net ,
		/* ro_ddr23phy_reg [1513] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1513]_net ,
		/* ro_ddr23phy_reg [1512] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1512]_net ,
		/* ro_ddr23phy_reg [1511] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1511]_net ,
		/* ro_ddr23phy_reg [1510] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1510]_net ,
		/* ro_ddr23phy_reg [1509] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1509]_net ,
		/* ro_ddr23phy_reg [1508] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1508]_net ,
		/* ro_ddr23phy_reg [1507] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1507]_net ,
		/* ro_ddr23phy_reg [1506] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1506]_net ,
		/* ro_ddr23phy_reg [1505] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1505]_net ,
		/* ro_ddr23phy_reg [1504] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1504]_net ,
		/* ro_ddr23phy_reg [1503] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1503]_net ,
		/* ro_ddr23phy_reg [1502] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1502]_net ,
		/* ro_ddr23phy_reg [1501] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1501]_net ,
		/* ro_ddr23phy_reg [1500] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1500]_net ,
		/* ro_ddr23phy_reg [1499] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1499]_net ,
		/* ro_ddr23phy_reg [1498] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1498]_net ,
		/* ro_ddr23phy_reg [1497] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1497]_net ,
		/* ro_ddr23phy_reg [1496] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1496]_net ,
		/* ro_ddr23phy_reg [1495] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1495]_net ,
		/* ro_ddr23phy_reg [1494] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1494]_net ,
		/* ro_ddr23phy_reg [1493] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1493]_net ,
		/* ro_ddr23phy_reg [1492] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1492]_net ,
		/* ro_ddr23phy_reg [1491] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1491]_net ,
		/* ro_ddr23phy_reg [1490] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1490]_net ,
		/* ro_ddr23phy_reg [1489] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1489]_net ,
		/* ro_ddr23phy_reg [1488] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1488]_net ,
		/* ro_ddr23phy_reg [1487] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1487]_net ,
		/* ro_ddr23phy_reg [1486] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1486]_net ,
		/* ro_ddr23phy_reg [1485] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1485]_net ,
		/* ro_ddr23phy_reg [1484] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1484]_net ,
		/* ro_ddr23phy_reg [1483] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1483]_net ,
		/* ro_ddr23phy_reg [1482] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1482]_net ,
		/* ro_ddr23phy_reg [1481] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1481]_net ,
		/* ro_ddr23phy_reg [1480] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1480]_net ,
		/* ro_ddr23phy_reg [1479] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1479]_net ,
		/* ro_ddr23phy_reg [1478] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1478]_net ,
		/* ro_ddr23phy_reg [1477] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1477]_net ,
		/* ro_ddr23phy_reg [1476] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1476]_net ,
		/* ro_ddr23phy_reg [1475] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1475]_net ,
		/* ro_ddr23phy_reg [1474] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1474]_net ,
		/* ro_ddr23phy_reg [1473] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1473]_net ,
		/* ro_ddr23phy_reg [1472] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1472]_net ,
		/* ro_ddr23phy_reg [1471] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1471]_net ,
		/* ro_ddr23phy_reg [1470] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1470]_net ,
		/* ro_ddr23phy_reg [1469] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1469]_net ,
		/* ro_ddr23phy_reg [1468] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1468]_net ,
		/* ro_ddr23phy_reg [1467] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1467]_net ,
		/* ro_ddr23phy_reg [1466] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1466]_net ,
		/* ro_ddr23phy_reg [1465] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1465]_net ,
		/* ro_ddr23phy_reg [1464] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1464]_net ,
		/* ro_ddr23phy_reg [1463] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1463]_net ,
		/* ro_ddr23phy_reg [1462] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1462]_net ,
		/* ro_ddr23phy_reg [1461] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1461]_net ,
		/* ro_ddr23phy_reg [1460] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1460]_net ,
		/* ro_ddr23phy_reg [1459] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1459]_net ,
		/* ro_ddr23phy_reg [1458] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1458]_net ,
		/* ro_ddr23phy_reg [1457] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1457]_net ,
		/* ro_ddr23phy_reg [1456] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1456]_net ,
		/* ro_ddr23phy_reg [1455] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1455]_net ,
		/* ro_ddr23phy_reg [1454] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1454]_net ,
		/* ro_ddr23phy_reg [1453] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1453]_net ,
		/* ro_ddr23phy_reg [1452] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1452]_net ,
		/* ro_ddr23phy_reg [1451] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1451]_net ,
		/* ro_ddr23phy_reg [1450] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1450]_net ,
		/* ro_ddr23phy_reg [1449] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1449]_net ,
		/* ro_ddr23phy_reg [1448] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1448]_net ,
		/* ro_ddr23phy_reg [1447] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1447]_net ,
		/* ro_ddr23phy_reg [1446] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1446]_net ,
		/* ro_ddr23phy_reg [1445] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1445]_net ,
		/* ro_ddr23phy_reg [1444] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1444]_net ,
		/* ro_ddr23phy_reg [1443] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1443]_net ,
		/* ro_ddr23phy_reg [1442] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1442]_net ,
		/* ro_ddr23phy_reg [1441] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1441]_net ,
		/* ro_ddr23phy_reg [1440] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1440]_net ,
		/* ro_ddr23phy_reg [1439] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1439]_net ,
		/* ro_ddr23phy_reg [1438] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1438]_net ,
		/* ro_ddr23phy_reg [1437] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1437]_net ,
		/* ro_ddr23phy_reg [1436] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1436]_net ,
		/* ro_ddr23phy_reg [1435] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1435]_net ,
		/* ro_ddr23phy_reg [1434] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1434]_net ,
		/* ro_ddr23phy_reg [1433] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1433]_net ,
		/* ro_ddr23phy_reg [1432] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1432]_net ,
		/* ro_ddr23phy_reg [1431] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1431]_net ,
		/* ro_ddr23phy_reg [1430] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1430]_net ,
		/* ro_ddr23phy_reg [1429] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1429]_net ,
		/* ro_ddr23phy_reg [1428] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1428]_net ,
		/* ro_ddr23phy_reg [1427] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1427]_net ,
		/* ro_ddr23phy_reg [1426] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1426]_net ,
		/* ro_ddr23phy_reg [1425] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1425]_net ,
		/* ro_ddr23phy_reg [1424] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1424]_net ,
		/* ro_ddr23phy_reg [1423] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1423]_net ,
		/* ro_ddr23phy_reg [1422] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1422]_net ,
		/* ro_ddr23phy_reg [1421] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1421]_net ,
		/* ro_ddr23phy_reg [1420] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1420]_net ,
		/* ro_ddr23phy_reg [1419] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1419]_net ,
		/* ro_ddr23phy_reg [1418] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1418]_net ,
		/* ro_ddr23phy_reg [1417] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1417]_net ,
		/* ro_ddr23phy_reg [1416] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1416]_net ,
		/* ro_ddr23phy_reg [1415] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1415]_net ,
		/* ro_ddr23phy_reg [1414] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1414]_net ,
		/* ro_ddr23phy_reg [1413] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1413]_net ,
		/* ro_ddr23phy_reg [1412] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1412]_net ,
		/* ro_ddr23phy_reg [1411] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1411]_net ,
		/* ro_ddr23phy_reg [1410] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1410]_net ,
		/* ro_ddr23phy_reg [1409] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1409]_net ,
		/* ro_ddr23phy_reg [1408] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1408]_net ,
		/* ro_ddr23phy_reg [1407] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1407]_net ,
		/* ro_ddr23phy_reg [1406] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1406]_net ,
		/* ro_ddr23phy_reg [1405] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1405]_net ,
		/* ro_ddr23phy_reg [1404] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1404]_net ,
		/* ro_ddr23phy_reg [1403] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1403]_net ,
		/* ro_ddr23phy_reg [1402] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1402]_net ,
		/* ro_ddr23phy_reg [1401] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1401]_net ,
		/* ro_ddr23phy_reg [1400] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1400]_net ,
		/* ro_ddr23phy_reg [1399] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1399]_net ,
		/* ro_ddr23phy_reg [1398] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1398]_net ,
		/* ro_ddr23phy_reg [1397] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1397]_net ,
		/* ro_ddr23phy_reg [1396] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1396]_net ,
		/* ro_ddr23phy_reg [1395] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1395]_net ,
		/* ro_ddr23phy_reg [1394] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1394]_net ,
		/* ro_ddr23phy_reg [1393] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1393]_net ,
		/* ro_ddr23phy_reg [1392] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1392]_net ,
		/* ro_ddr23phy_reg [1391] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1391]_net ,
		/* ro_ddr23phy_reg [1390] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1390]_net ,
		/* ro_ddr23phy_reg [1389] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1389]_net ,
		/* ro_ddr23phy_reg [1388] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1388]_net ,
		/* ro_ddr23phy_reg [1387] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1387]_net ,
		/* ro_ddr23phy_reg [1386] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1386]_net ,
		/* ro_ddr23phy_reg [1385] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1385]_net ,
		/* ro_ddr23phy_reg [1384] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1384]_net ,
		/* ro_ddr23phy_reg [1383] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1383]_net ,
		/* ro_ddr23phy_reg [1382] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1382]_net ,
		/* ro_ddr23phy_reg [1381] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1381]_net ,
		/* ro_ddr23phy_reg [1380] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1380]_net ,
		/* ro_ddr23phy_reg [1379] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1379]_net ,
		/* ro_ddr23phy_reg [1378] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1378]_net ,
		/* ro_ddr23phy_reg [1377] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1377]_net ,
		/* ro_ddr23phy_reg [1376] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1376]_net ,
		/* ro_ddr23phy_reg [1375] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1375]_net ,
		/* ro_ddr23phy_reg [1374] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1374]_net ,
		/* ro_ddr23phy_reg [1373] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1373]_net ,
		/* ro_ddr23phy_reg [1372] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1372]_net ,
		/* ro_ddr23phy_reg [1371] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1371]_net ,
		/* ro_ddr23phy_reg [1370] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1370]_net ,
		/* ro_ddr23phy_reg [1369] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1369]_net ,
		/* ro_ddr23phy_reg [1368] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1368]_net ,
		/* ro_ddr23phy_reg [1367] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1367]_net ,
		/* ro_ddr23phy_reg [1366] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1366]_net ,
		/* ro_ddr23phy_reg [1365] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1365]_net ,
		/* ro_ddr23phy_reg [1364] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1364]_net ,
		/* ro_ddr23phy_reg [1363] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1363]_net ,
		/* ro_ddr23phy_reg [1362] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1362]_net ,
		/* ro_ddr23phy_reg [1361] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1361]_net ,
		/* ro_ddr23phy_reg [1360] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1360]_net ,
		/* ro_ddr23phy_reg [1359] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1359]_net ,
		/* ro_ddr23phy_reg [1358] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1358]_net ,
		/* ro_ddr23phy_reg [1357] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1357]_net ,
		/* ro_ddr23phy_reg [1356] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1356]_net ,
		/* ro_ddr23phy_reg [1355] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1355]_net ,
		/* ro_ddr23phy_reg [1354] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1354]_net ,
		/* ro_ddr23phy_reg [1353] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1353]_net ,
		/* ro_ddr23phy_reg [1352] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1352]_net ,
		/* ro_ddr23phy_reg [1351] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1351]_net ,
		/* ro_ddr23phy_reg [1350] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1350]_net ,
		/* ro_ddr23phy_reg [1349] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1349]_net ,
		/* ro_ddr23phy_reg [1348] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1348]_net ,
		/* ro_ddr23phy_reg [1347] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1347]_net ,
		/* ro_ddr23phy_reg [1346] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1346]_net ,
		/* ro_ddr23phy_reg [1345] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1345]_net ,
		/* ro_ddr23phy_reg [1344] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1344]_net ,
		/* ro_ddr23phy_reg [1343] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1343]_net ,
		/* ro_ddr23phy_reg [1342] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1342]_net ,
		/* ro_ddr23phy_reg [1341] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1341]_net ,
		/* ro_ddr23phy_reg [1340] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1340]_net ,
		/* ro_ddr23phy_reg [1339] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1339]_net ,
		/* ro_ddr23phy_reg [1338] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1338]_net ,
		/* ro_ddr23phy_reg [1337] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1337]_net ,
		/* ro_ddr23phy_reg [1336] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1336]_net ,
		/* ro_ddr23phy_reg [1335] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1335]_net ,
		/* ro_ddr23phy_reg [1334] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1334]_net ,
		/* ro_ddr23phy_reg [1333] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1333]_net ,
		/* ro_ddr23phy_reg [1332] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1332]_net ,
		/* ro_ddr23phy_reg [1331] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1331]_net ,
		/* ro_ddr23phy_reg [1330] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1330]_net ,
		/* ro_ddr23phy_reg [1329] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1329]_net ,
		/* ro_ddr23phy_reg [1328] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1328]_net ,
		/* ro_ddr23phy_reg [1327] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1327]_net ,
		/* ro_ddr23phy_reg [1326] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1326]_net ,
		/* ro_ddr23phy_reg [1325] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1325]_net ,
		/* ro_ddr23phy_reg [1324] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1324]_net ,
		/* ro_ddr23phy_reg [1323] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1323]_net ,
		/* ro_ddr23phy_reg [1322] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1322]_net ,
		/* ro_ddr23phy_reg [1321] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1321]_net ,
		/* ro_ddr23phy_reg [1320] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1320]_net ,
		/* ro_ddr23phy_reg [1319] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1319]_net ,
		/* ro_ddr23phy_reg [1318] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1318]_net ,
		/* ro_ddr23phy_reg [1317] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1317]_net ,
		/* ro_ddr23phy_reg [1316] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1316]_net ,
		/* ro_ddr23phy_reg [1315] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1315]_net ,
		/* ro_ddr23phy_reg [1314] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1314]_net ,
		/* ro_ddr23phy_reg [1313] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1313]_net ,
		/* ro_ddr23phy_reg [1312] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1312]_net ,
		/* ro_ddr23phy_reg [1311] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1311]_net ,
		/* ro_ddr23phy_reg [1310] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1310]_net ,
		/* ro_ddr23phy_reg [1309] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1309]_net ,
		/* ro_ddr23phy_reg [1308] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1308]_net ,
		/* ro_ddr23phy_reg [1307] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1307]_net ,
		/* ro_ddr23phy_reg [1306] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1306]_net ,
		/* ro_ddr23phy_reg [1305] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1305]_net ,
		/* ro_ddr23phy_reg [1304] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1304]_net ,
		/* ro_ddr23phy_reg [1303] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1303]_net ,
		/* ro_ddr23phy_reg [1302] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1302]_net ,
		/* ro_ddr23phy_reg [1301] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1301]_net ,
		/* ro_ddr23phy_reg [1300] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1300]_net ,
		/* ro_ddr23phy_reg [1299] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1299]_net ,
		/* ro_ddr23phy_reg [1298] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1298]_net ,
		/* ro_ddr23phy_reg [1297] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1297]_net ,
		/* ro_ddr23phy_reg [1296] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1296]_net ,
		/* ro_ddr23phy_reg [1295] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1295]_net ,
		/* ro_ddr23phy_reg [1294] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1294]_net ,
		/* ro_ddr23phy_reg [1293] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1293]_net ,
		/* ro_ddr23phy_reg [1292] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1292]_net ,
		/* ro_ddr23phy_reg [1291] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1291]_net ,
		/* ro_ddr23phy_reg [1290] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1290]_net ,
		/* ro_ddr23phy_reg [1289] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1289]_net ,
		/* ro_ddr23phy_reg [1288] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1288]_net ,
		/* ro_ddr23phy_reg [1287] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1287]_net ,
		/* ro_ddr23phy_reg [1286] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1286]_net ,
		/* ro_ddr23phy_reg [1285] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1285]_net ,
		/* ro_ddr23phy_reg [1284] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1284]_net ,
		/* ro_ddr23phy_reg [1283] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1283]_net ,
		/* ro_ddr23phy_reg [1282] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1282]_net ,
		/* ro_ddr23phy_reg [1281] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1281]_net ,
		/* ro_ddr23phy_reg [1280] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1280]_net ,
		/* ro_ddr23phy_reg [1279] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1279]_net ,
		/* ro_ddr23phy_reg [1278] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1278]_net ,
		/* ro_ddr23phy_reg [1277] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1277]_net ,
		/* ro_ddr23phy_reg [1276] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1276]_net ,
		/* ro_ddr23phy_reg [1275] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1275]_net ,
		/* ro_ddr23phy_reg [1274] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1274]_net ,
		/* ro_ddr23phy_reg [1273] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1273]_net ,
		/* ro_ddr23phy_reg [1272] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1272]_net ,
		/* ro_ddr23phy_reg [1271] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1271]_net ,
		/* ro_ddr23phy_reg [1270] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1270]_net ,
		/* ro_ddr23phy_reg [1269] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1269]_net ,
		/* ro_ddr23phy_reg [1268] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1268]_net ,
		/* ro_ddr23phy_reg [1267] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1267]_net ,
		/* ro_ddr23phy_reg [1266] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1266]_net ,
		/* ro_ddr23phy_reg [1265] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1265]_net ,
		/* ro_ddr23phy_reg [1264] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1264]_net ,
		/* ro_ddr23phy_reg [1263] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1263]_net ,
		/* ro_ddr23phy_reg [1262] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1262]_net ,
		/* ro_ddr23phy_reg [1261] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1261]_net ,
		/* ro_ddr23phy_reg [1260] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1260]_net ,
		/* ro_ddr23phy_reg [1259] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1259]_net ,
		/* ro_ddr23phy_reg [1258] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1258]_net ,
		/* ro_ddr23phy_reg [1257] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1257]_net ,
		/* ro_ddr23phy_reg [1256] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1256]_net ,
		/* ro_ddr23phy_reg [1255] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1255]_net ,
		/* ro_ddr23phy_reg [1254] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1254]_net ,
		/* ro_ddr23phy_reg [1253] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1253]_net ,
		/* ro_ddr23phy_reg [1252] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1252]_net ,
		/* ro_ddr23phy_reg [1251] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1251]_net ,
		/* ro_ddr23phy_reg [1250] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1250]_net ,
		/* ro_ddr23phy_reg [1249] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1249]_net ,
		/* ro_ddr23phy_reg [1248] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1248]_net ,
		/* ro_ddr23phy_reg [1247] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1247]_net ,
		/* ro_ddr23phy_reg [1246] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1246]_net ,
		/* ro_ddr23phy_reg [1245] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1245]_net ,
		/* ro_ddr23phy_reg [1244] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1244]_net ,
		/* ro_ddr23phy_reg [1243] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1243]_net ,
		/* ro_ddr23phy_reg [1242] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1242]_net ,
		/* ro_ddr23phy_reg [1241] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1241]_net ,
		/* ro_ddr23phy_reg [1240] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1240]_net ,
		/* ro_ddr23phy_reg [1239] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1239]_net ,
		/* ro_ddr23phy_reg [1238] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1238]_net ,
		/* ro_ddr23phy_reg [1237] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1237]_net ,
		/* ro_ddr23phy_reg [1236] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1236]_net ,
		/* ro_ddr23phy_reg [1235] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1235]_net ,
		/* ro_ddr23phy_reg [1234] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1234]_net ,
		/* ro_ddr23phy_reg [1233] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1233]_net ,
		/* ro_ddr23phy_reg [1232] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1232]_net ,
		/* ro_ddr23phy_reg [1231] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1231]_net ,
		/* ro_ddr23phy_reg [1230] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1230]_net ,
		/* ro_ddr23phy_reg [1229] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1229]_net ,
		/* ro_ddr23phy_reg [1228] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1228]_net ,
		/* ro_ddr23phy_reg [1227] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1227]_net ,
		/* ro_ddr23phy_reg [1226] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1226]_net ,
		/* ro_ddr23phy_reg [1225] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1225]_net ,
		/* ro_ddr23phy_reg [1224] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1224]_net ,
		/* ro_ddr23phy_reg [1223] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1223]_net ,
		/* ro_ddr23phy_reg [1222] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1222]_net ,
		/* ro_ddr23phy_reg [1221] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1221]_net ,
		/* ro_ddr23phy_reg [1220] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1220]_net ,
		/* ro_ddr23phy_reg [1219] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1219]_net ,
		/* ro_ddr23phy_reg [1218] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1218]_net ,
		/* ro_ddr23phy_reg [1217] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1217]_net ,
		/* ro_ddr23phy_reg [1216] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1216]_net ,
		/* ro_ddr23phy_reg [1215] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1215]_net ,
		/* ro_ddr23phy_reg [1214] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1214]_net ,
		/* ro_ddr23phy_reg [1213] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1213]_net ,
		/* ro_ddr23phy_reg [1212] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1212]_net ,
		/* ro_ddr23phy_reg [1211] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1211]_net ,
		/* ro_ddr23phy_reg [1210] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1210]_net ,
		/* ro_ddr23phy_reg [1209] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1209]_net ,
		/* ro_ddr23phy_reg [1208] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1208]_net ,
		/* ro_ddr23phy_reg [1207] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1207]_net ,
		/* ro_ddr23phy_reg [1206] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1206]_net ,
		/* ro_ddr23phy_reg [1205] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1205]_net ,
		/* ro_ddr23phy_reg [1204] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1204]_net ,
		/* ro_ddr23phy_reg [1203] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1203]_net ,
		/* ro_ddr23phy_reg [1202] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1202]_net ,
		/* ro_ddr23phy_reg [1201] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1201]_net ,
		/* ro_ddr23phy_reg [1200] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1200]_net ,
		/* ro_ddr23phy_reg [1199] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1199]_net ,
		/* ro_ddr23phy_reg [1198] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1198]_net ,
		/* ro_ddr23phy_reg [1197] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1197]_net ,
		/* ro_ddr23phy_reg [1196] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1196]_net ,
		/* ro_ddr23phy_reg [1195] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1195]_net ,
		/* ro_ddr23phy_reg [1194] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1194]_net ,
		/* ro_ddr23phy_reg [1193] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1193]_net ,
		/* ro_ddr23phy_reg [1192] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1192]_net ,
		/* ro_ddr23phy_reg [1191] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1191]_net ,
		/* ro_ddr23phy_reg [1190] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1190]_net ,
		/* ro_ddr23phy_reg [1189] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1189]_net ,
		/* ro_ddr23phy_reg [1188] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1188]_net ,
		/* ro_ddr23phy_reg [1187] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1187]_net ,
		/* ro_ddr23phy_reg [1186] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1186]_net ,
		/* ro_ddr23phy_reg [1185] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1185]_net ,
		/* ro_ddr23phy_reg [1184] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1184]_net ,
		/* ro_ddr23phy_reg [1183] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1183]_net ,
		/* ro_ddr23phy_reg [1182] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1182]_net ,
		/* ro_ddr23phy_reg [1181] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1181]_net ,
		/* ro_ddr23phy_reg [1180] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1180]_net ,
		/* ro_ddr23phy_reg [1179] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1179]_net ,
		/* ro_ddr23phy_reg [1178] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1178]_net ,
		/* ro_ddr23phy_reg [1177] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1177]_net ,
		/* ro_ddr23phy_reg [1176] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1176]_net ,
		/* ro_ddr23phy_reg [1175] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1175]_net ,
		/* ro_ddr23phy_reg [1174] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1174]_net ,
		/* ro_ddr23phy_reg [1173] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1173]_net ,
		/* ro_ddr23phy_reg [1172] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1172]_net ,
		/* ro_ddr23phy_reg [1171] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1171]_net ,
		/* ro_ddr23phy_reg [1170] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1170]_net ,
		/* ro_ddr23phy_reg [1169] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1169]_net ,
		/* ro_ddr23phy_reg [1168] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1168]_net ,
		/* ro_ddr23phy_reg [1167] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1167]_net ,
		/* ro_ddr23phy_reg [1166] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1166]_net ,
		/* ro_ddr23phy_reg [1165] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1165]_net ,
		/* ro_ddr23phy_reg [1164] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1164]_net ,
		/* ro_ddr23phy_reg [1163] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1163]_net ,
		/* ro_ddr23phy_reg [1162] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1162]_net ,
		/* ro_ddr23phy_reg [1161] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1161]_net ,
		/* ro_ddr23phy_reg [1160] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1160]_net ,
		/* ro_ddr23phy_reg [1159] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1159]_net ,
		/* ro_ddr23phy_reg [1158] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1158]_net ,
		/* ro_ddr23phy_reg [1157] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1157]_net ,
		/* ro_ddr23phy_reg [1156] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1156]_net ,
		/* ro_ddr23phy_reg [1155] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1155]_net ,
		/* ro_ddr23phy_reg [1154] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1154]_net ,
		/* ro_ddr23phy_reg [1153] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1153]_net ,
		/* ro_ddr23phy_reg [1152] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1152]_net ,
		/* ro_ddr23phy_reg [1151] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1151]_net ,
		/* ro_ddr23phy_reg [1150] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1150]_net ,
		/* ro_ddr23phy_reg [1149] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1149]_net ,
		/* ro_ddr23phy_reg [1148] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1148]_net ,
		/* ro_ddr23phy_reg [1147] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1147]_net ,
		/* ro_ddr23phy_reg [1146] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1146]_net ,
		/* ro_ddr23phy_reg [1145] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1145]_net ,
		/* ro_ddr23phy_reg [1144] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1144]_net ,
		/* ro_ddr23phy_reg [1143] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1143]_net ,
		/* ro_ddr23phy_reg [1142] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1142]_net ,
		/* ro_ddr23phy_reg [1141] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1141]_net ,
		/* ro_ddr23phy_reg [1140] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1140]_net ,
		/* ro_ddr23phy_reg [1139] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1139]_net ,
		/* ro_ddr23phy_reg [1138] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1138]_net ,
		/* ro_ddr23phy_reg [1137] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1137]_net ,
		/* ro_ddr23phy_reg [1136] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1136]_net ,
		/* ro_ddr23phy_reg [1135] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1135]_net ,
		/* ro_ddr23phy_reg [1134] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1134]_net ,
		/* ro_ddr23phy_reg [1133] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1133]_net ,
		/* ro_ddr23phy_reg [1132] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1132]_net ,
		/* ro_ddr23phy_reg [1131] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1131]_net ,
		/* ro_ddr23phy_reg [1130] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1130]_net ,
		/* ro_ddr23phy_reg [1129] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1129]_net ,
		/* ro_ddr23phy_reg [1128] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1128]_net ,
		/* ro_ddr23phy_reg [1127] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1127]_net ,
		/* ro_ddr23phy_reg [1126] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1126]_net ,
		/* ro_ddr23phy_reg [1125] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1125]_net ,
		/* ro_ddr23phy_reg [1124] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1124]_net ,
		/* ro_ddr23phy_reg [1123] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1123]_net ,
		/* ro_ddr23phy_reg [1122] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1122]_net ,
		/* ro_ddr23phy_reg [1121] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1121]_net ,
		/* ro_ddr23phy_reg [1120] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1120]_net ,
		/* ro_ddr23phy_reg [1119] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1119]_net ,
		/* ro_ddr23phy_reg [1118] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1118]_net ,
		/* ro_ddr23phy_reg [1117] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1117]_net ,
		/* ro_ddr23phy_reg [1116] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1116]_net ,
		/* ro_ddr23phy_reg [1115] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1115]_net ,
		/* ro_ddr23phy_reg [1114] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1114]_net ,
		/* ro_ddr23phy_reg [1113] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1113]_net ,
		/* ro_ddr23phy_reg [1112] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1112]_net ,
		/* ro_ddr23phy_reg [1111] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1111]_net ,
		/* ro_ddr23phy_reg [1110] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1110]_net ,
		/* ro_ddr23phy_reg [1109] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1109]_net ,
		/* ro_ddr23phy_reg [1108] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1108]_net ,
		/* ro_ddr23phy_reg [1107] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1107]_net ,
		/* ro_ddr23phy_reg [1106] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1106]_net ,
		/* ro_ddr23phy_reg [1105] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1105]_net ,
		/* ro_ddr23phy_reg [1104] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1104]_net ,
		/* ro_ddr23phy_reg [1103] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1103]_net ,
		/* ro_ddr23phy_reg [1102] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1102]_net ,
		/* ro_ddr23phy_reg [1101] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1101]_net ,
		/* ro_ddr23phy_reg [1100] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1100]_net ,
		/* ro_ddr23phy_reg [1099] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1099]_net ,
		/* ro_ddr23phy_reg [1098] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1098]_net ,
		/* ro_ddr23phy_reg [1097] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1097]_net ,
		/* ro_ddr23phy_reg [1096] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1096]_net ,
		/* ro_ddr23phy_reg [1095] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1095]_net ,
		/* ro_ddr23phy_reg [1094] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1094]_net ,
		/* ro_ddr23phy_reg [1093] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1093]_net ,
		/* ro_ddr23phy_reg [1092] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1092]_net ,
		/* ro_ddr23phy_reg [1091] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1091]_net ,
		/* ro_ddr23phy_reg [1090] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1090]_net ,
		/* ro_ddr23phy_reg [1089] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1089]_net ,
		/* ro_ddr23phy_reg [1088] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1088]_net ,
		/* ro_ddr23phy_reg [1087] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1087]_net ,
		/* ro_ddr23phy_reg [1086] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1086]_net ,
		/* ro_ddr23phy_reg [1085] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1085]_net ,
		/* ro_ddr23phy_reg [1084] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1084]_net ,
		/* ro_ddr23phy_reg [1083] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1083]_net ,
		/* ro_ddr23phy_reg [1082] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1082]_net ,
		/* ro_ddr23phy_reg [1081] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1081]_net ,
		/* ro_ddr23phy_reg [1080] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1080]_net ,
		/* ro_ddr23phy_reg [1079] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1079]_net ,
		/* ro_ddr23phy_reg [1078] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1078]_net ,
		/* ro_ddr23phy_reg [1077] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1077]_net ,
		/* ro_ddr23phy_reg [1076] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1076]_net ,
		/* ro_ddr23phy_reg [1075] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1075]_net ,
		/* ro_ddr23phy_reg [1074] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1074]_net ,
		/* ro_ddr23phy_reg [1073] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1073]_net ,
		/* ro_ddr23phy_reg [1072] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1072]_net ,
		/* ro_ddr23phy_reg [1071] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1071]_net ,
		/* ro_ddr23phy_reg [1070] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1070]_net ,
		/* ro_ddr23phy_reg [1069] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1069]_net ,
		/* ro_ddr23phy_reg [1068] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1068]_net ,
		/* ro_ddr23phy_reg [1067] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1067]_net ,
		/* ro_ddr23phy_reg [1066] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1066]_net ,
		/* ro_ddr23phy_reg [1065] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1065]_net ,
		/* ro_ddr23phy_reg [1064] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1064]_net ,
		/* ro_ddr23phy_reg [1063] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1063]_net ,
		/* ro_ddr23phy_reg [1062] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1062]_net ,
		/* ro_ddr23phy_reg [1061] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1061]_net ,
		/* ro_ddr23phy_reg [1060] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1060]_net ,
		/* ro_ddr23phy_reg [1059] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1059]_net ,
		/* ro_ddr23phy_reg [1058] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1058]_net ,
		/* ro_ddr23phy_reg [1057] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1057]_net ,
		/* ro_ddr23phy_reg [1056] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1056]_net ,
		/* ro_ddr23phy_reg [1055] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1055]_net ,
		/* ro_ddr23phy_reg [1054] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1054]_net ,
		/* ro_ddr23phy_reg [1053] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1053]_net ,
		/* ro_ddr23phy_reg [1052] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1052]_net ,
		/* ro_ddr23phy_reg [1051] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1051]_net ,
		/* ro_ddr23phy_reg [1050] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1050]_net ,
		/* ro_ddr23phy_reg [1049] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1049]_net ,
		/* ro_ddr23phy_reg [1048] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1048]_net ,
		/* ro_ddr23phy_reg [1047] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1047]_net ,
		/* ro_ddr23phy_reg [1046] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1046]_net ,
		/* ro_ddr23phy_reg [1045] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1045]_net ,
		/* ro_ddr23phy_reg [1044] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1044]_net ,
		/* ro_ddr23phy_reg [1043] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1043]_net ,
		/* ro_ddr23phy_reg [1042] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1042]_net ,
		/* ro_ddr23phy_reg [1041] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1041]_net ,
		/* ro_ddr23phy_reg [1040] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1040]_net ,
		/* ro_ddr23phy_reg [1039] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1039]_net ,
		/* ro_ddr23phy_reg [1038] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1038]_net ,
		/* ro_ddr23phy_reg [1037] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1037]_net ,
		/* ro_ddr23phy_reg [1036] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1036]_net ,
		/* ro_ddr23phy_reg [1035] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1035]_net ,
		/* ro_ddr23phy_reg [1034] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1034]_net ,
		/* ro_ddr23phy_reg [1033] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1033]_net ,
		/* ro_ddr23phy_reg [1032] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1032]_net ,
		/* ro_ddr23phy_reg [1031] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1031]_net ,
		/* ro_ddr23phy_reg [1030] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1030]_net ,
		/* ro_ddr23phy_reg [1029] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1029]_net ,
		/* ro_ddr23phy_reg [1028] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1028]_net ,
		/* ro_ddr23phy_reg [1027] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1027]_net ,
		/* ro_ddr23phy_reg [1026] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1026]_net ,
		/* ro_ddr23phy_reg [1025] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1025]_net ,
		/* ro_ddr23phy_reg [1024] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1024]_net ,
		/* ro_ddr23phy_reg [1023] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1023]_net ,
		/* ro_ddr23phy_reg [1022] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1022]_net ,
		/* ro_ddr23phy_reg [1021] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1021]_net ,
		/* ro_ddr23phy_reg [1020] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1020]_net ,
		/* ro_ddr23phy_reg [1019] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1019]_net ,
		/* ro_ddr23phy_reg [1018] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1018]_net ,
		/* ro_ddr23phy_reg [1017] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1017]_net ,
		/* ro_ddr23phy_reg [1016] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1016]_net ,
		/* ro_ddr23phy_reg [1015] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1015]_net ,
		/* ro_ddr23phy_reg [1014] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1014]_net ,
		/* ro_ddr23phy_reg [1013] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1013]_net ,
		/* ro_ddr23phy_reg [1012] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1012]_net ,
		/* ro_ddr23phy_reg [1011] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1011]_net ,
		/* ro_ddr23phy_reg [1010] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1010]_net ,
		/* ro_ddr23phy_reg [1009] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1009]_net ,
		/* ro_ddr23phy_reg [1008] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1008]_net ,
		/* ro_ddr23phy_reg [1007] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1007]_net ,
		/* ro_ddr23phy_reg [1006] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1006]_net ,
		/* ro_ddr23phy_reg [1005] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1005]_net ,
		/* ro_ddr23phy_reg [1004] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1004]_net ,
		/* ro_ddr23phy_reg [1003] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1003]_net ,
		/* ro_ddr23phy_reg [1002] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1002]_net ,
		/* ro_ddr23phy_reg [1001] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1001]_net ,
		/* ro_ddr23phy_reg [1000] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1000]_net ,
		/* ro_ddr23phy_reg [999] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[999]_net ,
		/* ro_ddr23phy_reg [998] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[998]_net ,
		/* ro_ddr23phy_reg [997] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[997]_net ,
		/* ro_ddr23phy_reg [996] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[996]_net ,
		/* ro_ddr23phy_reg [995] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[995]_net ,
		/* ro_ddr23phy_reg [994] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[994]_net ,
		/* ro_ddr23phy_reg [993] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[993]_net ,
		/* ro_ddr23phy_reg [992] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[992]_net ,
		/* ro_ddr23phy_reg [991] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[991]_net ,
		/* ro_ddr23phy_reg [990] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[990]_net ,
		/* ro_ddr23phy_reg [989] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[989]_net ,
		/* ro_ddr23phy_reg [988] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[988]_net ,
		/* ro_ddr23phy_reg [987] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[987]_net ,
		/* ro_ddr23phy_reg [986] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[986]_net ,
		/* ro_ddr23phy_reg [985] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[985]_net ,
		/* ro_ddr23phy_reg [984] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[984]_net ,
		/* ro_ddr23phy_reg [983] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[983]_net ,
		/* ro_ddr23phy_reg [982] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[982]_net ,
		/* ro_ddr23phy_reg [981] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[981]_net ,
		/* ro_ddr23phy_reg [980] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[980]_net ,
		/* ro_ddr23phy_reg [979] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[979]_net ,
		/* ro_ddr23phy_reg [978] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[978]_net ,
		/* ro_ddr23phy_reg [977] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[977]_net ,
		/* ro_ddr23phy_reg [976] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[976]_net ,
		/* ro_ddr23phy_reg [975] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[975]_net ,
		/* ro_ddr23phy_reg [974] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[974]_net ,
		/* ro_ddr23phy_reg [973] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[973]_net ,
		/* ro_ddr23phy_reg [972] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[972]_net ,
		/* ro_ddr23phy_reg [971] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[971]_net ,
		/* ro_ddr23phy_reg [970] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[970]_net ,
		/* ro_ddr23phy_reg [969] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[969]_net ,
		/* ro_ddr23phy_reg [968] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[968]_net ,
		/* ro_ddr23phy_reg [967] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[967]_net ,
		/* ro_ddr23phy_reg [966] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[966]_net ,
		/* ro_ddr23phy_reg [965] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[965]_net ,
		/* ro_ddr23phy_reg [964] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[964]_net ,
		/* ro_ddr23phy_reg [963] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[963]_net ,
		/* ro_ddr23phy_reg [962] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[962]_net ,
		/* ro_ddr23phy_reg [961] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[961]_net ,
		/* ro_ddr23phy_reg [960] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[960]_net ,
		/* ro_ddr23phy_reg [959] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[959]_net ,
		/* ro_ddr23phy_reg [958] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[958]_net ,
		/* ro_ddr23phy_reg [957] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[957]_net ,
		/* ro_ddr23phy_reg [956] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[956]_net ,
		/* ro_ddr23phy_reg [955] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[955]_net ,
		/* ro_ddr23phy_reg [954] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[954]_net ,
		/* ro_ddr23phy_reg [953] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[953]_net ,
		/* ro_ddr23phy_reg [952] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[952]_net ,
		/* ro_ddr23phy_reg [951] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[951]_net ,
		/* ro_ddr23phy_reg [950] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[950]_net ,
		/* ro_ddr23phy_reg [949] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[949]_net ,
		/* ro_ddr23phy_reg [948] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[948]_net ,
		/* ro_ddr23phy_reg [947] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[947]_net ,
		/* ro_ddr23phy_reg [946] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[946]_net ,
		/* ro_ddr23phy_reg [945] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[945]_net ,
		/* ro_ddr23phy_reg [944] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[944]_net ,
		/* ro_ddr23phy_reg [943] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[943]_net ,
		/* ro_ddr23phy_reg [942] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[942]_net ,
		/* ro_ddr23phy_reg [941] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[941]_net ,
		/* ro_ddr23phy_reg [940] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[940]_net ,
		/* ro_ddr23phy_reg [939] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[939]_net ,
		/* ro_ddr23phy_reg [938] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[938]_net ,
		/* ro_ddr23phy_reg [937] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[937]_net ,
		/* ro_ddr23phy_reg [936] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[936]_net ,
		/* ro_ddr23phy_reg [935] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[935]_net ,
		/* ro_ddr23phy_reg [934] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[934]_net ,
		/* ro_ddr23phy_reg [933] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[933]_net ,
		/* ro_ddr23phy_reg [932] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[932]_net ,
		/* ro_ddr23phy_reg [931] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[931]_net ,
		/* ro_ddr23phy_reg [930] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[930]_net ,
		/* ro_ddr23phy_reg [929] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[929]_net ,
		/* ro_ddr23phy_reg [928] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[928]_net ,
		/* ro_ddr23phy_reg [927] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[927]_net ,
		/* ro_ddr23phy_reg [926] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[926]_net ,
		/* ro_ddr23phy_reg [925] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[925]_net ,
		/* ro_ddr23phy_reg [924] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[924]_net ,
		/* ro_ddr23phy_reg [923] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[923]_net ,
		/* ro_ddr23phy_reg [922] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[922]_net ,
		/* ro_ddr23phy_reg [921] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[921]_net ,
		/* ro_ddr23phy_reg [920] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[920]_net ,
		/* ro_ddr23phy_reg [919] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[919]_net ,
		/* ro_ddr23phy_reg [918] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[918]_net ,
		/* ro_ddr23phy_reg [917] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[917]_net ,
		/* ro_ddr23phy_reg [916] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[916]_net ,
		/* ro_ddr23phy_reg [915] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[915]_net ,
		/* ro_ddr23phy_reg [914] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[914]_net ,
		/* ro_ddr23phy_reg [913] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[913]_net ,
		/* ro_ddr23phy_reg [912] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[912]_net ,
		/* ro_ddr23phy_reg [911] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[911]_net ,
		/* ro_ddr23phy_reg [910] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[910]_net ,
		/* ro_ddr23phy_reg [909] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[909]_net ,
		/* ro_ddr23phy_reg [908] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[908]_net ,
		/* ro_ddr23phy_reg [907] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[907]_net ,
		/* ro_ddr23phy_reg [906] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[906]_net ,
		/* ro_ddr23phy_reg [905] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[905]_net ,
		/* ro_ddr23phy_reg [904] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[904]_net ,
		/* ro_ddr23phy_reg [903] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[903]_net ,
		/* ro_ddr23phy_reg [902] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[902]_net ,
		/* ro_ddr23phy_reg [901] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[901]_net ,
		/* ro_ddr23phy_reg [900] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[900]_net ,
		/* ro_ddr23phy_reg [899] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[899]_net ,
		/* ro_ddr23phy_reg [898] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[898]_net ,
		/* ro_ddr23phy_reg [897] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[897]_net ,
		/* ro_ddr23phy_reg [896] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[896]_net ,
		/* ro_ddr23phy_reg [895] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[895]_net ,
		/* ro_ddr23phy_reg [894] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[894]_net ,
		/* ro_ddr23phy_reg [893] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[893]_net ,
		/* ro_ddr23phy_reg [892] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[892]_net ,
		/* ro_ddr23phy_reg [891] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[891]_net ,
		/* ro_ddr23phy_reg [890] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[890]_net ,
		/* ro_ddr23phy_reg [889] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[889]_net ,
		/* ro_ddr23phy_reg [888] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[888]_net ,
		/* ro_ddr23phy_reg [887] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[887]_net ,
		/* ro_ddr23phy_reg [886] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[886]_net ,
		/* ro_ddr23phy_reg [885] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[885]_net ,
		/* ro_ddr23phy_reg [884] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[884]_net ,
		/* ro_ddr23phy_reg [883] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[883]_net ,
		/* ro_ddr23phy_reg [882] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[882]_net ,
		/* ro_ddr23phy_reg [881] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[881]_net ,
		/* ro_ddr23phy_reg [880] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[880]_net ,
		/* ro_ddr23phy_reg [879] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[879]_net ,
		/* ro_ddr23phy_reg [878] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[878]_net ,
		/* ro_ddr23phy_reg [877] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[877]_net ,
		/* ro_ddr23phy_reg [876] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[876]_net ,
		/* ro_ddr23phy_reg [875] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[875]_net ,
		/* ro_ddr23phy_reg [874] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[874]_net ,
		/* ro_ddr23phy_reg [873] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[873]_net ,
		/* ro_ddr23phy_reg [872] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[872]_net ,
		/* ro_ddr23phy_reg [871] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[871]_net ,
		/* ro_ddr23phy_reg [870] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[870]_net ,
		/* ro_ddr23phy_reg [869] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[869]_net ,
		/* ro_ddr23phy_reg [868] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[868]_net ,
		/* ro_ddr23phy_reg [867] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[867]_net ,
		/* ro_ddr23phy_reg [866] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[866]_net ,
		/* ro_ddr23phy_reg [865] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[865]_net ,
		/* ro_ddr23phy_reg [864] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[864]_net ,
		/* ro_ddr23phy_reg [863] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[863]_net ,
		/* ro_ddr23phy_reg [862] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[862]_net ,
		/* ro_ddr23phy_reg [861] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[861]_net ,
		/* ro_ddr23phy_reg [860] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[860]_net ,
		/* ro_ddr23phy_reg [859] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[859]_net ,
		/* ro_ddr23phy_reg [858] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[858]_net ,
		/* ro_ddr23phy_reg [857] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[857]_net ,
		/* ro_ddr23phy_reg [856] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[856]_net ,
		/* ro_ddr23phy_reg [855] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[855]_net ,
		/* ro_ddr23phy_reg [854] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[854]_net ,
		/* ro_ddr23phy_reg [853] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[853]_net ,
		/* ro_ddr23phy_reg [852] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[852]_net ,
		/* ro_ddr23phy_reg [851] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[851]_net ,
		/* ro_ddr23phy_reg [850] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[850]_net ,
		/* ro_ddr23phy_reg [849] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[849]_net ,
		/* ro_ddr23phy_reg [848] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[848]_net ,
		/* ro_ddr23phy_reg [847] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[847]_net ,
		/* ro_ddr23phy_reg [846] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[846]_net ,
		/* ro_ddr23phy_reg [845] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[845]_net ,
		/* ro_ddr23phy_reg [844] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[844]_net ,
		/* ro_ddr23phy_reg [843] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[843]_net ,
		/* ro_ddr23phy_reg [842] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[842]_net ,
		/* ro_ddr23phy_reg [841] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[841]_net ,
		/* ro_ddr23phy_reg [840] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[840]_net ,
		/* ro_ddr23phy_reg [839] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[839]_net ,
		/* ro_ddr23phy_reg [838] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[838]_net ,
		/* ro_ddr23phy_reg [837] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[837]_net ,
		/* ro_ddr23phy_reg [836] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[836]_net ,
		/* ro_ddr23phy_reg [835] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[835]_net ,
		/* ro_ddr23phy_reg [834] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[834]_net ,
		/* ro_ddr23phy_reg [833] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[833]_net ,
		/* ro_ddr23phy_reg [832] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[832]_net ,
		/* ro_ddr23phy_reg [831] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[831]_net ,
		/* ro_ddr23phy_reg [830] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[830]_net ,
		/* ro_ddr23phy_reg [829] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[829]_net ,
		/* ro_ddr23phy_reg [828] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[828]_net ,
		/* ro_ddr23phy_reg [827] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[827]_net ,
		/* ro_ddr23phy_reg [826] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[826]_net ,
		/* ro_ddr23phy_reg [825] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[825]_net ,
		/* ro_ddr23phy_reg [824] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[824]_net ,
		/* ro_ddr23phy_reg [823] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[823]_net ,
		/* ro_ddr23phy_reg [822] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[822]_net ,
		/* ro_ddr23phy_reg [821] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[821]_net ,
		/* ro_ddr23phy_reg [820] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[820]_net ,
		/* ro_ddr23phy_reg [819] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[819]_net ,
		/* ro_ddr23phy_reg [818] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[818]_net ,
		/* ro_ddr23phy_reg [817] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[817]_net ,
		/* ro_ddr23phy_reg [816] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[816]_net ,
		/* ro_ddr23phy_reg [815] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[815]_net ,
		/* ro_ddr23phy_reg [814] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[814]_net ,
		/* ro_ddr23phy_reg [813] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[813]_net ,
		/* ro_ddr23phy_reg [812] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[812]_net ,
		/* ro_ddr23phy_reg [811] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[811]_net ,
		/* ro_ddr23phy_reg [810] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[810]_net ,
		/* ro_ddr23phy_reg [809] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[809]_net ,
		/* ro_ddr23phy_reg [808] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[808]_net ,
		/* ro_ddr23phy_reg [807] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[807]_net ,
		/* ro_ddr23phy_reg [806] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[806]_net ,
		/* ro_ddr23phy_reg [805] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[805]_net ,
		/* ro_ddr23phy_reg [804] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[804]_net ,
		/* ro_ddr23phy_reg [803] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[803]_net ,
		/* ro_ddr23phy_reg [802] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[802]_net ,
		/* ro_ddr23phy_reg [801] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[801]_net ,
		/* ro_ddr23phy_reg [800] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[800]_net ,
		/* ro_ddr23phy_reg [799] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[799]_net ,
		/* ro_ddr23phy_reg [798] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[798]_net ,
		/* ro_ddr23phy_reg [797] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[797]_net ,
		/* ro_ddr23phy_reg [796] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[796]_net ,
		/* ro_ddr23phy_reg [795] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[795]_net ,
		/* ro_ddr23phy_reg [794] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[794]_net ,
		/* ro_ddr23phy_reg [793] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[793]_net ,
		/* ro_ddr23phy_reg [792] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[792]_net ,
		/* ro_ddr23phy_reg [791] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[791]_net ,
		/* ro_ddr23phy_reg [790] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[790]_net ,
		/* ro_ddr23phy_reg [789] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[789]_net ,
		/* ro_ddr23phy_reg [788] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[788]_net ,
		/* ro_ddr23phy_reg [787] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[787]_net ,
		/* ro_ddr23phy_reg [786] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[786]_net ,
		/* ro_ddr23phy_reg [785] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[785]_net ,
		/* ro_ddr23phy_reg [784] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[784]_net ,
		/* ro_ddr23phy_reg [783] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[783]_net ,
		/* ro_ddr23phy_reg [782] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[782]_net ,
		/* ro_ddr23phy_reg [781] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[781]_net ,
		/* ro_ddr23phy_reg [780] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[780]_net ,
		/* ro_ddr23phy_reg [779] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[779]_net ,
		/* ro_ddr23phy_reg [778] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[778]_net ,
		/* ro_ddr23phy_reg [777] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[777]_net ,
		/* ro_ddr23phy_reg [776] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[776]_net ,
		/* ro_ddr23phy_reg [775] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[775]_net ,
		/* ro_ddr23phy_reg [774] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[774]_net ,
		/* ro_ddr23phy_reg [773] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[773]_net ,
		/* ro_ddr23phy_reg [772] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[772]_net ,
		/* ro_ddr23phy_reg [771] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[771]_net ,
		/* ro_ddr23phy_reg [770] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[770]_net ,
		/* ro_ddr23phy_reg [769] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[769]_net ,
		/* ro_ddr23phy_reg [768] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[768]_net ,
		/* ro_ddr23phy_reg [767] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[767]_net ,
		/* ro_ddr23phy_reg [766] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[766]_net ,
		/* ro_ddr23phy_reg [765] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[765]_net ,
		/* ro_ddr23phy_reg [764] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[764]_net ,
		/* ro_ddr23phy_reg [763] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[763]_net ,
		/* ro_ddr23phy_reg [762] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[762]_net ,
		/* ro_ddr23phy_reg [761] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[761]_net ,
		/* ro_ddr23phy_reg [760] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[760]_net ,
		/* ro_ddr23phy_reg [759] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[759]_net ,
		/* ro_ddr23phy_reg [758] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[758]_net ,
		/* ro_ddr23phy_reg [757] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[757]_net ,
		/* ro_ddr23phy_reg [756] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[756]_net ,
		/* ro_ddr23phy_reg [755] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[755]_net ,
		/* ro_ddr23phy_reg [754] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[754]_net ,
		/* ro_ddr23phy_reg [753] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[753]_net ,
		/* ro_ddr23phy_reg [752] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[752]_net ,
		/* ro_ddr23phy_reg [751] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[751]_net ,
		/* ro_ddr23phy_reg [750] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[750]_net ,
		/* ro_ddr23phy_reg [749] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[749]_net ,
		/* ro_ddr23phy_reg [748] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[748]_net ,
		/* ro_ddr23phy_reg [747] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[747]_net ,
		/* ro_ddr23phy_reg [746] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[746]_net ,
		/* ro_ddr23phy_reg [745] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[745]_net ,
		/* ro_ddr23phy_reg [744] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[744]_net ,
		/* ro_ddr23phy_reg [743] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[743]_net ,
		/* ro_ddr23phy_reg [742] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[742]_net ,
		/* ro_ddr23phy_reg [741] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[741]_net ,
		/* ro_ddr23phy_reg [740] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[740]_net ,
		/* ro_ddr23phy_reg [739] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[739]_net ,
		/* ro_ddr23phy_reg [738] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[738]_net ,
		/* ro_ddr23phy_reg [737] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[737]_net ,
		/* ro_ddr23phy_reg [736] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[736]_net ,
		/* ro_ddr23phy_reg [735] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[735]_net ,
		/* ro_ddr23phy_reg [734] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[734]_net ,
		/* ro_ddr23phy_reg [733] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[733]_net ,
		/* ro_ddr23phy_reg [732] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[732]_net ,
		/* ro_ddr23phy_reg [731] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[731]_net ,
		/* ro_ddr23phy_reg [730] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[730]_net ,
		/* ro_ddr23phy_reg [729] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[729]_net ,
		/* ro_ddr23phy_reg [728] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[728]_net ,
		/* ro_ddr23phy_reg [727] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[727]_net ,
		/* ro_ddr23phy_reg [726] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[726]_net ,
		/* ro_ddr23phy_reg [725] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[725]_net ,
		/* ro_ddr23phy_reg [724] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[724]_net ,
		/* ro_ddr23phy_reg [723] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[723]_net ,
		/* ro_ddr23phy_reg [722] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[722]_net ,
		/* ro_ddr23phy_reg [721] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[721]_net ,
		/* ro_ddr23phy_reg [720] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[720]_net ,
		/* ro_ddr23phy_reg [719] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[719]_net ,
		/* ro_ddr23phy_reg [718] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[718]_net ,
		/* ro_ddr23phy_reg [717] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[717]_net ,
		/* ro_ddr23phy_reg [716] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[716]_net ,
		/* ro_ddr23phy_reg [715] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[715]_net ,
		/* ro_ddr23phy_reg [714] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[714]_net ,
		/* ro_ddr23phy_reg [713] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[713]_net ,
		/* ro_ddr23phy_reg [712] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[712]_net ,
		/* ro_ddr23phy_reg [711] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[711]_net ,
		/* ro_ddr23phy_reg [710] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[710]_net ,
		/* ro_ddr23phy_reg [709] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[709]_net ,
		/* ro_ddr23phy_reg [708] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[708]_net ,
		/* ro_ddr23phy_reg [707] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[707]_net ,
		/* ro_ddr23phy_reg [706] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[706]_net ,
		/* ro_ddr23phy_reg [705] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[705]_net ,
		/* ro_ddr23phy_reg [704] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[704]_net ,
		/* ro_ddr23phy_reg [703] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[703]_net ,
		/* ro_ddr23phy_reg [702] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[702]_net ,
		/* ro_ddr23phy_reg [701] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[701]_net ,
		/* ro_ddr23phy_reg [700] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[700]_net ,
		/* ro_ddr23phy_reg [699] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[699]_net ,
		/* ro_ddr23phy_reg [698] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[698]_net ,
		/* ro_ddr23phy_reg [697] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[697]_net ,
		/* ro_ddr23phy_reg [696] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[696]_net ,
		/* ro_ddr23phy_reg [695] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[695]_net ,
		/* ro_ddr23phy_reg [694] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[694]_net ,
		/* ro_ddr23phy_reg [693] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[693]_net ,
		/* ro_ddr23phy_reg [692] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[692]_net ,
		/* ro_ddr23phy_reg [691] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[691]_net ,
		/* ro_ddr23phy_reg [690] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[690]_net ,
		/* ro_ddr23phy_reg [689] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[689]_net ,
		/* ro_ddr23phy_reg [688] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[688]_net ,
		/* ro_ddr23phy_reg [687] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[687]_net ,
		/* ro_ddr23phy_reg [686] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[686]_net ,
		/* ro_ddr23phy_reg [685] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[685]_net ,
		/* ro_ddr23phy_reg [684] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[684]_net ,
		/* ro_ddr23phy_reg [683] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[683]_net ,
		/* ro_ddr23phy_reg [682] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[682]_net ,
		/* ro_ddr23phy_reg [681] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[681]_net ,
		/* ro_ddr23phy_reg [680] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[680]_net ,
		/* ro_ddr23phy_reg [679] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[679]_net ,
		/* ro_ddr23phy_reg [678] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[678]_net ,
		/* ro_ddr23phy_reg [677] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[677]_net ,
		/* ro_ddr23phy_reg [676] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[676]_net ,
		/* ro_ddr23phy_reg [675] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[675]_net ,
		/* ro_ddr23phy_reg [674] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[674]_net ,
		/* ro_ddr23phy_reg [673] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[673]_net ,
		/* ro_ddr23phy_reg [672] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[672]_net ,
		/* ro_ddr23phy_reg [671] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[671]_net ,
		/* ro_ddr23phy_reg [670] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[670]_net ,
		/* ro_ddr23phy_reg [669] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[669]_net ,
		/* ro_ddr23phy_reg [668] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[668]_net ,
		/* ro_ddr23phy_reg [667] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[667]_net ,
		/* ro_ddr23phy_reg [666] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[666]_net ,
		/* ro_ddr23phy_reg [665] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[665]_net ,
		/* ro_ddr23phy_reg [664] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[664]_net ,
		/* ro_ddr23phy_reg [663] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[663]_net ,
		/* ro_ddr23phy_reg [662] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[662]_net ,
		/* ro_ddr23phy_reg [661] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[661]_net ,
		/* ro_ddr23phy_reg [660] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[660]_net ,
		/* ro_ddr23phy_reg [659] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[659]_net ,
		/* ro_ddr23phy_reg [658] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[658]_net ,
		/* ro_ddr23phy_reg [657] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[657]_net ,
		/* ro_ddr23phy_reg [656] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[656]_net ,
		/* ro_ddr23phy_reg [655] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[655]_net ,
		/* ro_ddr23phy_reg [654] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[654]_net ,
		/* ro_ddr23phy_reg [653] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[653]_net ,
		/* ro_ddr23phy_reg [652] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[652]_net ,
		/* ro_ddr23phy_reg [651] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[651]_net ,
		/* ro_ddr23phy_reg [650] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[650]_net ,
		/* ro_ddr23phy_reg [649] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[649]_net ,
		/* ro_ddr23phy_reg [648] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[648]_net ,
		/* ro_ddr23phy_reg [647] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[647]_net ,
		/* ro_ddr23phy_reg [646] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[646]_net ,
		/* ro_ddr23phy_reg [645] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[645]_net ,
		/* ro_ddr23phy_reg [644] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[644]_net ,
		/* ro_ddr23phy_reg [643] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[643]_net ,
		/* ro_ddr23phy_reg [642] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[642]_net ,
		/* ro_ddr23phy_reg [641] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[641]_net ,
		/* ro_ddr23phy_reg [640] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[640]_net ,
		/* ro_ddr23phy_reg [639] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[639]_net ,
		/* ro_ddr23phy_reg [638] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[638]_net ,
		/* ro_ddr23phy_reg [637] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[637]_net ,
		/* ro_ddr23phy_reg [636] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[636]_net ,
		/* ro_ddr23phy_reg [635] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[635]_net ,
		/* ro_ddr23phy_reg [634] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[634]_net ,
		/* ro_ddr23phy_reg [633] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[633]_net ,
		/* ro_ddr23phy_reg [632] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[632]_net ,
		/* ro_ddr23phy_reg [631] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[631]_net ,
		/* ro_ddr23phy_reg [630] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[630]_net ,
		/* ro_ddr23phy_reg [629] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[629]_net ,
		/* ro_ddr23phy_reg [628] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[628]_net ,
		/* ro_ddr23phy_reg [627] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[627]_net ,
		/* ro_ddr23phy_reg [626] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[626]_net ,
		/* ro_ddr23phy_reg [625] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[625]_net ,
		/* ro_ddr23phy_reg [624] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[624]_net ,
		/* ro_ddr23phy_reg [623] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[623]_net ,
		/* ro_ddr23phy_reg [622] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[622]_net ,
		/* ro_ddr23phy_reg [621] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[621]_net ,
		/* ro_ddr23phy_reg [620] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[620]_net ,
		/* ro_ddr23phy_reg [619] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[619]_net ,
		/* ro_ddr23phy_reg [618] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[618]_net ,
		/* ro_ddr23phy_reg [617] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[617]_net ,
		/* ro_ddr23phy_reg [616] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[616]_net ,
		/* ro_ddr23phy_reg [615] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[615]_net ,
		/* ro_ddr23phy_reg [614] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[614]_net ,
		/* ro_ddr23phy_reg [613] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[613]_net ,
		/* ro_ddr23phy_reg [612] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[612]_net ,
		/* ro_ddr23phy_reg [611] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[611]_net ,
		/* ro_ddr23phy_reg [610] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[610]_net ,
		/* ro_ddr23phy_reg [609] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[609]_net ,
		/* ro_ddr23phy_reg [608] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[608]_net ,
		/* ro_ddr23phy_reg [607] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[607]_net ,
		/* ro_ddr23phy_reg [606] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[606]_net ,
		/* ro_ddr23phy_reg [605] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[605]_net ,
		/* ro_ddr23phy_reg [604] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[604]_net ,
		/* ro_ddr23phy_reg [603] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[603]_net ,
		/* ro_ddr23phy_reg [602] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[602]_net ,
		/* ro_ddr23phy_reg [601] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[601]_net ,
		/* ro_ddr23phy_reg [600] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[600]_net ,
		/* ro_ddr23phy_reg [599] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[599]_net ,
		/* ro_ddr23phy_reg [598] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[598]_net ,
		/* ro_ddr23phy_reg [597] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[597]_net ,
		/* ro_ddr23phy_reg [596] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[596]_net ,
		/* ro_ddr23phy_reg [595] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[595]_net ,
		/* ro_ddr23phy_reg [594] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[594]_net ,
		/* ro_ddr23phy_reg [593] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[593]_net ,
		/* ro_ddr23phy_reg [592] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[592]_net ,
		/* ro_ddr23phy_reg [591] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[591]_net ,
		/* ro_ddr23phy_reg [590] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[590]_net ,
		/* ro_ddr23phy_reg [589] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[589]_net ,
		/* ro_ddr23phy_reg [588] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[588]_net ,
		/* ro_ddr23phy_reg [587] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[587]_net ,
		/* ro_ddr23phy_reg [586] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[586]_net ,
		/* ro_ddr23phy_reg [585] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[585]_net ,
		/* ro_ddr23phy_reg [584] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[584]_net ,
		/* ro_ddr23phy_reg [583] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[583]_net ,
		/* ro_ddr23phy_reg [582] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[582]_net ,
		/* ro_ddr23phy_reg [581] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[581]_net ,
		/* ro_ddr23phy_reg [580] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[580]_net ,
		/* ro_ddr23phy_reg [579] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[579]_net ,
		/* ro_ddr23phy_reg [578] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[578]_net ,
		/* ro_ddr23phy_reg [577] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[577]_net ,
		/* ro_ddr23phy_reg [576] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[576]_net ,
		/* ro_ddr23phy_reg [575] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[575]_net ,
		/* ro_ddr23phy_reg [574] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[574]_net ,
		/* ro_ddr23phy_reg [573] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[573]_net ,
		/* ro_ddr23phy_reg [572] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[572]_net ,
		/* ro_ddr23phy_reg [571] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[571]_net ,
		/* ro_ddr23phy_reg [570] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[570]_net ,
		/* ro_ddr23phy_reg [569] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[569]_net ,
		/* ro_ddr23phy_reg [568] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[568]_net ,
		/* ro_ddr23phy_reg [567] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[567]_net ,
		/* ro_ddr23phy_reg [566] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[566]_net ,
		/* ro_ddr23phy_reg [565] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[565]_net ,
		/* ro_ddr23phy_reg [564] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[564]_net ,
		/* ro_ddr23phy_reg [563] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[563]_net ,
		/* ro_ddr23phy_reg [562] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[562]_net ,
		/* ro_ddr23phy_reg [561] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[561]_net ,
		/* ro_ddr23phy_reg [560] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[560]_net ,
		/* ro_ddr23phy_reg [559] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[559]_net ,
		/* ro_ddr23phy_reg [558] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[558]_net ,
		/* ro_ddr23phy_reg [557] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[557]_net ,
		/* ro_ddr23phy_reg [556] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[556]_net ,
		/* ro_ddr23phy_reg [555] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[555]_net ,
		/* ro_ddr23phy_reg [554] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[554]_net ,
		/* ro_ddr23phy_reg [553] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[553]_net ,
		/* ro_ddr23phy_reg [552] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[552]_net ,
		/* ro_ddr23phy_reg [551] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[551]_net ,
		/* ro_ddr23phy_reg [550] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[550]_net ,
		/* ro_ddr23phy_reg [549] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[549]_net ,
		/* ro_ddr23phy_reg [548] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[548]_net ,
		/* ro_ddr23phy_reg [547] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[547]_net ,
		/* ro_ddr23phy_reg [546] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[546]_net ,
		/* ro_ddr23phy_reg [545] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[545]_net ,
		/* ro_ddr23phy_reg [544] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[544]_net ,
		/* ro_ddr23phy_reg [543] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[543]_net ,
		/* ro_ddr23phy_reg [542] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[542]_net ,
		/* ro_ddr23phy_reg [541] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[541]_net ,
		/* ro_ddr23phy_reg [540] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[540]_net ,
		/* ro_ddr23phy_reg [539] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[539]_net ,
		/* ro_ddr23phy_reg [538] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[538]_net ,
		/* ro_ddr23phy_reg [537] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[537]_net ,
		/* ro_ddr23phy_reg [536] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[536]_net ,
		/* ro_ddr23phy_reg [535] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[535]_net ,
		/* ro_ddr23phy_reg [534] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[534]_net ,
		/* ro_ddr23phy_reg [533] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[533]_net ,
		/* ro_ddr23phy_reg [532] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[532]_net ,
		/* ro_ddr23phy_reg [531] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[531]_net ,
		/* ro_ddr23phy_reg [530] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[530]_net ,
		/* ro_ddr23phy_reg [529] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[529]_net ,
		/* ro_ddr23phy_reg [528] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[528]_net ,
		/* ro_ddr23phy_reg [527] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[527]_net ,
		/* ro_ddr23phy_reg [526] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[526]_net ,
		/* ro_ddr23phy_reg [525] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[525]_net ,
		/* ro_ddr23phy_reg [524] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[524]_net ,
		/* ro_ddr23phy_reg [523] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[523]_net ,
		/* ro_ddr23phy_reg [522] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[522]_net ,
		/* ro_ddr23phy_reg [521] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[521]_net ,
		/* ro_ddr23phy_reg [520] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[520]_net ,
		/* ro_ddr23phy_reg [519] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[519]_net ,
		/* ro_ddr23phy_reg [518] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[518]_net ,
		/* ro_ddr23phy_reg [517] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[517]_net ,
		/* ro_ddr23phy_reg [516] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[516]_net ,
		/* ro_ddr23phy_reg [515] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[515]_net ,
		/* ro_ddr23phy_reg [514] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[514]_net ,
		/* ro_ddr23phy_reg [513] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[513]_net ,
		/* ro_ddr23phy_reg [512] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[512]_net ,
		/* ro_ddr23phy_reg [511] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[511]_net ,
		/* ro_ddr23phy_reg [510] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[510]_net ,
		/* ro_ddr23phy_reg [509] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[509]_net ,
		/* ro_ddr23phy_reg [508] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[508]_net ,
		/* ro_ddr23phy_reg [507] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[507]_net ,
		/* ro_ddr23phy_reg [506] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[506]_net ,
		/* ro_ddr23phy_reg [505] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[505]_net ,
		/* ro_ddr23phy_reg [504] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[504]_net ,
		/* ro_ddr23phy_reg [503] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[503]_net ,
		/* ro_ddr23phy_reg [502] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[502]_net ,
		/* ro_ddr23phy_reg [501] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[501]_net ,
		/* ro_ddr23phy_reg [500] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[500]_net ,
		/* ro_ddr23phy_reg [499] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[499]_net ,
		/* ro_ddr23phy_reg [498] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[498]_net ,
		/* ro_ddr23phy_reg [497] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[497]_net ,
		/* ro_ddr23phy_reg [496] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[496]_net ,
		/* ro_ddr23phy_reg [495] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[495]_net ,
		/* ro_ddr23phy_reg [494] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[494]_net ,
		/* ro_ddr23phy_reg [493] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[493]_net ,
		/* ro_ddr23phy_reg [492] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[492]_net ,
		/* ro_ddr23phy_reg [491] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[491]_net ,
		/* ro_ddr23phy_reg [490] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[490]_net ,
		/* ro_ddr23phy_reg [489] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[489]_net ,
		/* ro_ddr23phy_reg [488] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[488]_net ,
		/* ro_ddr23phy_reg [487] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[487]_net ,
		/* ro_ddr23phy_reg [486] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[486]_net ,
		/* ro_ddr23phy_reg [485] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[485]_net ,
		/* ro_ddr23phy_reg [484] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[484]_net ,
		/* ro_ddr23phy_reg [483] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[483]_net ,
		/* ro_ddr23phy_reg [482] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[482]_net ,
		/* ro_ddr23phy_reg [481] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[481]_net ,
		/* ro_ddr23phy_reg [480] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[480]_net ,
		/* ro_ddr23phy_reg [479] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[479]_net ,
		/* ro_ddr23phy_reg [478] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[478]_net ,
		/* ro_ddr23phy_reg [477] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[477]_net ,
		/* ro_ddr23phy_reg [476] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[476]_net ,
		/* ro_ddr23phy_reg [475] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[475]_net ,
		/* ro_ddr23phy_reg [474] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[474]_net ,
		/* ro_ddr23phy_reg [473] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[473]_net ,
		/* ro_ddr23phy_reg [472] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[472]_net ,
		/* ro_ddr23phy_reg [471] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[471]_net ,
		/* ro_ddr23phy_reg [470] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[470]_net ,
		/* ro_ddr23phy_reg [469] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[469]_net ,
		/* ro_ddr23phy_reg [468] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[468]_net ,
		/* ro_ddr23phy_reg [467] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[467]_net ,
		/* ro_ddr23phy_reg [466] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[466]_net ,
		/* ro_ddr23phy_reg [465] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[465]_net ,
		/* ro_ddr23phy_reg [464] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[464]_net ,
		/* ro_ddr23phy_reg [463] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[463]_net ,
		/* ro_ddr23phy_reg [462] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[462]_net ,
		/* ro_ddr23phy_reg [461] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[461]_net ,
		/* ro_ddr23phy_reg [460] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[460]_net ,
		/* ro_ddr23phy_reg [459] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[459]_net ,
		/* ro_ddr23phy_reg [458] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[458]_net ,
		/* ro_ddr23phy_reg [457] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[457]_net ,
		/* ro_ddr23phy_reg [456] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[456]_net ,
		/* ro_ddr23phy_reg [455] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[455]_net ,
		/* ro_ddr23phy_reg [454] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[454]_net ,
		/* ro_ddr23phy_reg [453] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[453]_net ,
		/* ro_ddr23phy_reg [452] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[452]_net ,
		/* ro_ddr23phy_reg [451] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[451]_net ,
		/* ro_ddr23phy_reg [450] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[450]_net ,
		/* ro_ddr23phy_reg [449] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[449]_net ,
		/* ro_ddr23phy_reg [448] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[448]_net ,
		/* ro_ddr23phy_reg [447] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[447]_net ,
		/* ro_ddr23phy_reg [446] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[446]_net ,
		/* ro_ddr23phy_reg [445] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[445]_net ,
		/* ro_ddr23phy_reg [444] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[444]_net ,
		/* ro_ddr23phy_reg [443] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[443]_net ,
		/* ro_ddr23phy_reg [442] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[442]_net ,
		/* ro_ddr23phy_reg [441] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[441]_net ,
		/* ro_ddr23phy_reg [440] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[440]_net ,
		/* ro_ddr23phy_reg [439] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[439]_net ,
		/* ro_ddr23phy_reg [438] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[438]_net ,
		/* ro_ddr23phy_reg [437] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[437]_net ,
		/* ro_ddr23phy_reg [436] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[436]_net ,
		/* ro_ddr23phy_reg [435] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[435]_net ,
		/* ro_ddr23phy_reg [434] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[434]_net ,
		/* ro_ddr23phy_reg [433] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[433]_net ,
		/* ro_ddr23phy_reg [432] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[432]_net ,
		/* ro_ddr23phy_reg [431] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[431]_net ,
		/* ro_ddr23phy_reg [430] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[430]_net ,
		/* ro_ddr23phy_reg [429] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[429]_net ,
		/* ro_ddr23phy_reg [428] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[428]_net ,
		/* ro_ddr23phy_reg [427] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[427]_net ,
		/* ro_ddr23phy_reg [426] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[426]_net ,
		/* ro_ddr23phy_reg [425] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[425]_net ,
		/* ro_ddr23phy_reg [424] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[424]_net ,
		/* ro_ddr23phy_reg [423] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[423]_net ,
		/* ro_ddr23phy_reg [422] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[422]_net ,
		/* ro_ddr23phy_reg [421] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[421]_net ,
		/* ro_ddr23phy_reg [420] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[420]_net ,
		/* ro_ddr23phy_reg [419] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[419]_net ,
		/* ro_ddr23phy_reg [418] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[418]_net ,
		/* ro_ddr23phy_reg [417] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[417]_net ,
		/* ro_ddr23phy_reg [416] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[416]_net ,
		/* ro_ddr23phy_reg [415] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[415]_net ,
		/* ro_ddr23phy_reg [414] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[414]_net ,
		/* ro_ddr23phy_reg [413] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[413]_net ,
		/* ro_ddr23phy_reg [412] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[412]_net ,
		/* ro_ddr23phy_reg [411] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[411]_net ,
		/* ro_ddr23phy_reg [410] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[410]_net ,
		/* ro_ddr23phy_reg [409] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[409]_net ,
		/* ro_ddr23phy_reg [408] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[408]_net ,
		/* ro_ddr23phy_reg [407] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[407]_net ,
		/* ro_ddr23phy_reg [406] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[406]_net ,
		/* ro_ddr23phy_reg [405] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[405]_net ,
		/* ro_ddr23phy_reg [404] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[404]_net ,
		/* ro_ddr23phy_reg [403] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[403]_net ,
		/* ro_ddr23phy_reg [402] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[402]_net ,
		/* ro_ddr23phy_reg [401] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[401]_net ,
		/* ro_ddr23phy_reg [400] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[400]_net ,
		/* ro_ddr23phy_reg [399] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[399]_net ,
		/* ro_ddr23phy_reg [398] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[398]_net ,
		/* ro_ddr23phy_reg [397] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[397]_net ,
		/* ro_ddr23phy_reg [396] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[396]_net ,
		/* ro_ddr23phy_reg [395] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[395]_net ,
		/* ro_ddr23phy_reg [394] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[394]_net ,
		/* ro_ddr23phy_reg [393] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[393]_net ,
		/* ro_ddr23phy_reg [392] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[392]_net ,
		/* ro_ddr23phy_reg [391] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[391]_net ,
		/* ro_ddr23phy_reg [390] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[390]_net ,
		/* ro_ddr23phy_reg [389] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[389]_net ,
		/* ro_ddr23phy_reg [388] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[388]_net ,
		/* ro_ddr23phy_reg [387] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[387]_net ,
		/* ro_ddr23phy_reg [386] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[386]_net ,
		/* ro_ddr23phy_reg [385] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[385]_net ,
		/* ro_ddr23phy_reg [384] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[384]_net ,
		/* ro_ddr23phy_reg [383] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[383]_net ,
		/* ro_ddr23phy_reg [382] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[382]_net ,
		/* ro_ddr23phy_reg [381] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[381]_net ,
		/* ro_ddr23phy_reg [380] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[380]_net ,
		/* ro_ddr23phy_reg [379] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[379]_net ,
		/* ro_ddr23phy_reg [378] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[378]_net ,
		/* ro_ddr23phy_reg [377] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[377]_net ,
		/* ro_ddr23phy_reg [376] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[376]_net ,
		/* ro_ddr23phy_reg [375] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[375]_net ,
		/* ro_ddr23phy_reg [374] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[374]_net ,
		/* ro_ddr23phy_reg [373] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[373]_net ,
		/* ro_ddr23phy_reg [372] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[372]_net ,
		/* ro_ddr23phy_reg [371] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[371]_net ,
		/* ro_ddr23phy_reg [370] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[370]_net ,
		/* ro_ddr23phy_reg [369] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[369]_net ,
		/* ro_ddr23phy_reg [368] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[368]_net ,
		/* ro_ddr23phy_reg [367] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[367]_net ,
		/* ro_ddr23phy_reg [366] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[366]_net ,
		/* ro_ddr23phy_reg [365] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[365]_net ,
		/* ro_ddr23phy_reg [364] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[364]_net ,
		/* ro_ddr23phy_reg [363] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[363]_net ,
		/* ro_ddr23phy_reg [362] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[362]_net ,
		/* ro_ddr23phy_reg [361] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[361]_net ,
		/* ro_ddr23phy_reg [360] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[360]_net ,
		/* ro_ddr23phy_reg [359] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[359]_net ,
		/* ro_ddr23phy_reg [358] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[358]_net ,
		/* ro_ddr23phy_reg [357] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[357]_net ,
		/* ro_ddr23phy_reg [356] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[356]_net ,
		/* ro_ddr23phy_reg [355] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[355]_net ,
		/* ro_ddr23phy_reg [354] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[354]_net ,
		/* ro_ddr23phy_reg [353] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[353]_net ,
		/* ro_ddr23phy_reg [352] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[352]_net ,
		/* ro_ddr23phy_reg [351] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[351]_net ,
		/* ro_ddr23phy_reg [350] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[350]_net ,
		/* ro_ddr23phy_reg [349] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[349]_net ,
		/* ro_ddr23phy_reg [348] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[348]_net ,
		/* ro_ddr23phy_reg [347] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[347]_net ,
		/* ro_ddr23phy_reg [346] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[346]_net ,
		/* ro_ddr23phy_reg [345] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[345]_net ,
		/* ro_ddr23phy_reg [344] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[344]_net ,
		/* ro_ddr23phy_reg [343] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[343]_net ,
		/* ro_ddr23phy_reg [342] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[342]_net ,
		/* ro_ddr23phy_reg [341] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[341]_net ,
		/* ro_ddr23phy_reg [340] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[340]_net ,
		/* ro_ddr23phy_reg [339] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[339]_net ,
		/* ro_ddr23phy_reg [338] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[338]_net ,
		/* ro_ddr23phy_reg [337] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[337]_net ,
		/* ro_ddr23phy_reg [336] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[336]_net ,
		/* ro_ddr23phy_reg [335] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[335]_net ,
		/* ro_ddr23phy_reg [334] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[334]_net ,
		/* ro_ddr23phy_reg [333] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[333]_net ,
		/* ro_ddr23phy_reg [332] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[332]_net ,
		/* ro_ddr23phy_reg [331] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[331]_net ,
		/* ro_ddr23phy_reg [330] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[330]_net ,
		/* ro_ddr23phy_reg [329] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[329]_net ,
		/* ro_ddr23phy_reg [328] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[328]_net ,
		/* ro_ddr23phy_reg [327] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[327]_net ,
		/* ro_ddr23phy_reg [326] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[326]_net ,
		/* ro_ddr23phy_reg [325] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[325]_net ,
		/* ro_ddr23phy_reg [324] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[324]_net ,
		/* ro_ddr23phy_reg [323] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[323]_net ,
		/* ro_ddr23phy_reg [322] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[322]_net ,
		/* ro_ddr23phy_reg [321] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[321]_net ,
		/* ro_ddr23phy_reg [320] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[320]_net ,
		/* ro_ddr23phy_reg [319] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[319]_net ,
		/* ro_ddr23phy_reg [318] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[318]_net ,
		/* ro_ddr23phy_reg [317] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[317]_net ,
		/* ro_ddr23phy_reg [316] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[316]_net ,
		/* ro_ddr23phy_reg [315] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[315]_net ,
		/* ro_ddr23phy_reg [314] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[314]_net ,
		/* ro_ddr23phy_reg [313] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[313]_net ,
		/* ro_ddr23phy_reg [312] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[312]_net ,
		/* ro_ddr23phy_reg [311] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[311]_net ,
		/* ro_ddr23phy_reg [310] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[310]_net ,
		/* ro_ddr23phy_reg [309] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[309]_net ,
		/* ro_ddr23phy_reg [308] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[308]_net ,
		/* ro_ddr23phy_reg [307] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[307]_net ,
		/* ro_ddr23phy_reg [306] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[306]_net ,
		/* ro_ddr23phy_reg [305] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[305]_net ,
		/* ro_ddr23phy_reg [304] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[304]_net ,
		/* ro_ddr23phy_reg [303] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[303]_net ,
		/* ro_ddr23phy_reg [302] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[302]_net ,
		/* ro_ddr23phy_reg [301] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[301]_net ,
		/* ro_ddr23phy_reg [300] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[300]_net ,
		/* ro_ddr23phy_reg [299] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[299]_net ,
		/* ro_ddr23phy_reg [298] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[298]_net ,
		/* ro_ddr23phy_reg [297] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[297]_net ,
		/* ro_ddr23phy_reg [296] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[296]_net ,
		/* ro_ddr23phy_reg [295] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[295]_net ,
		/* ro_ddr23phy_reg [294] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[294]_net ,
		/* ro_ddr23phy_reg [293] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[293]_net ,
		/* ro_ddr23phy_reg [292] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[292]_net ,
		/* ro_ddr23phy_reg [291] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[291]_net ,
		/* ro_ddr23phy_reg [290] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[290]_net ,
		/* ro_ddr23phy_reg [289] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[289]_net ,
		/* ro_ddr23phy_reg [288] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[288]_net ,
		/* ro_ddr23phy_reg [287] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[287]_net ,
		/* ro_ddr23phy_reg [286] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[286]_net ,
		/* ro_ddr23phy_reg [285] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[285]_net ,
		/* ro_ddr23phy_reg [284] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[284]_net ,
		/* ro_ddr23phy_reg [283] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[283]_net ,
		/* ro_ddr23phy_reg [282] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[282]_net ,
		/* ro_ddr23phy_reg [281] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[281]_net ,
		/* ro_ddr23phy_reg [280] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[280]_net ,
		/* ro_ddr23phy_reg [279] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[279]_net ,
		/* ro_ddr23phy_reg [278] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[278]_net ,
		/* ro_ddr23phy_reg [277] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[277]_net ,
		/* ro_ddr23phy_reg [276] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[276]_net ,
		/* ro_ddr23phy_reg [275] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[275]_net ,
		/* ro_ddr23phy_reg [274] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[274]_net ,
		/* ro_ddr23phy_reg [273] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[273]_net ,
		/* ro_ddr23phy_reg [272] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[272]_net ,
		/* ro_ddr23phy_reg [271] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[271]_net ,
		/* ro_ddr23phy_reg [270] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[270]_net ,
		/* ro_ddr23phy_reg [269] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[269]_net ,
		/* ro_ddr23phy_reg [268] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[268]_net ,
		/* ro_ddr23phy_reg [267] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[267]_net ,
		/* ro_ddr23phy_reg [266] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[266]_net ,
		/* ro_ddr23phy_reg [265] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[265]_net ,
		/* ro_ddr23phy_reg [264] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[264]_net ,
		/* ro_ddr23phy_reg [263] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[263]_net ,
		/* ro_ddr23phy_reg [262] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[262]_net ,
		/* ro_ddr23phy_reg [261] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[261]_net ,
		/* ro_ddr23phy_reg [260] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[260]_net ,
		/* ro_ddr23phy_reg [259] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[259]_net ,
		/* ro_ddr23phy_reg [258] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[258]_net ,
		/* ro_ddr23phy_reg [257] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[257]_net ,
		/* ro_ddr23phy_reg [256] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[256]_net ,
		/* ro_ddr23phy_reg [255] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[255]_net ,
		/* ro_ddr23phy_reg [254] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[254]_net ,
		/* ro_ddr23phy_reg [253] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[253]_net ,
		/* ro_ddr23phy_reg [252] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[252]_net ,
		/* ro_ddr23phy_reg [251] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[251]_net ,
		/* ro_ddr23phy_reg [250] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[250]_net ,
		/* ro_ddr23phy_reg [249] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[249]_net ,
		/* ro_ddr23phy_reg [248] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[248]_net ,
		/* ro_ddr23phy_reg [247] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[247]_net ,
		/* ro_ddr23phy_reg [246] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[246]_net ,
		/* ro_ddr23phy_reg [245] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[245]_net ,
		/* ro_ddr23phy_reg [244] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[244]_net ,
		/* ro_ddr23phy_reg [243] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[243]_net ,
		/* ro_ddr23phy_reg [242] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[242]_net ,
		/* ro_ddr23phy_reg [241] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[241]_net ,
		/* ro_ddr23phy_reg [240] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[240]_net ,
		/* ro_ddr23phy_reg [239] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[239]_net ,
		/* ro_ddr23phy_reg [238] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[238]_net ,
		/* ro_ddr23phy_reg [237] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[237]_net ,
		/* ro_ddr23phy_reg [236] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[236]_net ,
		/* ro_ddr23phy_reg [235] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[235]_net ,
		/* ro_ddr23phy_reg [234] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[234]_net ,
		/* ro_ddr23phy_reg [233] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[233]_net ,
		/* ro_ddr23phy_reg [232] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[232]_net ,
		/* ro_ddr23phy_reg [231] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[231]_net ,
		/* ro_ddr23phy_reg [230] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[230]_net ,
		/* ro_ddr23phy_reg [229] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[229]_net ,
		/* ro_ddr23phy_reg [228] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[228]_net ,
		/* ro_ddr23phy_reg [227] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[227]_net ,
		/* ro_ddr23phy_reg [226] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[226]_net ,
		/* ro_ddr23phy_reg [225] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[225]_net ,
		/* ro_ddr23phy_reg [224] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[224]_net ,
		/* ro_ddr23phy_reg [223] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[223]_net ,
		/* ro_ddr23phy_reg [222] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[222]_net ,
		/* ro_ddr23phy_reg [221] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[221]_net ,
		/* ro_ddr23phy_reg [220] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[220]_net ,
		/* ro_ddr23phy_reg [219] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[219]_net ,
		/* ro_ddr23phy_reg [218] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[218]_net ,
		/* ro_ddr23phy_reg [217] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[217]_net ,
		/* ro_ddr23phy_reg [216] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[216]_net ,
		/* ro_ddr23phy_reg [215] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[215]_net ,
		/* ro_ddr23phy_reg [214] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[214]_net ,
		/* ro_ddr23phy_reg [213] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[213]_net ,
		/* ro_ddr23phy_reg [212] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[212]_net ,
		/* ro_ddr23phy_reg [211] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[211]_net ,
		/* ro_ddr23phy_reg [210] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[210]_net ,
		/* ro_ddr23phy_reg [209] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[209]_net ,
		/* ro_ddr23phy_reg [208] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[208]_net ,
		/* ro_ddr23phy_reg [207] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[207]_net ,
		/* ro_ddr23phy_reg [206] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[206]_net ,
		/* ro_ddr23phy_reg [205] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[205]_net ,
		/* ro_ddr23phy_reg [204] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[204]_net ,
		/* ro_ddr23phy_reg [203] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[203]_net ,
		/* ro_ddr23phy_reg [202] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[202]_net ,
		/* ro_ddr23phy_reg [201] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[201]_net ,
		/* ro_ddr23phy_reg [200] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[200]_net ,
		/* ro_ddr23phy_reg [199] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[199]_net ,
		/* ro_ddr23phy_reg [198] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[198]_net ,
		/* ro_ddr23phy_reg [197] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[197]_net ,
		/* ro_ddr23phy_reg [196] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[196]_net ,
		/* ro_ddr23phy_reg [195] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[195]_net ,
		/* ro_ddr23phy_reg [194] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[194]_net ,
		/* ro_ddr23phy_reg [193] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[193]_net ,
		/* ro_ddr23phy_reg [192] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[192]_net ,
		/* ro_ddr23phy_reg [191] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[191]_net ,
		/* ro_ddr23phy_reg [190] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[190]_net ,
		/* ro_ddr23phy_reg [189] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[189]_net ,
		/* ro_ddr23phy_reg [188] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[188]_net ,
		/* ro_ddr23phy_reg [187] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[187]_net ,
		/* ro_ddr23phy_reg [186] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[186]_net ,
		/* ro_ddr23phy_reg [185] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[185]_net ,
		/* ro_ddr23phy_reg [184] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[184]_net ,
		/* ro_ddr23phy_reg [183] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[183]_net ,
		/* ro_ddr23phy_reg [182] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[182]_net ,
		/* ro_ddr23phy_reg [181] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[181]_net ,
		/* ro_ddr23phy_reg [180] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[180]_net ,
		/* ro_ddr23phy_reg [179] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[179]_net ,
		/* ro_ddr23phy_reg [178] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[178]_net ,
		/* ro_ddr23phy_reg [177] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[177]_net ,
		/* ro_ddr23phy_reg [176] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[176]_net ,
		/* ro_ddr23phy_reg [175] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[175]_net ,
		/* ro_ddr23phy_reg [174] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[174]_net ,
		/* ro_ddr23phy_reg [173] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[173]_net ,
		/* ro_ddr23phy_reg [172] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[172]_net ,
		/* ro_ddr23phy_reg [171] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[171]_net ,
		/* ro_ddr23phy_reg [170] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[170]_net ,
		/* ro_ddr23phy_reg [169] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[169]_net ,
		/* ro_ddr23phy_reg [168] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[168]_net ,
		/* ro_ddr23phy_reg [167] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[167]_net ,
		/* ro_ddr23phy_reg [166] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[166]_net ,
		/* ro_ddr23phy_reg [165] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[165]_net ,
		/* ro_ddr23phy_reg [164] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[164]_net ,
		/* ro_ddr23phy_reg [163] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[163]_net ,
		/* ro_ddr23phy_reg [162] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[162]_net ,
		/* ro_ddr23phy_reg [161] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[161]_net ,
		/* ro_ddr23phy_reg [160] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[160]_net ,
		/* ro_ddr23phy_reg [159] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[159]_net ,
		/* ro_ddr23phy_reg [158] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[158]_net ,
		/* ro_ddr23phy_reg [157] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[157]_net ,
		/* ro_ddr23phy_reg [156] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[156]_net ,
		/* ro_ddr23phy_reg [155] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[155]_net ,
		/* ro_ddr23phy_reg [154] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[154]_net ,
		/* ro_ddr23phy_reg [153] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[153]_net ,
		/* ro_ddr23phy_reg [152] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[152]_net ,
		/* ro_ddr23phy_reg [151] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[151]_net ,
		/* ro_ddr23phy_reg [150] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[150]_net ,
		/* ro_ddr23phy_reg [149] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[149]_net ,
		/* ro_ddr23phy_reg [148] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[148]_net ,
		/* ro_ddr23phy_reg [147] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[147]_net ,
		/* ro_ddr23phy_reg [146] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[146]_net ,
		/* ro_ddr23phy_reg [145] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[145]_net ,
		/* ro_ddr23phy_reg [144] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[144]_net ,
		/* ro_ddr23phy_reg [143] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[143]_net ,
		/* ro_ddr23phy_reg [142] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[142]_net ,
		/* ro_ddr23phy_reg [141] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[141]_net ,
		/* ro_ddr23phy_reg [140] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[140]_net ,
		/* ro_ddr23phy_reg [139] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[139]_net ,
		/* ro_ddr23phy_reg [138] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[138]_net ,
		/* ro_ddr23phy_reg [137] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[137]_net ,
		/* ro_ddr23phy_reg [136] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[136]_net ,
		/* ro_ddr23phy_reg [135] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[135]_net ,
		/* ro_ddr23phy_reg [134] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[134]_net ,
		/* ro_ddr23phy_reg [133] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[133]_net ,
		/* ro_ddr23phy_reg [132] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[132]_net ,
		/* ro_ddr23phy_reg [131] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[131]_net ,
		/* ro_ddr23phy_reg [130] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[130]_net ,
		/* ro_ddr23phy_reg [129] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[129]_net ,
		/* ro_ddr23phy_reg [128] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[128]_net ,
		/* ro_ddr23phy_reg [127] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[127]_net ,
		/* ro_ddr23phy_reg [126] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[126]_net ,
		/* ro_ddr23phy_reg [125] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[125]_net ,
		/* ro_ddr23phy_reg [124] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[124]_net ,
		/* ro_ddr23phy_reg [123] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[123]_net ,
		/* ro_ddr23phy_reg [122] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[122]_net ,
		/* ro_ddr23phy_reg [121] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[121]_net ,
		/* ro_ddr23phy_reg [120] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[120]_net ,
		/* ro_ddr23phy_reg [119] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[119]_net ,
		/* ro_ddr23phy_reg [118] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[118]_net ,
		/* ro_ddr23phy_reg [117] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[117]_net ,
		/* ro_ddr23phy_reg [116] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[116]_net ,
		/* ro_ddr23phy_reg [115] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[115]_net ,
		/* ro_ddr23phy_reg [114] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[114]_net ,
		/* ro_ddr23phy_reg [113] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[113]_net ,
		/* ro_ddr23phy_reg [112] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[112]_net ,
		/* ro_ddr23phy_reg [111] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[111]_net ,
		/* ro_ddr23phy_reg [110] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[110]_net ,
		/* ro_ddr23phy_reg [109] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[109]_net ,
		/* ro_ddr23phy_reg [108] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[108]_net ,
		/* ro_ddr23phy_reg [107] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[107]_net ,
		/* ro_ddr23phy_reg [106] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[106]_net ,
		/* ro_ddr23phy_reg [105] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[105]_net ,
		/* ro_ddr23phy_reg [104] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[104]_net ,
		/* ro_ddr23phy_reg [103] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[103]_net ,
		/* ro_ddr23phy_reg [102] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[102]_net ,
		/* ro_ddr23phy_reg [101] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[101]_net ,
		/* ro_ddr23phy_reg [100] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[100]_net ,
		/* ro_ddr23phy_reg [99] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[99]_net ,
		/* ro_ddr23phy_reg [98] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[98]_net ,
		/* ro_ddr23phy_reg [97] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[97]_net ,
		/* ro_ddr23phy_reg [96] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[96]_net ,
		/* ro_ddr23phy_reg [95] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[95]_net ,
		/* ro_ddr23phy_reg [94] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[94]_net ,
		/* ro_ddr23phy_reg [93] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[93]_net ,
		/* ro_ddr23phy_reg [92] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[92]_net ,
		/* ro_ddr23phy_reg [91] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[91]_net ,
		/* ro_ddr23phy_reg [90] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[90]_net ,
		/* ro_ddr23phy_reg [89] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[89]_net ,
		/* ro_ddr23phy_reg [88] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[88]_net ,
		/* ro_ddr23phy_reg [87] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[87]_net ,
		/* ro_ddr23phy_reg [86] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[86]_net ,
		/* ro_ddr23phy_reg [85] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[85]_net ,
		/* ro_ddr23phy_reg [84] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[84]_net ,
		/* ro_ddr23phy_reg [83] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[83]_net ,
		/* ro_ddr23phy_reg [82] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[82]_net ,
		/* ro_ddr23phy_reg [81] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[81]_net ,
		/* ro_ddr23phy_reg [80] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[80]_net ,
		/* ro_ddr23phy_reg [79] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[79]_net ,
		/* ro_ddr23phy_reg [78] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[78]_net ,
		/* ro_ddr23phy_reg [77] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[77]_net ,
		/* ro_ddr23phy_reg [76] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[76]_net ,
		/* ro_ddr23phy_reg [75] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[75]_net ,
		/* ro_ddr23phy_reg [74] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[74]_net ,
		/* ro_ddr23phy_reg [73] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[73]_net ,
		/* ro_ddr23phy_reg [72] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[72]_net ,
		/* ro_ddr23phy_reg [71] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[71]_net ,
		/* ro_ddr23phy_reg [70] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[70]_net ,
		/* ro_ddr23phy_reg [69] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[69]_net ,
		/* ro_ddr23phy_reg [68] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[68]_net ,
		/* ro_ddr23phy_reg [67] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[67]_net ,
		/* ro_ddr23phy_reg [66] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[66]_net ,
		/* ro_ddr23phy_reg [65] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[65]_net ,
		/* ro_ddr23phy_reg [64] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[64]_net ,
		/* ro_ddr23phy_reg [63] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[63]_net ,
		/* ro_ddr23phy_reg [62] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[62]_net ,
		/* ro_ddr23phy_reg [61] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[61]_net ,
		/* ro_ddr23phy_reg [60] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[60]_net ,
		/* ro_ddr23phy_reg [59] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[59]_net ,
		/* ro_ddr23phy_reg [58] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[58]_net ,
		/* ro_ddr23phy_reg [57] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[57]_net ,
		/* ro_ddr23phy_reg [56] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[56]_net ,
		/* ro_ddr23phy_reg [55] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[55]_net ,
		/* ro_ddr23phy_reg [54] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[54]_net ,
		/* ro_ddr23phy_reg [53] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[53]_net ,
		/* ro_ddr23phy_reg [52] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[52]_net ,
		/* ro_ddr23phy_reg [51] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[51]_net ,
		/* ro_ddr23phy_reg [50] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[50]_net ,
		/* ro_ddr23phy_reg [49] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[49]_net ,
		/* ro_ddr23phy_reg [48] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[48]_net ,
		/* ro_ddr23phy_reg [47] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[47]_net ,
		/* ro_ddr23phy_reg [46] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[46]_net ,
		/* ro_ddr23phy_reg [45] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[45]_net ,
		/* ro_ddr23phy_reg [44] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[44]_net ,
		/* ro_ddr23phy_reg [43] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[43]_net ,
		/* ro_ddr23phy_reg [42] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[42]_net ,
		/* ro_ddr23phy_reg [41] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[41]_net ,
		/* ro_ddr23phy_reg [40] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[40]_net ,
		/* ro_ddr23phy_reg [39] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[39]_net ,
		/* ro_ddr23phy_reg [38] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[38]_net ,
		/* ro_ddr23phy_reg [37] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[37]_net ,
		/* ro_ddr23phy_reg [36] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[36]_net ,
		/* ro_ddr23phy_reg [35] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[35]_net ,
		/* ro_ddr23phy_reg [34] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[34]_net ,
		/* ro_ddr23phy_reg [33] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[33]_net ,
		/* ro_ddr23phy_reg [32] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[32]_net ,
		/* ro_ddr23phy_reg [31] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[31]_net ,
		/* ro_ddr23phy_reg [30] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[30]_net ,
		/* ro_ddr23phy_reg [29] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[29]_net ,
		/* ro_ddr23phy_reg [28] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[28]_net ,
		/* ro_ddr23phy_reg [27] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[27]_net ,
		/* ro_ddr23phy_reg [26] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[26]_net ,
		/* ro_ddr23phy_reg [25] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[25]_net ,
		/* ro_ddr23phy_reg [24] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[24]_net ,
		/* ro_ddr23phy_reg [23] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[23]_net ,
		/* ro_ddr23phy_reg [22] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[22]_net ,
		/* ro_ddr23phy_reg [21] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[21]_net ,
		/* ro_ddr23phy_reg [20] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[20]_net ,
		/* ro_ddr23phy_reg [19] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[19]_net ,
		/* ro_ddr23phy_reg [18] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[18]_net ,
		/* ro_ddr23phy_reg [17] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[17]_net ,
		/* ro_ddr23phy_reg [16] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[16]_net ,
		/* ro_ddr23phy_reg [15] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[15]_net ,
		/* ro_ddr23phy_reg [14] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[14]_net ,
		/* ro_ddr23phy_reg [13] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[13]_net ,
		/* ro_ddr23phy_reg [12] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[12]_net ,
		/* ro_ddr23phy_reg [11] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[11]_net ,
		/* ro_ddr23phy_reg [10] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[10]_net ,
		/* ro_ddr23phy_reg [9] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[9]_net ,
		/* ro_ddr23phy_reg [8] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[8]_net ,
		/* ro_ddr23phy_reg [7] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[7]_net ,
		/* ro_ddr23phy_reg [6] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[6]_net ,
		/* ro_ddr23phy_reg [5] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[5]_net ,
		/* ro_ddr23phy_reg [4] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[4]_net ,
		/* ro_ddr23phy_reg [3] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[3]_net ,
		/* ro_ddr23phy_reg [2] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[2]_net ,
		/* ro_ddr23phy_reg [1] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[1]_net ,
		/* ro_ddr23phy_reg [0] */ \u_ddr_v1_u_inst_u_ddr23phy|ro_ddr23phy_reg[0]_net 
	} )
);
defparam u_ddr_v1_u_inst_u_ddrc.reg32_194 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_204 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_14c = 32'h3f3f3f3f;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2dc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_198 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_208 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_210 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3a0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_46c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_214 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3a4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_15c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2ec = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_218 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_220 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3a8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3b0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_47c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_224 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_a0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3b4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_16c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2fc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_228 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_a4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3b8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_230 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3c0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_48c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_a8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_234 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_b0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3c4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_17c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_238 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_b4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3c8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_240 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3d0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_49c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_b8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_244 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_c0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3d4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_18c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_248 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_c4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3d8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_250 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3e0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_c8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_254 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_d0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3e4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_19c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_20c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_258 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_d4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3e8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_260 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3f0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_d8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_264 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_e0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3f4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_21c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3ac = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_268 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_e4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3f8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_270 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_e8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_274 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_f0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_22c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3bc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_278 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_f4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_280 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_ac = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_f8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_284 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_23c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3cc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_288 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_290 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_300 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_bc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_294 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_304 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_24c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3dc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_298 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_308 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_310 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4a0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_cc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_00 = 32'h1;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_314 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4a4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_25c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3ec = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_04 = 32'h258000;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_318 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4a8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_320 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4b0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_dc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_08 = 32'h8080c30;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_10 = 32'h2030305;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_324 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4b4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1a0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_26c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3fc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_14 = 32'h3064010;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_328 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4b8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1a4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_330 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4c0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_ec = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_18 = 32'h6060e06;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1a8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_20 = 32'h1000044;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_334 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4c4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1b0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_27c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_24 = 32'h30602;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_338 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4c8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1b4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_340 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4d0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_fc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_28 = 32'h18;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1b8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_30 = 32'h1000404;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_344 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4d4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1c0 = 32'h1;
defparam u_ddr_v1_u_inst_u_ddrc.ddr_ctl_pd = 0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_28c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_34 = 32'h20a0344;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_348 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4d8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1c4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_350 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4e0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_38 = 32'h60c08;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_40 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1c8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_354 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4e4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1d0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_29c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_30c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_44 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_358 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4e8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1d4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_360 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4f0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_48 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_50 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1d8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_364 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4f4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1e0 = 32'h1000602;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_31c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4ac = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_54 = 32'h4000000;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_368 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4f8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1e4 = 32'hc060044;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_370 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_0c = 32'hfffff124;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_58 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.bus_ctl_sel = 0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_60 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1e8 = 32'hffff000c;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_374 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1f0 = 32'h60a0406;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_32c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4bc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_64 = 32'hf0000000;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_378 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1f4 = 32'h80060800;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_380 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1c = 32'h40040006;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1ac = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_68 = 32'h2000;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_70 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1f8 = 32'hc400c30;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_384 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_33c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4cc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_74 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_388 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_400 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_390 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2c = 32'h1d700042;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1bc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_78 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_80 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_404 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_394 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_34c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4dc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_84 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_408 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_398 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_410 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_3c = 32'h10d01;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1cc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_88 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_90 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_414 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_100 = 32'h42000000;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_35c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4ec = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_94 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_418 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_104 = 32'h100851;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_420 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1dc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_98 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_108 = 32'h186a000;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_424 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_110 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2a0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_36c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_4fc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_428 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_114 = 32'ha0200;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_430 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2a4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_5c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1ec = 32'hfffff105;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_118 = 32'h4040404;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_434 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_120 = 32'h2f2f2f2f;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2a8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2b0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_37c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_438 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_124 = 32'h2f;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_440 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2b4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_6c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_1fc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_128 = 32'hbfbfbfbf;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_444 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_130 = 32'hbfbfbfbf;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2b8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2c0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.ddr_ctl_iso_en = 1;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_38c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_448 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_134 = 32'hbf;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_450 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2c4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_7c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_138 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_454 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_140 = 32'h86000000;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2c8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2d0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_40c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_39c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_458 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_144 = 32'h8600;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_460 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2d4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_8c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_148 = 32'h80000000;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_464 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_150 = 32'h3f;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2d8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2e0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_41c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_468 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_154 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_470 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2e4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_9c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_10c = 32'h55e00a0a;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_158 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_474 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_160 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2e8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2f0 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_42c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_478 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_164 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_480 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2f4 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_11c = 32'h4;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2ac = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_168 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_484 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_170 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2f8 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_43c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_488 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_174 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_490 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_12c = 32'hbf;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2bc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_178 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_494 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_180 = 32'h18;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_44c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_498 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_184 = 32'h1d700046;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_13c = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_2cc = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_188 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_190 = 32'h100008;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_200 = 32'h0;
defparam u_ddr_v1_u_inst_u_ddrc.reg32_45c = 32'h0;
FG6X2 ii06122 (
	. f ( {
		/* f [5] (nc) */ nc3423 ,
		/* f [4] */ \ii06121|xy_net ,
		/* f [3] (nc) */ nc3424 ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[13]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[12]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[14]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06122|xy_net  )
);
defparam ii06122.mode = 1'b0;
defparam ii06122.config_data = 64'h9595ffff9595ffff;
FG6X2 ii06123 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[13]|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[15]|qx_net ,
		/* f [3] */ \ii06121|xy_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[12]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[14]|qx_net ,
		/* f [0] (nc) */ nc3425 
	} ),
	. x ( ),
	. xy ( \ii06123|xy_net  )
);
defparam ii06123.mode = 1'b0;
defparam ii06123.config_data = 64'hc0ff3fff00ffffff;
REG2CKSR \u_FDMA_axi_araddr_reg[17]  (
	. di ( \ii05748|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[16].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[16].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[17] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[17] .CLKSRSEL = 1'b1;
LRAM64 ii06124 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[16]|qx_net ,
		/* f [4] */ \ii06121|xy_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[13]|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[15]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[12]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[14]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06124|xy_net  )
);
defparam ii06124.mode = 3'h0;
defparam ii06124.config_data = 64'h8000ffff7fffffff;
FG6X2 PCKRTINSERT_C96R79_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc3426 ,
		/* f [4] (nc) */ nc3427 ,
		/* f [3] (nc) */ nc3428 ,
		/* f [2] (nc) */ nc3429 ,
		/* f [1] */ \ii06046|xy_net ,
		/* f [0] */ \ii06043|xy_net 
	} ),
	. x ( \PCKRTINSERT_C96R79_lut_0|x_net  ),
	. xy ( \PCKRTINSERT_C96R79_lut_0|xy_net  )
);
defparam PCKRTINSERT_C96R79_lut_0.mode = 1'b1;
defparam PCKRTINSERT_C96R79_lut_0.config_data = 64'h3333333355555555;
REG2CKSR \u_if_t_data4_reg[0]  (
	. di ( \ii06192|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[0].mclk1b  ),
	. qx ( \u_if_t_data4_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[0].sr1  )
);
defparam \u_if_t_data4_reg[0] .PRESET = 0;
defparam \u_if_t_data4_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii06125 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[12]|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[17]|qx_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[14]|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[13]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[16]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[15]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06125|xy_net  )
);
defparam ii06125.mode = 1'b0;
defparam ii06125.config_data = 64'h7fffffffffffffff;
FG6X2 PCKRTINSERT_C96R79_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc3430 ,
		/* f [4] */ \ii06048|xy_net ,
		/* f [3] (nc) */ nc3431 ,
		/* f [2] (nc) */ nc3432 ,
		/* f [1] (nc) */ nc3433 ,
		/* f [0] */ \ii06044|xy_net 
	} ),
	. x ( \PCKRTINSERT_C96R79_lut_1|x_net  ),
	. xy ( \PCKRTINSERT_C96R79_lut_1|xy_net  )
);
defparam PCKRTINSERT_C96R79_lut_1.mode = 1'b1;
defparam PCKRTINSERT_C96R79_lut_1.config_data = 64'h555555550000ffff;
LRAM64 ii06126 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[16]|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[17]|qx_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[15]|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[12]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[13]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[14]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06126|xy_net  )
);
defparam ii06126.mode = 3'h0;
defparam ii06126.config_data = 64'hffff8000ffff0000;
CFG_NOTINV \carry_8_1__ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_1__ADD_7.ainv  )
);
defparam \carry_8_1__ADD_7.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06127 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [4] */ \ii06126|xy_net ,
		/* f [3] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [2] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [1] */ \ii06125|xy_net ,
		/* f [0] */ \u_if_rst_cnt_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06127|xy_net  )
);
defparam ii06127.mode = 1'b0;
defparam ii06127.config_data = 64'hfffffffffffffdff;
FG6X2 PCKRTINSERT_C100R81_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc3434 ,
		/* f [4] (nc) */ nc3435 ,
		/* f [3] */ \ii05856|xy_net ,
		/* f [2] (nc) */ nc3436 ,
		/* f [1] (nc) */ nc3437 ,
		/* f [0] (nc) */ nc3438 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C100R81_lut_0|xy_net  )
);
defparam PCKRTINSERT_C100R81_lut_0.mode = 1'b0;
defparam PCKRTINSERT_C100R81_lut_0.config_data = 64'h00ff00ff00ff00ff;
REG2CKSR \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]  (
	. di ( \carry_8_1__ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii06128 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [2] */ \ii06125|xy_net ,
		/* f [1] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[18]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06128|xy_net  )
);
defparam ii06128.mode = 1'b0;
defparam ii06128.config_data = 64'hffffffb7ffffffff;
LRAM64 PCKRTINSERT_C106R75_lut_0 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22]|qx_net ,
		/* f [4] (nc) */ nc3439 ,
		/* f [3] (nc) */ nc3440 ,
		/* f [2] (nc) */ nc3441 ,
		/* f [1] (nc) */ nc3442 ,
		/* f [0] (nc) */ nc3443 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R75_lut_0|xy_net  )
);
defparam PCKRTINSERT_C106R75_lut_0.mode = 3'b000;
defparam PCKRTINSERT_C106R75_lut_0.config_data = 64'h00000000ffffffff;
FG6X2 PCKRTINSERT_C100R81_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc3444 ,
		/* f [4] (nc) */ nc3445 ,
		/* f [3] */ \ii05860|xy_net ,
		/* f [2] (nc) */ nc3446 ,
		/* f [1] (nc) */ nc3447 ,
		/* f [0] (nc) */ nc3448 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C100R81_lut_1|xy_net  )
);
defparam PCKRTINSERT_C100R81_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C100R81_lut_1.config_data = 64'h00ff00ff00ff00ff;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06130 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [4] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [3] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [2] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[19]|qx_net ,
		/* f [0] */ \ii06129|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06130|xy_net  )
);
defparam ii06130.mode = 1'b0;
defparam ii06130.config_data = 64'hfff9ffffffffffff;
FG6X2 ii06129 (
	. f ( {
		/* f [5] */ \ii06125|xy_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[18]|qx_net ,
		/* f [3] (nc) */ nc3449 ,
		/* f [2] (nc) */ nc3450 ,
		/* f [1] (nc) */ nc3451 ,
		/* f [0] (nc) */ nc3452 
	} ),
	. x ( ),
	. xy ( \ii06129|xy_net  )
);
defparam ii06129.mode = 1'b0;
defparam ii06129.config_data = 64'h0000ffffffffffff;
FG6X2 PCKRTINSERT_C106R75_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc3453 ,
		/* f [4] (nc) */ nc3454 ,
		/* f [3] (nc) */ nc3455 ,
		/* f [2] (nc) */ nc3456 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[18]|qx_net ,
		/* f [0] (nc) */ nc3457 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R75_lut_1|xy_net  )
);
defparam PCKRTINSERT_C106R75_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C106R75_lut_1.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C100R81_lut_2 (
	. f ( {
		/* f [5] */ \ii05857|xy_net ,
		/* f [4] (nc) */ nc3458 ,
		/* f [3] (nc) */ nc3459 ,
		/* f [2] (nc) */ nc3460 ,
		/* f [1] (nc) */ nc3461 ,
		/* f [0] (nc) */ nc3462 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C100R81_lut_2|xy_net  )
);
defparam PCKRTINSERT_C100R81_lut_2.mode = 1'b0;
defparam PCKRTINSERT_C100R81_lut_2.config_data = 64'h00000000ffffffff;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg (
	. di ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_2_s_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.CLKSRSEL = 1'b1;
LRAM64 ii06131 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[18]|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[20]|qx_net ,
		/* f [3] (nc) */ nc3463 ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[19]|qx_net ,
		/* f [1] */ \ii06121|xy_net ,
		/* f [0] */ \ii06125|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06131|xy_net  )
);
defparam ii06131.mode = 3'h0;
defparam ii06131.config_data = 64'hb3b37f7f3333ffff;
LRAM64 PCKRTINSERT_C106R75_lut_2 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3464 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[16]|qx_net ,
		/* f [3] (nc) */ nc3465 ,
		/* f [2] (nc) */ nc3466 ,
		/* f [1] (nc) */ nc3467 ,
		/* f [0] (nc) */ nc3468 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R75_lut_2|xy_net  )
);
defparam PCKRTINSERT_C106R75_lut_2.mode = 3'b000;
defparam PCKRTINSERT_C106R75_lut_2.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C100R81_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc3469 ,
		/* f [4] */ \ii05858|xy_net ,
		/* f [3] (nc) */ nc3470 ,
		/* f [2] (nc) */ nc3471 ,
		/* f [1] (nc) */ nc3472 ,
		/* f [0] (nc) */ nc3473 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C100R81_lut_3|xy_net  )
);
defparam PCKRTINSERT_C100R81_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C100R81_lut_3.config_data = 64'h0000ffff0000ffff;
FG6X2 ii06132 (
	. f ( {
		/* f [5] */ \ii06121|xy_net ,
		/* f [4] */ \ii06125|xy_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[19]|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[20]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[18]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[21]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06132|xy_net  )
);
defparam ii06132.mode = 1'b0;
defparam ii06132.config_data = 64'h95555555ffffffff;
FG6X2 PCKRTINSERT_C106R75_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc3474 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_r_reg|qx_net ,
		/* f [3] (nc) */ nc3475 ,
		/* f [2] (nc) */ nc3476 ,
		/* f [1] (nc) */ nc3477 ,
		/* f [0] (nc) */ nc3478 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R75_lut_3|xy_net  )
);
defparam PCKRTINSERT_C106R75_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C106R75_lut_3.config_data = 64'h0000ffff0000ffff;
FG6X2 PCKRTINSERT_C100R81_lut_4 (
	. f ( {
		/* f [5] (nc) */ nc3479 ,
		/* f [4] (nc) */ nc3480 ,
		/* f [3] (nc) */ nc3481 ,
		/* f [2] (nc) */ nc3482 ,
		/* f [1] */ \ii05859|xy_net ,
		/* f [0] (nc) */ nc3483 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C100R81_lut_4|xy_net  )
);
defparam PCKRTINSERT_C100R81_lut_4.mode = 1'b0;
defparam PCKRTINSERT_C100R81_lut_4.config_data = 64'h3333333333333333;
LRAM64 ii06133 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[21]|qx_net ,
		/* f [4] */ \ii06121|xy_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[20]|qx_net ,
		/* f [2] */ \ii06129|xy_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[22]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[19]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06133|xy_net  )
);
defparam ii06133.mode = 3'h0;
defparam ii06133.config_data = 64'h9333ffff3333ffff;
LRAM64 PCKRTINSERT_C106R75_lut_4 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3484 ,
		/* f [4] (nc) */ nc3485 ,
		/* f [3] (nc) */ nc3486 ,
		/* f [2] (nc) */ nc3487 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20]|qx_net ,
		/* f [0] (nc) */ nc3488 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R75_lut_4|xy_net  )
);
defparam PCKRTINSERT_C106R75_lut_4.mode = 3'b000;
defparam PCKRTINSERT_C106R75_lut_4.config_data = 64'h3333333333333333;
FG6X2 PCKRTINSERT_C100R81_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc3489 ,
		/* f [4] (nc) */ nc3490 ,
		/* f [3] (nc) */ nc3491 ,
		/* f [2] (nc) */ nc3492 ,
		/* f [1] */ \ii05862|xy_net ,
		/* f [0] (nc) */ nc3493 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C100R81_lut_5|xy_net  )
);
defparam PCKRTINSERT_C100R81_lut_5.mode = 1'b0;
defparam PCKRTINSERT_C100R81_lut_5.config_data = 64'h3333333333333333;
CFG_NOTINV \carry_8_0__ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_0__ADD_6.ainv  )
);
defparam \carry_8_0__ADD_6.notinv0 .SEL = 1;
REG2CKSR \u_FDMA_axi_araddr_reg[18]  (
	. di ( \ii05749|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[16].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[16].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[18] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[18] .CLKSRSEL = 1'b1;
FG6X2 ii06134 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[20]|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[21]|qx_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[18]|qx_net ,
		/* f [2] */ \ii06125|xy_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[22]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[19]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06134|xy_net  )
);
defparam ii06134.mode = 1'b0;
defparam ii06134.config_data = 64'h7fffffffffffffff;
FG6X2 PCKRTINSERT_C100R81_lut_6 (
	. f ( {
		/* f [5] (nc) */ nc3494 ,
		/* f [4] */ \ii05863|xy_net ,
		/* f [3] (nc) */ nc3495 ,
		/* f [2] (nc) */ nc3496 ,
		/* f [1] (nc) */ nc3497 ,
		/* f [0] (nc) */ nc3498 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C100R81_lut_6|xy_net  )
);
defparam PCKRTINSERT_C100R81_lut_6.mode = 1'b0;
defparam PCKRTINSERT_C100R81_lut_6.config_data = 64'h0000ffff0000ffff;
REG2CKSR \u_if_t_data4_reg[1]  (
	. di ( \ii06193|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[0].mclk1b  ),
	. qx ( \u_if_t_data4_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[0].sr1  )
);
defparam \u_if_t_data4_reg[1] .PRESET = 0;
defparam \u_if_t_data4_reg[1] .CLKSRSEL = 1'b1;
LRAM64 ii06135 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii06134|xy_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[23]|qx_net ,
		/* f [1] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [0] */ \u_if_rst_cnt_reg[8]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06135|xy_net  )
);
defparam ii06135.mode = 3'h0;
defparam ii06135.config_data = 64'hfffffdffffffdfff;
FG6X2 PCKRTINSERT_C100R81_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc3499 ,
		/* f [4] */ \ii05864|xy_net ,
		/* f [3] (nc) */ nc3500 ,
		/* f [2] (nc) */ nc3501 ,
		/* f [1] (nc) */ nc3502 ,
		/* f [0] (nc) */ nc3503 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C100R81_lut_7|xy_net  )
);
defparam PCKRTINSERT_C100R81_lut_7.mode = 1'b0;
defparam PCKRTINSERT_C100R81_lut_7.config_data = 64'h0000ffff0000ffff;
FG6X2 ii06136 (
	. f ( {
		/* f [5] (nc) */ nc3504 ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[23]|qx_net ,
		/* f [3] (nc) */ nc3505 ,
		/* f [2] */ \ii06134|xy_net ,
		/* f [1] */ \ii06121|xy_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[24]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06136|xy_net  )
);
defparam ii06136.mode = 1'b0;
defparam ii06136.config_data = 64'hb7b77777b7b77777;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8] .CLKSRSEL = 1'b1;
LRAM64 ii06137 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[25]|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[23]|qx_net ,
		/* f [3] (nc) */ nc3506 ,
		/* f [2] */ \ii06134|xy_net ,
		/* f [1] */ \ii06121|xy_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[24]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06137|xy_net  )
);
defparam ii06137.mode = 3'h0;
defparam ii06137.config_data = 64'hb3b333337f7fffff;
CFG_NOTINV \carry_11_8__ADD_0.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net  ),
	. o ( \carry_11_8__ADD_0.ainv  )
);
defparam \carry_11_8__ADD_0.notinv0 .SEL = 1;
REG2CKSR \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]  (
	. di ( \carry_8_1__ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii06138 (
	. f ( {
		/* f [5] */ \ii06134|xy_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[25]|qx_net ,
		/* f [3] */ \ii06121|xy_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[24]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[26]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[23]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06138|xy_net  )
);
defparam ii06138.mode = 1'b0;
defparam ii06138.config_data = 64'h93ff33ff33ff33ff;
CFG_NOTINV \carry_32_4__ADD_28.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_28.ainv  )
);
defparam \carry_32_4__ADD_28.notinv0 .SEL = 1;
REG2CKSR u_FDMA_axi_rstart_locked_r2_reg (
	. di ( \u_FDMA_axi_rstart_locked_r1_reg|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_rstart_locked_r1_reg.mclk1b  ),
	. qx ( \u_FDMA_axi_rstart_locked_r2_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_rstart_locked_r1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_rstart_locked_r1_reg.sr1  )
);
defparam u_FDMA_axi_rstart_locked_r2_reg.PRESET = 0;
defparam u_FDMA_axi_rstart_locked_r2_reg.CLKSRSEL = 1'b1;
FG6X2 ii06140 (
	. f ( {
		/* f [5] */ \ii06139|xy_net ,
		/* f [4] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [3] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [2] (nc) */ nc3507 ,
		/* f [1] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [0] */ \u_if_T_S_reg_0__dup_2_|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06140|xy_net  )
);
defparam ii06140.mode = 1'b0;
defparam ii06140.config_data = 64'hffffbbffffffffff;
FG6X2 ii06139 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[27]|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[24]|qx_net ,
		/* f [3] */ \ii06134|xy_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[25]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[23]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[26]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06139|xy_net  )
);
defparam ii06139.mode = 1'b0;
defparam ii06139.config_data = 64'h800000007fffffff;
AND4 C88R58_and4_logic (
	. a ( \carry_10_6__ADD_3|p_net  ),
	. b ( \carry_10_6__ADD_2|p_net  ),
	. c ( \carry_10_6__ADD_1|p_net  ),
	. d ( \carry_10_6__ADD_0|p_net  ),
	. o ( \C88R58_and4_logic|o_net  )
);
LRAM64 ii06141 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[27]|qx_net ,
		/* f [4] */ \u_if_fdma_waddr_r_reg[26]|qx_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[23]|qx_net ,
		/* f [2] */ \ii06134|xy_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[25]|qx_net ,
		/* f [0] */ \u_if_fdma_waddr_r_reg[24]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06141|xy_net  )
);
defparam ii06141.mode = 3'h0;
defparam ii06141.config_data = 64'h7fffffffffffffff;
LRAM64 ii06142 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [4] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [3] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[28]|qx_net ,
		/* f [1] */ \ii06141|xy_net ,
		/* f [0] */ \u_if_rst_cnt_reg[8]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06142|xy_net  )
);
defparam ii06142.mode = 3'h0;
defparam ii06142.config_data = 64'hffffffffffffd7ff;
FG6X2 ii06143 (
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[28]|qx_net ,
		/* f [4] (nc) */ nc3508 ,
		/* f [3] */ \ii06121|xy_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[29]|qx_net ,
		/* f [1] */ \ii06141|xy_net ,
		/* f [0] (nc) */ nc3509 
	} ),
	. x ( ),
	. xy ( \ii06143|xy_net  )
);
defparam ii06143.mode = 1'b0;
defparam ii06143.config_data = 64'hc3ffc3ff0fff0fff;
CFG_NOTINV \carry_10_6__ADD_0.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net  ),
	. o ( \carry_10_6__ADD_0.ainv  )
);
defparam \carry_10_6__ADD_0.notinv0 .SEL = 1;
REG2CKSR \u_FDMA_axi_araddr_reg[20]  (
	. di ( \ii05752|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[16].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[16].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[20] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_araddr_reg[19]  (
	. di ( \ii05750|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[16].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[16].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[19] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[19] .CLKSRSEL = 1'b1;
LRAM64 ii06144 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[30]|qx_net ,
		/* f [4] */ \ii05767|xy_net ,
		/* f [3] (nc) */ nc3510 ,
		/* f [2] */ \ii06141|xy_net ,
		/* f [1] */ \ii06121|xy_net ,
		/* f [0] (nc) */ nc3511 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06144|xy_net  )
);
defparam ii06144.mode = 3'h0;
defparam ii06144.config_data = 64'hf3f333333f3fffff;
REG2CKSR \u_if_t_data4_reg[2]  (
	. di ( \ii06194|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data3_reg[2].mclk1b  ),
	. qx ( \u_if_t_data4_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data3_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data3_reg[2].sr1  )
);
defparam \u_if_t_data4_reg[2] .PRESET = 0;
defparam \u_if_t_data4_reg[2] .CLKSRSEL = 1'b1;
LRAM64 ii06145 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_fdma_waddr_r_reg[30]|qx_net ,
		/* f [4] */ \ii06121|xy_net ,
		/* f [3] */ \u_if_fdma_waddr_r_reg[31]|qx_net ,
		/* f [2] */ \u_if_fdma_waddr_r_reg[29]|qx_net ,
		/* f [1] */ \u_if_fdma_waddr_r_reg[28]|qx_net ,
		/* f [0] */ \ii06141|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06145|xy_net  )
);
defparam ii06145.mode = 3'h0;
defparam ii06145.config_data = 64'h807fffff00ffffff;
LRAM64 PCKRTINSERT_C106R74_lut_0 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3512 ,
		/* f [4] (nc) */ nc3513 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23]|qx_net ,
		/* f [2] (nc) */ nc3514 ,
		/* f [1] (nc) */ nc3515 ,
		/* f [0] (nc) */ nc3516 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R74_lut_0|xy_net  )
);
defparam PCKRTINSERT_C106R74_lut_0.mode = 3'b000;
defparam PCKRTINSERT_C106R74_lut_0.config_data = 64'h00ff00ff00ff00ff;
FG6X2 ii06146 (
	. f ( {
		/* f [5] */ \u_if_fdma_wareq_reg|qx_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [2] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [1] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [0] */ \u_FDMA_fdma_wstart_locked_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06146|xy_net  )
);
defparam ii06146.mode = 1'b0;
defparam ii06146.config_data = 64'h333b3333fffbffff;
FG6X2 PCKRTINSERT_C106R74_lut_1 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[25]|qx_net ,
		/* f [4] (nc) */ nc3517 ,
		/* f [3] (nc) */ nc3518 ,
		/* f [2] (nc) */ nc3519 ,
		/* f [1] (nc) */ nc3520 ,
		/* f [0] (nc) */ nc3521 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R74_lut_1|xy_net  )
);
defparam PCKRTINSERT_C106R74_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C106R74_lut_1.config_data = 64'h00000000ffffffff;
CFG_NOTINV \carry_16_5__ADD_15.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[15]|qx_net  ),
	. o ( \carry_16_5__ADD_15.ainv  )
);
defparam \carry_16_5__ADD_15.notinv0 .SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[9] .CLKSRSEL = 1'b0;
FG6X2 ii06147 (
	. f ( {
		/* f [5] (nc) */ nc3522 ,
		/* f [4] (nc) */ nc3523 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc3524 ,
		/* f [1] */ \u_if_rst_cnt_reg[0]|qx_net ,
		/* f [0] (nc) */ nc3525 
	} ),
	. x ( ),
	. xy ( \ii06147|xy_net  )
);
defparam ii06147.mode = 1'b0;
defparam ii06147.config_data = 64'hccffccffccffccff;
LRAM64 PCKRTINSERT_C106R74_lut_2 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3526 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[24]|qx_net ,
		/* f [3] (nc) */ nc3527 ,
		/* f [2] (nc) */ nc3528 ,
		/* f [1] (nc) */ nc3529 ,
		/* f [0] (nc) */ nc3530 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R74_lut_2|xy_net  )
);
defparam PCKRTINSERT_C106R74_lut_2.mode = 3'b000;
defparam PCKRTINSERT_C106R74_lut_2.config_data = 64'h0000ffff0000ffff;
REG2CKSR \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]  (
	. di ( \carry_8_1__ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[3] .CLKSRSEL = 1'b1;
IOC_LVDS \io_uart0_txd_inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( )
,
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. oen ( ),
	. q ( )
,
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_uart0_txd_inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_uart0_txd_inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_uart0_txd_inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b1000;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b001;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_uart0_txd_inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
FG6X2 ii06148 (
	. f ( {
		/* f [5] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [4] (nc) */ nc3531 ,
		/* f [3] (nc) */ nc3532 ,
		/* f [2] (nc) */ nc3533 ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] (nc) */ nc3534 
	} ),
	. x ( ),
	. xy ( \ii06148|xy_net  )
);
defparam ii06148.mode = 1'b0;
defparam ii06148.config_data = 64'hcccccccc00000000;
FG6X2 PCKRTINSERT_C106R74_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc3535 ,
		/* f [4] (nc) */ nc3536 ,
		/* f [3] (nc) */ nc3537 ,
		/* f [2] (nc) */ nc3538 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[23]|qx_net ,
		/* f [0] (nc) */ nc3539 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R74_lut_3|xy_net  )
);
defparam PCKRTINSERT_C106R74_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C106R74_lut_3.config_data = 64'h3333333333333333;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg (
	. di ( \ii06400|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg.CLKSRSEL = 1'b1;
LRAM64 ii06150 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_rst_cnt_reg[0]|qx_net ,
		/* f [4] */ \u_if_rst_cnt_reg[1]|qx_net ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc3540 ,
		/* f [1] (nc) */ nc3541 ,
		/* f [0] */ \u_if_rst_cnt_reg[2]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06150|xy_net  )
);
defparam ii06150.mode = 3'h0;
defparam ii06150.config_data = 64'haaff55ff55ff55ff;
LRAM64 ii06149 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3542 ,
		/* f [4] */ \u_if_rst_cnt_reg[1]|qx_net ,
		/* f [3] */ \u_if_rst_cnt_reg[0]|qx_net ,
		/* f [2] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [1] (nc) */ nc3543 ,
		/* f [0] (nc) */ nc3544 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06149|xy_net  )
);
defparam ii06149.mode = 3'h0;
defparam ii06149.config_data = 64'hff0f0fffff0f0fff;
LRAM64 PCKRTINSERT_C106R74_lut_4 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22]|qx_net ,
		/* f [4] (nc) */ nc3545 ,
		/* f [3] (nc) */ nc3546 ,
		/* f [2] (nc) */ nc3547 ,
		/* f [1] (nc) */ nc3548 ,
		/* f [0] (nc) */ nc3549 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R74_lut_4|xy_net  )
);
defparam PCKRTINSERT_C106R74_lut_4.mode = 3'b000;
defparam PCKRTINSERT_C106R74_lut_4.config_data = 64'h00000000ffffffff;
FG6X2 ii06151 (
	. f ( {
		/* f [5] (nc) */ nc3550 ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \u_if_rst_cnt_reg[1]|qx_net ,
		/* f [2] */ \u_if_rst_cnt_reg[2]|qx_net ,
		/* f [1] */ \u_if_rst_cnt_reg[0]|qx_net ,
		/* f [0] */ \u_if_rst_cnt_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06151|xy_net  )
);
defparam ii06151.mode = 1'b0;
defparam ii06151.config_data = 64'h9555ffff9555ffff;
FG6X2 PCKRTINSERT_C106R74_lut_5 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21]|qx_net ,
		/* f [4] (nc) */ nc3551 ,
		/* f [3] (nc) */ nc3552 ,
		/* f [2] (nc) */ nc3553 ,
		/* f [1] (nc) */ nc3554 ,
		/* f [0] (nc) */ nc3555 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R74_lut_5|xy_net  )
);
defparam PCKRTINSERT_C106R74_lut_5.mode = 1'b0;
defparam PCKRTINSERT_C106R74_lut_5.config_data = 64'h00000000ffffffff;
LRAM64 ii06152 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_rst_cnt_reg[4]|qx_net ,
		/* f [4] */ \u_if_rst_cnt_reg[3]|qx_net ,
		/* f [3] */ \u_if_rst_cnt_reg[2]|qx_net ,
		/* f [2] */ \u_if_rst_cnt_reg[0]|qx_net ,
		/* f [1] */ \u_if_rst_cnt_reg[1]|qx_net ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06152|xy_net  )
);
defparam ii06152.mode = 3'h0;
defparam ii06152.config_data = 64'hd55555557fffffff;
LRAM64 PCKRTINSERT_C106R74_lut_6 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3556 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[20]|qx_net ,
		/* f [3] (nc) */ nc3557 ,
		/* f [2] (nc) */ nc3558 ,
		/* f [1] (nc) */ nc3559 ,
		/* f [0] (nc) */ nc3560 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R74_lut_6|xy_net  )
);
defparam PCKRTINSERT_C106R74_lut_6.mode = 3'b000;
defparam PCKRTINSERT_C106R74_lut_6.config_data = 64'h0000ffff0000ffff;
LRAM64 ii06153 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_rst_cnt_reg[5]|qx_net ,
		/* f [4] */ \u_if_rst_cnt_reg[1]|qx_net ,
		/* f [3] */ \u_if_rst_cnt_reg[2]|qx_net ,
		/* f [2] */ \u_if_rst_cnt_reg[4]|qx_net ,
		/* f [1] */ \u_if_rst_cnt_reg[3]|qx_net ,
		/* f [0] */ \u_if_rst_cnt_reg[0]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06153|xy_net  )
);
defparam ii06153.mode = 3'h0;
defparam ii06153.config_data = 64'h800000007fffffff;
FG6X2 PCKRTINSERT_C106R74_lut_7 (
	. f ( {
		/* f [5] (nc) */ nc3561 ,
		/* f [4] (nc) */ nc3562 ,
		/* f [3] (nc) */ nc3563 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19]|qx_net ,
		/* f [1] (nc) */ nc3564 ,
		/* f [0] (nc) */ nc3565 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C106R74_lut_7|xy_net  )
);
defparam PCKRTINSERT_C106R74_lut_7.mode = 1'b0;
defparam PCKRTINSERT_C106R74_lut_7.config_data = 64'h0f0f0f0f0f0f0f0f;
CFG_NOTINV \carry_32_4__ADD_7.notinv0  (
	. i ( \u_FDMA_axi_awaddr_reg[7]|qx_net  ),
	. o ( \carry_32_4__ADD_7.ainv  )
);
defparam \carry_32_4__ADD_7.notinv0 .SEL = 1;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg (
	. di ( \ii06403|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.sr1  ),
	. sr1 ( )
);
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg.CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_axi_araddr_reg[21]  (
	. di ( \ii05753|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[16].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[16].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[21] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[21] .CLKSRSEL = 1'b1;
FG6X2 ii06154 (
	. f ( {
		/* f [5] */ \ii06153|xy_net ,
		/* f [4] (nc) */ nc3566 ,
		/* f [3] (nc) */ nc3567 ,
		/* f [2] (nc) */ nc3568 ,
		/* f [1] (nc) */ nc3569 ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06154|xy_net  )
);
defparam ii06154.mode = 1'b0;
defparam ii06154.config_data = 64'h55555555ffffffff;
CFG_NOTINV \carry_32_ADD_19.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_19.ainv  )
);
defparam \carry_32_ADD_19.notinv0 .SEL = 1;
CFG_NOTINV \carry_32_ADD_20.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_20.ainv  )
);
defparam \carry_32_ADD_20.notinv0 .SEL = 1;
REG2CKSR \u_if_t_data4_reg[3]  (
	. di ( \ii06195|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data4_reg[7].mclk1b  ),
	. qx ( \u_if_t_data4_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data4_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data4_reg[7].sr1  )
);
defparam \u_if_t_data4_reg[3] .PRESET = 0;
defparam \u_if_t_data4_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii06155 (
	. f ( {
		/* f [5] */ \u_if_rst_cnt_reg[2]|qx_net ,
		/* f [4] */ \u_if_rst_cnt_reg[5]|qx_net ,
		/* f [3] */ \u_if_rst_cnt_reg[3]|qx_net ,
		/* f [2] */ \u_if_rst_cnt_reg[0]|qx_net ,
		/* f [1] */ \u_if_rst_cnt_reg[4]|qx_net ,
		/* f [0] */ \u_if_rst_cnt_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06155|xy_net  )
);
defparam ii06155.mode = 1'b0;
defparam ii06155.config_data = 64'h7fffffffffffffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
LRAM64 ii06156 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_rst_cnt_reg[6]|qx_net ,
		/* f [4] (nc) */ nc3570 ,
		/* f [3] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [2] (nc) */ nc3571 ,
		/* f [1] */ \ii06155|xy_net ,
		/* f [0] (nc) */ nc3572 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06156|xy_net  )
);
defparam ii06156.mode = 3'h0;
defparam ii06156.config_data = 64'hccffccff33ff33ff;
FG6X2 ii06157 (
	. f ( {
		/* f [5] */ \u_if_rst_cnt_reg[6]|qx_net ,
		/* f [4] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [3] */ \u_if_rst_cnt_reg[7]|qx_net ,
		/* f [2] (nc) */ nc3573 ,
		/* f [1] */ \ii06155|xy_net ,
		/* f [0] (nc) */ nc3574 
	} ),
	. x ( ),
	. xy ( \ii06157|xy_net  )
);
defparam ii06157.mode = 1'b0;
defparam ii06157.config_data = 64'hcc33ffff00ffffff;
REG2CKSR \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]  (
	. di ( \carry_8_1__ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0] .CLKSRSEL = 1'b1;
LRAM64 ii06158 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [4] */ \u_if_rst_cnt_reg[6]|qx_net ,
		/* f [3] */ \ii06155|xy_net ,
		/* f [2] */ \u_if_rst_cnt_reg[7]|qx_net ,
		/* f [1] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net ,
		/* f [0] (nc) */ nc3575 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06158|xy_net  )
);
defparam ii06158.mode = 3'h0;
defparam ii06158.config_data = 64'hf33333333fffffff;
LRAM64 ii06160 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii06159|xy_net ,
		/* f [4] (nc) */ nc3576 ,
		/* f [3] (nc) */ nc3577 ,
		/* f [2] (nc) */ nc3578 ,
		/* f [1] (nc) */ nc3579 ,
		/* f [0] */ \u_if_t_data1_reg[0]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06160|xy_net  )
);
defparam ii06160.mode = 3'h0;
defparam ii06160.config_data = 64'haaaaaaaaffffffff;
LRAM64 ii06159 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3580 ,
		/* f [4] */ \u_if_T_S_reg_0__dup_1_|qx_net ,
		/* f [3] (nc) */ nc3581 ,
		/* f [2] (nc) */ nc3582 ,
		/* f [1] */ \ii06111_dup|xy_net ,
		/* f [0] (nc) */ nc3583 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06159|xy_net  )
);
defparam ii06159.mode = 3'h0;
defparam ii06159.config_data = 64'hffff3333ffff3333;
REG2CKSR clk_rst_manage_ins_ddr_cfg_rstn_flag_reg (
	. di ( \ii05546|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.sr1  )
);
defparam clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.PRESET = 0;
defparam clk_rst_manage_ins_ddr_cfg_rstn_flag_reg.CLKSRSEL = 1'b1;
LRAM64 ii06161 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [4] */ \u_if_T_S_reg_1__dup_4_|qx_net ,
		/* f [3] */ \u_FDMA_axi_wvalid_reg|qx_net ,
		/* f [2] */ \u_FDMA_fdma_wstart_locked_reg|qx_net ,
		/* f [1] */ \u_if_T_S_reg_0__dup_1_|qx_net ,
		/* f [0] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[0]_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06161|xy_net  )
);
defparam ii06161.mode = 3'h0;
defparam ii06161.config_data = 64'hffffccccdcfcf3f3;
LRAM64 ii06162 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_FDMA_fdma_rstart_locked_reg|qx_net ,
		/* f [4] */ \u_FDMA_axi_rready_reg|qx_net ,
		/* f [3] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [2] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [1] */ \ii06161|xy_net ,
		/* f [0] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[1]_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06162|xy_net  )
);
defparam ii06162.mode = 3'h0;
defparam ii06162.config_data = 64'h7030f03030303030;
FG6X2 ii06163 (
	. f ( {
		/* f [5] */ \u_if_t_data1_reg[0]|qx_net ,
		/* f [4] */ \ii06111|xy_net ,
		/* f [3] (nc) */ nc3584 ,
		/* f [2] */ \u_if_t_data1_reg[1]|qx_net ,
		/* f [1] (nc) */ nc3585 ,
		/* f [0] */ \u_if_T_S_reg_0__dup_2_|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06163|xy_net  )
);
defparam ii06163.mode = 1'b0;
defparam ii06163.config_data = 64'hfafaffffafafffff;
REG2CKSR \u_FDMA_axi_araddr_reg[22]  (
	. di ( \ii05754|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[16].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[16].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[22] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[22] .CLKSRSEL = 1'b1;
FG6X2 ii06164 (
	. f ( {
		/* f [5] */ \u_if_t_data1_reg[1]|qx_net ,
		/* f [4] */ \ii06111|xy_net ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] */ \u_if_t_data1_reg[2]|qx_net ,
		/* f [1] (nc) */ nc3586 ,
		/* f [0] */ \u_if_t_data1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06164|xy_net  )
);
defparam ii06164.mode = 1'b0;
defparam ii06164.config_data = 64'hffa5ffffff0fffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_t_data4_reg[4]  (
	. di ( \ii06196|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[7].mclk1b  ),
	. qx ( \u_if_t_data4_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[7].sr1  )
);
defparam \u_if_t_data4_reg[4] .PRESET = 0;
defparam \u_if_t_data4_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii06165 (
	. f ( {
		/* f [5] */ \u_if_t_data1_reg[3]|qx_net ,
		/* f [4] */ \u_if_t_data1_reg[0]|qx_net ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] */ \u_if_t_data1_reg[1]|qx_net ,
		/* f [1] */ \u_if_t_data1_reg[2]|qx_net ,
		/* f [0] */ \ii06111|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06165|xy_net  )
);
defparam ii06165.mode = 1'b0;
defparam ii06165.config_data = 64'hffd5ff55ff7fffff;
REG2CKSR \u_FDMA_axi_awaddr_reg[10]  (
	. di ( \ii05851|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[10]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[10] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[10] .CLKSRSEL = 1'b0;
FG6X2 ii06166 (
	. f ( {
		/* f [5] */ \ii06159|xy_net ,
		/* f [4] */ \u_if_t_data1_reg[0]|qx_net ,
		/* f [3] */ \u_if_t_data1_reg[1]|qx_net ,
		/* f [2] */ \u_if_t_data1_reg[3]|qx_net ,
		/* f [1] */ \u_if_t_data1_reg[4]|qx_net ,
		/* f [0] */ \u_if_t_data1_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06166|xy_net  )
);
defparam ii06166.mode = 1'b0;
defparam ii06166.config_data = 64'h93333333ffffffff;
AND4 C104R79_and4_logic (
	. a ( \carry_32_ADD_3|p_net  ),
	. b ( \carry_32_ADD_2|p_net  ),
	. c ( \carry_32_ADD_1|p_net  ),
	. d ( \carry_32_ADD_0|p_net  ),
	. o ( \C104R79_and4_logic|o_net  )
);
AND4 C104R80_and4_logic (
	. a ( \carry_32_ADD_11|p_net  ),
	. b ( \carry_32_ADD_10|p_net  ),
	. c ( \carry_32_ADD_9|p_net  ),
	. d ( \carry_32_ADD_8|p_net  ),
	. o ( \C104R80_and4_logic|o_net  )
);
FG6X2 ii06167 (
	. f ( {
		/* f [5] */ \u_if_t_data1_reg[5]|qx_net ,
		/* f [4] */ \u_if_t_data1_reg[2]|qx_net ,
		/* f [3] */ \u_if_t_data1_reg[4]|qx_net ,
		/* f [2] */ \u_if_t_data1_reg[1]|qx_net ,
		/* f [1] */ \u_if_t_data1_reg[3]|qx_net ,
		/* f [0] */ \u_if_t_data1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06167|xy_net  )
);
defparam ii06167.mode = 1'b0;
defparam ii06167.config_data = 64'h800000007fffffff;
ADD_1BIT carry_32_4__ADD_0 (
	. a ( \carry_32_4__ADD_0.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[0]|qx_net  ),
	. ci ( \C96R79_csi_logic|cin_net  ),
	. co ( \carry_32_4__ADD_0|co_net  ),
	. p ( \carry_32_4__ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
REG2CKSR \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]  (
	. di ( \carry_8_1__ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]  (
	. di ( \PCKRTINSERT_C78R56_lut_0|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1] .CLKSRSEL = 1'b0;
FG6X2 ii06168 (
	. f ( {
		/* f [5] (nc) */ nc3587 ,
		/* f [4] (nc) */ nc3588 ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] */ \ii06167|xy_net ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] (nc) */ nc3589 
	} ),
	. x ( ),
	. xy ( \ii06168|xy_net  )
);
defparam ii06168.mode = 1'b0;
defparam ii06168.config_data = 64'hff3fff3fff3fff3f;
ADD_1BIT carry_32_4__ADD_1 (
	. a ( \carry_32_4__ADD_1.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[1]|qx_net  ),
	. ci ( \carry_32_4__ADD_0|co_net  ),
	. co ( \carry_32_4__ADD_1|co_net  ),
	. p ( \carry_32_4__ADD_1|p_net  ),
	. pb ( ),
	. s ( )
);
FG6X2 ii06170 (
	. f ( {
		/* f [5] */ \ii06169|xy_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] (nc) */ nc3590 ,
		/* f [2] (nc) */ nc3591 ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] */ \u_if_t_data1_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06170|xy_net  )
);
defparam ii06170.mode = 1'b0;
defparam ii06170.config_data = 64'hffffbbbbffff7777;
FG6X2 ii06169 (
	. f ( {
		/* f [5] */ \u_if_t_data1_reg[5]|qx_net ,
		/* f [4] */ \u_if_t_data1_reg[2]|qx_net ,
		/* f [3] */ \u_if_t_data1_reg[1]|qx_net ,
		/* f [2] */ \u_if_t_data1_reg[4]|qx_net ,
		/* f [1] */ \u_if_t_data1_reg[3]|qx_net ,
		/* f [0] */ \u_if_t_data1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06169|xy_net  )
);
defparam ii06169.mode = 1'b0;
defparam ii06169.config_data = 64'h7fffffffffffffff;
ADD_1BIT carry_32_4__ADD_2 (
	. a ( \carry_32_4__ADD_2.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[2]|qx_net  ),
	. ci ( \carry_32_4__ADD_1|co_net  ),
	. co ( \carry_32_4__ADD_2|co_net  ),
	. p ( \carry_32_4__ADD_2|p_net  ),
	. pb ( ),
	. s ( )
);
FG6X2 ii06171 (
	. f ( {
		/* f [5] */ \u_if_t_data1_reg[7]|qx_net ,
		/* f [4] */ \ii06169|xy_net ,
		/* f [3] (nc) */ nc3592 ,
		/* f [2] */ \ii06111|xy_net ,
		/* f [1] */ \u_if_t_data1_reg[6]|qx_net ,
		/* f [0] */ \u_if_T_S_reg_0__dup_2_|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06171|xy_net  )
);
defparam ii06171.mode = 1'b0;
defparam ii06171.config_data = 64'hefefafafbfbfffff;
ADD_1BIT carry_32_4__ADD_3 (
	. a ( \carry_32_4__ADD_3.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[3]|qx_net  ),
	. ci ( \carry_32_4__ADD_2|co_net  ),
	. co ( \carry_32_4__ADD_3|co_net  ),
	. p ( \carry_32_4__ADD_3|p_net  ),
	. pb ( ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0]  (
	. di ( \ii06448|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0] .CLKSRSEL = 1'b1;
LRAM64 ii06172 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [2] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [1] */ \u_if_t_data2_reg[0]|qx_net ,
		/* f [0] */ \ii06111|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06172|xy_net  )
);
defparam ii06172.mode = 3'h0;
defparam ii06172.config_data = 64'hfff0ddddffffdddd;
ADD_1BIT carry_32_4__ADD_4 (
	. a ( \carry_32_4__ADD_4.ainv  ),
	. b ( \u_FDMA_wburst_len_reg[0]|qx_net  ),
	. ci ( \carry_32_4__ADD_3|co_net  ),
	. co ( \carry_32_4__ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_4|pb_net  ),
	. s ( \carry_32_4__ADD_4|s_net  )
);
LRAM64 ii06173 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii06111|xy_net ,
		/* f [4] */ \u_if_t_data2_reg[1]|qx_net ,
		/* f [3] (nc) */ nc3593 ,
		/* f [2] (nc) */ nc3594 ,
		/* f [1] */ \u_if_t_data2_reg[0]|qx_net ,
		/* f [0] */ \u_if_T_S_reg_0__dup_2_|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06173|xy_net  )
);
defparam ii06173.mode = 3'h0;
defparam ii06173.config_data = 64'heeeebbbbffffffff;
ADD_1BIT carry_32_4__ADD_5 (
	. a ( \carry_32_4__ADD_5.ainv  ),
	. b ( \u_FDMA_wburst_len_reg[1]|qx_net  ),
	. ci ( \carry_32_4__ADD_4|co_net  ),
	. co ( \carry_32_4__ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_5|pb_net  ),
	. s ( \carry_32_4__ADD_5|s_net  )
);
REG2CKSR \u_FDMA_axi_araddr_reg[23]  (
	. di ( \PCKRTINSERT_C108R81_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[25].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[25].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[23] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[23] .CLKSRSEL = 1'b1;
FG6X2 ii06174 (
	. f ( {
		/* f [5] */ \u_if_t_data2_reg[1]|qx_net ,
		/* f [4] (nc) */ nc3595 ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] */ \u_if_t_data2_reg[0]|qx_net ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] */ \u_if_t_data2_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06174|xy_net  )
);
defparam ii06174.mode = 1'b0;
defparam ii06174.config_data = 64'hedffedffddffddff;
ADD_1BIT carry_32_4__ADD_6 (
	. a ( \carry_32_4__ADD_6.ainv  ),
	. b ( \u_FDMA_wburst_len_reg[2]|qx_net  ),
	. ci ( \carry_32_4__ADD_5|co_net  ),
	. co ( \carry_32_4__ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_6|pb_net  ),
	. s ( \carry_32_4__ADD_6|s_net  )
);
REG2CKSR \u_if_t_data4_reg[5]  (
	. di ( \ii06198|xy_net  ),
	. mclk0b ( \u_if_t_data2_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data4_reg[5]|qx_net  ),
	. sclk0 ( \u_if_t_data2_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data2_reg[1].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data4_reg[5] .PRESET = 0;
defparam \u_if_t_data4_reg[5] .CLKSRSEL = 1'b0;
FG6X2 ii06175 (
	. f ( {
		/* f [5] */ \ii06111|xy_net ,
		/* f [4] */ \u_if_t_data2_reg[2]|qx_net ,
		/* f [3] */ \u_if_t_data2_reg[0]|qx_net ,
		/* f [2] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [1] */ \u_if_t_data2_reg[3]|qx_net ,
		/* f [0] */ \u_if_t_data2_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06175|xy_net  )
);
defparam ii06175.mode = 1'b0;
defparam ii06175.config_data = 64'hf9f3f3f3ffffffff;
ADD_1BIT carry_32_4__ADD_7 (
	. a ( \carry_32_4__ADD_7.ainv  ),
	. b ( \u_FDMA_wburst_len_reg[3]|qx_net  ),
	. ci ( \carry_32_4__ADD_6|co_net  ),
	. co ( \carry_32_4__ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_32_4__ADD_7|pb_net  ),
	. s ( \carry_32_4__ADD_7|s_net  )
);
REG2CKSR \u_FDMA_axi_awaddr_reg[11]  (
	. di ( \ii05852|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[11]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[11] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[11] .CLKSRSEL = 1'b0;
FG6X2 ii06176 (
	. f ( {
		/* f [5] */ \ii06159|xy_net ,
		/* f [4] */ \u_if_t_data2_reg[2]|qx_net ,
		/* f [3] */ \u_if_t_data2_reg[1]|qx_net ,
		/* f [2] */ \u_if_t_data2_reg[3]|qx_net ,
		/* f [1] */ \u_if_t_data2_reg[0]|qx_net ,
		/* f [0] */ \u_if_t_data2_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06176|xy_net  )
);
defparam ii06176.mode = 1'b0;
defparam ii06176.config_data = 64'h95555555ffffffff;
FG6X2 PCKRTINSERT_C82R63_lut_3 (
	. f ( {
		/* f [5] (nc) */ nc3596 ,
		/* f [4] (nc) */ nc3597 ,
		/* f [3] (nc) */ nc3598 ,
		/* f [2] (nc) */ nc3599 ,
		/* f [1] */ \carry_10_ADD_8|s_net ,
		/* f [0] (nc) */ nc3600 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C82R63_lut_3|xy_net  )
);
defparam PCKRTINSERT_C82R63_lut_3.mode = 1'b0;
defparam PCKRTINSERT_C82R63_lut_3.config_data = 64'h3333333333333333;
ADD_1BIT carry_32_4__ADD_8 (
	. a ( \carry_32_4__ADD_8.ainv  ),
	. b ( \u_FDMA_wburst_len_reg[4]|qx_net  ),
	. ci ( \C96R80_csi_logic|cin_net  ),
	. co ( \carry_32_4__ADD_8|co_net  ),
	. p ( \carry_32_4__ADD_8|p_net  ),
	. pb ( ),
	. s ( \carry_32_4__ADD_8|s_net  )
);
FG6X2 ii06177 (
	. f ( {
		/* f [5] */ \u_if_t_data2_reg[0]|qx_net ,
		/* f [4] */ \u_if_t_data2_reg[3]|qx_net ,
		/* f [3] */ \u_if_t_data2_reg[1]|qx_net ,
		/* f [2] */ \u_if_t_data2_reg[2]|qx_net ,
		/* f [1] */ \u_if_t_data2_reg[4]|qx_net ,
		/* f [0] (nc) */ nc3601 
	} ),
	. x ( ),
	. xy ( \ii06177|xy_net  )
);
defparam ii06177.mode = 1'b0;
defparam ii06177.config_data = 64'h3fffffffffffffff;
FG6X2 PCKRTINSERT_C82R63_lut_4 (
	. f ( {
		/* f [5] */ \carry_10_ADD_7|s_net ,
		/* f [4] (nc) */ nc3602 ,
		/* f [3] (nc) */ nc3603 ,
		/* f [2] (nc) */ nc3604 ,
		/* f [1] (nc) */ nc3605 ,
		/* f [0] (nc) */ nc3606 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C82R63_lut_4|xy_net  )
);
defparam PCKRTINSERT_C82R63_lut_4.mode = 1'b0;
defparam PCKRTINSERT_C82R63_lut_4.config_data = 64'h00000000ffffffff;
ADD_1BIT carry_32_4__ADD_9 (
	. a ( \carry_32_4__ADD_9.ainv  ),
	. b ( \u_FDMA_axi_awaddr_reg[9]|qx_net  ),
	. ci ( \carry_32_4__ADD_8|co_net  ),
	. co ( \carry_32_4__ADD_9|co_net  ),
	. p ( \carry_32_4__ADD_9|p_net  ),
	. pb ( ),
	. s ( \carry_32_4__ADD_9|s_net  )
);
REG2CKSR \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]  (
	. di ( \carry_8_1__ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2] .CLKSRSEL = 1'b0;
FG6X2 ii06178 (
	. f ( {
		/* f [5] (nc) */ nc3607 ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] */ \u_if_t_data2_reg[5]|qx_net ,
		/* f [1] (nc) */ nc3608 ,
		/* f [0] */ \ii06177|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06178|xy_net  )
);
defparam ii06178.mode = 1'b0;
defparam ii06178.config_data = 64'hffffa5ffffffa5ff;
FG6X2 PCKRTINSERT_C82R63_lut_5 (
	. f ( {
		/* f [5] (nc) */ nc3609 ,
		/* f [4] (nc) */ nc3610 ,
		/* f [3] (nc) */ nc3611 ,
		/* f [2] (nc) */ nc3612 ,
		/* f [1] (nc) */ nc3613 ,
		/* f [0] */ \carry_10_ADD_6|s_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C82R63_lut_5|xy_net  )
);
defparam PCKRTINSERT_C82R63_lut_5.mode = 1'b0;
defparam PCKRTINSERT_C82R63_lut_5.config_data = 64'h5555555555555555;
FG6X2 ii06180 (
	. f ( {
		/* f [5] */ \u_if_t_data2_reg[6]|qx_net ,
		/* f [4] */ \ii06111|xy_net ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] */ \u_if_t_data2_reg[5]|qx_net ,
		/* f [1] */ \ii06177|xy_net ,
		/* f [0] */ \u_if_t_data2_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06180|xy_net  )
);
defparam ii06180.mode = 1'b0;
defparam ii06180.config_data = 64'hff95ffffff55ffff;
FG6X2 ii06179 (
	. f ( {
		/* f [5] */ \u_if_t_data2_reg[6]|qx_net ,
		/* f [4] */ \ii06111|xy_net ,
		/* f [3] */ \u_if_t_data2_reg[5]|qx_net ,
		/* f [2] (nc) */ nc3614 ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] */ \ii06177|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06179|xy_net  )
);
defparam ii06179.mode = 1'b0;
defparam ii06179.config_data = 64'heeccffffddffffff;
FG6X2 ii06181 (
	. f ( {
		/* f [5] (nc) */ nc3615 ,
		/* f [4] */ \u_if_t_data3_reg[0]|qx_net ,
		/* f [3] (nc) */ nc3616 ,
		/* f [2] */ \ii06111|xy_net ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] (nc) */ nc3617 
	} ),
	. x ( ),
	. xy ( \ii06181|xy_net  )
);
defparam ii06181.mode = 1'b0;
defparam ii06181.config_data = 64'hffffcfcfffffcfcf;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1]  (
	. di ( \ii06452|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii06182 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_1_|qx_net ,
		/* f [4] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [3] (nc) */ nc3618 ,
		/* f [2] (nc) */ nc3619 ,
		/* f [1] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [0] */ \u_if_T_S_reg_1__dup_4_|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06182|xy_net  )
);
defparam ii06182.mode = 1'b0;
defparam ii06182.config_data = 64'heeeeffffffffffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b1;
LRAM64 ii06183 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data3_reg[0]|qx_net ,
		/* f [4] */ \u_if_t_data3_reg[1]|qx_net ,
		/* f [3] */ \ii06182|xy_net ,
		/* f [2] */ \ii06111|xy_net ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] (nc) */ nc3620 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06183|xy_net  )
);
defparam ii06183.mode = 3'h0;
defparam ii06183.config_data = 64'h00ff00cf00cf00ff;
LBUF \u_if_T_S_reg_1__dup_3_.lbuf1  (
	. asr ( \u_if_T_S_reg_1__dup_3_.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_T_S_reg_1__dup_3_.mclk1b  ),
	. sclk ( \u_if_T_S_reg_1__dup_3_.sclk1  ),
	. sr ( )
);
defparam \u_if_T_S_reg_1__dup_3_.lbuf1 .CFG_SYNC = 1;
defparam \u_if_T_S_reg_1__dup_3_.lbuf1 .CFG_LAT = 0;
defparam \u_if_T_S_reg_1__dup_3_.lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_T_S_reg_1__dup_3_.lbuf1 .CFG_INV = 0;
defparam \u_if_T_S_reg_1__dup_3_.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_T_S_reg_1__dup_3_.lbuf1 .CFG_INV_EN = 0;
defparam \u_if_T_S_reg_1__dup_3_.lbuf1 .CFG_EN = 1'b0;
defparam \u_if_T_S_reg_1__dup_3_.lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_axi_araddr_reg[24]  (
	. di ( \ii05757|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[25].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[25].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[24] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[24] .CLKSRSEL = 1'b1;
FG6X2 ii06184 (
	. f ( {
		/* f [5] */ \u_if_t_data3_reg[2]|qx_net ,
		/* f [4] (nc) */ nc3621 ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] */ \u_if_t_data3_reg[1]|qx_net ,
		/* f [1] */ \u_if_t_data3_reg[0]|qx_net ,
		/* f [0] */ \ii06111|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06184|xy_net  )
);
defparam ii06184.mode = 1'b0;
defparam ii06184.config_data = 64'hffd5ffd5ff7fff7f;
REG2CKSR \u_if_t_data4_reg[6]  (
	. di ( \ii06200|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data5_reg[6].mclk1b  ),
	. qx ( \u_if_t_data4_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data5_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data5_reg[6].sr1  )
);
defparam \u_if_t_data4_reg[6] .PRESET = 0;
defparam \u_if_t_data4_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii06185 (
	. f ( {
		/* f [5] */ \u_if_t_data3_reg[1]|qx_net ,
		/* f [4] */ \u_if_t_data3_reg[3]|qx_net ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] */ \u_if_t_data3_reg[2]|qx_net ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] */ \u_if_t_data3_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06185|xy_net  )
);
defparam ii06185.mode = 1'b0;
defparam ii06185.config_data = 64'hffb3ff7fff33ffff;
CARRY_SKIP_IN C104R81_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_32_ADD_15|co_net  ),
	. cin ( \C104R81_csi_logic|cin_net  ),
	. cskip4 ( \carry_32_ADD_11|co_net  ),
	. cskip8 ( \C104R80_csi_logic|cin_net  ),
	. p03 ( \C104R80_and4_logic|o_net  ),
	. p07 ( \C104R80_cso_logic|p8outb_net  ),
	. p47 ( \C104R80_cso_logic|p4outb_net  ),
	. ripple ( \C104R80_cso_logic|r4outb_net  )
);
defparam C104R81_csi_logic.ALLOW_SKIP = 1;
defparam C104R81_csi_logic.CIN_BELOW = 1;
REG2CKSR \u_FDMA_axi_awaddr_reg[12]  (
	. di ( \ii05853|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[13].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[13].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[12] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[12] .CLKSRSEL = 1'b1;
LRAM64 ii06186 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data3_reg[0]|qx_net ,
		/* f [4] */ \u_if_t_data3_reg[1]|qx_net ,
		/* f [3] */ \ii06159|xy_net ,
		/* f [2] */ \u_if_t_data3_reg[4]|qx_net ,
		/* f [1] */ \u_if_t_data3_reg[2]|qx_net ,
		/* f [0] */ \u_if_t_data3_reg[3]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06186|xy_net  )
);
defparam ii06186.mode = 3'h0;
defparam ii06186.config_data = 64'h87ff0fff0fff0fff;
REG2CKSR \u_FDMA_rburst_len_reg[0]  (
	. di ( \PCKRTINSERT_C96R79_lut_1|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rburst_len_reg[0].mclk1b  ),
	. qx ( \u_FDMA_rburst_len_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rburst_len_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rburst_len_reg[0].sr1  )
);
defparam \u_FDMA_rburst_len_reg[0] .PRESET = 0;
defparam \u_FDMA_rburst_len_reg[0] .CLKSRSEL = 1'b1;
LRAM64 ii06187 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data3_reg[3]|qx_net ,
		/* f [4] */ \u_if_t_data3_reg[2]|qx_net ,
		/* f [3] */ \u_if_t_data3_reg[0]|qx_net ,
		/* f [2] */ \u_if_t_data3_reg[1]|qx_net ,
		/* f [1] */ \u_if_t_data3_reg[5]|qx_net ,
		/* f [0] */ \u_if_t_data3_reg[4]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06187|xy_net  )
);
defparam ii06187.mode = 3'h0;
defparam ii06187.config_data = 64'h9333333333333333;
CFG_NOTINV \carry_32_ADD_0.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_0.ainv  )
);
defparam \carry_32_ADD_0.notinv0 .SEL = 1;
REG2CKSR \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]  (
	. di ( \carry_8_1__ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].mclk1b  ),
	. qx ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sr1  )
);
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7] .PRESET = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3] .CLKSRSEL = 1'b1;
LRAM64 ii06188 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [4] (nc) */ nc3622 ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] */ \ii06187|xy_net ,
		/* f [1] (nc) */ nc3623 ,
		/* f [0] (nc) */ nc3624 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06188|xy_net  )
);
defparam ii06188.mode = 3'h0;
defparam ii06188.config_data = 64'hffffffff0fff0fff;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]  (
	. di ( \ii06253|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii06200 (
	. f ( {
		/* f [5] (nc) */ nc3625 ,
		/* f [4] */ \u_if_t_data4_reg[6]|qx_net ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] (nc) */ nc3626 ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] */ \ii06199|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06200|xy_net  )
);
defparam ii06200.mode = 1'b0;
defparam ii06200.config_data = 64'hffbbff77ffbbff77;
FG6X2 ii06190 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [4] (nc) */ nc3627 ,
		/* f [3] (nc) */ nc3628 ,
		/* f [2] */ \ii06189|xy_net ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] */ \u_if_t_data3_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06190|xy_net  )
);
defparam ii06190.mode = 1'b0;
defparam ii06190.config_data = 64'hffffffffb7b7b7b7;
FG6X2 ii06189 (
	. f ( {
		/* f [5] */ \u_if_t_data3_reg[3]|qx_net ,
		/* f [4] */ \u_if_t_data3_reg[4]|qx_net ,
		/* f [3] */ \u_if_t_data3_reg[1]|qx_net ,
		/* f [2] */ \u_if_t_data3_reg[0]|qx_net ,
		/* f [1] */ \u_if_t_data3_reg[5]|qx_net ,
		/* f [0] */ \u_if_t_data3_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06189|xy_net  )
);
defparam ii06189.mode = 1'b0;
defparam ii06189.config_data = 64'h7fffffffffffffff;
FG6X2 ii05784_dup (
	. f ( {
		/* f [5] (nc) */ nc3629 ,
		/* f [4] (nc) */ nc3630 ,
		/* f [3] */ \ii05783|xy_net ,
		/* f [2] (nc) */ nc3631 ,
		/* f [1] (nc) */ nc3632 ,
		/* f [0] */ \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii05784_dup|xy_net  )
);
defparam ii05784_dup.mode = 1'b0;
defparam ii05784_dup.config_data = 64'h00aa00aa00aa00aa;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06201 (
	. f ( {
		/* f [5] */ \u_if_t_data4_reg[6]|qx_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \ii06199|xy_net ,
		/* f [2] (nc) */ nc3633 ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] */ \u_if_t_data4_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06201|xy_net  )
);
defparam ii06201.mode = 1'b0;
defparam ii06201.config_data = 64'hffffbb77ffff7777;
LRAM64 ii06191 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii06111|xy_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] (nc) */ nc3634 ,
		/* f [2] */ \u_if_t_data3_reg[7]|qx_net ,
		/* f [1] */ \u_if_t_data3_reg[6]|qx_net ,
		/* f [0] */ \ii06189|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06191|xy_net  )
);
defparam ii06191.mode = 3'h0;
defparam ii06191.config_data = 64'hffff8787ffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2]  (
	. di ( \ii06453|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii06202 (
	. f ( {
		/* f [5] (nc) */ nc3635 ,
		/* f [4] */ \u_if_t_data5_reg[0]|qx_net ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [1] (nc) */ nc3636 ,
		/* f [0] (nc) */ nc3637 
	} ),
	. x ( ),
	. xy ( \ii06202|xy_net  )
);
defparam ii06202.mode = 1'b0;
defparam ii06202.config_data = 64'hfffff0fffffff0ff;
FG6X2 ii06192 (
	. f ( {
		/* f [5] */ \ii06111|xy_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] (nc) */ nc3638 ,
		/* f [2] (nc) */ nc3639 ,
		/* f [1] */ \u_if_t_data4_reg[0]|qx_net ,
		/* f [0] */ \ii06182|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06192|xy_net  )
);
defparam ii06192.mode = 1'b0;
defparam ii06192.config_data = 64'h5555444455555555;
FG6X2 ii06203 (
	. f ( {
		/* f [5] (nc) */ nc3640 ,
		/* f [4] */ \u_if_t_data5_reg[0]|qx_net ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [1] (nc) */ nc3641 ,
		/* f [0] */ \u_if_t_data5_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06203|xy_net  )
);
defparam ii06203.mode = 1'b0;
defparam ii06203.config_data = 64'hfafff5fffafff5ff;
FG6X2 ii06193 (
	. f ( {
		/* f [5] */ \ii06111|xy_net ,
		/* f [4] */ \ii06182|xy_net ,
		/* f [3] */ \u_if_t_data4_reg[0]|qx_net ,
		/* f [2] */ \u_if_t_data4_reg[1]|qx_net ,
		/* f [1] (nc) */ nc3642 ,
		/* f [0] */ \u_if_T_S_reg_0__dup_2_|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06193|xy_net  )
);
defparam ii06193.mode = 1'b0;
defparam ii06193.config_data = 64'h0000faaf0000ffff;
REG2CKSR \u_FDMA_axi_araddr_reg[25]  (
	. di ( \ii05759|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[25].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[25].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[25] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[25] .CLKSRSEL = 1'b1;
LRAM64 ii06204 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data5_reg[0]|qx_net ,
		/* f [4] */ \u_if_t_data5_reg[1]|qx_net ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] */ \ii06182|xy_net ,
		/* f [1] */ \u_if_t_data5_reg[2]|qx_net ,
		/* f [0] */ \u_if_T_S_reg_0__dup_2_|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06204|xy_net  )
);
defparam ii06204.mode = 3'h0;
defparam ii06204.config_data = 64'h0e0f0b0f0b0f0b0f;
FG6X2 ii06194 (
	. f ( {
		/* f [5] */ \u_if_t_data4_reg[0]|qx_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \u_if_t_data4_reg[1]|qx_net ,
		/* f [2] */ \ii06111|xy_net ,
		/* f [1] */ \u_if_t_data4_reg[2]|qx_net ,
		/* f [0] (nc) */ nc3643 
	} ),
	. x ( ),
	. xy ( \ii06194|xy_net  )
);
defparam ii06194.mode = 1'b0;
defparam ii06194.config_data = 64'hffffcf3fffff3f3f;
FG6X2 PCKRTINSERT_C100R76_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc3644 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[8]|qx_net ,
		/* f [3] (nc) */ nc3645 ,
		/* f [2] (nc) */ nc3646 ,
		/* f [1] (nc) */ nc3647 ,
		/* f [0] (nc) */ nc3648 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C100R76_lut_0|xy_net  )
);
defparam PCKRTINSERT_C100R76_lut_0.mode = 1'b0;
defparam PCKRTINSERT_C100R76_lut_0.config_data = 64'h0000ffff0000ffff;
AND4 C104R81_and4_logic (
	. a ( \carry_32_ADD_19|p_net  ),
	. b ( \carry_32_ADD_18|p_net  ),
	. c ( \carry_32_ADD_17|p_net  ),
	. d ( \carry_32_ADD_16|p_net  ),
	. o ( \C104R81_and4_logic|o_net  )
);
REG2CKSR \u_if_t_data4_reg[7]  (
	. di ( \ii06201|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data4_reg[7].mclk1b  ),
	. qx ( \u_if_t_data4_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data4_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data4_reg[7].sr1  )
);
defparam \u_if_t_data4_reg[7] .PRESET = 0;
defparam \u_if_t_data4_reg[7] .CLKSRSEL = 1'b1;
LRAM64 ii06205 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii06111|xy_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \u_if_t_data5_reg[0]|qx_net ,
		/* f [2] */ \u_if_t_data5_reg[3]|qx_net ,
		/* f [1] */ \u_if_t_data5_reg[1]|qx_net ,
		/* f [0] */ \u_if_t_data5_reg[2]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06205|xy_net  )
);
defparam ii06205.mode = 3'h0;
defparam ii06205.config_data = 64'hffff870fffffffff;
LRAM64 ii06195 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data4_reg[2]|qx_net ,
		/* f [4] */ \u_if_t_data4_reg[0]|qx_net ,
		/* f [3] */ \u_if_t_data4_reg[3]|qx_net ,
		/* f [2] */ \ii06111|xy_net ,
		/* f [1] */ \u_if_t_data4_reg[1]|qx_net ,
		/* f [0] */ \u_if_T_S_reg_0__dup_2_|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06195|xy_net  )
);
defparam ii06195.mode = 3'h0;
defparam ii06195.config_data = 64'hefbfafffafffafff;
AND4 C96R80_and4_logic (
	. a ( \carry_32_4__ADD_11|p_net  ),
	. b ( \carry_32_4__ADD_10|p_net  ),
	. c ( \carry_32_4__ADD_9|p_net  ),
	. d ( \carry_32_4__ADD_8|p_net  ),
	. o ( \C96R80_and4_logic|o_net  )
);
AND4 C96R79_and4_logic (
	. a ( \carry_32_4__ADD_3|p_net  ),
	. b ( \carry_32_4__ADD_2|p_net  ),
	. c ( \carry_32_4__ADD_1|p_net  ),
	. d ( \carry_32_4__ADD_0|p_net  ),
	. o ( \C96R79_and4_logic|o_net  )
);
LBUF \u_if_fdma_waddr_r_reg[25].lbuf1  (
	. asr ( \u_if_fdma_waddr_r_reg[25].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06119|xy_net  ),
	. mclkb ( \u_if_fdma_waddr_r_reg[25].mclk1b  ),
	. sclk ( \u_if_fdma_waddr_r_reg[25].sclk1  ),
	. sr ( )
);
defparam \u_if_fdma_waddr_r_reg[25].lbuf1 .CFG_SYNC = 1;
defparam \u_if_fdma_waddr_r_reg[25].lbuf1 .CFG_LAT = 0;
defparam \u_if_fdma_waddr_r_reg[25].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_fdma_waddr_r_reg[25].lbuf1 .CFG_INV = 0;
defparam \u_if_fdma_waddr_r_reg[25].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_fdma_waddr_r_reg[25].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_fdma_waddr_r_reg[25].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_fdma_waddr_r_reg[25].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_axi_awaddr_reg[13]  (
	. di ( \ii05854|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[13].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[13].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[13] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[13] .CLKSRSEL = 1'b1;
LRAM64 ii06206 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data5_reg[2]|qx_net ,
		/* f [4] */ \u_if_t_data5_reg[4]|qx_net ,
		/* f [3] */ \u_if_t_data5_reg[0]|qx_net ,
		/* f [2] */ \u_if_t_data5_reg[1]|qx_net ,
		/* f [1] */ \u_if_t_data5_reg[3]|qx_net ,
		/* f [0] */ \ii06159|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06206|xy_net  )
);
defparam ii06206.mode = 3'h0;
defparam ii06206.config_data = 64'hd5557fff5555ffff;
FG6X2 ii06196 (
	. f ( {
		/* f [5] */ \u_if_t_data4_reg[1]|qx_net ,
		/* f [4] */ \ii06159|xy_net ,
		/* f [3] */ \u_if_t_data4_reg[0]|qx_net ,
		/* f [2] */ \u_if_t_data4_reg[2]|qx_net ,
		/* f [1] */ \u_if_t_data4_reg[3]|qx_net ,
		/* f [0] */ \u_if_t_data4_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06196|xy_net  )
);
defparam ii06196.mode = 1'b0;
defparam ii06196.config_data = 64'h9555ffff5555ffff;
REG2CKSR \u_FDMA_rburst_len_reg[1]  (
	. di ( \PCKRTINSERT_C96R79_lut_0|x_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rburst_len_reg[0].mclk1b  ),
	. qx ( \u_FDMA_rburst_len_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rburst_len_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rburst_len_reg[0].sr1  )
);
defparam \u_FDMA_rburst_len_reg[1] .PRESET = 0;
defparam \u_FDMA_rburst_len_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii06207 (
	. f ( {
		/* f [5] */ \u_if_t_data5_reg[3]|qx_net ,
		/* f [4] */ \u_if_t_data5_reg[0]|qx_net ,
		/* f [3] */ \u_if_t_data5_reg[1]|qx_net ,
		/* f [2] */ \u_if_t_data5_reg[4]|qx_net ,
		/* f [1] */ \u_if_t_data5_reg[2]|qx_net ,
		/* f [0] */ \u_if_t_data5_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06207|xy_net  )
);
defparam ii06207.mode = 1'b0;
defparam ii06207.config_data = 64'h9555555555555555;
FG6X2 ii06197 (
	. f ( {
		/* f [5] */ \u_if_t_data4_reg[5]|qx_net ,
		/* f [4] */ \u_if_t_data4_reg[1]|qx_net ,
		/* f [3] */ \u_if_t_data4_reg[2]|qx_net ,
		/* f [2] */ \u_if_t_data4_reg[0]|qx_net ,
		/* f [1] */ \u_if_t_data4_reg[3]|qx_net ,
		/* f [0] */ \u_if_t_data4_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06197|xy_net  )
);
defparam ii06197.mode = 1'b0;
defparam ii06197.config_data = 64'h800000007fffffff;
CFG_NOTINV \carry_32_4__ADD_16.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_16.ainv  )
);
defparam \carry_32_4__ADD_16.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii06208 (
	. f ( {
		/* f [5] (nc) */ nc3649 ,
		/* f [4] (nc) */ nc3650 ,
		/* f [3] */ \ii06207|xy_net ,
		/* f [2] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] (nc) */ nc3651 
	} ),
	. x ( ),
	. xy ( \ii06208|xy_net  )
);
defparam ii06208.mode = 1'b0;
defparam ii06208.config_data = 64'hf3fff3fff3fff3ff;
FG6X2 ii06198 (
	. f ( {
		/* f [5] */ \ii06111|xy_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] (nc) */ nc3652 ,
		/* f [2] (nc) */ nc3653 ,
		/* f [1] (nc) */ nc3654 ,
		/* f [0] */ \ii06197|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06198|xy_net  )
);
defparam ii06198.mode = 1'b0;
defparam ii06198.config_data = 64'hffff5555ffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]  (
	. di ( \PCKRTINSERT_C110R77_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii06210 (
	. f ( {
		/* f [5] */ \ii06209|xy_net ,
		/* f [4] (nc) */ nc3655 ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] (nc) */ nc3656 ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] */ \u_if_t_data5_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06210|xy_net  )
);
defparam ii06210.mode = 1'b0;
defparam ii06210.config_data = 64'heeffeeffddffddff;
LRAM64 ii06209 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data5_reg[2]|qx_net ,
		/* f [4] */ \u_if_t_data5_reg[3]|qx_net ,
		/* f [3] */ \u_if_t_data5_reg[5]|qx_net ,
		/* f [2] */ \u_if_t_data5_reg[4]|qx_net ,
		/* f [1] */ \u_if_t_data5_reg[0]|qx_net ,
		/* f [0] */ \u_if_t_data5_reg[1]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06209|xy_net  )
);
defparam ii06209.mode = 3'h0;
defparam ii06209.config_data = 64'h7fffffffffffffff;
FG6X2 ii06199 (
	. f ( {
		/* f [5] */ \u_if_t_data4_reg[3]|qx_net ,
		/* f [4] */ \u_if_t_data4_reg[4]|qx_net ,
		/* f [3] */ \u_if_t_data4_reg[2]|qx_net ,
		/* f [2] */ \u_if_t_data4_reg[0]|qx_net ,
		/* f [1] */ \u_if_t_data4_reg[5]|qx_net ,
		/* f [0] */ \u_if_t_data4_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06199|xy_net  )
);
defparam ii06199.mode = 1'b0;
defparam ii06199.config_data = 64'h7fffffffffffffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06449|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].lbuf1 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii06211 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3657 ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] */ \u_if_t_data5_reg[6]|qx_net ,
		/* f [1] */ \ii06209|xy_net ,
		/* f [0] */ \u_if_t_data5_reg[7]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06211|xy_net  )
);
defparam ii06211.mode = 3'h0;
defparam ii06211.config_data = 64'hffff95ffffff95ff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3]  (
	. di ( \ii06454|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii06212 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [4] */ \ii06111|xy_net ,
		/* f [3] (nc) */ nc3658 ,
		/* f [2] (nc) */ nc3659 ,
		/* f [1] */ \u_if_t_data6_reg[0]|qx_net ,
		/* f [0] */ \ii06182|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06212|xy_net  )
);
defparam ii06212.mode = 1'b0;
defparam ii06212.config_data = 64'h5555555544445555;
FG6X2 ii06213 (
	. f ( {
		/* f [5] */ \u_if_t_data6_reg[0]|qx_net ,
		/* f [4] */ \ii06111|xy_net ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] (nc) */ nc3660 ,
		/* f [1] */ \u_if_t_data6_reg[1]|qx_net ,
		/* f [0] (nc) */ nc3661 
	} ),
	. x ( ),
	. xy ( \ii06213|xy_net  )
);
defparam ii06213.mode = 1'b0;
defparam ii06213.config_data = 64'hffccffffff33ffff;
CARRY_SKIP_IN C82R57_csi_logic (
	. c0alt ( \C82R57_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C82R57_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C82R57_csi_logic.ALLOW_SKIP = 0;
defparam C82R57_csi_logic.CIN_BELOW = 0;
REG2CKSR \u_FDMA_axi_araddr_reg[26]  (
	. di ( \ii05761|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[25].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[25].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[26] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[26] .CLKSRSEL = 1'b1;
LRAM64 ii06214 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [4] */ \u_if_t_data6_reg[2]|qx_net ,
		/* f [3] */ \ii06182|xy_net ,
		/* f [2] */ \u_if_t_data6_reg[0]|qx_net ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] */ \u_if_t_data6_reg[1]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06214|xy_net  )
);
defparam ii06214.mode = 3'h0;
defparam ii06214.config_data = 64'h00ff00ff00b3007f;
ADD_1BIT carry_16_ADD_10 (
	. a ( \carry_16_ADD_10.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_9|co_net  ),
	. co ( \carry_16_ADD_10|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_ADD_10|s_net  )
);
FG6X2 ii06215 (
	. f ( {
		/* f [5] */ \u_if_t_data6_reg[1]|qx_net ,
		/* f [4] */ \u_if_t_data6_reg[3]|qx_net ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] */ \u_if_t_data6_reg[0]|qx_net ,
		/* f [1] */ \u_if_t_data6_reg[2]|qx_net ,
		/* f [0] */ \u_if_T_S_reg_0__dup_2_|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06215|xy_net  )
);
defparam ii06215.mode = 1'b0;
defparam ii06215.config_data = 64'heaffbfffaaffffff;
ADD_1BIT carry_16_ADD_11 (
	. a ( \carry_16_ADD_11.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_10|co_net  ),
	. co ( \carry_16_ADD_11|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_ADD_11|s_net  )
);
REG2CKSR \u_FDMA_axi_awaddr_reg[14]  (
	. di ( \ii05855|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[13].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[13].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[13].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[14] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[14] .CLKSRSEL = 1'b1;
FG6X2 ii06216 (
	. f ( {
		/* f [5] */ \u_if_t_data6_reg[1]|qx_net ,
		/* f [4] */ \u_if_t_data6_reg[4]|qx_net ,
		/* f [3] */ \u_if_t_data6_reg[2]|qx_net ,
		/* f [2] */ \ii06159|xy_net ,
		/* f [1] */ \u_if_t_data6_reg[0]|qx_net ,
		/* f [0] */ \u_if_t_data6_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06216|xy_net  )
);
defparam ii06216.mode = 1'b0;
defparam ii06216.config_data = 64'h8f0f7fff0f0fffff;
ADD_1BIT carry_16_ADD_12 (
	. a ( \carry_16_ADD_12.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_11|co_net  ),
	. co ( \carry_16_ADD_12|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_ADD_12|s_net  )
);
REG2CKSR \u_FDMA_rburst_len_reg[2]  (
	. di ( \ii06047|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rburst_len_reg[0].mclk1b  ),
	. qx ( \u_FDMA_rburst_len_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rburst_len_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rburst_len_reg[0].sr1  )
);
defparam \u_FDMA_rburst_len_reg[2] .PRESET = 0;
defparam \u_FDMA_rburst_len_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii06217 (
	. f ( {
		/* f [5] */ \u_if_t_data6_reg[5]|qx_net ,
		/* f [4] */ \u_if_t_data6_reg[2]|qx_net ,
		/* f [3] */ \u_if_t_data6_reg[4]|qx_net ,
		/* f [2] */ \u_if_t_data6_reg[3]|qx_net ,
		/* f [1] */ \u_if_t_data6_reg[1]|qx_net ,
		/* f [0] */ \u_if_t_data6_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06217|xy_net  )
);
defparam ii06217.mode = 1'b0;
defparam ii06217.config_data = 64'h800000007fffffff;
ADD_1BIT carry_16_ADD_13 (
	. a ( \carry_16_ADD_13.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_12|co_net  ),
	. co ( \carry_16_ADD_13|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_ADD_13|s_net  )
);
LBUF \u_if_t_data8_reg[0].lbuf0  (
	. asr ( \u_if_t_data8_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data8_reg[0].mclk1b  ),
	. sclk ( \u_if_t_data8_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data8_reg[0].lbuf0 .CFG_SYNC = 1;
defparam \u_if_t_data8_reg[0].lbuf0 .CFG_LAT = 0;
defparam \u_if_t_data8_reg[0].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data8_reg[0].lbuf0 .CFG_INV = 0;
defparam \u_if_t_data8_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data8_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_t_data8_reg[0].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_t_data8_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06218 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [4] */ \ii06111|xy_net ,
		/* f [3] (nc) */ nc3662 ,
		/* f [2] (nc) */ nc3663 ,
		/* f [1] (nc) */ nc3664 ,
		/* f [0] */ \ii06217|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06218|xy_net  )
);
defparam ii06218.mode = 1'b0;
defparam ii06218.config_data = 64'hffffffff5555ffff;
CARRY_SKIP_OUT C104R79_cso_logic (
	. p0b ( \carry_32_ADD_4|pb_net  ),
	. p1b ( \carry_32_ADD_5|pb_net  ),
	. p2b ( \carry_32_ADD_6|pb_net  ),
	. p3b ( \carry_32_ADD_7|pb_net  ),
	. p4outb ( \C104R79_cso_logic|p4outb_net  ),
	. p8outb ( \C104R79_cso_logic|p8outb_net  ),
	. plower4 ( \C104R79_and4_logic|o_net  ),
	. r4outb ( \C104R79_cso_logic|r4outb_net  )
);
CARRY_SKIP_OUT C104R80_cso_logic (
	. p0b ( \carry_32_ADD_12|pb_net  ),
	. p1b ( \carry_32_ADD_13|pb_net  ),
	. p2b ( \carry_32_ADD_14|pb_net  ),
	. p3b ( \carry_32_ADD_15|pb_net  ),
	. p4outb ( \C104R80_cso_logic|p4outb_net  ),
	. p8outb ( \C104R80_cso_logic|p8outb_net  ),
	. plower4 ( \C104R80_and4_logic|o_net  ),
	. r4outb ( \C104R80_cso_logic|r4outb_net  )
);
ADD_1BIT carry_16_ADD_14 (
	. a ( \carry_16_ADD_14.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_13|co_net  ),
	. co ( \carry_16_ADD_14|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_ADD_14|s_net  )
);
JTAG_DBWV1 u_if_u_dbg_sift_u_tap_genblk1_u_jtag (
	. jtag_fp_capture ( ),
	. jtag_fp_drck ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. jtag_fp_reset ( ),
	. jtag_fp_sel ( {
		/* jtag_fp_sel [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net ,
		/* jtag_fp_sel [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[0]_net 
	} ),
	. jtag_fp_shift ( \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net  ),
	. jtag_fp_tdi ( \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_tdi_net  ),
	. jtag_fp_tdo ( \ii05351|xy_net  ),
	. jtag_fp_update ( \u_if_u_dbg_sift_u_gbuf_update|out_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2]  (
	. di ( \ii06276|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_axi_arvalid_reg.lbuf1  (
	. asr ( \u_FDMA_axi_arvalid_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_FDMA_axi_arvalid_reg.mclk1b  ),
	. sclk ( \u_FDMA_axi_arvalid_reg.sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_arvalid_reg.lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_arvalid_reg.lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_arvalid_reg.lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_arvalid_reg.lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_arvalid_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_arvalid_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_arvalid_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_FDMA_axi_arvalid_reg.lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06220 (
	. f ( {
		/* f [5] */ \u_if_t_data6_reg[6]|qx_net ,
		/* f [4] */ \ii06111|xy_net ,
		/* f [3] */ \ii06219|xy_net ,
		/* f [2] (nc) */ nc3665 ,
		/* f [1] (nc) */ nc3666 ,
		/* f [0] */ \u_if_T_S_reg_0__dup_2_|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06220|xy_net  )
);
defparam ii06220.mode = 1'b0;
defparam ii06220.config_data = 64'hffaaffffaaffffff;
FG6X2 ii06219 (
	. f ( {
		/* f [5] */ \u_if_t_data6_reg[4]|qx_net ,
		/* f [4] */ \u_if_t_data6_reg[3]|qx_net ,
		/* f [3] */ \u_if_t_data6_reg[0]|qx_net ,
		/* f [2] */ \u_if_t_data6_reg[1]|qx_net ,
		/* f [1] */ \u_if_t_data6_reg[5]|qx_net ,
		/* f [0] */ \u_if_t_data6_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06219|xy_net  )
);
defparam ii06219.mode = 1'b0;
defparam ii06219.config_data = 64'h7fffffffffffffff;
ADD_1BIT carry_16_ADD_15 (
	. a ( \carry_16_ADD_15.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_14|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_ADD_15|s_net  )
);
LRAM64 ii06221 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii06111|xy_net ,
		/* f [4] (nc) */ nc3667 ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] */ \u_if_t_data6_reg[7]|qx_net ,
		/* f [1] */ \u_if_t_data6_reg[6]|qx_net ,
		/* f [0] */ \ii06219|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06221|xy_net  )
);
defparam ii06221.mode = 3'h0;
defparam ii06221.config_data = 64'hff87ff87ffffffff;
FG6X2 PCKRTINSERT_C100R75_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc3668 ,
		/* f [4] */ \ii06369|xy_net ,
		/* f [3] (nc) */ nc3669 ,
		/* f [2] (nc) */ nc3670 ,
		/* f [1] (nc) */ nc3671 ,
		/* f [0] (nc) */ nc3672 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C100R75_lut_0|xy_net  )
);
defparam PCKRTINSERT_C100R75_lut_0.mode = 1'b0;
defparam PCKRTINSERT_C100R75_lut_0.config_data = 64'h0000ffff0000ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4]  (
	. di ( \ii06455|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]  (
	. di ( \ii06303|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0] .CLKSRSEL = 1'b1;
LBUF \u_if_t_data2_reg[1].lbuf0  (
	. asr ( \u_if_t_data2_reg[1].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data2_reg[1].mclk1b  ),
	. sclk ( \u_if_t_data2_reg[1].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data2_reg[1].lbuf0 .CFG_SYNC = 1;
defparam \u_if_t_data2_reg[1].lbuf0 .CFG_LAT = 0;
defparam \u_if_t_data2_reg[1].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data2_reg[1].lbuf0 .CFG_INV = 0;
defparam \u_if_t_data2_reg[1].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data2_reg[1].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_t_data2_reg[1].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_t_data2_reg[1].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06222 (
	. f ( {
		/* f [5] (nc) */ nc3673 ,
		/* f [4] */ \u_if_t_data7_reg[0]|qx_net ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] (nc) */ nc3674 ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] (nc) */ nc3675 
	} ),
	. x ( ),
	. xy ( \ii06222|xy_net  )
);
defparam ii06222.mode = 1'b0;
defparam ii06222.config_data = 64'hffffccffffffccff;
LBUF \u_FDMA_rfdma_cnt_reg[10].lbuf1  (
	. asr ( \u_FDMA_rfdma_cnt_reg[10].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05889|xy_net  ),
	. mclkb ( \u_FDMA_rfdma_cnt_reg[10].mclk1b  ),
	. sclk ( \u_FDMA_rfdma_cnt_reg[10].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_rfdma_cnt_reg[10].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_rfdma_cnt_reg[10].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_rfdma_cnt_reg[10].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[10].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_rfdma_cnt_reg[10].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[10].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_rfdma_cnt_reg[10].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[10].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06223 (
	. f ( {
		/* f [5] */ \u_if_t_data7_reg[1]|qx_net ,
		/* f [4] (nc) */ nc3676 ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] */ \ii06182|xy_net ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] */ \u_if_t_data7_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06223|xy_net  )
);
defparam ii06223.mode = 1'b0;
defparam ii06223.config_data = 64'h0f0b0f0b0f070f07;
ADD_1BIT carry_11_7__ADD_10 (
	. a ( \carry_11_7__ADD_10.ainv  ),
	. b ( \carry_11_8__ADD_10|s_net  ),
	. ci ( \carry_11_7__ADD_9|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_11_7__ADD_10|s_net  )
);
REG2CKSR \u_FDMA_axi_araddr_reg[27]  (
	. di ( \ii05762|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[25].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[25].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[27] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[27] .CLKSRSEL = 1'b1;
LRAM64 ii06224 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data7_reg[2]|qx_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] */ \ii06182|xy_net ,
		/* f [1] */ \u_if_t_data7_reg[0]|qx_net ,
		/* f [0] */ \u_if_t_data7_reg[1]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06224|xy_net  )
);
defparam ii06224.mode = 3'h0;
defparam ii06224.config_data = 64'h0f0f080f0f0f070f;
CFG_NOTINV \carry_11_8__ADD_5.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5]|qx_net  ),
	. o ( \carry_11_8__ADD_5.ainv  )
);
defparam \carry_11_8__ADD_5.notinv0 .SEL = 1;
CFG_NOTINV \carry_16_5__ADD_3.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[3]|qx_net  ),
	. o ( \carry_16_5__ADD_3.ainv  )
);
defparam \carry_16_5__ADD_3.notinv0 .SEL = 0;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR u_FDMA_axi_awvalid_reg (
	. di ( \ii05882|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awvalid_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awvalid_reg|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awvalid_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awvalid_reg.sr1  ),
	. sr1 ( )
);
defparam u_FDMA_axi_awvalid_reg.PRESET = 0;
defparam u_FDMA_axi_awvalid_reg.CLKSRSEL = 1'b0;
FG6X2 ii06225 (
	. f ( {
		/* f [5] */ \u_if_t_data7_reg[3]|qx_net ,
		/* f [4] */ \u_if_t_data7_reg[2]|qx_net ,
		/* f [3] */ \u_if_t_data7_reg[0]|qx_net ,
		/* f [2] */ \u_if_t_data7_reg[1]|qx_net ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] */ \ii06111|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06225|xy_net  )
);
defparam ii06225.mode = 1'b0;
defparam ii06225.config_data = 64'hfddddddddfffffff;
REG2CKSR \u_FDMA_axi_awaddr_reg[15]  (
	. di ( \PCKRTINSERT_C100R81_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[21].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[21].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[15] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[15] .CLKSRSEL = 1'b1;
FG6X2 ii06226 (
	. f ( {
		/* f [5] */ \u_if_t_data7_reg[4]|qx_net ,
		/* f [4] */ \u_if_t_data7_reg[3]|qx_net ,
		/* f [3] */ \u_if_t_data7_reg[2]|qx_net ,
		/* f [2] */ \u_if_t_data7_reg[1]|qx_net ,
		/* f [1] */ \u_if_t_data7_reg[0]|qx_net ,
		/* f [0] */ \ii06159|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06226|xy_net  )
);
defparam ii06226.mode = 1'b0;
defparam ii06226.config_data = 64'hd55555557fffffff;
REG2CKSR \u_FDMA_rburst_len_reg[3]  (
	. di ( \PCKRTINSERT_C96R79_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rburst_len_reg[0].mclk1b  ),
	. qx ( \u_FDMA_rburst_len_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rburst_len_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rburst_len_reg[0].sr1  )
);
defparam \u_FDMA_rburst_len_reg[3] .PRESET = 0;
defparam \u_FDMA_rburst_len_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii06227 (
	. f ( {
		/* f [5] */ \u_if_t_data7_reg[0]|qx_net ,
		/* f [4] */ \u_if_t_data7_reg[4]|qx_net ,
		/* f [3] (nc) */ nc3677 ,
		/* f [2] */ \u_if_t_data7_reg[3]|qx_net ,
		/* f [1] */ \u_if_t_data7_reg[2]|qx_net ,
		/* f [0] */ \u_if_t_data7_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06227|xy_net  )
);
defparam ii06227.mode = 1'b0;
defparam ii06227.config_data = 64'h7f7fffffffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_axi_rstart_locked_r1_reg.lbuf1  (
	. asr ( \u_FDMA_axi_rstart_locked_r1_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_FDMA_axi_rstart_locked_r1_reg.mclk1b  ),
	. sclk ( \u_FDMA_axi_rstart_locked_r1_reg.sclk1  ),
	. sr ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  )
);
defparam \u_FDMA_axi_rstart_locked_r1_reg.lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_rstart_locked_r1_reg.lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_rstart_locked_r1_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_FDMA_axi_rstart_locked_r1_reg.lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_rstart_locked_r1_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_rstart_locked_r1_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_rstart_locked_r1_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_FDMA_axi_rstart_locked_r1_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06228 (
	. f ( {
		/* f [5] */ \ii06227|xy_net ,
		/* f [4] (nc) */ nc3678 ,
		/* f [3] */ \u_if_t_data7_reg[5]|qx_net ,
		/* f [2] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] (nc) */ nc3679 
	} ),
	. x ( ),
	. xy ( \ii06228|xy_net  )
);
defparam ii06228.mode = 1'b0;
defparam ii06228.config_data = 64'hfff3fff3f3fff3ff;
CARRY_SKIP_OUT C68R79_cso_logic (
	. p0b ( \carry_16_ADD_4|pb_net  ),
	. p1b ( \carry_16_ADD_5|pb_net  ),
	. p2b ( \carry_16_ADD_6|pb_net  ),
	. p3b ( \carry_16_ADD_7|pb_net  ),
	. p4outb ( \C68R79_cso_logic|p4outb_net  ),
	. p8outb ( \C68R79_cso_logic|p8outb_net  ),
	. plower4 ( \C68R79_and4_logic|o_net  ),
	. r4outb ( \C68R79_cso_logic|r4outb_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3]  (
	. di ( \ii06286|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3] .CLKSRSEL = 1'b0;
LRAM64 ii06230 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data7_reg[7]|qx_net ,
		/* f [4] */ \u_if_t_data7_reg[5]|qx_net ,
		/* f [3] */ \ii06227|xy_net ,
		/* f [2] */ \u_if_t_data7_reg[6]|qx_net ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] */ \ii06111|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06230|xy_net  )
);
defparam ii06230.mode = 3'h0;
defparam ii06230.config_data = 64'hfddddddddfffffff;
FG6X2 ii06229 (
	. f ( {
		/* f [5] */ \u_if_t_data7_reg[5]|qx_net ,
		/* f [4] */ \ii06111|xy_net ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] (nc) */ nc3680 ,
		/* f [1] */ \ii06227|xy_net ,
		/* f [0] */ \u_if_t_data7_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06229|xy_net  )
);
defparam ii06229.mode = 1'b0;
defparam ii06229.config_data = 64'hff99ffffff55ffff;
CFG_NOTINV \carry_10_6__ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_6__ADD_5.ainv  )
);
defparam \carry_10_6__ADD_5.notinv0 .SEL = 1;
FG6X2 ii06231 (
	. f ( {
		/* f [5] */ \u_if_t_data8_reg[0]|qx_net ,
		/* f [4] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [3] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [2] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [1] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [0] */ \ii06111|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06231|xy_net  )
);
defparam ii06231.mode = 1'b0;
defparam ii06231.config_data = 64'hfff3fffffff35555;
CFG_NOTINV \carry_11_7__ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_7__ADD_4.ainv  )
);
defparam \carry_11_7__ADD_4.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5]  (
	. di ( \ii06456|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1]  (
	. di ( \ii06325|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_fdma_wleft_cnt_reg[11].lbuf1  (
	. asr ( \u_FDMA_fdma_wleft_cnt_reg[11].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05960|xy_net  ),
	. mclkb ( \u_FDMA_fdma_wleft_cnt_reg[11].mclk1b  ),
	. sclk ( \u_FDMA_fdma_wleft_cnt_reg[11].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[11].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_fdma_wleft_cnt_reg[11].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[11].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[11].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[11].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[11].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[11].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[11].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06232 (
	. f ( {
		/* f [5] */ \u_if_t_data8_reg[0]|qx_net ,
		/* f [4] */ \ii06182|xy_net ,
		/* f [3] */ \u_if_t_data8_reg[1]|qx_net ,
		/* f [2] (nc) */ nc3681 ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] */ \ii06111|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06232|xy_net  )
);
defparam ii06232.mode = 1'b0;
defparam ii06232.config_data = 64'h0000ffdd0000ddff;
IOC_CMOS \io_spi0_scl_inst.ioc_cmos_inst0  (
	. clk_en ( ),
	. f_id ( )
,
	. f_od ( \io_spi0_scl_inst.f_od  ),
	. f_oen ( \io_spi0_scl_inst.f_oen  ),
	. fclk ( ),
	. id ( \io_spi0_scl_inst.id  ),
	. od ( )
,
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_FOEN_SELN = 1'b1;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_OEN_RSTN_EN = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_DDR = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_FCLK_GATE_EN = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_OEN_SETN_EN = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_ID_RSTN_EN = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_SETN_INV = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_CLK_INV = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_FIN_SELN = 1'b1;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_FOUT_SELN = 1'b1;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_ID_SETN_EN = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_RSTN_SYNC = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_RSTN_INV = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_OD_RSTN_EN = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_DDR_NREG = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_SETN_SYNC = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_OD_SETN_EN = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_DDR_PREG = 0;
defparam \io_spi0_scl_inst.ioc_cmos_inst0 .CFG_DDR_REG = 0;
LRAM64 ii06233 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [4] */ \u_if_t_data8_reg[0]|qx_net ,
		/* f [3] */ \u_if_t_data8_reg[2]|qx_net ,
		/* f [2] */ \u_if_t_data8_reg[1]|qx_net ,
		/* f [1] */ \ii06182|xy_net ,
		/* f [0] */ \ii06111|xy_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06233|xy_net  )
);
defparam ii06233.mode = 3'h0;
defparam ii06233.config_data = 64'h3333333331131133;
AND4 C96R81_and4_logic (
	. a ( \carry_32_4__ADD_19|p_net  ),
	. b ( \carry_32_4__ADD_18|p_net  ),
	. c ( \carry_32_4__ADD_17|p_net  ),
	. d ( \carry_32_4__ADD_16|p_net  ),
	. o ( \C96R81_and4_logic|o_net  )
);
REG2CKSR \u_FDMA_axi_araddr_reg[28]  (
	. di ( \ii05764|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[25].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[25].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[28] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[28] .CLKSRSEL = 1'b1;
FG6X2 ii06234 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [4] */ \u_if_t_data8_reg[2]|qx_net ,
		/* f [3] */ \u_if_t_data8_reg[1]|qx_net ,
		/* f [2] */ \u_if_t_data8_reg[0]|qx_net ,
		/* f [1] */ \ii06111|xy_net ,
		/* f [0] */ \u_if_t_data8_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06234|xy_net  )
);
defparam ii06234.mode = 1'b0;
defparam ii06234.config_data = 64'hffffffffb7777777;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10].lbuf0 .CFG_ALLOW_SR = 1'b1;
LRAM64 ii06235 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data8_reg[2]|qx_net ,
		/* f [4] */ \u_if_t_data8_reg[0]|qx_net ,
		/* f [3] */ \u_if_t_data8_reg[1]|qx_net ,
		/* f [2] */ \ii06159|xy_net ,
		/* f [1] */ \u_if_t_data8_reg[3]|qx_net ,
		/* f [0] */ \u_if_t_data8_reg[4]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06235|xy_net  )
);
defparam ii06235.mode = 3'h0;
defparam ii06235.config_data = 64'h9f5f5f5f5f5f5f5f;
REG2CKSR \u_FDMA_axi_awaddr_reg[16]  (
	. di ( \PCKRTINSERT_C100R81_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[21].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[21].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[16] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[16] .CLKSRSEL = 1'b1;
LRAM64 ii06236 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data8_reg[5]|qx_net ,
		/* f [4] */ \u_if_t_data8_reg[4]|qx_net ,
		/* f [3] */ \u_if_t_data8_reg[2]|qx_net ,
		/* f [2] */ \u_if_t_data8_reg[1]|qx_net ,
		/* f [1] */ \u_if_t_data8_reg[3]|qx_net ,
		/* f [0] */ \u_if_t_data8_reg[0]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06236|xy_net  )
);
defparam ii06236.mode = 3'h0;
defparam ii06236.config_data = 64'h800000007fffffff;
REG2CKSR \u_FDMA_rburst_len_reg[4]  (
	. di ( \PCKRTINSERT_C96R79_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rburst_len_reg[0].mclk1b  ),
	. qx ( \u_FDMA_rburst_len_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rburst_len_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rburst_len_reg[0].sr1  )
);
defparam \u_FDMA_rburst_len_reg[4] .PRESET = 0;
defparam \u_FDMA_rburst_len_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii06237 (
	. f ( {
		/* f [5] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [4] */ \ii06111|xy_net ,
		/* f [3] (nc) */ nc3682 ,
		/* f [2] (nc) */ nc3683 ,
		/* f [1] (nc) */ nc3684 ,
		/* f [0] */ \ii06236|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06237|xy_net  )
);
defparam ii06237.mode = 1'b0;
defparam ii06237.config_data = 64'hffffffff5555ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg (
	. di ( \ii06405|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_rstn_s1_reg.CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06238 (
	. f ( {
		/* f [5] */ \u_if_t_data8_reg[2]|qx_net ,
		/* f [4] */ \u_if_t_data8_reg[4]|qx_net ,
		/* f [3] */ \u_if_t_data8_reg[3]|qx_net ,
		/* f [2] */ \u_if_t_data8_reg[5]|qx_net ,
		/* f [1] */ \u_if_t_data8_reg[1]|qx_net ,
		/* f [0] */ \u_if_t_data8_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06238|xy_net  )
);
defparam ii06238.mode = 1'b0;
defparam ii06238.config_data = 64'h7fffffffffffffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4]  (
	. di ( \ii06287|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4] .CLKSRSEL = 1'b0;
FG6X2 ii06240 (
	. f ( {
		/* f [5] */ \u_if_t_data8_reg[7]|qx_net ,
		/* f [4] */ \u_if_t_data8_reg[6]|qx_net ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] (nc) */ nc3685 ,
		/* f [1] */ \ii06238|xy_net ,
		/* f [0] */ \ii06111|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06240|xy_net  )
);
defparam ii06240.mode = 1'b0;
defparam ii06240.config_data = 64'hffddff55ff77ffff;
LRAM64 ii06239 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data8_reg[6]|qx_net ,
		/* f [4] (nc) */ nc3686 ,
		/* f [3] */ \ii06111|xy_net ,
		/* f [2] */ \ii06238|xy_net ,
		/* f [1] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [0] (nc) */ nc3687 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06239|xy_net  )
);
defparam ii06239.mode = 3'h0;
defparam ii06239.config_data = 64'hfcfffcffcfffcfff;
ADD_1BIT carry_16_ADD_0 (
	. a ( \carry_16_ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C68R79_csi_logic|cin_net  ),
	. co ( \carry_16_ADD_0|co_net  ),
	. p ( \carry_16_ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06241 (
	. f ( {
		/* f [5] (nc) */ nc3688 ,
		/* f [4] */ \u_if_test_cnt_reg[0]|qx_net ,
		/* f [3] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [2] (nc) */ nc3689 ,
		/* f [1] */ \ii06113|xy_net ,
		/* f [0] (nc) */ nc3690 
	} ),
	. x ( ),
	. xy ( \ii06241|xy_net  )
);
defparam ii06241.mode = 1'b0;
defparam ii06241.config_data = 64'hffffccffffffccff;
ADD_1BIT carry_16_ADD_1 (
	. a ( \carry_16_ADD_1.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_0|co_net  ),
	. co ( \carry_16_ADD_1|co_net  ),
	. p ( \carry_16_ADD_1|p_net  ),
	. pb ( ),
	. s ( )
);
CFG_NOTINV \carry_32_ADD_25.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_25.ainv  )
);
defparam \carry_32_ADD_25.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6]  (
	. di ( \ii06457|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2]  (
	. di ( \ii06347|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2] .CLKSRSEL = 1'b1;
DDR_CRG_CORE u_ddr_v1_u_inst_u_ddrc_crg (
	. axi_port00_aclk ( \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_aclk_net  ),
	. axi_port00_aclk_ug ( \clk_rst_manage_ins_pll_main_pll_u0|CO2_net  ),
	. axi_port00_aclk_us ( \u_ddr_v1_u_inst_u_ddrc_crg|x0_async_clk_net  ),
	. axi_port00_arstn ( \u_ddr_v1_u_inst_u_ddrc_crg|axi_port00_arstn_net  ),
	. axi_port02_aclk ( \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_aclk_net  ),
	. axi_port02_aclk_ug ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. axi_port02_aclk_us ( \u_ddr_v1_u_inst_u_ddrc_crg|x1_async_clk_net  ),
	. axi_port02_arstn ( \u_ddr_v1_u_inst_u_ddrc_crg|axi_port02_arstn_net  ),
	. bypasspll_mc_clk_x4 ( \u_ddr_v1_u_inst_u_ddrc_crg|bypasspll_mc_clk_x4_net  ),
	. bypasspll_mc_clk_x4_ug ( \clk_rst_manage_ins_pll_main_pll_u0|CO3_net  ),
	. fp_cs_clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO4_net  ),
	. fp_cs_rstn ( ),
	. gating_mc_clk ( \u_ddr_v1_u_inst_u_ddrc|gating_mc_clk_net  ),
	. mc_clk ( \u_ddr_v1_u_inst_u_ddrc_crg|mc_clk_net  ),
	. mc_clk_ug ( \clk_rst_manage_ins_pll_main_pll_u0|CO3_net  ),
	. mc_clk_us ( ),
	. mc_rstn ( \u_ddr_v1_u_inst_u_ddrc_crg|mc_rstn_net  ),
	. mcfg_rstn ( ),
	. p_rc ( \VCC_0_inst|Y_net  ),
	. pbus_rst_n ( ),
	. pclk_ddr ( \clk_rst_manage_ins_pll_main_pll_u0|CO4_net  ),
	. prstn_gx ( ),
	. r_system_pll_reg ( {
		/* r_system_pll_reg [31] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[31]_net ,
		/* r_system_pll_reg [30] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[30]_net ,
		/* r_system_pll_reg [29] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[29]_net ,
		/* r_system_pll_reg [28] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[28]_net ,
		/* r_system_pll_reg [27] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[27]_net ,
		/* r_system_pll_reg [26] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[26]_net ,
		/* r_system_pll_reg [25] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[25]_net ,
		/* r_system_pll_reg [24] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[24]_net ,
		/* r_system_pll_reg [23] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[23]_net ,
		/* r_system_pll_reg [22] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[22]_net ,
		/* r_system_pll_reg [21] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[21]_net ,
		/* r_system_pll_reg [20] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[20]_net ,
		/* r_system_pll_reg [19] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[19]_net ,
		/* r_system_pll_reg [18] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[18]_net ,
		/* r_system_pll_reg [17] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[17]_net ,
		/* r_system_pll_reg [16] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[16]_net ,
		/* r_system_pll_reg [15] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[15]_net ,
		/* r_system_pll_reg [14] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[14]_net ,
		/* r_system_pll_reg [13] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[13]_net ,
		/* r_system_pll_reg [12] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[12]_net ,
		/* r_system_pll_reg [11] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[11]_net ,
		/* r_system_pll_reg [10] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[10]_net ,
		/* r_system_pll_reg [9] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[9]_net ,
		/* r_system_pll_reg [8] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[8]_net ,
		/* r_system_pll_reg [7] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[7]_net ,
		/* r_system_pll_reg [6] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[6]_net ,
		/* r_system_pll_reg [5] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[5]_net ,
		/* r_system_pll_reg [4] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[4]_net ,
		/* r_system_pll_reg [3] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[3]_net ,
		/* r_system_pll_reg [2] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[2]_net ,
		/* r_system_pll_reg [1] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[1]_net ,
		/* r_system_pll_reg [0] */ \u_ddr_v1_u_inst_u_ddrc|r_system_pll_reg[0]_net 
	} ),
	. rst_p_n ( ),
	. usr_pbus_rstn ( ),
	. x0_async_clk ( \u_ddr_v1_u_inst_u_ddrc_crg|x0_async_clk_net  ),
	. x1_async_clk ( \u_ddr_v1_u_inst_u_ddrc_crg|x1_async_clk_net  )
);
defparam u_ddr_v1_u_inst_u_ddrc_crg.cfg_gx_soft_prst = 0;
defparam u_ddr_v1_u_inst_u_ddrc_crg.cfg_mc_bus_sel = 0;
FG6X2 ii06242 (
	. f ( {
		/* f [5] */ \ii05424|xy_net ,
		/* f [4] (nc) */ nc3691 ,
		/* f [3] (nc) */ nc3692 ,
		/* f [2] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [1] (nc) */ nc3693 ,
		/* f [0] (nc) */ nc3694 
	} ),
	. x ( ),
	. xy ( \ii06242|xy_net  )
);
defparam ii06242.mode = 1'b0;
defparam ii06242.config_data = 64'h00000000f0f0f0f0;
ADD_1BIT carry_16_ADD_2 (
	. a ( \carry_16_ADD_2.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_1|co_net  ),
	. co ( \carry_16_ADD_2|co_net  ),
	. p ( \carry_16_ADD_2|p_net  ),
	. pb ( ),
	. s ( )
);
FG6X2 ii06243 (
	. f ( {
		/* f [5] */ \u_if_test_cnt_reg[1]|qx_net ,
		/* f [4] (nc) */ nc3695 ,
		/* f [3] */ \u_if_test_cnt_reg[0]|qx_net ,
		/* f [2] (nc) */ nc3696 ,
		/* f [1] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [0] (nc) */ nc3697 
	} ),
	. x ( ),
	. xy ( \ii06243|xy_net  )
);
defparam ii06243.mode = 1'b0;
defparam ii06243.config_data = 64'hff33ff3333ff33ff;
ADD_1BIT carry_16_ADD_3 (
	. a ( \carry_16_ADD_3.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_2|co_net  ),
	. co ( \carry_16_ADD_3|co_net  ),
	. p ( \carry_16_ADD_3|p_net  ),
	. pb ( ),
	. s ( )
);
REG2CKSR \u_FDMA_axi_araddr_reg[30]  (
	. di ( \ii05768|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[25].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[25].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[30] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_araddr_reg[29]  (
	. di ( \ii05765|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[25].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[25].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[29] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[29] .CLKSRSEL = 1'b1;
FG6X2 ii06244 (
	. f ( {
		/* f [5] (nc) */ nc3698 ,
		/* f [4] */ \u_if_test_cnt_reg[2]|qx_net ,
		/* f [3] */ \u_if_test_cnt_reg[1]|qx_net ,
		/* f [2] (nc) */ nc3699 ,
		/* f [1] */ \u_if_test_cnt_reg[0]|qx_net ,
		/* f [0] */ \u_if_rst_cnt_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06244|xy_net  )
);
defparam ii06244.mode = 1'b0;
defparam ii06244.config_data = 64'hdd5577ffdd5577ff;
ADD_1BIT carry_16_ADD_4 (
	. a ( \carry_16_ADD_4.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_3|co_net  ),
	. co ( \carry_16_ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_16_ADD_4|pb_net  ),
	. s ( )
);
LBUF \u_if_t_data7_reg[0].lbuf1  (
	. asr ( \u_if_t_data7_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data7_reg[0].mclk1b  ),
	. sclk ( \u_if_t_data7_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data7_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \u_if_t_data7_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_if_t_data7_reg[0].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data7_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_if_t_data7_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data7_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_t_data7_reg[0].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_t_data7_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06245 (
	. f ( {
		/* f [5] */ \u_if_test_cnt_reg[2]|qx_net ,
		/* f [4] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [3] */ \u_if_test_cnt_reg[1]|qx_net ,
		/* f [2] */ \ii06113|xy_net ,
		/* f [1] */ \u_if_test_cnt_reg[0]|qx_net ,
		/* f [0] */ \u_if_test_cnt_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06245|xy_net  )
);
defparam ii06245.mode = 1'b0;
defparam ii06245.config_data = 64'hf9f5fffff5f5ffff;
ADD_1BIT carry_16_ADD_5 (
	. a ( \carry_16_ADD_5.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_4|co_net  ),
	. co ( \carry_16_ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_16_ADD_5|pb_net  ),
	. s ( )
);
REG2CKSR \u_FDMA_axi_awaddr_reg[17]  (
	. di ( \PCKRTINSERT_C100R81_lut_3|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[21].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[21].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[17] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[17] .CLKSRSEL = 1'b1;
FG6X2 ii06246 (
	. f ( {
		/* f [5] */ \u_if_test_cnt_reg[4]|qx_net ,
		/* f [4] */ \u_if_test_cnt_reg[1]|qx_net ,
		/* f [3] */ \u_if_test_cnt_reg[3]|qx_net ,
		/* f [2] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [1] */ \u_if_test_cnt_reg[0]|qx_net ,
		/* f [0] */ \u_if_test_cnt_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06246|xy_net  )
);
defparam ii06246.mode = 1'b0;
defparam ii06246.config_data = 64'h8f0f0f0f7fffffff;
CFG_NOTINV \carry_10_ADD_0.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net  ),
	. o ( \carry_10_ADD_0.ainv  )
);
defparam \carry_10_ADD_0.notinv0 .SEL = 1;
ADD_1BIT carry_16_ADD_6 (
	. a ( \carry_16_ADD_6.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_5|co_net  ),
	. co ( \carry_16_ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_16_ADD_6|pb_net  ),
	. s ( )
);
FG6X2 ii06247 (
	. f ( {
		/* f [5] */ \u_if_test_cnt_reg[2]|qx_net ,
		/* f [4] */ \u_if_test_cnt_reg[5]|qx_net ,
		/* f [3] */ \u_if_test_cnt_reg[0]|qx_net ,
		/* f [2] */ \u_if_test_cnt_reg[1]|qx_net ,
		/* f [1] */ \u_if_test_cnt_reg[4]|qx_net ,
		/* f [0] */ \u_if_test_cnt_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06247|xy_net  )
);
defparam ii06247.mode = 1'b0;
defparam ii06247.config_data = 64'h7fff8000ffff0000;
ADD_1BIT carry_16_ADD_7 (
	. a ( \carry_16_ADD_7.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_6|co_net  ),
	. co ( \carry_16_ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_16_ADD_7|pb_net  ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8]  (
	. di ( \PCKRTINSERT_C76R55_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8] .CLKSRSEL = 1'b1;
FG6X2 ii06248 (
	. f ( {
		/* f [5] (nc) */ nc3700 ,
		/* f [4] */ \ii06247|xy_net ,
		/* f [3] (nc) */ nc3701 ,
		/* f [2] (nc) */ nc3702 ,
		/* f [1] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [0] (nc) */ nc3703 
	} ),
	. x ( ),
	. xy ( \ii06248|xy_net  )
);
defparam ii06248.mode = 1'b0;
defparam ii06248.config_data = 64'hffff3333ffff3333;
ADD_1BIT carry_16_ADD_8 (
	. a ( \carry_16_ADD_8.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \C68R80_csi_logic|cin_net  ),
	. co ( \carry_16_ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5]  (
	. di ( \ii06288|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii06250 (
	. f ( {
		/* f [5] */ \ii06249|xy_net ,
		/* f [4] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [3] (nc) */ nc3704 ,
		/* f [2] (nc) */ nc3705 ,
		/* f [1] */ \ii06113|xy_net ,
		/* f [0] */ \u_if_test_cnt_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06250|xy_net  )
);
defparam ii06250.mode = 1'b0;
defparam ii06250.config_data = 64'heeeeffffddddffff;
LRAM64 ii06249 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_test_cnt_reg[4]|qx_net ,
		/* f [4] */ \u_if_test_cnt_reg[2]|qx_net ,
		/* f [3] */ \u_if_test_cnt_reg[3]|qx_net ,
		/* f [2] */ \u_if_test_cnt_reg[1]|qx_net ,
		/* f [1] */ \u_if_test_cnt_reg[5]|qx_net ,
		/* f [0] */ \u_if_test_cnt_reg[0]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06249|xy_net  )
);
defparam ii06249.mode = 3'h0;
defparam ii06249.config_data = 64'h7fffffffffffffff;
ADD_1BIT carry_16_ADD_9 (
	. a ( \carry_16_ADD_9.ainv  ),
	. b ( \GND_0_inst|Y_net  ),
	. ci ( \carry_16_ADD_8|co_net  ),
	. co ( \carry_16_ADD_9|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_16_ADD_9|s_net  )
);
LBUF \u_FDMA_axi_araddr_reg[10].lbuf1  (
	. asr ( \u_FDMA_axi_araddr_reg[10].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05674_dup|xy_net  ),
	. mclkb ( \u_FDMA_axi_araddr_reg[10].mclk1b  ),
	. sclk ( \u_FDMA_axi_araddr_reg[10].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_araddr_reg[10].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_araddr_reg[10].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_araddr_reg[10].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_araddr_reg[10].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_araddr_reg[10].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_araddr_reg[10].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_araddr_reg[10].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_araddr_reg[10].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06251 (
	. f ( {
		/* f [5] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [4] */ \u_if_test_cnt_reg[6]|qx_net ,
		/* f [3] */ \ii06249|xy_net ,
		/* f [2] */ \ii06113|xy_net ,
		/* f [1] (nc) */ nc3706 ,
		/* f [0] */ \u_if_test_cnt_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06251|xy_net  )
);
defparam ii06251.mode = 1'b0;
defparam ii06251.config_data = 64'hfaf5f5f5ffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7]  (
	. di ( \ii06458|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3]  (
	. di ( \ii06367|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3] .CLKSRSEL = 1'b0;
FG6X2 ii06252 (
	. f ( {
		/* f [5] */ \u_if_test_cnt_reg[6]|qx_net ,
		/* f [4] */ \u_if_test_cnt_reg[8]|qx_net ,
		/* f [3] */ \ii06249|xy_net ,
		/* f [2] */ \u_if_test_cnt_reg[7]|qx_net ,
		/* f [1] (nc) */ nc3707 ,
		/* f [0] */ \u_if_rst_cnt_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06252|xy_net  )
);
defparam ii06252.mode = 1'b0;
defparam ii06252.config_data = 64'hf5555fff5555ffff;
FG6X2 ii06253 (
	. f ( {
		/* f [5] (nc) */ nc3708 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4]|qx_net ,
		/* f [3] */ \u_if_T_S_reg_0__dup_2_|qx_net ,
		/* f [2] (nc) */ nc3709 ,
		/* f [1] (nc) */ nc3710 ,
		/* f [0] (nc) */ nc3711 
	} ),
	. x ( ),
	. xy ( \ii06253|xy_net  )
);
defparam ii06253.mode = 1'b0;
defparam ii06253.config_data = 64'h00ffffff00ffffff;
REG2CKSR \u_FDMA_axi_araddr_reg[31]  (
	. di ( \ii05770|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[25].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[25].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[31] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[31] .CLKSRSEL = 1'b1;
FG6X2 ii06255 (
	. f ( {
		/* f [5] (nc) */ nc3712 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24]|qx_net ,
		/* f [3] (nc) */ nc3713 ,
		/* f [2] (nc) */ nc3714 ,
		/* f [1] */ \u_if_t_data8_reg[7]|qx_net ,
		/* f [0] (nc) */ nc3715 
	} ),
	. x ( ),
	. xy ( \ii06255|xy_net  )
);
defparam ii06255.mode = 1'b0;
defparam ii06255.config_data = 64'h3333ffff3333ffff;
LBUF \u_FDMA_fdma_wleft_cnt_reg[0].lbuf1  (
	. asr ( \u_FDMA_fdma_wleft_cnt_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05960|xy_net  ),
	. mclkb ( \u_FDMA_fdma_wleft_cnt_reg[0].mclk1b  ),
	. sclk ( \u_FDMA_fdma_wleft_cnt_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_fdma_wleft_cnt_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[0].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[0].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_axi_awaddr_reg[18]  (
	. di ( \PCKRTINSERT_C100R81_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[21].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[21].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[18] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[18] .CLKSRSEL = 1'b1;
LRAM64 ii06256 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data7_reg[0]|qx_net ,
		/* f [4] (nc) */ nc3716 ,
		/* f [3] (nc) */ nc3717 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26]|qx_net ,
		/* f [1] (nc) */ nc3718 ,
		/* f [0] (nc) */ nc3719 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06256|xy_net  )
);
defparam ii06256.mode = 3'h0;
defparam ii06256.config_data = 64'h0f0f0f0fffffffff;
LBUF \led_ctrl_ins_ctrl_cnt_reg[16].lbuf1  (
	. asr ( \led_ctrl_ins_ctrl_cnt_reg[16].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \led_ctrl_ins_ctrl_cnt_reg[16].mclk1b  ),
	. sclk ( \led_ctrl_ins_ctrl_cnt_reg[16].sclk1  ),
	. sr ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[16].lbuf1 .CFG_SYNC = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[16].lbuf1 .CFG_LAT = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[16].lbuf1 .CFG_INV_SR = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[16].lbuf1 .CFG_INV = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[16].lbuf1 .CFG_HASCLK = 1'b1;
defparam \led_ctrl_ins_ctrl_cnt_reg[16].lbuf1 .CFG_INV_EN = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[16].lbuf1 .CFG_EN = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[16].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06257 (
	. f ( {
		/* f [5] (nc) */ nc3720 ,
		/* f [4] (nc) */ nc3721 ,
		/* f [3] (nc) */ nc3722 ,
		/* f [2] (nc) */ nc3723 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28]|qx_net ,
		/* f [0] */ \u_if_t_data7_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06257|xy_net  )
);
defparam ii06257.mode = 1'b0;
defparam ii06257.config_data = 64'h7777777777777777;
REG2CKSR \u_FDMA_axi_araddr_reg[0]  (
	. di ( \ii05667|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[10].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[10].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[0] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii06258 (
	. f ( {
		/* f [5] (nc) */ nc3724 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30]|qx_net ,
		/* f [3] */ \u_if_t_data7_reg[2]|qx_net ,
		/* f [2] (nc) */ nc3725 ,
		/* f [1] (nc) */ nc3726 ,
		/* f [0] (nc) */ nc3727 
	} ),
	. x ( ),
	. xy ( \ii06258|xy_net  )
);
defparam ii06258.mode = 1'b0;
defparam ii06258.config_data = 64'h00ffffff00ffffff;
CFG_NOTINV \carry_8_3__ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_3__ADD_3.ainv  )
);
defparam \carry_8_3__ADD_3.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6]  (
	. di ( \ii06289|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6] .CLKSRSEL = 1'b0;
LRAM64 ii06260 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3728 ,
		/* f [4] */ \u_if_t_data7_reg[4]|qx_net ,
		/* f [3] (nc) */ nc3729 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34]|qx_net ,
		/* f [1] (nc) */ nc3730 ,
		/* f [0] (nc) */ nc3731 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06260|xy_net  )
);
defparam ii06260.mode = 3'h0;
defparam ii06260.config_data = 64'h0f0fffff0f0fffff;
FG6X2 ii06259 (
	. f ( {
		/* f [5] (nc) */ nc3732 ,
		/* f [4] */ \u_if_t_data7_reg[3]|qx_net ,
		/* f [3] (nc) */ nc3733 ,
		/* f [2] (nc) */ nc3734 ,
		/* f [1] (nc) */ nc3735 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06259|xy_net  )
);
defparam ii06259.mode = 1'b0;
defparam ii06259.config_data = 64'h5555ffff5555ffff;
FG6X2 ii06261 (
	. f ( {
		/* f [5] */ \u_if_t_data7_reg[5]|qx_net ,
		/* f [4] (nc) */ nc3736 ,
		/* f [3] (nc) */ nc3737 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36]|qx_net ,
		/* f [1] (nc) */ nc3738 ,
		/* f [0] (nc) */ nc3739 
	} ),
	. x ( ),
	. xy ( \ii06261|xy_net  )
);
defparam ii06261.mode = 1'b0;
defparam ii06261.config_data = 64'h0f0f0f0fffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8]  (
	. di ( \ii06459|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4]  (
	. di ( \PCKRTINSERT_C100R75_lut_0|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4] .CLKSRSEL = 1'b0;
FG6X2 ii06262 (
	. f ( {
		/* f [5] (nc) */ nc3740 ,
		/* f [4] (nc) */ nc3741 ,
		/* f [3] (nc) */ nc3742 ,
		/* f [2] */ \u_if_t_data7_reg[6]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38]|qx_net ,
		/* f [0] (nc) */ nc3743 
	} ),
	. x ( ),
	. xy ( \ii06262|xy_net  )
);
defparam ii06262.mode = 1'b0;
defparam ii06262.config_data = 64'h3f3f3f3f3f3f3f3f;
FG6X2 ii06263 (
	. f ( {
		/* f [5] (nc) */ nc3744 ,
		/* f [4] */ \u_if_t_data7_reg[7]|qx_net ,
		/* f [3] (nc) */ nc3745 ,
		/* f [2] (nc) */ nc3746 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40]|qx_net ,
		/* f [0] (nc) */ nc3747 
	} ),
	. x ( ),
	. xy ( \ii06263|xy_net  )
);
defparam ii06263.mode = 1'b0;
defparam ii06263.config_data = 64'h3333ffff3333ffff;
FG6X2 ii06264 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42]|qx_net ,
		/* f [4] (nc) */ nc3748 ,
		/* f [3] (nc) */ nc3749 ,
		/* f [2] (nc) */ nc3750 ,
		/* f [1] (nc) */ nc3751 ,
		/* f [0] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net 
	} ),
	. x ( ),
	. xy ( \ii06264|xy_net  )
);
defparam ii06264.mode = 1'b0;
defparam ii06264.config_data = 64'h55555555ffffffff;
FG6X2 ii06265 (
	. f ( {
		/* f [5] (nc) */ nc3752 ,
		/* f [4] (nc) */ nc3753 ,
		/* f [3] (nc) */ nc3754 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6]|qx_net ,
		/* f [1] */ \u_if_T_S_reg_1__dup_5_|qx_net ,
		/* f [0] (nc) */ nc3755 
	} ),
	. x ( ),
	. xy ( \ii06265|xy_net  )
);
defparam ii06265.mode = 1'b0;
defparam ii06265.config_data = 64'h3f3f3f3f3f3f3f3f;
CFG_NOTINV \carry_8_2__ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_2__ADD_2.ainv  )
);
defparam \carry_8_2__ADD_2.notinv0 .SEL = 1;
REG2CKSR \u_FDMA_axi_awaddr_reg[20]  (
	. di ( \PCKRTINSERT_C100R81_lut_5|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[21].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[21].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[20] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[19]  (
	. di ( \PCKRTINSERT_C100R81_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[21].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[21].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[19] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[19] .CLKSRSEL = 1'b1;
IOC_CMOS \io_spi0_miso_inst.ioc_cmos_inst0  (
	. clk_en ( ),
	. f_id ( )
,
	. f_od ( \io_spi0_miso_inst.f_od  ),
	. f_oen ( \io_spi0_miso_inst.f_oen  ),
	. fclk ( ),
	. id ( \io_spi0_miso_inst.id  ),
	. od ( )
,
	. oen ( ),
	. rstn ( ),
	. setn ( )
);
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_FOEN_SELN = 1'b1;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_OEN_RSTN_EN = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_DDR = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_FCLK_GATE_EN = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_OEN_SETN_EN = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_ID_RSTN_EN = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_SETN_INV = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_CLK_INV = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_FIN_SELN = 1'b1;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_FOUT_SELN = 1'b1;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_ID_SETN_EN = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_RSTN_SYNC = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_RSTN_INV = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_OD_RSTN_EN = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_DDR_NREG = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_SETN_SYNC = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_OD_SETN_EN = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_DDR_PREG = 0;
defparam \io_spi0_miso_inst.ioc_cmos_inst0 .CFG_DDR_REG = 0;
FG6X2 ii06266 (
	. f ( {
		/* f [5] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net ,
		/* f [4] (nc) */ nc3756 ,
		/* f [3] (nc) */ nc3757 ,
		/* f [2] (nc) */ nc3758 ,
		/* f [1] (nc) */ nc3759 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06266|xy_net  )
);
defparam ii06266.mode = 1'b0;
defparam ii06266.config_data = 64'h55555555ffffffff;
AND4 C68R79_and4_logic (
	. a ( \carry_16_ADD_3|p_net  ),
	. b ( \carry_16_ADD_2|p_net  ),
	. c ( \carry_16_ADD_1|p_net  ),
	. d ( \carry_16_ADD_0|p_net  ),
	. o ( \C68R79_and4_logic|o_net  )
);
FG6X2 ii06267 (
	. f ( {
		/* f [5] (nc) */ nc3760 ,
		/* f [4] (nc) */ nc3761 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46]|qx_net ,
		/* f [2] (nc) */ nc3762 ,
		/* f [1] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net ,
		/* f [0] (nc) */ nc3763 
	} ),
	. x ( ),
	. xy ( \ii06267|xy_net  )
);
defparam ii06267.mode = 1'b0;
defparam ii06267.config_data = 64'h33ff33ff33ff33ff;
LBUF \u_if_fdma_waddr_r_reg[16].lbuf1  (
	. asr ( \u_if_fdma_waddr_r_reg[16].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06119|xy_net  ),
	. mclkb ( \u_if_fdma_waddr_r_reg[16].mclk1b  ),
	. sclk ( \u_if_fdma_waddr_r_reg[16].sclk1  ),
	. sr ( )
);
defparam \u_if_fdma_waddr_r_reg[16].lbuf1 .CFG_SYNC = 1;
defparam \u_if_fdma_waddr_r_reg[16].lbuf1 .CFG_LAT = 0;
defparam \u_if_fdma_waddr_r_reg[16].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_fdma_waddr_r_reg[16].lbuf1 .CFG_INV = 0;
defparam \u_if_fdma_waddr_r_reg[16].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_fdma_waddr_r_reg[16].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_fdma_waddr_r_reg[16].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_fdma_waddr_r_reg[16].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_axi_araddr_reg[1]  (
	. di ( \PCKRTINSERT_C106R80_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[10].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[10].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[1] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii06268 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48]|qx_net ,
		/* f [4] (nc) */ nc3764 ,
		/* f [3] (nc) */ nc3765 ,
		/* f [2] (nc) */ nc3766 ,
		/* f [1] (nc) */ nc3767 ,
		/* f [0] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net 
	} ),
	. x ( ),
	. xy ( \ii06268|xy_net  )
);
defparam ii06268.mode = 1'b0;
defparam ii06268.config_data = 64'h55555555ffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7]  (
	. di ( \ii06290|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7] .CLKSRSEL = 1'b1;
FG6X2 ii06270 (
	. f ( {
		/* f [5] (nc) */ nc3768 ,
		/* f [4] (nc) */ nc3769 ,
		/* f [3] (nc) */ nc3770 ,
		/* f [2] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net ,
		/* f [1] (nc) */ nc3771 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06270|xy_net  )
);
defparam ii06270.mode = 1'b0;
defparam ii06270.config_data = 64'h5f5f5f5f5f5f5f5f;
FG6X2 ii06269 (
	. f ( {
		/* f [5] (nc) */ nc3772 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50]|qx_net ,
		/* f [3] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net ,
		/* f [2] (nc) */ nc3773 ,
		/* f [1] (nc) */ nc3774 ,
		/* f [0] (nc) */ nc3775 
	} ),
	. x ( ),
	. xy ( \ii06269|xy_net  )
);
defparam ii06269.mode = 1'b0;
defparam ii06269.config_data = 64'h00ffffff00ffffff;
LBUF \u_FDMA_rfdma_cnt_reg[4].lbuf1  (
	. asr ( \u_FDMA_rfdma_cnt_reg[4].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05889|xy_net  ),
	. mclkb ( \u_FDMA_rfdma_cnt_reg[4].mclk1b  ),
	. sclk ( \u_FDMA_rfdma_cnt_reg[4].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_rfdma_cnt_reg[4].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_rfdma_cnt_reg[4].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_rfdma_cnt_reg[4].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[4].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_rfdma_cnt_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_rfdma_cnt_reg[4].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06271 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54]|qx_net ,
		/* f [4] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net ,
		/* f [3] (nc) */ nc3776 ,
		/* f [2] (nc) */ nc3777 ,
		/* f [1] (nc) */ nc3778 ,
		/* f [0] (nc) */ nc3779 
	} ),
	. x ( ),
	. xy ( \ii06271|xy_net  )
);
defparam ii06271.mode = 1'b0;
defparam ii06271.config_data = 64'h0000ffffffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9]  (
	. di ( \ii06460|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5]  (
	. di ( \ii06371|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii06272 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56]|qx_net ,
		/* f [4] (nc) */ nc3780 ,
		/* f [3] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net ,
		/* f [2] (nc) */ nc3781 ,
		/* f [1] (nc) */ nc3782 ,
		/* f [0] (nc) */ nc3783 
	} ),
	. x ( ),
	. xy ( \ii06272|xy_net  )
);
defparam ii06272.mode = 1'b0;
defparam ii06272.config_data = 64'h00ff00ffffffffff;
CFG_NOTINV \carry_8_1__ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_1__ADD_1.ainv  )
);
defparam \carry_8_1__ADD_1.notinv0 .SEL = 1;
FG6X2 ii06273 (
	. f ( {
		/* f [5] (nc) */ nc3784 ,
		/* f [4] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net ,
		/* f [3] (nc) */ nc3785 ,
		/* f [2] (nc) */ nc3786 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58]|qx_net ,
		/* f [0] (nc) */ nc3787 
	} ),
	. x ( ),
	. xy ( \ii06273|xy_net  )
);
defparam ii06273.mode = 1'b0;
defparam ii06273.config_data = 64'h3333ffff3333ffff;
FG6X2 ii06274 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60]|qx_net ,
		/* f [4] (nc) */ nc3788 ,
		/* f [3] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net ,
		/* f [2] (nc) */ nc3789 ,
		/* f [1] (nc) */ nc3790 ,
		/* f [0] (nc) */ nc3791 
	} ),
	. x ( ),
	. xy ( \ii06274|xy_net  )
);
defparam ii06274.mode = 1'b0;
defparam ii06274.config_data = 64'h00ff00ffffffffff;
CFG_NOTINV \carry_32_ADD_5.notinv0  (
	. i ( \u_FDMA_axi_araddr_reg[5]|qx_net  ),
	. o ( \carry_32_ADD_5.ainv  )
);
defparam \carry_32_ADD_5.notinv0 .SEL = 1;
FG6X2 ii06275 (
	. f ( {
		/* f [5] (nc) */ nc3792 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62]|qx_net ,
		/* f [3] (nc) */ nc3793 ,
		/* f [2] (nc) */ nc3794 ,
		/* f [1] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net ,
		/* f [0] (nc) */ nc3795 
	} ),
	. x ( ),
	. xy ( \ii06275|xy_net  )
);
defparam ii06275.mode = 1'b0;
defparam ii06275.config_data = 64'h3333ffff3333ffff;
REG2CKSR \u_FDMA_axi_awaddr_reg[21]  (
	. di ( \PCKRTINSERT_C100R81_lut_6|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[21].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[21]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[21].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[21] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[21] .CLKSRSEL = 1'b1;
FG6X2 ii06276 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8]|qx_net ,
		/* f [4] (nc) */ nc3796 ,
		/* f [3] (nc) */ nc3797 ,
		/* f [2] */ \u_if_T_S_reg[2]|qx_net ,
		/* f [1] (nc) */ nc3798 ,
		/* f [0] (nc) */ nc3799 
	} ),
	. x ( ),
	. xy ( \ii06276|xy_net  )
);
defparam ii06276.mode = 1'b0;
defparam ii06276.config_data = 64'h0f0f0f0fffffffff;
FG6X2 ii06277 (
	. f ( {
		/* f [5] (nc) */ nc3800 ,
		/* f [4] (nc) */ nc3801 ,
		/* f [3] (nc) */ nc3802 ,
		/* f [2] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64]|qx_net ,
		/* f [0] (nc) */ nc3803 
	} ),
	. x ( ),
	. xy ( \ii06277|xy_net  )
);
defparam ii06277.mode = 1'b0;
defparam ii06277.config_data = 64'h3f3f3f3f3f3f3f3f;
REG2CKSR \u_FDMA_axi_araddr_reg[2]  (
	. di ( \ii05766|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[2].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[2].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[2] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii06278 (
	. f ( {
		/* f [5] (nc) */ nc3804 ,
		/* f [4] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66]|qx_net ,
		/* f [2] (nc) */ nc3805 ,
		/* f [1] (nc) */ nc3806 ,
		/* f [0] (nc) */ nc3807 
	} ),
	. x ( ),
	. xy ( \ii06278|xy_net  )
);
defparam ii06278.mode = 1'b0;
defparam ii06278.config_data = 64'h00ffffff00ffffff;
CFG_NOTINV \carry_8_0__ADD_0.notinv0  (
	. i ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[0]|qx_net  ),
	. o ( \carry_8_0__ADD_0.ainv  )
);
defparam \carry_8_0__ADD_0.notinv0 .SEL = 1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8]  (
	. di ( \ii06291|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8] .CLKSRSEL = 1'b0;
LRAM64 ii06280 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3808 ,
		/* f [4] (nc) */ nc3809 ,
		/* f [3] (nc) */ nc3810 ,
		/* f [2] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70]|qx_net ,
		/* f [0] (nc) */ nc3811 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06280|xy_net  )
);
defparam ii06280.mode = 3'h0;
defparam ii06280.config_data = 64'h3f3f3f3f3f3f3f3f;
FG6X2 ii06279 (
	. f ( {
		/* f [5] (nc) */ nc3812 ,
		/* f [4] (nc) */ nc3813 ,
		/* f [3] (nc) */ nc3814 ,
		/* f [2] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net ,
		/* f [1] (nc) */ nc3815 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06279|xy_net  )
);
defparam ii06279.mode = 1'b0;
defparam ii06279.config_data = 64'h5f5f5f5f5f5f5f5f;
FG6X2 ii06281 (
	. f ( {
		/* f [5] (nc) */ nc3816 ,
		/* f [4] (nc) */ nc3817 ,
		/* f [3] (nc) */ nc3818 ,
		/* f [2] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72]|qx_net ,
		/* f [0] (nc) */ nc3819 
	} ),
	. x ( ),
	. xy ( \ii06281|xy_net  )
);
defparam ii06281.mode = 1'b0;
defparam ii06281.config_data = 64'h3f3f3f3f3f3f3f3f;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6]  (
	. di ( \ii06373|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii06282 (
	. f ( {
		/* f [5] */ \u_if_fdma_rareq_reg|qx_net ,
		/* f [4] (nc) */ nc3820 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74]|qx_net ,
		/* f [2] (nc) */ nc3821 ,
		/* f [1] (nc) */ nc3822 ,
		/* f [0] (nc) */ nc3823 
	} ),
	. x ( ),
	. xy ( \ii06282|xy_net  )
);
defparam ii06282.mode = 1'b0;
defparam ii06282.config_data = 64'h00ff00ffffffffff;
FG6X2 ii06283 (
	. f ( {
		/* f [5] (nc) */ nc3824 ,
		/* f [4] */ \u_FDMA_fdma_rstart_locked_reg|qx_net ,
		/* f [3] (nc) */ nc3825 ,
		/* f [2] (nc) */ nc3826 ,
		/* f [1] (nc) */ nc3827 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06283|xy_net  )
);
defparam ii06283.mode = 1'b0;
defparam ii06283.config_data = 64'h5555ffff5555ffff;
FG6X2 ii06284 (
	. f ( {
		/* f [5] (nc) */ nc3828 ,
		/* f [4] (nc) */ nc3829 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78]|qx_net ,
		/* f [2] (nc) */ nc3830 ,
		/* f [1] (nc) */ nc3831 ,
		/* f [0] */ \u_FDMA_fdma_wstart_locked_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06284|xy_net  )
);
defparam ii06284.mode = 1'b0;
defparam ii06284.config_data = 64'h55ff55ff55ff55ff;
CFG_NOTINV \carry_32_4__ADD_22.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_22.ainv  )
);
defparam \carry_32_4__ADD_22.notinv0 .SEL = 1;
REG2CKSR \u_if_t_data3_reg[0]  (
	. di ( \ii06181|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data3_reg[0].mclk1b  ),
	. qx ( \u_if_t_data3_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data3_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data3_reg[0].sr1  )
);
defparam \u_if_t_data3_reg[0] .PRESET = 0;
defparam \u_if_t_data3_reg[0] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_wburst_len_reg[2].lbuf1  (
	. asr ( \u_FDMA_wburst_len_reg[2].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06085|xy_net  ),
	. mclkb ( \u_FDMA_wburst_len_reg[2].mclk1b  ),
	. sclk ( \u_FDMA_wburst_len_reg[2].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_wburst_len_reg[2].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_wburst_len_reg[2].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_wburst_len_reg[2].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_wburst_len_reg[2].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_wburst_len_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_wburst_len_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_wburst_len_reg[2].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_wburst_len_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii06285 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3832 ,
		/* f [4] (nc) */ nc3833 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80]|qx_net ,
		/* f [2] (nc) */ nc3834 ,
		/* f [1] (nc) */ nc3835 ,
		/* f [0] */ \u_if_fdma_wareq_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06285|xy_net  )
);
defparam ii06285.mode = 3'h0;
defparam ii06285.config_data = 64'h55ff55ff55ff55ff;
REG2CKSR \u_FDMA_axi_awaddr_reg[22]  (
	. di ( \PCKRTINSERT_C100R81_lut_7|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[21].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[21].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[21].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[22] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[22] .CLKSRSEL = 1'b1;
FG6X2 ii06286 (
	. f ( {
		/* f [5] (nc) */ nc3836 ,
		/* f [4] (nc) */ nc3837 ,
		/* f [3] */ \u_if_t_data8_reg[0]|qx_net ,
		/* f [2] (nc) */ nc3838 ,
		/* f [1] (nc) */ nc3839 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06286|xy_net  )
);
defparam ii06286.mode = 1'b0;
defparam ii06286.config_data = 64'h55ff55ff55ff55ff;
FG6X2 ii06287 (
	. f ( {
		/* f [5] (nc) */ nc3840 ,
		/* f [4] */ \u_if_t_data8_reg[1]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12]|qx_net ,
		/* f [2] (nc) */ nc3841 ,
		/* f [1] (nc) */ nc3842 ,
		/* f [0] (nc) */ nc3843 
	} ),
	. x ( ),
	. xy ( \ii06287|xy_net  )
);
defparam ii06287.mode = 1'b0;
defparam ii06287.config_data = 64'h00ffffff00ffffff;
REG2CKSR \u_FDMA_axi_araddr_reg[3]  (
	. di ( \ii05771|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[2].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[2].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[3] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii06288 (
	. f ( {
		/* f [5] (nc) */ nc3844 ,
		/* f [4] (nc) */ nc3845 ,
		/* f [3] */ \u_if_t_data8_reg[2]|qx_net ,
		/* f [2] (nc) */ nc3846 ,
		/* f [1] (nc) */ nc3847 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06288|xy_net  )
);
defparam ii06288.mode = 1'b0;
defparam ii06288.config_data = 64'h55ff55ff55ff55ff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9]  (
	. di ( \ii06292|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9] .CLKSRSEL = 1'b0;
FG6X2 ii06300 (
	. f ( {
		/* f [5] (nc) */ nc3848 ,
		/* f [4] */ \ii06297|xy_net ,
		/* f [3] (nc) */ nc3849 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]|qx_net ,
		/* f [0] */ \ii06299|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06300|xy_net  )
);
defparam ii06300.mode = 1'b0;
defparam ii06300.config_data = 64'h0202000002020000;
FG6X2 ii06290 (
	. f ( {
		/* f [5] (nc) */ nc3850 ,
		/* f [4] (nc) */ nc3851 ,
		/* f [3] */ \u_if_t_data8_reg[4]|qx_net ,
		/* f [2] (nc) */ nc3852 ,
		/* f [1] (nc) */ nc3853 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06290|xy_net  )
);
defparam ii06290.mode = 1'b0;
defparam ii06290.config_data = 64'h55ff55ff55ff55ff;
FG6X2 ii06289 (
	. f ( {
		/* f [5] (nc) */ nc3854 ,
		/* f [4] (nc) */ nc3855 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16]|qx_net ,
		/* f [2] (nc) */ nc3856 ,
		/* f [1] */ \u_if_t_data8_reg[3]|qx_net ,
		/* f [0] (nc) */ nc3857 
	} ),
	. x ( ),
	. xy ( \ii06289|xy_net  )
);
defparam ii06289.mode = 1'b0;
defparam ii06289.config_data = 64'h33ff33ff33ff33ff;
FG6X2 ii06111_dup (
	. f ( {
		/* f [5] */ \u_if_T_S_reg[1]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_rstart_locked_reg|qx_net ,
		/* f [3] */ \u_if_rst_cnt_reg[8]|qx_net ,
		/* f [2] */ \ii06110|xy_net ,
		/* f [1] */ \u_if_T_S_reg[0]|qx_net ,
		/* f [0] */ \u_if_T_S_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06111_dup|xy_net  )
);
defparam ii06111_dup.mode = 1'b0;
defparam ii06111_dup.config_data = 64'hafffafff8dffafff;
FG6X2 ii06301 (
	. f ( {
		/* f [5] */ \ii06297|xy_net ,
		/* f [4] */ \ii06299|xy_net ,
		/* f [3] (nc) */ nc3858 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[1]|qx_net ,
		/* f [1] (nc) */ nc3859 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_r_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06301|xy_net  )
);
defparam ii06301.mode = 1'b0;
defparam ii06301.config_data = 64'h0505000000000000;
LRAM64 ii06291 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3860 ,
		/* f [4] (nc) */ nc3861 ,
		/* f [3] */ \u_if_t_data8_reg[5]|qx_net ,
		/* f [2] (nc) */ nc3862 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20]|qx_net ,
		/* f [0] (nc) */ nc3863 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06291|xy_net  )
);
defparam ii06291.mode = 3'h0;
defparam ii06291.config_data = 64'h33ff33ff33ff33ff;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7]  (
	. di ( \ii06375|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7] .CLKSRSEL = 1'b1;
LRAM64 ii06302 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_f_reg[1]|qx_net ,
		/* f [4] (nc) */ nc3864 ,
		/* f [3] (nc) */ nc3865 ,
		/* f [2] (nc) */ nc3866 ,
		/* f [1] (nc) */ nc3867 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_int_f_d_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06302|xy_net  )
);
defparam ii06302.mode = 3'h0;
defparam ii06302.config_data = 64'haaaaaaaaffffffff;
LRAM64 ii06292 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22]|qx_net ,
		/* f [4] */ \u_if_t_data8_reg[6]|qx_net ,
		/* f [3] (nc) */ nc3868 ,
		/* f [2] (nc) */ nc3869 ,
		/* f [1] (nc) */ nc3870 ,
		/* f [0] (nc) */ nc3871 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06292|xy_net  )
);
defparam ii06292.mode = 3'h0;
defparam ii06292.config_data = 64'h0000ffffffffffff;
FG6X2 ii06303 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[4]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[5]|qx_net ,
		/* f [3] (nc) */ nc3872 ,
		/* f [2] (nc) */ nc3873 ,
		/* f [1] (nc) */ nc3874 ,
		/* f [0] */ \u_if_T_S_reg_0__dup_1_|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06303|xy_net  )
);
defparam ii06303.mode = 1'b0;
defparam ii06303.config_data = 64'haaaa5555ffffffff;
FG6X2 ii06293 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[29]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[35]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[34]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[36]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[38]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[37]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06293|xy_net  )
);
defparam ii06293.mode = 1'b0;
defparam ii06293.config_data = 64'hfffffffffffffffe;
CFG_NOTINV \carry_16_ADD_4.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[4]|qx_net  ),
	. o ( \carry_16_ADD_4.ainv  )
);
defparam \carry_16_ADD_4.notinv0 .SEL = 0;
FG6X2 ii06304 (
	. f ( {
		/* f [5] (nc) */ nc3875 ,
		/* f [4] (nc) */ nc3876 ,
		/* f [3] (nc) */ nc3877 ,
		/* f [2] */ \ii06303|xy_net ,
		/* f [1] (nc) */ nc3878 ,
		/* f [0] (nc) */ nc3879 
	} ),
	. x ( ),
	. xy ( \ii06304|xy_net  )
);
defparam ii06304.mode = 1'b0;
defparam ii06304.config_data = 64'hf0f0f0f0f0f0f0f0;
FG6X2 ii06294 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[4]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[7]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[3]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[5]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06294|xy_net  )
);
defparam ii06294.mode = 1'b0;
defparam ii06294.config_data = 64'hfffffffffffffffe;
REG2CKSR \u_if_t_data3_reg[1]  (
	. di ( \ii06183|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[0].mclk1b  ),
	. qx ( \u_if_t_data3_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[0].sr1  )
);
defparam \u_if_t_data3_reg[1] .PRESET = 0;
defparam \u_if_t_data3_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii06305 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[25]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[24]|qx_net ,
		/* f [3] (nc) */ nc3880 ,
		/* f [2] (nc) */ nc3881 ,
		/* f [1] (nc) */ nc3882 ,
		/* f [0] */ \u_if_t_data8_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06305|xy_net  )
);
defparam ii06305.mode = 1'b0;
defparam ii06305.config_data = 64'haaaaffff5555ffff;
FG6X2 ii06295 (
	. f ( {
		/* f [5] */ \ii06294|xy_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[30]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[32]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[31]|qx_net ,
		/* f [0] */ \ii06293|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06295|xy_net  )
);
defparam ii06295.mode = 1'b0;
defparam ii06295.config_data = 64'hfffffffdffffffff;
REG2CKSR \u_FDMA_axi_awaddr_reg[23]  (
	. di ( \ii05865|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[30].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[23]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[30].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[30].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[23] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[23] .CLKSRSEL = 1'b0;
FG6X2 ii06306 (
	. f ( {
		/* f [5] (nc) */ nc3883 ,
		/* f [4] (nc) */ nc3884 ,
		/* f [3] (nc) */ nc3885 ,
		/* f [2] (nc) */ nc3886 ,
		/* f [1] (nc) */ nc3887 ,
		/* f [0] */ \ii06305|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06306|xy_net  )
);
defparam ii06306.mode = 1'b0;
defparam ii06306.config_data = 64'haaaaaaaaaaaaaaaa;
FG6X2 ii06296 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[19]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[26]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[24]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[27]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[28]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06296|xy_net  )
);
defparam ii06296.mode = 1'b0;
defparam ii06296.config_data = 64'hfffffffffffffffe;
FG6X2 ii06307 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[27]|qx_net ,
		/* f [4] (nc) */ nc3888 ,
		/* f [3] (nc) */ nc3889 ,
		/* f [2] (nc) */ nc3890 ,
		/* f [1] */ \u_if_t_data7_reg[0]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[26]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06307|xy_net  )
);
defparam ii06307.mode = 1'b0;
defparam ii06307.config_data = 64'hdddddddd77777777;
LRAM64 ii06297 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[22]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[20]|qx_net ,
		/* f [3] */ \ii06295|xy_net ,
		/* f [2] */ \ii06296|xy_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[23]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[21]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06297|xy_net  )
);
defparam ii06297.mode = 3'h0;
defparam ii06297.config_data = 64'hffffffffffffefff;
REG2CKSR \u_FDMA_axi_araddr_reg[4]  (
	. di ( \ii05772|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[2].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[2].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[4] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii06308 (
	. f ( {
		/* f [5] (nc) */ nc3891 ,
		/* f [4] */ \ii06307|xy_net ,
		/* f [3] (nc) */ nc3892 ,
		/* f [2] (nc) */ nc3893 ,
		/* f [1] (nc) */ nc3894 ,
		/* f [0] (nc) */ nc3895 
	} ),
	. x ( ),
	. xy ( \ii06308|xy_net  )
);
defparam ii06308.mode = 1'b0;
defparam ii06308.config_data = 64'hffff0000ffff0000;
LRAM64 ii06298 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[17]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[10]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[14]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[15]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[18]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06298|xy_net  )
);
defparam ii06298.mode = 3'h0;
defparam ii06298.config_data = 64'hfffffffffffffffe;
CFG_NOTINV \carry_32_4__ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_1.ainv  )
);
defparam \carry_32_4__ADD_1.notinv0 .SEL = 1;
FG6X2 ii06310 (
	. f ( {
		/* f [5] */ \ii06309|xy_net ,
		/* f [4] (nc) */ nc3896 ,
		/* f [3] (nc) */ nc3897 ,
		/* f [2] (nc) */ nc3898 ,
		/* f [1] (nc) */ nc3899 ,
		/* f [0] (nc) */ nc3900 
	} ),
	. x ( ),
	. xy ( \ii06310|xy_net  )
);
defparam ii06310.mode = 1'b0;
defparam ii06310.config_data = 64'hffffffff00000000;
FG6X2 ii06309 (
	. f ( {
		/* f [5] (nc) */ nc3901 ,
		/* f [4] */ \u_if_t_data7_reg[1]|qx_net ,
		/* f [3] (nc) */ nc3902 ,
		/* f [2] (nc) */ nc3903 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[29]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06309|xy_net  )
);
defparam ii06309.mode = 1'b0;
defparam ii06309.config_data = 64'hdddd7777dddd7777;
FG6X2 ii06299 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[11]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[2]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[9]|qx_net ,
		/* f [2] */ \ii06298|xy_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[13]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[12]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06299|xy_net  )
);
defparam ii06299.mode = 1'b0;
defparam ii06299.config_data = 64'hffffffffffffffef;
CFG_NOTINV \carry_32_ADD_13.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_13.ainv  )
);
defparam \carry_32_ADD_13.notinv0 .SEL = 1;
LRAM64 ii06311 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3904 ,
		/* f [4] */ \u_if_t_data7_reg[2]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[30]|qx_net ,
		/* f [2] (nc) */ nc3905 ,
		/* f [1] (nc) */ nc3906 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[31]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06311|xy_net  )
);
defparam ii06311.mode = 3'h0;
defparam ii06311.config_data = 64'haaff55ffaaff55ff;
CFG_NOTINV \carry_16_5__ADD_8.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[8]|qx_net  ),
	. o ( \carry_16_5__ADD_8.ainv  )
);
defparam \carry_16_5__ADD_8.notinv0 .SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8]  (
	. di ( \ii06377|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8] .CLKSRSEL = 1'b1;
FG6X2 ii06312 (
	. f ( {
		/* f [5] (nc) */ nc3907 ,
		/* f [4] (nc) */ nc3908 ,
		/* f [3] (nc) */ nc3909 ,
		/* f [2] */ \ii06311|xy_net ,
		/* f [1] (nc) */ nc3910 ,
		/* f [0] (nc) */ nc3911 
	} ),
	. x ( ),
	. xy ( \ii06312|xy_net  )
);
defparam ii06312.mode = 1'b0;
defparam ii06312.config_data = 64'hf0f0f0f0f0f0f0f0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38].lbuf1 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii06313 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_t_data7_reg[3]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[33]|qx_net ,
		/* f [3] (nc) */ nc3912 ,
		/* f [2] (nc) */ nc3913 ,
		/* f [1] (nc) */ nc3914 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[32]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06313|xy_net  )
);
defparam ii06313.mode = 3'h0;
defparam ii06313.config_data = 64'hffff55555555ffff;
AND4 C52R79_and4_logic (
	. a ( \carry_16_5__ADD_3|p_net  ),
	. b ( \carry_16_5__ADD_2|p_net  ),
	. c ( \carry_16_5__ADD_1|p_net  ),
	. d ( \carry_16_5__ADD_0|p_net  ),
	. o ( \C52R79_and4_logic|o_net  )
);
FG6X2 ii06314 (
	. f ( {
		/* f [5] */ \ii06313|xy_net ,
		/* f [4] (nc) */ nc3915 ,
		/* f [3] (nc) */ nc3916 ,
		/* f [2] (nc) */ nc3917 ,
		/* f [1] (nc) */ nc3918 ,
		/* f [0] (nc) */ nc3919 
	} ),
	. x ( ),
	. xy ( \ii06314|xy_net  )
);
defparam ii06314.mode = 1'b0;
defparam ii06314.config_data = 64'hffffffff00000000;
REG2CKSR \u_if_t_data3_reg[2]  (
	. di ( \ii06184|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data3_reg[2].mclk1b  ),
	. qx ( \u_if_t_data3_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data3_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data3_reg[2].sr1  )
);
defparam \u_if_t_data3_reg[2] .PRESET = 0;
defparam \u_if_t_data3_reg[2] .CLKSRSEL = 1'b1;
LRAM64 ii06315 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[34]|qx_net ,
		/* f [4] (nc) */ nc3920 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[35]|qx_net ,
		/* f [2] (nc) */ nc3921 ,
		/* f [1] */ \u_if_t_data7_reg[4]|qx_net ,
		/* f [0] (nc) */ nc3922 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06315|xy_net  )
);
defparam ii06315.mode = 3'h0;
defparam ii06315.config_data = 64'hcc33cc33ffffffff;
CFG_NOTINV \carry_11_ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_4.ainv  )
);
defparam \carry_11_ADD_4.notinv0 .SEL = 1;
REG2CKSR \u_FDMA_axi_awaddr_reg[24]  (
	. di ( \ii05866|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[30].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[24]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[30].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[30].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[24] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[24] .CLKSRSEL = 1'b0;
LRAM64 ii06316 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3923 ,
		/* f [4] (nc) */ nc3924 ,
		/* f [3] (nc) */ nc3925 ,
		/* f [2] (nc) */ nc3926 ,
		/* f [1] */ \ii06315|xy_net ,
		/* f [0] (nc) */ nc3927 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06316|xy_net  )
);
defparam ii06316.mode = 3'h0;
defparam ii06316.config_data = 64'hcccccccccccccccc;
FG6X2 ii06317 (
	. f ( {
		/* f [5] (nc) */ nc3928 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37]|qx_net ,
		/* f [3] */ \u_if_t_data7_reg[5]|qx_net ,
		/* f [2] (nc) */ nc3929 ,
		/* f [1] (nc) */ nc3930 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[36]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06317|xy_net  )
);
defparam ii06317.mode = 1'b0;
defparam ii06317.config_data = 64'hff5555ffff5555ff;
CFG_NOTINV \carry_11_7__ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_7__ADD_9.ainv  )
);
defparam \carry_11_7__ADD_9.notinv0 .SEL = 1;
REG2CKSR \u_FDMA_axi_araddr_reg[5]  (
	. di ( \ii05773|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[2].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[2].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[5] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii06318 (
	. f ( {
		/* f [5] */ \ii06317|xy_net ,
		/* f [4] (nc) */ nc3931 ,
		/* f [3] (nc) */ nc3932 ,
		/* f [2] (nc) */ nc3933 ,
		/* f [1] (nc) */ nc3934 ,
		/* f [0] (nc) */ nc3935 
	} ),
	. x ( ),
	. xy ( \ii06318|xy_net  )
);
defparam ii06318.mode = 1'b0;
defparam ii06318.config_data = 64'hffffffff00000000;
LRAM64 ii06320 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii06319|xy_net ,
		/* f [4] (nc) */ nc3936 ,
		/* f [3] (nc) */ nc3937 ,
		/* f [2] (nc) */ nc3938 ,
		/* f [1] (nc) */ nc3939 ,
		/* f [0] (nc) */ nc3940 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06320|xy_net  )
);
defparam ii06320.mode = 3'h0;
defparam ii06320.config_data = 64'hffffffff00000000;
LRAM64 ii06319 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3941 ,
		/* f [4] (nc) */ nc3942 ,
		/* f [3] */ \u_if_t_data7_reg[6]|qx_net ,
		/* f [2] (nc) */ nc3943 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[39]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[38]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06319|xy_net  )
);
defparam ii06319.mode = 3'h0;
defparam ii06319.config_data = 64'hdd77dd77dd77dd77;
FG6X2 ii06321 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[41]|qx_net ,
		/* f [4] */ \u_if_t_data7_reg[7]|qx_net ,
		/* f [3] (nc) */ nc3944 ,
		/* f [2] (nc) */ nc3945 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[40]|qx_net ,
		/* f [0] (nc) */ nc3946 
	} ),
	. x ( ),
	. xy ( \ii06321|xy_net  )
);
defparam ii06321.mode = 1'b0;
defparam ii06321.config_data = 64'hffff33333333ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9]  (
	. di ( \ii06379|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9] .CLKSRSEL = 1'b1;
FG6X2 ii06322 (
	. f ( {
		/* f [5] (nc) */ nc3947 ,
		/* f [4] */ \ii06321|xy_net ,
		/* f [3] (nc) */ nc3948 ,
		/* f [2] (nc) */ nc3949 ,
		/* f [1] (nc) */ nc3950 ,
		/* f [0] (nc) */ nc3951 
	} ),
	. x ( ),
	. xy ( \ii06322|xy_net  )
);
defparam ii06322.mode = 1'b0;
defparam ii06322.config_data = 64'hffff0000ffff0000;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06323 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[43]|qx_net ,
		/* f [4] (nc) */ nc3952 ,
		/* f [3] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net ,
		/* f [2] (nc) */ nc3953 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[42]|qx_net ,
		/* f [0] (nc) */ nc3954 
	} ),
	. x ( ),
	. xy ( \ii06323|xy_net  )
);
defparam ii06323.mode = 1'b0;
defparam ii06323.config_data = 64'hff33ff3333ff33ff;
LBUF \clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1  (
	. asr ( \clk_rst_manage_ins_ddr_rstn_flag_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO3_net  ),
	. en ( ),
	. mclkb ( \clk_rst_manage_ins_ddr_rstn_flag_reg.mclk1b  ),
	. sclk ( \clk_rst_manage_ins_ddr_rstn_flag_reg.sclk1  ),
	. sr ( \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net  )
);
defparam \clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1 .CFG_SYNC = 0;
defparam \clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1 .CFG_LAT = 0;
defparam \clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1 .CFG_INV = 0;
defparam \clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1 .CFG_INV_EN = 0;
defparam \clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1 .CFG_EN = 1'b0;
defparam \clk_rst_manage_ins_ddr_rstn_flag_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06324 (
	. f ( {
		/* f [5] (nc) */ nc3955 ,
		/* f [4] */ \ii06323|xy_net ,
		/* f [3] (nc) */ nc3956 ,
		/* f [2] (nc) */ nc3957 ,
		/* f [1] (nc) */ nc3958 ,
		/* f [0] (nc) */ nc3959 
	} ),
	. x ( ),
	. xy ( \ii06324|xy_net  )
);
defparam ii06324.mode = 1'b0;
defparam ii06324.config_data = 64'hffff0000ffff0000;
REG2CKSR \u_if_t_data3_reg[3]  (
	. di ( \ii06185|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data3_reg[2].mclk1b  ),
	. qx ( \u_if_t_data3_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data3_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data3_reg[2].sr1  )
);
defparam \u_if_t_data3_reg[3] .PRESET = 0;
defparam \u_if_t_data3_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii06325 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6]|qx_net ,
		/* f [4] (nc) */ nc3960 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[7]|qx_net ,
		/* f [2] (nc) */ nc3961 ,
		/* f [1] */ \u_if_T_S_reg_1__dup_4_|qx_net ,
		/* f [0] (nc) */ nc3962 
	} ),
	. x ( ),
	. xy ( \ii06325|xy_net  )
);
defparam ii06325.mode = 1'b0;
defparam ii06325.config_data = 64'hcc33cc33ffffffff;
REG2CKSR \u_FDMA_axi_awaddr_reg[25]  (
	. di ( \ii05867|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[30].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[25]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[30].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[30].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[25] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[25] .CLKSRSEL = 1'b0;
FG6X2 ii06326 (
	. f ( {
		/* f [5] */ \ii06325|xy_net ,
		/* f [4] (nc) */ nc3963 ,
		/* f [3] (nc) */ nc3964 ,
		/* f [2] (nc) */ nc3965 ,
		/* f [1] (nc) */ nc3966 ,
		/* f [0] (nc) */ nc3967 
	} ),
	. x ( ),
	. xy ( \ii06326|xy_net  )
);
defparam ii06326.mode = 1'b0;
defparam ii06326.config_data = 64'hffffffff00000000;
REG2CKSR u_FDMA_wburst_len_req_reg (
	. di ( \ii05783|xy_net  ),
	. mclk0b ( \u_FDMA_wburst_len_req_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_wburst_len_req_reg|qx_net  ),
	. sclk0 ( \u_FDMA_wburst_len_req_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_wburst_len_req_reg.sr1  ),
	. sr1 ( )
);
defparam u_FDMA_wburst_len_req_reg.PRESET = 0;
defparam u_FDMA_wburst_len_req_reg.CLKSRSEL = 1'b0;
LRAM64 ii06327 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc3968 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[45]|qx_net ,
		/* f [3] (nc) */ nc3969 ,
		/* f [2] (nc) */ nc3970 ,
		/* f [1] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[44]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06327|xy_net  )
);
defparam ii06327.mode = 3'h0;
defparam ii06327.config_data = 64'hdddd7777dddd7777;
CFG_NOTINV \carry_32_ADD_31.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_31.ainv  )
);
defparam \carry_32_ADD_31.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0]  (
	. di ( \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_tdi_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_araddr_reg[6]  (
	. di ( \ii05774|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[2].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[2].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[6] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii06328 (
	. f ( {
		/* f [5] (nc) */ nc3971 ,
		/* f [4] */ \ii06327|xy_net ,
		/* f [3] (nc) */ nc3972 ,
		/* f [2] (nc) */ nc3973 ,
		/* f [1] (nc) */ nc3974 ,
		/* f [0] (nc) */ nc3975 
	} ),
	. x ( ),
	. xy ( \ii06328|xy_net  )
);
defparam ii06328.mode = 1'b0;
defparam ii06328.config_data = 64'hffff0000ffff0000;
CARRY_SKIP_IN C104R79_csi_logic (
	. c0alt ( \C104R79_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C104R79_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C104R79_csi_logic.ALLOW_SKIP = 0;
defparam C104R79_csi_logic.CIN_BELOW = 0;
CARRY_SKIP_IN C104R80_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_32_ADD_7|co_net  ),
	. cin ( \C104R80_csi_logic|cin_net  ),
	. cskip4 ( \carry_32_ADD_3|co_net  ),
	. cskip8 ( \C104R79_csi_logic|cin_net  ),
	. p03 ( \C104R79_and4_logic|o_net  ),
	. p07 ( \C104R79_cso_logic|p8outb_net  ),
	. p47 ( \C104R79_cso_logic|p4outb_net  ),
	. ripple ( \C104R79_cso_logic|r4outb_net  )
);
defparam C104R80_csi_logic.ALLOW_SKIP = 1;
defparam C104R80_csi_logic.CIN_BELOW = 1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[48].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06330 (
	. f ( {
		/* f [5] */ \ii06329|xy_net ,
		/* f [4] (nc) */ nc3976 ,
		/* f [3] (nc) */ nc3977 ,
		/* f [2] (nc) */ nc3978 ,
		/* f [1] (nc) */ nc3979 ,
		/* f [0] (nc) */ nc3980 
	} ),
	. x ( ),
	. xy ( \ii06330|xy_net  )
);
defparam ii06330.mode = 1'b0;
defparam ii06330.config_data = 64'hffffffff00000000;
FG6X2 ii06329 (
	. f ( {
		/* f [5] (nc) */ nc3981 ,
		/* f [4] (nc) */ nc3982 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[46]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[47]|qx_net ,
		/* f [1] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net ,
		/* f [0] (nc) */ nc3983 
	} ),
	. x ( ),
	. xy ( \ii06329|xy_net  )
);
defparam ii06329.mode = 1'b0;
defparam ii06329.config_data = 64'hc3ffc3ffc3ffc3ff;
FG6X2 ii06331 (
	. f ( {
		/* f [5] (nc) */ nc3984 ,
		/* f [4] (nc) */ nc3985 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[49]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[48]|qx_net ,
		/* f [1] (nc) */ nc3986 ,
		/* f [0] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net 
	} ),
	. x ( ),
	. xy ( \ii06331|xy_net  )
);
defparam ii06331.mode = 1'b0;
defparam ii06331.config_data = 64'haf5faf5faf5faf5f;
FG6X2 ii06332 (
	. f ( {
		/* f [5] (nc) */ nc3987 ,
		/* f [4] (nc) */ nc3988 ,
		/* f [3] (nc) */ nc3989 ,
		/* f [2] (nc) */ nc3990 ,
		/* f [1] (nc) */ nc3991 ,
		/* f [0] */ \ii06331|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06332|xy_net  )
);
defparam ii06332.mode = 1'b0;
defparam ii06332.config_data = 64'haaaaaaaaaaaaaaaa;
LBUF \u_FDMA_fdma_rleft_cnt_reg[10].lbuf1  (
	. asr ( \u_FDMA_fdma_rleft_cnt_reg[10].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05889|xy_net  ),
	. mclkb ( \u_FDMA_fdma_rleft_cnt_reg[10].mclk1b  ),
	. sclk ( \u_FDMA_fdma_rleft_cnt_reg[10].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[10].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_fdma_rleft_cnt_reg[10].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[10].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_fdma_rleft_cnt_reg[10].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[10].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_fdma_rleft_cnt_reg[10].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[10].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_fdma_rleft_cnt_reg[10].lbuf1 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii06333 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[50]|qx_net ,
		/* f [4] (nc) */ nc3992 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[51]|qx_net ,
		/* f [2] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[25]_net ,
		/* f [1] (nc) */ nc3993 ,
		/* f [0] (nc) */ nc3994 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06333|xy_net  )
);
defparam ii06333.mode = 3'h0;
defparam ii06333.config_data = 64'hf00ff00fffffffff;
CFG_NOTINV \carry_10_ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_ADD_5.ainv  )
);
defparam \carry_10_ADD_5.notinv0 .SEL = 1;
ADD_1BIT carry_11_ADD_0 (
	. a ( \carry_11_ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C82R62_csi_logic|cin_net  ),
	. co ( \carry_11_ADD_0|co_net  ),
	. p ( \carry_11_ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
FG6X2 ii06334 (
	. f ( {
		/* f [5] (nc) */ nc3995 ,
		/* f [4] (nc) */ nc3996 ,
		/* f [3] (nc) */ nc3997 ,
		/* f [2] (nc) */ nc3998 ,
		/* f [1] */ \ii06333|xy_net ,
		/* f [0] (nc) */ nc3999 
	} ),
	. x ( ),
	. xy ( \ii06334|xy_net  )
);
defparam ii06334.mode = 1'b0;
defparam ii06334.config_data = 64'hcccccccccccccccc;
FG6X2 PCKRTINSERT_C78R56_lut_0 (
	. f ( {
		/* f [5] (nc) */ nc4000 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1]|qx_net ,
		/* f [3] (nc) */ nc4001 ,
		/* f [2] (nc) */ nc4002 ,
		/* f [1] (nc) */ nc4003 ,
		/* f [0] (nc) */ nc4004 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C78R56_lut_0|xy_net  )
);
defparam PCKRTINSERT_C78R56_lut_0.mode = 1'b0;
defparam PCKRTINSERT_C78R56_lut_0.config_data = 64'h0000ffff0000ffff;
ADD_1BIT carry_11_ADD_1 (
	. a ( \carry_11_ADD_1.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net  ),
	. ci ( \carry_11_ADD_0|co_net  ),
	. co ( \carry_11_ADD_1|co_net  ),
	. p ( \carry_11_ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_11_ADD_1|s_net  )
);
REG2CKSR \u_if_t_data3_reg[4]  (
	. di ( \ii06186|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data3_reg[2].mclk1b  ),
	. qx ( \u_if_t_data3_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data3_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data3_reg[2].sr1  )
);
defparam \u_if_t_data3_reg[4] .PRESET = 0;
defparam \u_if_t_data3_reg[4] .CLKSRSEL = 1'b1;
LRAM64 ii06335 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[52]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[53]|qx_net ,
		/* f [3] (nc) */ nc4005 ,
		/* f [2] (nc) */ nc4006 ,
		/* f [1] (nc) */ nc4007 ,
		/* f [0] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[26]_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06335|xy_net  )
);
defparam ii06335.mode = 3'h0;
defparam ii06335.config_data = 64'haaaa5555ffffffff;
FG6X2 PCKRTINSERT_C78R56_lut_1 (
	. f ( {
		/* f [5] (nc) */ nc4008 ,
		/* f [4] (nc) */ nc4009 ,
		/* f [3] (nc) */ nc4010 ,
		/* f [2] (nc) */ nc4011 ,
		/* f [1] (nc) */ nc4012 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0]|qx_net 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C78R56_lut_1|xy_net  )
);
defparam PCKRTINSERT_C78R56_lut_1.mode = 1'b0;
defparam PCKRTINSERT_C78R56_lut_1.config_data = 64'h5555555555555555;
ADD_1BIT carry_11_ADD_2 (
	. a ( \carry_11_ADD_2.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net  ),
	. ci ( \carry_11_ADD_1|co_net  ),
	. co ( \carry_11_ADD_2|co_net  ),
	. p ( \carry_11_ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_11_ADD_2|s_net  )
);
REG2CKSR \u_if_fdma_waddr_r_reg[12]  (
	. di ( \ii06118|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[17].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[17].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[12] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[26]  (
	. di ( \ii05868|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[30].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[26]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[30].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[30].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[26] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[26] .CLKSRSEL = 1'b0;
FG6X2 ii06336 (
	. f ( {
		/* f [5] (nc) */ nc4013 ,
		/* f [4] (nc) */ nc4014 ,
		/* f [3] (nc) */ nc4015 ,
		/* f [2] */ \ii06335|xy_net ,
		/* f [1] (nc) */ nc4016 ,
		/* f [0] (nc) */ nc4017 
	} ),
	. x ( ),
	. xy ( \ii06336|xy_net  )
);
defparam ii06336.mode = 1'b0;
defparam ii06336.config_data = 64'hf0f0f0f0f0f0f0f0;
FG6X2 PCKRTINSERT_C78R56_lut_2 (
	. f ( {
		/* f [5] (nc) */ nc4018 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[5]|qx_net ,
		/* f [3] (nc) */ nc4019 ,
		/* f [2] (nc) */ nc4020 ,
		/* f [1] (nc) */ nc4021 ,
		/* f [0] (nc) */ nc4022 
	} ),
	. x ( ),
	. xy ( \PCKRTINSERT_C78R56_lut_2|xy_net  )
);
defparam PCKRTINSERT_C78R56_lut_2.mode = 1'b0;
defparam PCKRTINSERT_C78R56_lut_2.config_data = 64'h0000ffff0000ffff;
ADD_1BIT carry_11_ADD_3 (
	. a ( \carry_11_ADD_3.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net  ),
	. ci ( \carry_11_ADD_2|co_net  ),
	. co ( \carry_11_ADD_3|co_net  ),
	. p ( \carry_11_ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_11_ADD_3|s_net  )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06337 (
	. f ( {
		/* f [5] (nc) */ nc4023 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55]|qx_net ,
		/* f [2] (nc) */ nc4024 ,
		/* f [1] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[27]_net ,
		/* f [0] (nc) */ nc4025 
	} ),
	. x ( ),
	. xy ( \ii06337|xy_net  )
);
defparam ii06337.mode = 1'b0;
defparam ii06337.config_data = 64'hcc33ffffcc33ffff;
ADD_1BIT carry_11_ADD_4 (
	. a ( \carry_11_ADD_4.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net  ),
	. ci ( \carry_11_ADD_3|co_net  ),
	. co ( \carry_11_ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_11_ADD_4|pb_net  ),
	. s ( \carry_11_ADD_4|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[0]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1] .CLKSRSEL = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[55].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_axi_araddr_reg[7]  (
	. di ( \ii05775|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[2].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[2].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[7] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[7] .CLKSRSEL = 1'b1;
LRAM64 ii06338 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4026 ,
		/* f [4] */ \ii06337|xy_net ,
		/* f [3] (nc) */ nc4027 ,
		/* f [2] (nc) */ nc4028 ,
		/* f [1] (nc) */ nc4029 ,
		/* f [0] (nc) */ nc4030 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06338|xy_net  )
);
defparam ii06338.mode = 3'h0;
defparam ii06338.config_data = 64'hffff0000ffff0000;
CARRY_SKIP_IN C68R79_csi_logic (
	. c0alt ( \C68R79_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C68R79_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C68R79_csi_logic.ALLOW_SKIP = 0;
defparam C68R79_csi_logic.CIN_BELOW = 0;
CARRY_SKIP_IN C68R80_csi_logic (
	. c0alt ( ),
	. c0ripple ( \carry_16_ADD_7|co_net  ),
	. cin ( \C68R80_csi_logic|cin_net  ),
	. cskip4 ( \carry_16_ADD_3|co_net  ),
	. cskip8 ( \C68R79_csi_logic|cin_net  ),
	. p03 ( \C68R79_and4_logic|o_net  ),
	. p07 ( \C68R79_cso_logic|p8outb_net  ),
	. p47 ( \C68R79_cso_logic|p4outb_net  ),
	. ripple ( \C68R79_cso_logic|r4outb_net  )
);
defparam C68R80_csi_logic.ALLOW_SKIP = 1;
defparam C68R80_csi_logic.CIN_BELOW = 1;
ADD_1BIT carry_11_ADD_5 (
	. a ( \carry_11_ADD_5.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net  ),
	. ci ( \carry_11_ADD_4|co_net  ),
	. co ( \carry_11_ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_11_ADD_5|pb_net  ),
	. s ( \carry_11_ADD_5|s_net  )
);
FG6X2 u_ddr_v1_u_inst_u_ddrcbuffer (
	. f ( )
,
	. x ( ),
	. xy ( \u_ddr_v1_u_inst_u_ddrcbuffer|xy_net  )
);
defparam u_ddr_v1_u_inst_u_ddrcbuffer.mode = 1'b0;
defparam u_ddr_v1_u_inst_u_ddrcbuffer.config_data = 64'hffffffffffffffff;
FG6X2 ii06340 (
	. f ( {
		/* f [5] (nc) */ nc4031 ,
		/* f [4] (nc) */ nc4032 ,
		/* f [3] (nc) */ nc4033 ,
		/* f [2] (nc) */ nc4034 ,
		/* f [1] (nc) */ nc4035 ,
		/* f [0] */ \ii06339|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06340|xy_net  )
);
defparam ii06340.mode = 1'b0;
defparam ii06340.config_data = 64'haaaaaaaaaaaaaaaa;
FG6X2 ii06339 (
	. f ( {
		/* f [5] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[28]_net ,
		/* f [4] (nc) */ nc4036 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[57]|qx_net ,
		/* f [2] (nc) */ nc4037 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[56]|qx_net ,
		/* f [0] (nc) */ nc4038 
	} ),
	. x ( ),
	. xy ( \ii06339|xy_net  )
);
defparam ii06339.mode = 1'b0;
defparam ii06339.config_data = 64'hff33ff3333ff33ff;
ADD_1BIT carry_11_ADD_6 (
	. a ( \carry_11_ADD_6.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net  ),
	. ci ( \carry_11_ADD_5|co_net  ),
	. co ( \carry_11_ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_11_ADD_6|pb_net  ),
	. s ( \carry_11_ADD_6|s_net  )
);
LRAM64 ii06341 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4039 ,
		/* f [4] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[29]_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[59]|qx_net ,
		/* f [2] (nc) */ nc4040 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[58]|qx_net ,
		/* f [0] (nc) */ nc4041 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06341|xy_net  )
);
defparam ii06341.mode = 3'h0;
defparam ii06341.config_data = 64'hff3333ffff3333ff;
ADD_1BIT carry_11_ADD_7 (
	. a ( \carry_11_ADD_7.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net  ),
	. ci ( \carry_11_ADD_6|co_net  ),
	. co ( \carry_11_ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_11_ADD_7|pb_net  ),
	. s ( \carry_11_ADD_7|s_net  )
);
FG6X2 ii06342 (
	. f ( {
		/* f [5] (nc) */ nc4042 ,
		/* f [4] (nc) */ nc4043 ,
		/* f [3] (nc) */ nc4044 ,
		/* f [2] */ \ii06341|xy_net ,
		/* f [1] (nc) */ nc4045 ,
		/* f [0] (nc) */ nc4046 
	} ),
	. x ( ),
	. xy ( \ii06342|xy_net  )
);
defparam ii06342.mode = 1'b0;
defparam ii06342.config_data = 64'hf0f0f0f0f0f0f0f0;
ADD_1BIT carry_11_ADD_8 (
	. a ( \carry_11_ADD_8.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net  ),
	. ci ( \C82R63_csi_logic|cin_net  ),
	. co ( \carry_11_ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_11_ADD_8|s_net  )
);
REG2CKSR u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg (
	. di ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_2_s_reg[0]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.sr1  ),
	. sr1 ( )
);
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg.CLKSRSEL = 1'b0;
LBUF \u_FDMA_wfdma_cnt_reg[7].lbuf1  (
	. asr ( \u_FDMA_wfdma_cnt_reg[7].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05960|xy_net  ),
	. mclkb ( \u_FDMA_wfdma_cnt_reg[7].mclk1b  ),
	. sclk ( \u_FDMA_wfdma_cnt_reg[7].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_wfdma_cnt_reg[7].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_wfdma_cnt_reg[7].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_wfdma_cnt_reg[7].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_wfdma_cnt_reg[7].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_wfdma_cnt_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_wfdma_cnt_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_wfdma_cnt_reg[7].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_wfdma_cnt_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06343 (
	. f ( {
		/* f [5] (nc) */ nc4047 ,
		/* f [4] (nc) */ nc4048 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[60]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[61]|qx_net ,
		/* f [1] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[30]_net ,
		/* f [0] (nc) */ nc4049 
	} ),
	. x ( ),
	. xy ( \ii06343|xy_net  )
);
defparam ii06343.mode = 1'b0;
defparam ii06343.config_data = 64'hc3ffc3ffc3ffc3ff;
ADD_1BIT carry_11_ADD_9 (
	. a ( \carry_11_ADD_9.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net  ),
	. ci ( \carry_11_ADD_8|co_net  ),
	. co ( \carry_11_ADD_9|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_11_ADD_9|s_net  )
);
LRAM64 ii06344 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4050 ,
		/* f [4] (nc) */ nc4051 ,
		/* f [3] (nc) */ nc4052 ,
		/* f [2] (nc) */ nc4053 ,
		/* f [1] */ \ii06343|xy_net ,
		/* f [0] (nc) */ nc4054 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06344|xy_net  )
);
defparam ii06344.mode = 3'h0;
defparam ii06344.config_data = 64'hcccccccccccccccc;
CFG_NOTINV \carry_16_ADD_10.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[10]|qx_net  ),
	. o ( \carry_16_ADD_10.ainv  )
);
defparam \carry_16_ADD_10.notinv0 .SEL = 0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_t_data3_reg[5]  (
	. di ( \ii06188|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data3_reg[2].mclk1b  ),
	. qx ( \u_if_t_data3_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data3_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data3_reg[2].sr1  )
);
defparam \u_if_t_data3_reg[5] .PRESET = 0;
defparam \u_if_t_data3_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii06345 (
	. f ( {
		/* f [5] (nc) */ nc4055 ,
		/* f [4] (nc) */ nc4056 ,
		/* f [3] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[31]_net ,
		/* f [2] (nc) */ nc4057 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[62]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06345|xy_net  )
);
defparam ii06345.mode = 1'b0;
defparam ii06345.config_data = 64'hbb77bb77bb77bb77;
REG2CKSR \u_if_fdma_waddr_r_reg[13]  (
	. di ( \ii06120|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[17].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[17].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[13] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[13] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[27]  (
	. di ( \ii05869|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[27].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[27]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[27].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[27].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[27] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[27] .CLKSRSEL = 1'b1;
FG6X2 ii06346 (
	. f ( {
		/* f [5] (nc) */ nc4058 ,
		/* f [4] (nc) */ nc4059 ,
		/* f [3] (nc) */ nc4060 ,
		/* f [2] */ \ii06345|xy_net ,
		/* f [1] (nc) */ nc4061 ,
		/* f [0] (nc) */ nc4062 
	} ),
	. x ( ),
	. xy ( \ii06346|xy_net  )
);
defparam ii06346.mode = 1'b0;
defparam ii06346.config_data = 64'hf0f0f0f0f0f0f0f0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06408|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06347 (
	. f ( {
		/* f [5] (nc) */ nc4063 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[8]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[9]|qx_net ,
		/* f [2] (nc) */ nc4064 ,
		/* f [1] (nc) */ nc4065 ,
		/* f [0] */ \u_if_T_S_reg[2]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06347|xy_net  )
);
defparam ii06347.mode = 1'b0;
defparam ii06347.config_data = 64'haa55ffffaa55ffff;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2] .CLKSRSEL = 1'b0;
LBUF \u_FDMA_axi_awaddr_reg[4].lbuf0  (
	. asr ( \u_FDMA_axi_awaddr_reg[4].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05784|xy_net  ),
	. mclkb ( \u_FDMA_axi_awaddr_reg[4].mclk1b  ),
	. sclk ( \u_FDMA_axi_awaddr_reg[4].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_awaddr_reg[4].lbuf0 .CFG_SYNC = 1;
defparam \u_FDMA_axi_awaddr_reg[4].lbuf0 .CFG_LAT = 0;
defparam \u_FDMA_axi_awaddr_reg[4].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[4].lbuf0 .CFG_INV = 0;
defparam \u_FDMA_axi_awaddr_reg[4].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[4].lbuf0 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_awaddr_reg[4].lbuf0 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[4].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_axi_araddr_reg[8]  (
	. di ( \ii05776|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[10].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[10].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[8] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[8] .CLKSRSEL = 1'b1;
FG6X2 ii06348 (
	. f ( {
		/* f [5] (nc) */ nc4066 ,
		/* f [4] */ \ii06347|xy_net ,
		/* f [3] (nc) */ nc4067 ,
		/* f [2] (nc) */ nc4068 ,
		/* f [1] (nc) */ nc4069 ,
		/* f [0] (nc) */ nc4070 
	} ),
	. x ( ),
	. xy ( \ii06348|xy_net  )
);
defparam ii06348.mode = 1'b0;
defparam ii06348.config_data = 64'hffff0000ffff0000;
LRAM64 ii06350 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \ii06349|xy_net ,
		/* f [4] (nc) */ nc4071 ,
		/* f [3] (nc) */ nc4072 ,
		/* f [2] (nc) */ nc4073 ,
		/* f [1] (nc) */ nc4074 ,
		/* f [0] (nc) */ nc4075 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06350|xy_net  )
);
defparam ii06350.mode = 3'h0;
defparam ii06350.config_data = 64'hffffffff00000000;
FG6X2 ii06349 (
	. f ( {
		/* f [5] (nc) */ nc4076 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[64]|qx_net ,
		/* f [3] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[32]_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[65]|qx_net ,
		/* f [1] (nc) */ nc4077 ,
		/* f [0] (nc) */ nc4078 
	} ),
	. x ( ),
	. xy ( \ii06349|xy_net  )
);
defparam ii06349.mode = 1'b0;
defparam ii06349.config_data = 64'hf00ffffff00fffff;
ADD_1BIT carry_10_ADD_0 (
	. a ( \carry_10_ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C84R63_csi_logic|cin_net  ),
	. co ( \carry_10_ADD_0|co_net  ),
	. p ( \carry_10_ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
FG6X2 ii06351 (
	. f ( {
		/* f [5] (nc) */ nc4079 ,
		/* f [4] (nc) */ nc4080 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[66]|qx_net ,
		/* f [2] (nc) */ nc4081 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[67]|qx_net ,
		/* f [0] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[33]_net 
	} ),
	. x ( ),
	. xy ( \ii06351|xy_net  )
);
defparam ii06351.mode = 1'b0;
defparam ii06351.config_data = 64'h99ff99ff99ff99ff;
ADD_1BIT carry_10_ADD_1 (
	. a ( \carry_10_ADD_1.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1]|qx_net  ),
	. ci ( \carry_10_ADD_0|co_net  ),
	. co ( \carry_10_ADD_1|co_net  ),
	. p ( \carry_10_ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_10_ADD_1|s_net  )
);
LRAM64 ii06352 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4082 ,
		/* f [4] */ \ii06351|xy_net ,
		/* f [3] (nc) */ nc4083 ,
		/* f [2] (nc) */ nc4084 ,
		/* f [1] (nc) */ nc4085 ,
		/* f [0] (nc) */ nc4086 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06352|xy_net  )
);
defparam ii06352.mode = 3'h0;
defparam ii06352.config_data = 64'hffff0000ffff0000;
ADD_1BIT carry_10_ADD_2 (
	. a ( \carry_10_ADD_2.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[2]|qx_net  ),
	. ci ( \carry_10_ADD_1|co_net  ),
	. co ( \carry_10_ADD_2|co_net  ),
	. p ( \carry_10_ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_10_ADD_2|s_net  )
);
CFG_NOTINV \carry_8_2__ADD_7.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_2__ADD_7.ainv  )
);
defparam \carry_8_2__ADD_7.notinv0 .SEL = 1;
FG6X2 ii06353 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[69]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[68]|qx_net ,
		/* f [3] (nc) */ nc4087 ,
		/* f [2] (nc) */ nc4088 ,
		/* f [1] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[34]_net ,
		/* f [0] (nc) */ nc4089 
	} ),
	. x ( ),
	. xy ( \ii06353|xy_net  )
);
defparam ii06353.mode = 1'b0;
defparam ii06353.config_data = 64'hccccffff3333ffff;
ADD_1BIT carry_10_ADD_3 (
	. a ( \carry_10_ADD_3.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[3]|qx_net  ),
	. ci ( \carry_10_ADD_2|co_net  ),
	. co ( \carry_10_ADD_3|co_net  ),
	. p ( \carry_10_ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_10_ADD_3|s_net  )
);
CFG_NOTINV \carry_32_4__ADD_10.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_10.ainv  )
);
defparam \carry_32_4__ADD_10.notinv0 .SEL = 1;
LRAM64 ii06354 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4090 ,
		/* f [4] */ \ii06353|xy_net ,
		/* f [3] (nc) */ nc4091 ,
		/* f [2] (nc) */ nc4092 ,
		/* f [1] (nc) */ nc4093 ,
		/* f [0] (nc) */ nc4094 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06354|xy_net  )
);
defparam ii06354.mode = 3'h0;
defparam ii06354.config_data = 64'hffff0000ffff0000;
ADD_1BIT carry_10_ADD_4 (
	. a ( \carry_10_ADD_4.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[4]|qx_net  ),
	. ci ( \carry_10_ADD_3|co_net  ),
	. co ( \carry_10_ADD_4|co_net  ),
	. p ( ),
	. pb ( \carry_10_ADD_4|pb_net  ),
	. s ( \carry_10_ADD_4|s_net  )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_t_data3_reg[6]  (
	. di ( \ii06190|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data4_reg[7].mclk1b  ),
	. qx ( \u_if_t_data3_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data4_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data4_reg[7].sr1  )
);
defparam \u_if_t_data3_reg[6] .PRESET = 0;
defparam \u_if_t_data3_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_wburst_len_reg[0]  (
	. di ( \ii06084|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_len_reg[1].mclk1b  ),
	. qx ( \u_FDMA_wburst_len_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_len_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_len_reg[1].sr1  )
);
defparam \u_FDMA_wburst_len_reg[0] .PRESET = 0;
defparam \u_FDMA_wburst_len_reg[0] .CLKSRSEL = 1'b1;
LBUF \led_ctrl_ins_ctrl_cnt_reg[24].lbuf1  (
	. asr ( \led_ctrl_ins_ctrl_cnt_reg[24].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \led_ctrl_ins_ctrl_cnt_reg[24].mclk1b  ),
	. sclk ( \led_ctrl_ins_ctrl_cnt_reg[24].sclk1  ),
	. sr ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[24].lbuf1 .CFG_SYNC = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[24].lbuf1 .CFG_LAT = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[24].lbuf1 .CFG_INV_SR = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[24].lbuf1 .CFG_INV = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[24].lbuf1 .CFG_HASCLK = 1'b1;
defparam \led_ctrl_ins_ctrl_cnt_reg[24].lbuf1 .CFG_INV_EN = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[24].lbuf1 .CFG_EN = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[24].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06355 (
	. f ( {
		/* f [5] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[35]_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[70]|qx_net ,
		/* f [2] (nc) */ nc4095 ,
		/* f [1] (nc) */ nc4096 ,
		/* f [0] (nc) */ nc4097 
	} ),
	. x ( ),
	. xy ( \ii06355|xy_net  )
);
defparam ii06355.mode = 1'b0;
defparam ii06355.config_data = 64'hffff00ff00ffffff;
ADD_1BIT carry_10_ADD_5 (
	. a ( \carry_10_ADD_5.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[5]|qx_net  ),
	. ci ( \carry_10_ADD_4|co_net  ),
	. co ( \carry_10_ADD_5|co_net  ),
	. p ( ),
	. pb ( \carry_10_ADD_5|pb_net  ),
	. s ( \carry_10_ADD_5|s_net  )
);
REG2CKSR \u_if_fdma_waddr_r_reg[14]  (
	. di ( \ii06122|xy_net  ),
	. mclk0b ( \u_if_fdma_waddr_r_reg[27].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_fdma_waddr_r_reg[14]|qx_net  ),
	. sclk0 ( \u_if_fdma_waddr_r_reg[27].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_fdma_waddr_r_reg[27].sr1  ),
	. sr1 ( )
);
defparam \u_if_fdma_waddr_r_reg[14] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[14] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_axi_awaddr_reg[28]  (
	. di ( \ii05870|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[30].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[28]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[30].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[30].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[28] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[28] .CLKSRSEL = 1'b0;
FG6X2 ii06356 (
	. f ( {
		/* f [5] (nc) */ nc4098 ,
		/* f [4] (nc) */ nc4099 ,
		/* f [3] (nc) */ nc4100 ,
		/* f [2] (nc) */ nc4101 ,
		/* f [1] (nc) */ nc4102 ,
		/* f [0] */ \ii06355|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06356|xy_net  )
);
defparam ii06356.mode = 1'b0;
defparam ii06356.config_data = 64'haaaaaaaaaaaaaaaa;
ADD_1BIT carry_10_ADD_6 (
	. a ( \carry_10_ADD_6.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[6]|qx_net  ),
	. ci ( \carry_10_ADD_5|co_net  ),
	. co ( \carry_10_ADD_6|co_net  ),
	. p ( ),
	. pb ( \carry_10_ADD_6|pb_net  ),
	. s ( \carry_10_ADD_6|s_net  )
);
LBUF \u_if_t_data3_reg[0].lbuf1  (
	. asr ( \u_if_t_data3_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data3_reg[0].mclk1b  ),
	. sclk ( \u_if_t_data3_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data3_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \u_if_t_data3_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_if_t_data3_reg[0].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data3_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_if_t_data3_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data3_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_t_data3_reg[0].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_t_data3_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06357 (
	. f ( {
		/* f [5] (nc) */ nc4103 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[72]|qx_net ,
		/* f [3] (nc) */ nc4104 ,
		/* f [2] */ \u_ddr_v1_u_inst_u_ddrc|o_p1[36]_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[73]|qx_net ,
		/* f [0] (nc) */ nc4105 
	} ),
	. x ( ),
	. xy ( \ii06357|xy_net  )
);
defparam ii06357.mode = 1'b0;
defparam ii06357.config_data = 64'hc3c3ffffc3c3ffff;
ADD_1BIT carry_10_ADD_7 (
	. a ( \carry_10_ADD_7.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[7]|qx_net  ),
	. ci ( \carry_10_ADD_6|co_net  ),
	. co ( \carry_10_ADD_7|co_net  ),
	. p ( ),
	. pb ( \carry_10_ADD_7|pb_net  ),
	. s ( \carry_10_ADD_7|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[2]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[1].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3] .CLKSRSEL = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_FDMA_axi_araddr_reg[9]  (
	. di ( \ii05777|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_araddr_reg[2].mclk1b  ),
	. qx ( \u_FDMA_axi_araddr_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_araddr_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_araddr_reg[2].sr1  )
);
defparam \u_FDMA_axi_araddr_reg[9] .PRESET = 0;
defparam \u_FDMA_axi_araddr_reg[9] .CLKSRSEL = 1'b1;
FG6X2 ii06358 (
	. f ( {
		/* f [5] (nc) */ nc4106 ,
		/* f [4] (nc) */ nc4107 ,
		/* f [3] (nc) */ nc4108 ,
		/* f [2] (nc) */ nc4109 ,
		/* f [1] (nc) */ nc4110 ,
		/* f [0] */ \ii06357|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06358|xy_net  )
);
defparam ii06358.mode = 1'b0;
defparam ii06358.config_data = 64'haaaaaaaaaaaaaaaa;
ADD_1BIT carry_10_ADD_8 (
	. a ( \carry_10_ADD_8.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[8]|qx_net  ),
	. ci ( \C84R64_csi_logic|cin_net  ),
	. co ( \carry_10_ADD_8|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_10_ADD_8|s_net  )
);
CFG_NOTINV \carry_8_1__ADD_6.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_1__ADD_6.ainv  )
);
defparam \carry_8_1__ADD_6.notinv0 .SEL = 1;
LRAM64 ii06360 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4111 ,
		/* f [4] (nc) */ nc4112 ,
		/* f [3] (nc) */ nc4113 ,
		/* f [2] (nc) */ nc4114 ,
		/* f [1] */ \ii06359|xy_net ,
		/* f [0] (nc) */ nc4115 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06360|xy_net  )
);
defparam ii06360.mode = 3'h0;
defparam ii06360.config_data = 64'hcccccccccccccccc;
FG6X2 ii06359 (
	. f ( {
		/* f [5] (nc) */ nc4116 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[74]|qx_net ,
		/* f [3] */ \u_if_fdma_rareq_reg|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[75]|qx_net ,
		/* f [1] (nc) */ nc4117 ,
		/* f [0] (nc) */ nc4118 
	} ),
	. x ( ),
	. xy ( \ii06359|xy_net  )
);
defparam ii06359.mode = 1'b0;
defparam ii06359.config_data = 64'hf00ffffff00fffff;
ADD_1BIT carry_10_ADD_9 (
	. a ( \carry_10_ADD_9.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[9]|qx_net  ),
	. ci ( \carry_10_ADD_8|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_10_ADD_9|s_net  )
);
FG6X2 ii06361 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[77]|qx_net ,
		/* f [4] */ \u_FDMA_fdma_rstart_locked_reg|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76]|qx_net ,
		/* f [2] (nc) */ nc4119 ,
		/* f [1] (nc) */ nc4120 ,
		/* f [0] (nc) */ nc4121 
	} ),
	. x ( ),
	. xy ( \ii06361|xy_net  )
);
defparam ii06361.mode = 1'b0;
defparam ii06361.config_data = 64'hffff00ff00ffffff;
FG6X2 ii06362 (
	. f ( {
		/* f [5] (nc) */ nc4122 ,
		/* f [4] */ \ii06361|xy_net ,
		/* f [3] (nc) */ nc4123 ,
		/* f [2] (nc) */ nc4124 ,
		/* f [1] (nc) */ nc4125 ,
		/* f [0] (nc) */ nc4126 
	} ),
	. x ( ),
	. xy ( \ii06362|xy_net  )
);
defparam ii06362.mode = 1'b0;
defparam ii06362.config_data = 64'hffff0000ffff0000;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06447|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[0].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06363 (
	. f ( {
		/* f [5] (nc) */ nc4127 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79]|qx_net ,
		/* f [3] (nc) */ nc4128 ,
		/* f [2] (nc) */ nc4129 ,
		/* f [1] */ \u_FDMA_fdma_wstart_locked_reg|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[78]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06363|xy_net  )
);
defparam ii06363.mode = 1'b0;
defparam ii06363.config_data = 64'hdddd7777dddd7777;
LRAM64 ii06364 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4130 ,
		/* f [4] */ \ii06363|xy_net ,
		/* f [3] (nc) */ nc4131 ,
		/* f [2] (nc) */ nc4132 ,
		/* f [1] (nc) */ nc4133 ,
		/* f [0] (nc) */ nc4134 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06364|xy_net  )
);
defparam ii06364.mode = 3'h0;
defparam ii06364.config_data = 64'hffff0000ffff0000;
REG2CKSR \u_if_t_data3_reg[7]  (
	. di ( \ii06191|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[7].mclk1b  ),
	. qx ( \u_if_t_data3_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[7].sr1  )
);
defparam \u_if_t_data3_reg[7] .PRESET = 0;
defparam \u_if_t_data3_reg[7] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_wburst_len_reg[1]  (
	. di ( \ii06086|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_len_reg[1].mclk1b  ),
	. qx ( \u_FDMA_wburst_len_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_len_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_len_reg[1].sr1  )
);
defparam \u_FDMA_wburst_len_reg[1] .PRESET = 0;
defparam \u_FDMA_wburst_len_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii06365 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[81]|qx_net ,
		/* f [4] (nc) */ nc4135 ,
		/* f [3] (nc) */ nc4136 ,
		/* f [2] */ \u_if_fdma_wareq_reg|qx_net ,
		/* f [1] (nc) */ nc4137 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06365|xy_net  )
);
defparam ii06365.mode = 1'b0;
defparam ii06365.config_data = 64'hf5f5f5f55f5f5f5f;
CFG_NOTINV \carry_8_0__ADD_5.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_0__ADD_5.ainv  )
);
defparam \carry_8_0__ADD_5.notinv0 .SEL = 1;
LBUF \u_if_fdma_waddr_r_reg[24].lbuf1  (
	. asr ( \u_if_fdma_waddr_r_reg[24].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06119|xy_net  ),
	. mclkb ( \u_if_fdma_waddr_r_reg[24].mclk1b  ),
	. sclk ( \u_if_fdma_waddr_r_reg[24].sclk1  ),
	. sr ( )
);
defparam \u_if_fdma_waddr_r_reg[24].lbuf1 .CFG_SYNC = 1;
defparam \u_if_fdma_waddr_r_reg[24].lbuf1 .CFG_LAT = 0;
defparam \u_if_fdma_waddr_r_reg[24].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_fdma_waddr_r_reg[24].lbuf1 .CFG_INV = 0;
defparam \u_if_fdma_waddr_r_reg[24].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_fdma_waddr_r_reg[24].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_fdma_waddr_r_reg[24].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_fdma_waddr_r_reg[24].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_fdma_waddr_r_reg[15]  (
	. di ( \ii06123|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[23].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[23].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[15] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[15] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[30]  (
	. di ( \ii05873|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[30].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[30]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[30].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[30].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[30] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[30] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_axi_awaddr_reg[29]  (
	. di ( \ii05871|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[30].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[29]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[30].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[30].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[29] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[29] .CLKSRSEL = 1'b0;
FG6X2 ii06366 (
	. f ( {
		/* f [5] (nc) */ nc4138 ,
		/* f [4] */ \ii06365|xy_net ,
		/* f [3] (nc) */ nc4139 ,
		/* f [2] (nc) */ nc4140 ,
		/* f [1] (nc) */ nc4141 ,
		/* f [0] (nc) */ nc4142 
	} ),
	. x ( ),
	. xy ( \ii06366|xy_net  )
);
defparam ii06366.mode = 1'b0;
defparam ii06366.config_data = 64'hffff0000ffff0000;
FG6X2 ii06367 (
	. f ( {
		/* f [5] (nc) */ nc4143 ,
		/* f [4] (nc) */ nc4144 ,
		/* f [3] */ \u_if_t_data8_reg[0]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11]|qx_net ,
		/* f [0] (nc) */ nc4145 
	} ),
	. x ( ),
	. xy ( \ii06367|xy_net  )
);
defparam ii06367.mode = 1'b0;
defparam ii06367.config_data = 64'hcf3fcf3fcf3fcf3f;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[3]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii06368 (
	. f ( {
		/* f [5] (nc) */ nc4146 ,
		/* f [4] (nc) */ nc4147 ,
		/* f [3] (nc) */ nc4148 ,
		/* f [2] (nc) */ nc4149 ,
		/* f [1] (nc) */ nc4150 ,
		/* f [0] */ \ii06367|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06368|xy_net  )
);
defparam ii06368.mode = 1'b0;
defparam ii06368.config_data = 64'haaaaaaaaaaaaaaaa;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06449|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].lbuf0 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06370 (
	. f ( {
		/* f [5] */ \ii06369|xy_net ,
		/* f [4] (nc) */ nc4151 ,
		/* f [3] (nc) */ nc4152 ,
		/* f [2] (nc) */ nc4153 ,
		/* f [1] (nc) */ nc4154 ,
		/* f [0] (nc) */ nc4155 
	} ),
	. x ( ),
	. xy ( \ii06370|xy_net  )
);
defparam ii06370.mode = 1'b0;
defparam ii06370.config_data = 64'hffffffff00000000;
FG6X2 ii06369 (
	. f ( {
		/* f [5] (nc) */ nc4156 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13]|qx_net ,
		/* f [3] (nc) */ nc4157 ,
		/* f [2] (nc) */ nc4158 ,
		/* f [1] */ \u_if_t_data8_reg[1]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06369|xy_net  )
);
defparam ii06369.mode = 1'b0;
defparam ii06369.config_data = 64'hdddd7777dddd7777;
LRAM64 ii06371 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4159 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14]|qx_net ,
		/* f [3] (nc) */ nc4160 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15]|qx_net ,
		/* f [1] */ \u_if_t_data8_reg[2]|qx_net ,
		/* f [0] (nc) */ nc4161 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06371|xy_net  )
);
defparam ii06371.mode = 3'h0;
defparam ii06371.config_data = 64'hc3c3ffffc3c3ffff;
CFG_NOTINV \carry_32_4__ADD_27.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_27.ainv  )
);
defparam \carry_32_4__ADD_27.notinv0 .SEL = 1;
REG2CKSR u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg (
	. di ( \ii06560|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.sr1  )
);
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.PRESET = 0;
defparam u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg.CLKSRSEL = 1'b1;
FG6X2 ii06372 (
	. f ( {
		/* f [5] (nc) */ nc4162 ,
		/* f [4] (nc) */ nc4163 ,
		/* f [3] */ \ii06371|xy_net ,
		/* f [2] (nc) */ nc4164 ,
		/* f [1] (nc) */ nc4165 ,
		/* f [0] (nc) */ nc4166 
	} ),
	. x ( ),
	. xy ( \ii06372|xy_net  )
);
defparam ii06372.mode = 1'b0;
defparam ii06372.config_data = 64'hff00ff00ff00ff00;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06408|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06373 (
	. f ( {
		/* f [5] */ \u_if_t_data8_reg[3]|qx_net ,
		/* f [4] (nc) */ nc4167 ,
		/* f [3] (nc) */ nc4168 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16]|qx_net ,
		/* f [1] (nc) */ nc4169 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06373|xy_net  )
);
defparam ii06373.mode = 1'b0;
defparam ii06373.config_data = 64'hafafafaf5f5f5f5f;
LRAM64 ii06374 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4170 ,
		/* f [4] (nc) */ nc4171 ,
		/* f [3] (nc) */ nc4172 ,
		/* f [2] (nc) */ nc4173 ,
		/* f [1] */ \ii06373|xy_net ,
		/* f [0] (nc) */ nc4174 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06374|xy_net  )
);
defparam ii06374.mode = 3'h0;
defparam ii06374.config_data = 64'hcccccccccccccccc;
AND4 C82R57_and4_logic (
	. a ( \carry_11_8__ADD_3|p_net  ),
	. b ( \carry_11_8__ADD_2|p_net  ),
	. c ( \carry_11_8__ADD_1|p_net  ),
	. d ( \carry_11_8__ADD_0|p_net  ),
	. o ( \C82R57_and4_logic|o_net  )
);
REG2CKSR \u_FDMA_wburst_len_reg[2]  (
	. di ( \ii06087|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_len_reg[2].mclk1b  ),
	. qx ( \u_FDMA_wburst_len_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_len_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_len_reg[2].sr1  )
);
defparam \u_FDMA_wburst_len_reg[2] .PRESET = 0;
defparam \u_FDMA_wburst_len_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii06375 (
	. f ( {
		/* f [5] (nc) */ nc4175 ,
		/* f [4] (nc) */ nc4176 ,
		/* f [3] (nc) */ nc4177 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18]|qx_net ,
		/* f [0] */ \u_if_t_data8_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06375|xy_net  )
);
defparam ii06375.mode = 1'b0;
defparam ii06375.config_data = 64'hb7b7b7b7b7b7b7b7;
REG2CKSR \u_if_fdma_waddr_r_reg[16]  (
	. di ( \ii06124|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[16].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[16].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[16] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[16] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[31]  (
	. di ( \ii05874|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[30].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[31]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[30].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[30].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[31] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[31] .CLKSRSEL = 1'b0;
LRAM64 ii06376 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4178 ,
		/* f [4] (nc) */ nc4179 ,
		/* f [3] (nc) */ nc4180 ,
		/* f [2] (nc) */ nc4181 ,
		/* f [1] */ \ii06375|xy_net ,
		/* f [0] (nc) */ nc4182 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06376|xy_net  )
);
defparam ii06376.mode = 3'h0;
defparam ii06376.config_data = 64'hcccccccccccccccc;
FG6X2 ii06377 (
	. f ( {
		/* f [5] */ \u_if_t_data8_reg[5]|qx_net ,
		/* f [4] (nc) */ nc4183 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20]|qx_net ,
		/* f [2] (nc) */ nc4184 ,
		/* f [1] (nc) */ nc4185 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06377|xy_net  )
);
defparam ii06377.mode = 1'b0;
defparam ii06377.config_data = 64'haaffaaff55ff55ff;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5] .CLKSRSEL = 1'b1;
FG6X2 ii06378 (
	. f ( {
		/* f [5] (nc) */ nc4186 ,
		/* f [4] (nc) */ nc4187 ,
		/* f [3] (nc) */ nc4188 ,
		/* f [2] (nc) */ nc4189 ,
		/* f [1] (nc) */ nc4190 ,
		/* f [0] */ \ii06377|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06378|xy_net  )
);
defparam ii06378.mode = 1'b0;
defparam ii06378.config_data = 64'haaaaaaaaaaaaaaaa;
CFG_NOTINV \carry_16_5__ADD_14.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[14]|qx_net  ),
	. o ( \carry_16_5__ADD_14.ainv  )
);
defparam \carry_16_5__ADD_14.notinv0 .SEL = 0;
FG6X2 ii06380 (
	. f ( {
		/* f [5] (nc) */ nc4191 ,
		/* f [4] */ \ii06379|xy_net ,
		/* f [3] (nc) */ nc4192 ,
		/* f [2] (nc) */ nc4193 ,
		/* f [1] (nc) */ nc4194 ,
		/* f [0] (nc) */ nc4195 
	} ),
	. x ( ),
	. xy ( \ii06380|xy_net  )
);
defparam ii06380.mode = 1'b0;
defparam ii06380.config_data = 64'hffff0000ffff0000;
FG6X2 ii06379 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23]|qx_net ,
		/* f [4] (nc) */ nc4196 ,
		/* f [3] (nc) */ nc4197 ,
		/* f [2] (nc) */ nc4198 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22]|qx_net ,
		/* f [0] */ \u_if_t_data8_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06379|xy_net  )
);
defparam ii06379.mode = 1'b0;
defparam ii06379.config_data = 64'hbbbbbbbb77777777;
CFG_NOTINV \carry_16_ADD_9.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[9]|qx_net  ),
	. o ( \carry_16_ADD_9.ainv  )
);
defparam \carry_16_ADD_9.notinv0 .SEL = 0;
FG6X2 ii06381 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2]|qx_net ,
		/* f [3] (nc) */ nc4199 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[10]|qx_net ,
		/* f [0] (nc) */ nc4200 
	} ),
	. x ( ),
	. xy ( \ii06381|xy_net  )
);
defparam ii06381.mode = 1'b0;
defparam ii06381.config_data = 64'h3f3fffffffffffff;
FG6X2 ii06382 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4]|qx_net ,
		/* f [3] */ \ii06381|xy_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3]|qx_net ,
		/* f [1] (nc) */ nc4201 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06382|xy_net  )
);
defparam ii06382.mode = 1'b0;
defparam ii06382.config_data = 64'h5fffffffffffffff;
LBUF \u_if_t_data2_reg[0].lbuf1  (
	. asr ( \u_if_t_data2_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data2_reg[0].mclk1b  ),
	. sclk ( \u_if_t_data2_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data2_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \u_if_t_data2_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_if_t_data2_reg[0].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data2_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_if_t_data2_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data2_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_t_data2_reg[0].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_t_data2_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii06383 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7]|qx_net ,
		/* f [3] */ \ii06382|xy_net ,
		/* f [2] (nc) */ nc4202 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9]|qx_net ,
		/* f [0] (nc) */ nc4203 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06383|xy_net  )
);
defparam ii06383.mode = 3'h0;
defparam ii06383.config_data = 64'h33ffffffffffffff;
FG6X2 ii06384 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[12]|qx_net ,
		/* f [4] (nc) */ nc4204 ,
		/* f [3] (nc) */ nc4205 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[14]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06384|xy_net  )
);
defparam ii06384.mode = 1'b0;
defparam ii06384.config_data = 64'h7f7f7f7fffffffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_FDMA_wburst_len_reg[3]  (
	. di ( \ii06088|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_len_reg[2].mclk1b  ),
	. qx ( \u_FDMA_wburst_len_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_len_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_len_reg[2].sr1  )
);
defparam \u_FDMA_wburst_len_reg[3] .PRESET = 0;
defparam \u_FDMA_wburst_len_reg[3] .CLKSRSEL = 1'b1;
LRAM64 ii06385 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4206 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[15]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[17]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[16]|qx_net ,
		/* f [1] */ \ii06384|xy_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[18]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06385|xy_net  )
);
defparam ii06385.mode = 3'h0;
defparam ii06385.config_data = 64'h7fffffff7fffffff;
EMBMUX5S4 C80R65emb5k_misc_1_u12_b_mux (
	. i0 ( \u_if_t_data7_reg[1]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_12 )
);
defparam C80R65emb5k_misc_1_u12_b_mux.SEL = 4'b0000;
CFG_NOTINV \carry_32_4__ADD_6.notinv0  (
	. i ( \u_FDMA_axi_awaddr_reg[6]|qx_net  ),
	. o ( \carry_32_4__ADD_6.ainv  )
);
defparam \carry_32_4__ADD_6.notinv0 .SEL = 1;
REG2CKSR \u_if_fdma_waddr_r_reg[17]  (
	. di ( \ii06127|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[17].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[17].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[17] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[17] .CLKSRSEL = 1'b1;
FG6X2 ii06386 (
	. f ( {
		/* f [5] (nc) */ nc4207 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[20]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19]|qx_net ,
		/* f [2] (nc) */ nc4208 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[21]|qx_net ,
		/* f [0] */ \ii06385|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06386|xy_net  )
);
defparam ii06386.mode = 1'b0;
defparam ii06386.config_data = 64'h77ffffff77ffffff;
CFG_NOTINV \carry_32_ADD_18.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_18.ainv  )
);
defparam \carry_32_ADD_18.notinv0 .SEL = 1;
LRAM64 ii06387 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[22]|qx_net ,
		/* f [4] (nc) */ nc4209 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[24]|qx_net ,
		/* f [2] (nc) */ nc4210 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[25]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[23]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06387|xy_net  )
);
defparam ii06387.mode = 3'h0;
defparam ii06387.config_data = 64'h77ff77ffffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[5]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6] .CLKSRSEL = 1'b1;
FG6X2 ii06388 (
	. f ( {
		/* f [5] */ \ii06387|xy_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[29]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[26]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[27]|qx_net ,
		/* f [0] (nc) */ nc4211 
	} ),
	. x ( ),
	. xy ( \ii06388|xy_net  )
);
defparam ii06388.mode = 1'b0;
defparam ii06388.config_data = 64'h3fffffffffffffff;
FG6X2 ii06400 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[0]|qx_net ,
		/* f [4] (nc) */ nc4212 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_data_for_edge_r_reg[1]|qx_net ,
		/* f [2] (nc) */ nc4213 ,
		/* f [1] (nc) */ nc4214 ,
		/* f [0] (nc) */ nc4215 
	} ),
	. x ( ),
	. xy ( \ii06400|xy_net  )
);
defparam ii06400.mode = 1'b0;
defparam ii06400.config_data = 64'hff00ff00ffffffff;
LRAM64 ii06390 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[33]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[34]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[35]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[37]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[38]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06390|xy_net  )
);
defparam ii06390.mode = 3'h0;
defparam ii06390.config_data = 64'h7fffffffffffffff;
LRAM64 ii06389 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[31]|qx_net ,
		/* f [4] */ \ii06388|xy_net ,
		/* f [3] (nc) */ nc4216 ,
		/* f [2] (nc) */ nc4217 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[32]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[30]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06389|xy_net  )
);
defparam ii06389.mode = 3'h0;
defparam ii06389.config_data = 64'h7777ffffffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]  (
	. di ( \ii06487|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] .PRESET = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0] .CLKSRSEL = 1'b1;
FG6X2 ii06401 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_fall_reg|qx_net ,
		/* f [2] (nc) */ nc4218 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_rise_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06401|xy_net  )
);
defparam ii06401.mode = 1'b0;
defparam ii06401.config_data = 64'hffffccffddddffff;
FG6X2 ii06391 (
	. f ( {
		/* f [5] (nc) */ nc4219 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[2]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[1]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[3]|qx_net ,
		/* f [0] (nc) */ nc4220 
	} ),
	. x ( ),
	. xy ( \ii06391|xy_net  )
);
defparam ii06391.mode = 1'b0;
defparam ii06391.config_data = 64'h3fffffff3fffffff;
LBUF \u_FDMA_fdma_wleft_cnt_reg[10].lbuf1  (
	. asr ( \u_FDMA_fdma_wleft_cnt_reg[10].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05960|xy_net  ),
	. mclkb ( \u_FDMA_fdma_wleft_cnt_reg[10].mclk1b  ),
	. sclk ( \u_FDMA_fdma_wleft_cnt_reg[10].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[10].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_fdma_wleft_cnt_reg[10].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[10].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[10].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[10].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[10].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[10].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[10].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06402 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[2]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[3]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[1]|qx_net ,
		/* f [2] (nc) */ nc4221 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_reg|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_reg|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06402|xy_net  )
);
defparam ii06402.mode = 1'b0;
defparam ii06402.config_data = 64'hffffffffffff5533;
FG6X2 ii06392 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[5]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[8]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[9]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[7]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[10]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06392|xy_net  )
);
defparam ii06392.mode = 1'b0;
defparam ii06392.config_data = 64'hfffffffffffffffe;
CFG_NOTINV \carry_11_ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_9.ainv  )
);
defparam \carry_11_ADD_9.notinv0 .SEL = 1;
LRAM64 ii06403 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net ,
		/* f [4] (nc) */ nc4222 ,
		/* f [3] */ \ii06401|xy_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[0]|qx_net ,
		/* f [1] */ \ii06402|xy_net ,
		/* f [0] (nc) */ nc4223 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06403|xy_net  )
);
defparam ii06403.mode = 3'h0;
defparam ii06403.config_data = 64'h0000000000030003;
FG6X2 ii06393 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[3]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[2]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[1]|qx_net ,
		/* f [2] */ \ii06392|xy_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[0]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06393|xy_net  )
);
defparam ii06393.mode = 1'b0;
defparam ii06393.config_data = 64'h0000000000000010;
FG6X2 ii06404 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[6]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[8]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ,
		/* f [2] (nc) */ nc4224 ,
		/* f [1] (nc) */ nc4225 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[7]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06404|xy_net  )
);
defparam ii06404.mode = 1'b0;
defparam ii06404.config_data = 64'h55ffffffffffffff;
LRAM64 ii06394 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[19]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[16]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[17]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[18]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[21]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06394|xy_net  )
);
defparam ii06394.mode = 3'h0;
defparam ii06394.config_data = 64'hfffffffffffffffe;
LBUF \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06587|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_wburst_len_reg[4]  (
	. di ( \ii06083|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wburst_len_reg[2].mclk1b  ),
	. qx ( \u_FDMA_wburst_len_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wburst_len_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wburst_len_reg[2].sr1  )
);
defparam \u_FDMA_wburst_len_reg[4] .PRESET = 0;
defparam \u_FDMA_wburst_len_reg[4] .CLKSRSEL = 1'b1;
FG6X2 ii06405 (
	. f ( {
		/* f [5] (nc) */ nc4226 ,
		/* f [4] */ \ii06404|xy_net ,
		/* f [3] (nc) */ nc4227 ,
		/* f [2] (nc) */ nc4228 ,
		/* f [1] (nc) */ nc4229 ,
		/* f [0] (nc) */ nc4230 
	} ),
	. x ( ),
	. xy ( \ii06405|xy_net  )
);
defparam ii06405.mode = 1'b0;
defparam ii06405.config_data = 64'hffff0000ffff0000;
FG6X2 ii06395 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[14]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[12]|qx_net ,
		/* f [2] */ \ii06394|xy_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[15]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[13]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06395|xy_net  )
);
defparam ii06395.mode = 1'b0;
defparam ii06395.config_data = 64'h0000000000000010;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06408|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_fdma_waddr_r_reg[18]  (
	. di ( \ii06128|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[17].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[17].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[18] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[18] .CLKSRSEL = 1'b1;
LRAM64 ii06406 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4231 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net ,
		/* f [2] (nc) */ nc4232 ,
		/* f [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[2]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06406|xy_net  )
);
defparam ii06406.mode = 3'h0;
defparam ii06406.config_data = 64'h77ffffff77ffffff;
FG6X2 ii06396 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[28]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[30]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[32]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[31]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[29]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06396|xy_net  )
);
defparam ii06396.mode = 1'b0;
defparam ii06396.config_data = 64'hfffffffffffffffe;
FG6X2 ii06407 (
	. f ( {
		/* f [5] (nc) */ nc4233 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[0]_net ,
		/* f [3] (nc) */ nc4234 ,
		/* f [2] (nc) */ nc4235 ,
		/* f [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [0] (nc) */ nc4236 
	} ),
	. x ( ),
	. xy ( \ii06407|xy_net  )
);
defparam ii06407.mode = 1'b0;
defparam ii06407.config_data = 64'hccccffffccccffff;
FG6X2 ii06397 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[25]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[26]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[23]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[24]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[22]|qx_net ,
		/* f [0] */ \ii06396|xy_net 
	} ),
	. x ( ),
	. xy ( \ii06397|xy_net  )
);
defparam ii06397.mode = 1'b0;
defparam ii06397.config_data = 64'h0000000000000002;
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[6]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[4].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7] .CLKSRSEL = 1'b1;
LRAM64 ii06408 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4237 ,
		/* f [4] (nc) */ nc4238 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]|qx_net ,
		/* f [2] (nc) */ nc4239 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ,
		/* f [0] (nc) */ nc4240 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06408|xy_net  )
);
defparam ii06408.mode = 3'h0;
defparam ii06408.config_data = 64'h33ff33ff33ff33ff;
LRAM64 ii06398 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[35]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[38]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[33]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[34]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06398|xy_net  )
);
defparam ii06398.mode = 3'h0;
defparam ii06398.config_data = 64'h0000000000000001;
LRAM64 ii06410 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[11]_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[10]|qx_net ,
		/* f [3] (nc) */ nc4241 ,
		/* f [2] (nc) */ nc4242 ,
		/* f [1] (nc) */ nc4243 ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06410|xy_net  )
);
defparam ii06410.mode = 3'h0;
defparam ii06410.config_data = 64'h0000aaaa5555ffff;
FG6X2 ii06409 (
	. f ( {
		/* f [5] (nc) */ nc4244 ,
		/* f [4] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [3] (nc) */ nc4245 ,
		/* f [2] (nc) */ nc4246 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[9]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[10]_net 
	} ),
	. x ( ),
	. xy ( \ii06409|xy_net  )
);
defparam ii06409.mode = 1'b0;
defparam ii06409.config_data = 64'h3333555533335555;
FG6X2 ii06399 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[3]|qx_net ,
		/* f [4] (nc) */ nc4247 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[2]|qx_net ,
		/* f [2] (nc) */ nc4248 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[0]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_1_s_reg[1]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06399|xy_net  )
);
defparam ii06399.mode = 1'b0;
defparam ii06399.config_data = 64'h0000000000110011;
ADD_1BIT carry_32_ADD_10 (
	. a ( \carry_32_ADD_10.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[10]|qx_net  ),
	. ci ( \carry_32_ADD_9|co_net  ),
	. co ( \carry_32_ADD_10|co_net  ),
	. p ( \carry_32_ADD_10|p_net  ),
	. pb ( ),
	. s ( \carry_32_ADD_10|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]  (
	. di ( \carry_10_6__ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1] .CLKSRSEL = 1'b1;
FG6X2 ii06411 (
	. f ( {
		/* f [5] (nc) */ nc4249 ,
		/* f [4] (nc) */ nc4250 ,
		/* f [3] (nc) */ nc4251 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[11]|qx_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[12]_net 
	} ),
	. x ( ),
	. xy ( \ii06411|xy_net  )
);
defparam ii06411.mode = 1'b0;
defparam ii06411.config_data = 64'h1d1d1d1d1d1d1d1d;
ADD_1BIT carry_32_ADD_11 (
	. a ( \carry_32_ADD_11.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[11]|qx_net  ),
	. ci ( \carry_32_ADD_10|co_net  ),
	. co ( \carry_32_ADD_11|co_net  ),
	. p ( \carry_32_ADD_11|p_net  ),
	. pb ( ),
	. s ( \carry_32_ADD_11|s_net  )
);
FG6X2 ii06412 (
	. f ( {
		/* f [5] (nc) */ nc4252 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[12]|qx_net ,
		/* f [3] (nc) */ nc4253 ,
		/* f [2] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [1] (nc) */ nc4254 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[0]_net 
	} ),
	. x ( ),
	. xy ( \ii06412|xy_net  )
);
defparam ii06412.mode = 1'b0;
defparam ii06412.config_data = 64'h0505f5f50505f5f5;
EMBMUX5S4 C80R65emb5k_misc_1_u11_b_mux (
	. i0 ( \u_if_t_data7_reg[0]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_11 )
);
defparam C80R65emb5k_misc_1_u11_b_mux.SEL = 4'b0000;
ADD_1BIT carry_32_ADD_12 (
	. a ( \carry_32_ADD_12.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[12]|qx_net  ),
	. ci ( \carry_32_ADD_11|co_net  ),
	. co ( \carry_32_ADD_12|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_12|pb_net  ),
	. s ( \carry_32_ADD_12|s_net  )
);
REG2CKSR u_FDMA_fdma_rstart_locked_reg (
	. di ( \ii05958|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rstart_locked_reg.mclk1b  ),
	. qx ( \u_FDMA_fdma_rstart_locked_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rstart_locked_reg.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rstart_locked_reg.sr1  )
);
defparam u_FDMA_fdma_rstart_locked_reg.PRESET = 0;
defparam u_FDMA_fdma_rstart_locked_reg.CLKSRSEL = 1'b1;
LBUF \u_FDMA_axi_awaddr_reg[13].lbuf1  (
	. asr ( \u_FDMA_axi_awaddr_reg[13].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05784_dup|xy_net  ),
	. mclkb ( \u_FDMA_axi_awaddr_reg[13].mclk1b  ),
	. sclk ( \u_FDMA_axi_awaddr_reg[13].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_awaddr_reg[13].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_awaddr_reg[13].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_awaddr_reg[13].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[13].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_awaddr_reg[13].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[13].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_awaddr_reg[13].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[13].lbuf1 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii06413 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[1]_net ,
		/* f [4] (nc) */ nc4255 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[13]|qx_net ,
		/* f [2] (nc) */ nc4256 ,
		/* f [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [0] (nc) */ nc4257 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06413|xy_net  )
);
defparam ii06413.mode = 3'h0;
defparam ii06413.config_data = 64'h00cc00cc33ff33ff;
ADD_1BIT carry_32_ADD_13 (
	. a ( \carry_32_ADD_13.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[13]|qx_net  ),
	. ci ( \carry_32_ADD_12|co_net  ),
	. co ( \carry_32_ADD_13|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_13|pb_net  ),
	. s ( \carry_32_ADD_13|s_net  )
);
FG6X2 ii06414 (
	. f ( {
		/* f [5] (nc) */ nc4258 ,
		/* f [4] (nc) */ nc4259 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[2]_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[14]|qx_net ,
		/* f [0] (nc) */ nc4260 
	} ),
	. x ( ),
	. xy ( \ii06414|xy_net  )
);
defparam ii06414.mode = 1'b0;
defparam ii06414.config_data = 64'h303f303f303f303f;
ADD_1BIT carry_32_ADD_14 (
	. a ( \carry_32_ADD_14.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[14]|qx_net  ),
	. ci ( \carry_32_ADD_13|co_net  ),
	. co ( \carry_32_ADD_14|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_14|pb_net  ),
	. s ( \carry_32_ADD_14|s_net  )
);
LRAM64 ii06415 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4261 ,
		/* f [4] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [3] (nc) */ nc4262 ,
		/* f [2] (nc) */ nc4263 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[3]_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[15]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06415|xy_net  )
);
defparam ii06415.mode = 3'h0;
defparam ii06415.config_data = 64'h5555333355553333;
ADD_1BIT carry_32_ADD_15 (
	. a ( \carry_32_ADD_15.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[15]|qx_net  ),
	. ci ( \carry_32_ADD_14|co_net  ),
	. co ( \carry_32_ADD_15|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_15|pb_net  ),
	. s ( \carry_32_ADD_15|s_net  )
);
REG2CKSR \u_if_fdma_waddr_r_reg[20]  (
	. di ( \ii06131|xy_net  ),
	. mclk0b ( \u_if_fdma_waddr_r_reg[27].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_fdma_waddr_r_reg[20]|qx_net  ),
	. sclk0 ( \u_if_fdma_waddr_r_reg[27].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_fdma_waddr_r_reg[27].sr1  ),
	. sr1 ( )
);
defparam \u_if_fdma_waddr_r_reg[20] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[20] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_fdma_waddr_r_reg[19]  (
	. di ( \ii06130|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[17].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[17].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[17].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[19] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[19] .CLKSRSEL = 1'b1;
FG6X2 ii06416 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[16]|qx_net ,
		/* f [4] (nc) */ nc4264 ,
		/* f [3] (nc) */ nc4265 ,
		/* f [2] (nc) */ nc4266 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[4]_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net 
	} ),
	. x ( ),
	. xy ( \ii06416|xy_net  )
);
defparam ii06416.mode = 1'b0;
defparam ii06416.config_data = 64'h11111111bbbbbbbb;
ADD_1BIT carry_32_ADD_16 (
	. a ( \carry_32_ADD_16.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[16]|qx_net  ),
	. ci ( \C104R81_csi_logic|cin_net  ),
	. co ( \carry_32_ADD_16|co_net  ),
	. p ( \carry_32_ADD_16|p_net  ),
	. pb ( ),
	. s ( \carry_32_ADD_16|s_net  )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[0]  (
	. di ( \ii05780|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[0]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[0] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[0] .CLKSRSEL = 1'b0;
LRAM64 ii06417 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [3] (nc) */ nc4267 ,
		/* f [2] (nc) */ nc4268 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[5]_net ,
		/* f [0] (nc) */ nc4269 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06417|xy_net  )
);
defparam ii06417.mode = 3'h0;
defparam ii06417.config_data = 64'h00003333ffff3333;
ADD_1BIT carry_32_ADD_17 (
	. a ( \carry_32_ADD_17.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[17]|qx_net  ),
	. ci ( \carry_32_ADD_16|co_net  ),
	. co ( \carry_32_ADD_17|co_net  ),
	. p ( \carry_32_ADD_17|p_net  ),
	. pb ( ),
	. s ( \carry_32_ADD_17|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8]  (
	. di ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[7]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg1_reg[8] .CLKSRSEL = 1'b1;
LBUF \u_if_t_data1_reg[0].lbuf1  (
	. asr ( \u_if_t_data1_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data1_reg[0].mclk1b  ),
	. sclk ( \u_if_t_data1_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data1_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \u_if_t_data1_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_if_t_data1_reg[0].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data1_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_if_t_data1_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data1_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_t_data1_reg[0].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_t_data1_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06418 (
	. f ( {
		/* f [5] (nc) */ nc4270 ,
		/* f [4] (nc) */ nc4271 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[18]|qx_net ,
		/* f [2] (nc) */ nc4272 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[6]_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net 
	} ),
	. x ( ),
	. xy ( \ii06418|xy_net  )
);
defparam ii06418.mode = 1'b0;
defparam ii06418.config_data = 64'h11bb11bb11bb11bb;
ADD_1BIT carry_32_ADD_18 (
	. a ( \carry_32_ADD_18.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[18]|qx_net  ),
	. ci ( \carry_32_ADD_17|co_net  ),
	. co ( \carry_32_ADD_18|co_net  ),
	. p ( \carry_32_ADD_18|p_net  ),
	. pb ( ),
	. s ( \carry_32_ADD_18|s_net  )
);
FG6X2 ii06420 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[19]|qx_net ,
		/* f [4] (nc) */ nc4273 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[7]_net ,
		/* f [2] (nc) */ nc4274 ,
		/* f [1] (nc) */ nc4275 ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net 
	} ),
	. x ( ),
	. xy ( \ii06420|xy_net  )
);
defparam ii06420.mode = 1'b0;
defparam ii06420.config_data = 64'h00550055aaffaaff;
FG6X2 ii06419 (
	. f ( {
		/* f [5] (nc) */ nc4276 ,
		/* f [4] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[1]_net ,
		/* f [2] (nc) */ nc4277 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[0]|qx_net ,
		/* f [0] (nc) */ nc4278 
	} ),
	. x ( ),
	. xy ( \ii06419|xy_net  )
);
defparam ii06419.mode = 1'b0;
defparam ii06419.config_data = 64'h333300ff333300ff;
ADD_1BIT carry_32_ADD_19 (
	. a ( \carry_32_ADD_19.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[19]|qx_net  ),
	. ci ( \carry_32_ADD_18|co_net  ),
	. co ( \carry_32_ADD_19|co_net  ),
	. p ( \carry_32_ADD_19|p_net  ),
	. pb ( ),
	. s ( \carry_32_ADD_19|s_net  )
);
ADD_1BIT carry_32_ADD_20 (
	. a ( \carry_32_ADD_20.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[20]|qx_net  ),
	. ci ( \carry_32_ADD_19|co_net  ),
	. co ( \carry_32_ADD_20|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_20|pb_net  ),
	. s ( \carry_32_ADD_20|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]  (
	. di ( \carry_10_6__ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2] .CLKSRSEL = 1'b1;
LBUF \u_if_test_cnt_reg[4].lbuf1  (
	. asr ( \u_if_test_cnt_reg[4].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06242|xy_net  ),
	. mclkb ( \u_if_test_cnt_reg[4].mclk1b  ),
	. sclk ( \u_if_test_cnt_reg[4].sclk1  ),
	. sr ( )
);
defparam \u_if_test_cnt_reg[4].lbuf1 .CFG_SYNC = 1;
defparam \u_if_test_cnt_reg[4].lbuf1 .CFG_LAT = 0;
defparam \u_if_test_cnt_reg[4].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_test_cnt_reg[4].lbuf1 .CFG_INV = 0;
defparam \u_if_test_cnt_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_test_cnt_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_test_cnt_reg[4].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_test_cnt_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06421 (
	. f ( {
		/* f [5] (nc) */ nc4279 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[8]_net ,
		/* f [3] (nc) */ nc4280 ,
		/* f [2] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[20]|qx_net ,
		/* f [0] (nc) */ nc4281 
	} ),
	. x ( ),
	. xy ( \ii06421|xy_net  )
);
defparam ii06421.mode = 1'b0;
defparam ii06421.config_data = 64'h30303f3f30303f3f;
ADD_1BIT carry_32_ADD_21 (
	. a ( \carry_32_ADD_21.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[21]|qx_net  ),
	. ci ( \carry_32_ADD_20|co_net  ),
	. co ( \carry_32_ADD_21|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_21|pb_net  ),
	. s ( \carry_32_ADD_21|s_net  )
);
REG2CKSR led_ctrl_ins_tem_led_reg (
	. di ( \ii05665|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[16].mclk1b  ),
	. qx ( \led_ctrl_ins_tem_led_reg|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[16].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[16].sr1  )
);
defparam led_ctrl_ins_tem_led_reg.PRESET = 0;
defparam led_ctrl_ins_tem_led_reg.CLKSRSEL = 1'b1;
FG6X2 ii06422 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[9]_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[21]|qx_net ,
		/* f [3] (nc) */ nc4282 ,
		/* f [2] (nc) */ nc4283 ,
		/* f [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [0] (nc) */ nc4284 
	} ),
	. x ( ),
	. xy ( \ii06422|xy_net  )
);
defparam ii06422.mode = 1'b0;
defparam ii06422.config_data = 64'h0000cccc3333ffff;
ADD_1BIT carry_32_ADD_22 (
	. a ( \carry_32_ADD_22.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[22]|qx_net  ),
	. ci ( \carry_32_ADD_21|co_net  ),
	. co ( \carry_32_ADD_22|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_22|pb_net  ),
	. s ( \carry_32_ADD_22|s_net  )
);
FG6X2 ii06423 (
	. f ( {
		/* f [5] (nc) */ nc4285 ,
		/* f [4] (nc) */ nc4286 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[10]_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [1] (nc) */ nc4287 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[22]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06423|xy_net  )
);
defparam ii06423.mode = 1'b0;
defparam ii06423.config_data = 64'h505f505f505f505f;
ADD_1BIT carry_32_ADD_23 (
	. a ( \carry_32_ADD_23.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[23]|qx_net  ),
	. ci ( \carry_32_ADD_22|co_net  ),
	. co ( \carry_32_ADD_23|co_net  ),
	. p ( ),
	. pb ( \carry_32_ADD_23|pb_net  ),
	. s ( \carry_32_ADD_23|s_net  )
);
LBUF \u_FDMA_rburst_cnt_reg[4].lbuf1  (
	. asr ( \u_FDMA_rburst_cnt_reg[4].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06032|xy_net  ),
	. mclkb ( \u_FDMA_rburst_cnt_reg[4].mclk1b  ),
	. sclk ( \u_FDMA_rburst_cnt_reg[4].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_rburst_cnt_reg[4].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_rburst_cnt_reg[4].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_rburst_cnt_reg[4].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_rburst_cnt_reg[4].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_rburst_cnt_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_rburst_cnt_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_rburst_cnt_reg[4].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_rburst_cnt_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06424 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[11]_net ,
		/* f [4] (nc) */ nc4288 ,
		/* f [3] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [2] (nc) */ nc4289 ,
		/* f [1] (nc) */ nc4290 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[23]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06424|xy_net  )
);
defparam ii06424.mode = 1'b0;
defparam ii06424.config_data = 64'h5500550055ff55ff;
ADD_1BIT carry_32_ADD_24 (
	. a ( \carry_32_ADD_24.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[24]|qx_net  ),
	. ci ( \C104R82_csi_logic|cin_net  ),
	. co ( \carry_32_ADD_24|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_ADD_24|s_net  )
);
FG6X2 ii06425 (
	. f ( {
		/* f [5] (nc) */ nc4291 ,
		/* f [4] (nc) */ nc4292 ,
		/* f [3] (nc) */ nc4293 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d1|doa[12]_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[24]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net 
	} ),
	. x ( ),
	. xy ( \ii06425|xy_net  )
);
defparam ii06425.mode = 1'b0;
defparam ii06425.config_data = 64'h2727272727272727;
ADD_1BIT carry_32_ADD_25 (
	. a ( \carry_32_ADD_25.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[25]|qx_net  ),
	. ci ( \carry_32_ADD_24|co_net  ),
	. co ( \carry_32_ADD_25|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_ADD_25|s_net  )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[28].lbuf0 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_fdma_waddr_r_reg[21]  (
	. di ( \ii06132|xy_net  ),
	. mclk0b ( \u_if_fdma_waddr_r_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_fdma_waddr_r_reg[21]|qx_net  ),
	. sclk0 ( \u_if_fdma_waddr_r_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_fdma_waddr_r_reg[21].sr1  ),
	. sr1 ( )
);
defparam \u_if_fdma_waddr_r_reg[21] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[21] .CLKSRSEL = 1'b0;
FG6X2 ii06426 (
	. f ( {
		/* f [5] (nc) */ nc4294 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [2] (nc) */ nc4295 ,
		/* f [1] (nc) */ nc4296 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[0]_net 
	} ),
	. x ( ),
	. xy ( \ii06426|xy_net  )
);
defparam ii06426.mode = 1'b0;
defparam ii06426.config_data = 64'h0055ff550055ff55;
ADD_1BIT carry_32_ADD_26 (
	. a ( \carry_32_ADD_26.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[26]|qx_net  ),
	. ci ( \carry_32_ADD_25|co_net  ),
	. co ( \carry_32_ADD_26|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_ADD_26|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[10]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[1]  (
	. di ( \ii05861|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[1]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[1] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[1] .CLKSRSEL = 1'b0;
LBUF \led_ctrl_ins_ctrl_cnt_reg[15].lbuf1  (
	. asr ( \led_ctrl_ins_ctrl_cnt_reg[15].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \led_ctrl_ins_ctrl_cnt_reg[15].mclk1b  ),
	. sclk ( \led_ctrl_ins_ctrl_cnt_reg[15].sclk1  ),
	. sr ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[15].lbuf1 .CFG_SYNC = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[15].lbuf1 .CFG_LAT = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[15].lbuf1 .CFG_INV_SR = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[15].lbuf1 .CFG_INV = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[15].lbuf1 .CFG_HASCLK = 1'b1;
defparam \led_ctrl_ins_ctrl_cnt_reg[15].lbuf1 .CFG_INV_EN = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[15].lbuf1 .CFG_EN = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[15].lbuf1 .CFG_ALLOW_SR = 1'b1;
LRAM64 ii06427 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[26]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[1]_net ,
		/* f [3] (nc) */ nc4297 ,
		/* f [2] (nc) */ nc4298 ,
		/* f [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [0] (nc) */ nc4299 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06427|xy_net  )
);
defparam ii06427.mode = 3'h0;
defparam ii06427.config_data = 64'h00003333ccccffff;
ADD_1BIT carry_32_ADD_27 (
	. a ( \carry_32_ADD_27.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[27]|qx_net  ),
	. ci ( \carry_32_ADD_26|co_net  ),
	. co ( \carry_32_ADD_27|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_ADD_27|s_net  )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[56].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06428 (
	. f ( {
		/* f [5] (nc) */ nc4300 ,
		/* f [4] (nc) */ nc4301 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[2]_net ,
		/* f [2] (nc) */ nc4302 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[27]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net 
	} ),
	. x ( ),
	. xy ( \ii06428|xy_net  )
);
defparam ii06428.mode = 1'b0;
defparam ii06428.config_data = 64'h2277227722772277;
EMBMUX5S4 C80R65emb5k_misc_1_u10_b_mux (
	. i0 ( \u_if_t_data8_reg[7]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C80R65_c1r1_db_10 )
);
defparam C80R65emb5k_misc_1_u10_b_mux.SEL = 4'b0000;
ADD_1BIT carry_32_ADD_28 (
	. a ( \carry_32_ADD_28.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[28]|qx_net  ),
	. ci ( \carry_32_ADD_27|co_net  ),
	. co ( \carry_32_ADD_28|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_ADD_28|s_net  )
);
LBUF \u_if_t_data4_reg[7].lbuf1  (
	. asr ( \u_if_t_data4_reg[7].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data4_reg[7].mclk1b  ),
	. sclk ( \u_if_t_data4_reg[7].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data4_reg[7].lbuf1 .CFG_SYNC = 1;
defparam \u_if_t_data4_reg[7].lbuf1 .CFG_LAT = 0;
defparam \u_if_t_data4_reg[7].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data4_reg[7].lbuf1 .CFG_INV = 0;
defparam \u_if_t_data4_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data4_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_t_data4_reg[7].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_t_data4_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b0;
IOC_LVDS \io_led_2__inst.ioc_lvds_inst0  (
	. clken ( ),
	. d ( )
,
	. feclk ( ),
	. geclk0_up_il ( ),
	. geclk0_up_ol ( ),
	. oen ( ),
	. q ( )
,
	. rstn ( ),
	. rxd_dr ( ),
	. rxd_in ( \io_led_2__inst.id  ),
	. sclk ( ),
	. setn ( ),
	. shiftin0_il ( ),
	. shiftin0_ol ( ),
	. shiftin1_il ( ),
	. shiftin1_ol ( ),
	. shiftout0_il ( ),
	. shiftout0_ol ( ),
	. shiftout1_il ( ),
	. shiftout1_ol ( ),
	. ted_out ( \io_led_2__inst.f_oen  ),
	. test ( )
,
	. txd_out ( \io_led_2__inst.f_od  ),
	. update_b_il ( ),
	. update_b_ol ( ),
	. update_il ( ),
	. update_ol ( )
);
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_SLAVE_IN = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_SETN = 5'b00000;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_FCLK1_I_EN = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_GSCLK0_O_EN = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_FCLK_INV = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_OEN_SEL = 4'b1000;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_FASTIN = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_OEN_INV = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_GECLK0_O_EN = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_GEAR_OUT = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_FCLK0_RS_EN = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_DDR_OUT_REG = 0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_RSTN = 5'b00000;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_GSCLK1_I_EN = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_FCLK0_UPI_EN = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_TEST = 8'h0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_SCLK_INV = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_IN_EN = 2'h3;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_GECLK1_I_EN = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_FOUT_SEL = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_FCLK1_O_EN = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_FCLK0_OEN = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_DDR_OUT = 0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_DQS_CLK = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_CK_INV = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_DDR_IN_NREG_DFF = 0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_FCLK0_I_EN = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_OUT_SEL = 3'b001;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_ECLK_INV = 0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_CK_PAD_EN = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_DDR_IN_PREG_DFF = 0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_GSCLK1_O_EN = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_GEAR_IN = 8'h0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_FCLK0_UPO_EN = 1'b1;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_OFDBK = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_GSCLK0_I_EN = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_GECLK1_O_EN = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_GECLK0_I_EN = 1'b0;
defparam \io_led_2__inst.ioc_lvds_inst0 .CFG_FCLK0_O_EN = 1'b1;
FG6X2 ii06430 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [4] (nc) */ nc4303 ,
		/* f [3] (nc) */ nc4304 ,
		/* f [2] (nc) */ nc4305 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[1]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[2]_net 
	} ),
	. x ( ),
	. xy ( \ii06430|xy_net  )
);
defparam ii06430.mode = 1'b0;
defparam ii06430.config_data = 64'h3333333355555555;
FG6X2 ii06429 (
	. f ( {
		/* f [5] (nc) */ nc4306 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[28]|qx_net ,
		/* f [3] (nc) */ nc4307 ,
		/* f [2] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [1] (nc) */ nc4308 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[3]_net 
	} ),
	. x ( ),
	. xy ( \ii06429|xy_net  )
);
defparam ii06429.mode = 1'b0;
defparam ii06429.config_data = 64'h0505f5f50505f5f5;
ADD_1BIT carry_32_ADD_29 (
	. a ( \carry_32_ADD_29.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[29]|qx_net  ),
	. ci ( \carry_32_ADD_28|co_net  ),
	. co ( \carry_32_ADD_29|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_ADD_29|s_net  )
);
ADD_1BIT carry_32_ADD_30 (
	. a ( \carry_32_ADD_30.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[30]|qx_net  ),
	. ci ( \carry_32_ADD_29|co_net  ),
	. co ( \carry_32_ADD_30|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_ADD_30|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3]  (
	. di ( \carry_10_6__ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3] .CLKSRSEL = 1'b1;
FG6X2 ii06431 (
	. f ( {
		/* f [5] (nc) */ nc4309 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[29]|qx_net ,
		/* f [3] (nc) */ nc4310 ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[4]_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [0] (nc) */ nc4311 
	} ),
	. x ( ),
	. xy ( \ii06431|xy_net  )
);
defparam ii06431.mode = 1'b0;
defparam ii06431.config_data = 64'h0303cfcf0303cfcf;
CFG_NOTINV \carry_16_ADD_15.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[15]|qx_net  ),
	. o ( \carry_16_ADD_15.ainv  )
);
defparam \carry_16_ADD_15.notinv0 .SEL = 0;
ADD_1BIT carry_32_ADD_31 (
	. a ( \carry_32_ADD_31.ainv  ),
	. b ( \u_FDMA_axi_araddr_reg[31]|qx_net  ),
	. ci ( \carry_32_ADD_30|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_32_ADD_31|s_net  )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[6].lbuf0 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[25].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06432 (
	. f ( {
		/* f [5] (nc) */ nc4312 ,
		/* f [4] (nc) */ nc4313 ,
		/* f [3] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [2] (nc) */ nc4314 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[5]_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[30]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06432|xy_net  )
);
defparam ii06432.mode = 1'b0;
defparam ii06432.config_data = 64'h5533553355335533;
FG6X2 ii06433 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [4] (nc) */ nc4315 ,
		/* f [3] (nc) */ nc4316 ,
		/* f [2] (nc) */ nc4317 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[6]_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[31]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06433|xy_net  )
);
defparam ii06433.mode = 1'b0;
defparam ii06433.config_data = 64'h5555555533333333;
FG6X2 ii06434 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [4] (nc) */ nc4318 ,
		/* f [3] (nc) */ nc4319 ,
		/* f [2] (nc) */ nc4320 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[32]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[7]_net 
	} ),
	. x ( ),
	. xy ( \ii06434|xy_net  )
);
defparam ii06434.mode = 1'b0;
defparam ii06434.config_data = 64'h3333333355555555;
FG6X2 ii06435 (
	. f ( {
		/* f [5] (nc) */ nc4321 ,
		/* f [4] (nc) */ nc4322 ,
		/* f [3] (nc) */ nc4323 ,
		/* f [2] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[8]_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[33]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06435|xy_net  )
);
defparam ii06435.mode = 1'b0;
defparam ii06435.config_data = 64'h5353535353535353;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1 .CFG_INV_EN = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg2_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[63].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_fdma_waddr_r_reg[22]  (
	. di ( \ii06133|xy_net  ),
	. mclk0b ( \u_if_fdma_waddr_r_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_fdma_waddr_r_reg[22]|qx_net  ),
	. sclk0 ( \u_if_fdma_waddr_r_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_fdma_waddr_r_reg[21].sr1  ),
	. sr1 ( )
);
defparam \u_if_fdma_waddr_r_reg[22] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[22] .CLKSRSEL = 1'b0;
FG6X2 ii06436 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [4] (nc) */ nc4324 ,
		/* f [3] (nc) */ nc4325 ,
		/* f [2] (nc) */ nc4326 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[9]_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06436|xy_net  )
);
defparam ii06436.mode = 1'b0;
defparam ii06436.config_data = 64'h5555555533333333;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[11]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[76].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[11] .CLKSRSEL = 1'b0;
LBUF \u_FDMA_axi_awaddr_reg[30].lbuf0  (
	. asr ( \u_FDMA_axi_awaddr_reg[30].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05784|xy_net  ),
	. mclkb ( \u_FDMA_axi_awaddr_reg[30].mclk1b  ),
	. sclk ( \u_FDMA_axi_awaddr_reg[30].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_awaddr_reg[30].lbuf0 .CFG_SYNC = 1;
defparam \u_FDMA_axi_awaddr_reg[30].lbuf0 .CFG_LAT = 0;
defparam \u_FDMA_axi_awaddr_reg[30].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[30].lbuf0 .CFG_INV = 0;
defparam \u_FDMA_axi_awaddr_reg[30].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[30].lbuf0 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_awaddr_reg[30].lbuf0 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[30].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_axi_awaddr_reg[2]  (
	. di ( \ii05872|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[3].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[3].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[2] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[2] .CLKSRSEL = 1'b1;
FG6X2 ii06437 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[10]_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [3] (nc) */ nc4327 ,
		/* f [2] (nc) */ nc4328 ,
		/* f [1] (nc) */ nc4329 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[35]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06437|xy_net  )
);
defparam ii06437.mode = 1'b0;
defparam ii06437.config_data = 64'h555500005555ffff;
FG6X2 ii06438 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[36]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[11]_net ,
		/* f [3] (nc) */ nc4330 ,
		/* f [2] (nc) */ nc4331 ,
		/* f [1] (nc) */ nc4332 ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net 
	} ),
	. x ( ),
	. xy ( \ii06438|xy_net  )
);
defparam ii06438.mode = 1'b0;
defparam ii06438.config_data = 64'h00005555aaaaffff;
FG6X2 ii06440 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[2]|qx_net ,
		/* f [4] (nc) */ nc4333 ,
		/* f [3] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [2] (nc) */ nc4334 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[3]_net ,
		/* f [0] (nc) */ nc4335 
	} ),
	. x ( ),
	. xy ( \ii06440|xy_net  )
);
defparam ii06440.mode = 1'b0;
defparam ii06440.config_data = 64'h00330033ff33ff33;
LRAM64 ii06439 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[37]|qx_net ,
		/* f [4] (nc) */ nc4336 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d2|doa[12]_net ,
		/* f [2] (nc) */ nc4337 ,
		/* f [1] (nc) */ nc4338 ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06439|xy_net  )
);
defparam ii06439.mode = 3'h0;
defparam ii06439.config_data = 64'h00550055aaffaaff;
CFG_NOTINV \carry_32_4__ADD_15.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_15.ainv  )
);
defparam \carry_32_4__ADD_15.notinv0 .SEL = 1;
ADD_1BIT carry_8_3__ADD_0 (
	. a ( \carry_8_3__ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C84R34_csi_logic|cin_net  ),
	. co ( \carry_8_3__ADD_0|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]  (
	. di ( \carry_10_6__ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_rfdma_cnt_reg[3].lbuf1  (
	. asr ( \u_FDMA_rfdma_cnt_reg[3].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05889|xy_net  ),
	. mclkb ( \u_FDMA_rfdma_cnt_reg[3].mclk1b  ),
	. sclk ( \u_FDMA_rfdma_cnt_reg[3].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_rfdma_cnt_reg[3].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_rfdma_cnt_reg[3].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_rfdma_cnt_reg[3].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[3].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_rfdma_cnt_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_rfdma_cnt_reg[3].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_rfdma_cnt_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06441 (
	. f ( {
		/* f [5] (nc) */ nc4339 ,
		/* f [4] (nc) */ nc4340 ,
		/* f [3] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[4]_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[3]|qx_net ,
		/* f [0] (nc) */ nc4341 
	} ),
	. x ( ),
	. xy ( \ii06441|xy_net  )
);
defparam ii06441.mode = 1'b0;
defparam ii06441.config_data = 64'h330f330f330f330f;
CFGINV C96R79_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C96R79_altinv|o_net  )
);
defparam C96R79_altinv.SEL = 0;
EMBMUX5S4 C102R65emb5k_misc_1_u9_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[24]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_9 )
);
defparam C102R65emb5k_misc_1_u9_b_mux.SEL = 4'b0000;
ADD_1BIT carry_8_3__ADD_1 (
	. a ( \carry_8_3__ADD_1.ainv  ),
	. b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]|qx_net  ),
	. ci ( \carry_8_3__ADD_0|co_net  ),
	. co ( \carry_8_3__ADD_1|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_3__ADD_1|s_net  )
);
FG6X2 ii06442 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[5]_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[4]|qx_net ,
		/* f [3] (nc) */ nc4342 ,
		/* f [2] (nc) */ nc4343 ,
		/* f [1] (nc) */ nc4344 ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net 
	} ),
	. x ( ),
	. xy ( \ii06442|xy_net  )
);
defparam ii06442.mode = 1'b0;
defparam ii06442.config_data = 64'h0000aaaa5555ffff;
ADD_1BIT carry_8_3__ADD_2 (
	. a ( \carry_8_3__ADD_2.ainv  ),
	. b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]|qx_net  ),
	. ci ( \carry_8_3__ADD_1|co_net  ),
	. co ( \carry_8_3__ADD_2|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_3__ADD_2|s_net  )
);
FG6X2 ii06443 (
	. f ( {
		/* f [5] (nc) */ nc4345 ,
		/* f [4] (nc) */ nc4346 ,
		/* f [3] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [2] (nc) */ nc4347 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[6]_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[5]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06443|xy_net  )
);
defparam ii06443.mode = 1'b0;
defparam ii06443.config_data = 64'h5533553355335533;
ADD_1BIT carry_8_3__ADD_3 (
	. a ( \carry_8_3__ADD_3.ainv  ),
	. b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]|qx_net  ),
	. ci ( \carry_8_3__ADD_2|co_net  ),
	. co ( \carry_8_3__ADD_3|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_3__ADD_3|s_net  )
);
FG6X2 ii06444 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[7]_net ,
		/* f [3] (nc) */ nc4348 ,
		/* f [2] (nc) */ nc4349 ,
		/* f [1] (nc) */ nc4350 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[6]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06444|xy_net  )
);
defparam ii06444.mode = 1'b0;
defparam ii06444.config_data = 64'h555555550000ffff;
ADD_1BIT carry_8_3__ADD_4 (
	. a ( \carry_8_3__ADD_4.ainv  ),
	. b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net  ),
	. ci ( \carry_8_3__ADD_3|co_net  ),
	. co ( \carry_8_3__ADD_4|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_3__ADD_4|s_net  )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06408|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[17].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06445 (
	. f ( {
		/* f [5] (nc) */ nc4351 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[8]_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[7]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [1] (nc) */ nc4352 ,
		/* f [0] (nc) */ nc4353 
	} ),
	. x ( ),
	. xy ( \ii06445|xy_net  )
);
defparam ii06445.mode = 1'b0;
defparam ii06445.config_data = 64'h00f00fff00f00fff;
ADD_1BIT carry_8_3__ADD_5 (
	. a ( \carry_8_3__ADD_5.ainv  ),
	. b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]|qx_net  ),
	. ci ( \carry_8_3__ADD_4|co_net  ),
	. co ( \carry_8_3__ADD_5|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_3__ADD_5|s_net  )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].lbuf0 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].lbuf0 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_fdma_waddr_r_reg[23]  (
	. di ( \ii06135|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[23].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[23]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[23].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[23] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[23] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_axi_araddr_reg[25].lbuf1  (
	. asr ( \u_FDMA_axi_araddr_reg[25].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05674|xy_net  ),
	. mclkb ( \u_FDMA_axi_araddr_reg[25].mclk1b  ),
	. sclk ( \u_FDMA_axi_araddr_reg[25].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_araddr_reg[25].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_araddr_reg[25].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_araddr_reg[25].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_araddr_reg[25].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_araddr_reg[25].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_araddr_reg[25].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_araddr_reg[25].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_araddr_reg[25].lbuf1 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii06446 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_genblk1_u_memory_ram_d0|doa[9]_net ,
		/* f [3] (nc) */ nc4354 ,
		/* f [2] (nc) */ nc4355 ,
		/* f [1] (nc) */ nc4356 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[8]|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06446|xy_net  )
);
defparam ii06446.mode = 3'h0;
defparam ii06446.config_data = 64'h555555550000ffff;
ADD_1BIT carry_8_3__ADD_6 (
	. a ( \carry_8_3__ADD_6.ainv  ),
	. b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net  ),
	. ci ( \carry_8_3__ADD_5|co_net  ),
	. co ( \carry_8_3__ADD_6|co_net  ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_3__ADD_6|s_net  )
);
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[12]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[3]  (
	. di ( \ii05875|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[3].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[3].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[3] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[3] .CLKSRSEL = 1'b1;
CVLVDS \io_led_3__inst.cvlvds_inst0  (
	. PAD0 ( led[2] ),
	. PAD1 ( led[3] ),
	. RXD0 ( \io_led_2__inst.id  ),
	. RXD1 ( \io_led_3__inst.id  ),
	. TED0 ( \io_led_2__inst.f_oen  ),
	. TED1 ( \io_led_3__inst.f_oen  ),
	. TXD0 ( \io_led_2__inst.f_od  ),
	. TXD1 ( \io_led_3__inst.f_od  ),
	. term_en ( )
);
defparam \io_led_3__inst.cvlvds_inst0 .NS_LV_0 = 3;
defparam \io_led_3__inst.cvlvds_inst0 .CML_TX_EN = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .NS_LV_1 = 3;
defparam \io_led_3__inst.cvlvds_inst0 .LDR = 3'h0;
defparam \io_led_3__inst.cvlvds_inst0 .TMDS_TX_EN = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .TERM_CML_EN = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .OUT_DEL_EN_0 = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .RX_DIG_EN_0 = 0;
defparam \io_led_3__inst.cvlvds_inst0 .OUT_DEL_EN_1 = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .LVDS_TX_EN = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .RX_DIG_EN_1 = 0;
defparam \io_led_3__inst.cvlvds_inst0 .TD = 3'h0;
defparam \io_led_3__inst.cvlvds_inst0 .TERM_DIFF_EN = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .IN_DEL_0 = 4'h0;
defparam \io_led_3__inst.cvlvds_inst0 .VPCI_EN_0 = 0;
defparam \io_led_3__inst.cvlvds_inst0 .OUT_DEL_0 = 4'h0;
defparam \io_led_3__inst.cvlvds_inst0 .NDR_0 = 15;
defparam \io_led_3__inst.cvlvds_inst0 .IN_DEL_1 = 4'h0;
defparam \io_led_3__inst.cvlvds_inst0 .LVPECL_TX_EN = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .VPCI_EN_1 = 0;
defparam \io_led_3__inst.cvlvds_inst0 .RX_LVDS_EN = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .OUT_DEL_1 = 4'h0;
defparam \io_led_3__inst.cvlvds_inst0 .NDR_1 = 15;
defparam \io_led_3__inst.cvlvds_inst0 .DYN_TERM_EN = 1;
defparam \io_led_3__inst.cvlvds_inst0 .IN_DEL_EN_0 = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .KEEP_0 = 0;
defparam \io_led_3__inst.cvlvds_inst0 .PDR_0 = 15;
defparam \io_led_3__inst.cvlvds_inst0 .CMFB_TX_EN = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .IN_DEL_EN_1 = 1'b0;
defparam \io_led_3__inst.cvlvds_inst0 .KEEP_1 = 0;
defparam \io_led_3__inst.cvlvds_inst0 .PDR_1 = 15;
FG6X2 ii06447 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net ,
		/* f [4] (nc) */ nc4357 ,
		/* f [3] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [2] (nc) */ nc4358 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06447|xy_net  )
);
defparam ii06447.mode = 1'b0;
defparam ii06447.config_data = 64'h77ff77ffffffffff;
ADD_1BIT carry_8_3__ADD_7 (
	. a ( \carry_8_3__ADD_7.ainv  ),
	. b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]|qx_net  ),
	. ci ( \carry_8_3__ADD_6|co_net  ),
	. co ( ),
	. p ( ),
	. pb ( ),
	. s ( \carry_8_3__ADD_7|s_net  )
);
LRAM64 ii06448 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[0]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [3] (nc) */ nc4359 ,
		/* f [2] (nc) */ nc4360 ,
		/* f [1] (nc) */ nc4361 ,
		/* f [0] (nc) */ nc4362 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06448|xy_net  )
);
defparam ii06448.mode = 3'h0;
defparam ii06448.config_data = 64'hffff0000ffffffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].lbuf0  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].lbuf0 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].lbuf0 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].lbuf0 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].lbuf0 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].lbuf0 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[8].lbuf0 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06450 (
	. f ( {
		/* f [5] (nc) */ nc4363 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ,
		/* f [3] (nc) */ nc4364 ,
		/* f [2] (nc) */ nc4365 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[9]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net 
	} ),
	. x ( ),
	. xy ( \ii06450|xy_net  )
);
defparam ii06450.mode = 1'b0;
defparam ii06450.config_data = 64'h2222777722227777;
FG6X2 ii06449 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3]|qx_net ,
		/* f [4] (nc) */ nc4366 ,
		/* f [3] (nc) */ nc4367 ,
		/* f [2] (nc) */ nc4368 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[0]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[1]_net 
	} ),
	. x ( ),
	. xy ( \ii06449|xy_net  )
);
defparam ii06449.mode = 1'b0;
defparam ii06449.config_data = 64'h77777777ffffffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5]  (
	. di ( \carry_10_6__ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5] .CLKSRSEL = 1'b1;
LRAM64 ii06451 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [4] (nc) */ nc4369 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10]|qx_net ,
		/* f [2] (nc) */ nc4370 ,
		/* f [1] (nc) */ nc4371 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg|qx_net 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06451|xy_net  )
);
defparam ii06451.mode = 3'h0;
defparam ii06451.config_data = 64'h00ff00ff55555555;
LBUF \u_FDMA_fdma_rleft_cnt_reg[3].lbuf1  (
	. asr ( \u_FDMA_fdma_rleft_cnt_reg[3].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05889|xy_net  ),
	. mclkb ( \u_FDMA_fdma_rleft_cnt_reg[3].mclk1b  ),
	. sclk ( \u_FDMA_fdma_rleft_cnt_reg[3].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[3].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_fdma_rleft_cnt_reg[3].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[3].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_fdma_rleft_cnt_reg[3].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_fdma_rleft_cnt_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[3].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_fdma_rleft_cnt_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b0;
FG6X2 ii06452 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[0]|qx_net ,
		/* f [4] (nc) */ nc4372 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[1]|qx_net ,
		/* f [2] (nc) */ nc4373 ,
		/* f [1] (nc) */ nc4374 ,
		/* f [0] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net 
	} ),
	. x ( ),
	. xy ( \ii06452|xy_net  )
);
defparam ii06452.mode = 1'b0;
defparam ii06452.config_data = 64'h00550055aaffaaff;
LRAM64 ii06453 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[1]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[2]|qx_net ,
		/* f [2] (nc) */ nc4375 ,
		/* f [1] (nc) */ nc4376 ,
		/* f [0] (nc) */ nc4377 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06453|xy_net  )
);
defparam ii06453.mode = 3'h0;
defparam ii06453.config_data = 64'h000000ffffff00ff;
FG6X2 ii06454 (
	. f ( {
		/* f [5] (nc) */ nc4378 ,
		/* f [4] (nc) */ nc4379 ,
		/* f [3] (nc) */ nc4380 ,
		/* f [2] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[3]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06454|xy_net  )
);
defparam ii06454.mode = 1'b0;
defparam ii06454.config_data = 64'h3535353535353535;
REG2CKSR \u_if_t_data2_reg[0]  (
	. di ( \ii06172|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[0].mclk1b  ),
	. qx ( \u_if_t_data2_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[0].sr1  )
);
defparam \u_if_t_data2_reg[0] .PRESET = 0;
defparam \u_if_t_data2_reg[0] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_wburst_len_reg[1].lbuf1  (
	. asr ( \u_FDMA_wburst_len_reg[1].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06085|xy_net  ),
	. mclkb ( \u_FDMA_wburst_len_reg[1].mclk1b  ),
	. sclk ( \u_FDMA_wburst_len_reg[1].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_wburst_len_reg[1].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_wburst_len_reg[1].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_wburst_len_reg[1].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_wburst_len_reg[1].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_wburst_len_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_wburst_len_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_wburst_len_reg[1].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_wburst_len_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii06455 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4381 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[3]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[4]|qx_net ,
		/* f [2] (nc) */ nc4382 ,
		/* f [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [0] (nc) */ nc4383 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06455|xy_net  )
);
defparam ii06455.mode = 3'h0;
defparam ii06455.config_data = 64'h0033ccff0033ccff;
REG2CKSR \u_if_fdma_waddr_r_reg[24]  (
	. di ( \ii06136|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[24].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[24]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[24].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[24] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[24] .CLKSRSEL = 1'b1;
FG6X2 ii06456 (
	. f ( {
		/* f [5] (nc) */ nc4384 ,
		/* f [4] (nc) */ nc4385 ,
		/* f [3] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [2] (nc) */ nc4386 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[5]|qx_net ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[4]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06456|xy_net  )
);
defparam ii06456.mode = 1'b0;
defparam ii06456.config_data = 64'h5533553355335533;
CFG_NOTINV \carry_11_8__ADD_4.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[4]|qx_net  ),
	. o ( \carry_11_8__ADD_4.ainv  )
);
defparam \carry_11_8__ADD_4.notinv0 .SEL = 1;
CFG_NOTINV \carry_16_5__ADD_2.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[2]|qx_net  ),
	. o ( \carry_16_5__ADD_2.ainv  )
);
defparam \carry_16_5__ADD_2.notinv0 .SEL = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[13]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[13] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[20].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[4]  (
	. di ( \ii05876|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[4]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[4].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[4] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[4] .CLKSRSEL = 1'b0;
LRAM64 ii06457 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[5]|qx_net ,
		/* f [4] (nc) */ nc4387 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[6]|qx_net ,
		/* f [2] (nc) */ nc4388 ,
		/* f [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [0] (nc) */ nc4389 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06457|xy_net  )
);
defparam ii06457.mode = 3'h0;
defparam ii06457.config_data = 64'h00330033ccffccff;
EMBMUX5S4 C102R65emb5k_misc_1_u8_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[23]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_8 )
);
defparam C102R65emb5k_misc_1_u8_b_mux.SEL = 4'b0000;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[10]  (
	. di ( \ii05940|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[10] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[10] .CLKSRSEL = 1'b1;
FG6X2 ii06458 (
	. f ( {
		/* f [5] (nc) */ nc4390 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[6]|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[7]|qx_net ,
		/* f [1] (nc) */ nc4391 ,
		/* f [0] (nc) */ nc4392 
	} ),
	. x ( ),
	. xy ( \ii06458|xy_net  )
);
defparam ii06458.mode = 1'b0;
defparam ii06458.config_data = 64'h000fff0f000fff0f;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06488|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06460 (
	. f ( {
		/* f [5] (nc) */ nc4393 ,
		/* f [4] (nc) */ nc4394 ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[9]|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [1] (nc) */ nc4395 ,
		/* f [0] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[8]|qx_net 
	} ),
	. x ( ),
	. xy ( \ii06460|xy_net  )
);
defparam ii06460.mode = 1'b0;
defparam ii06460.config_data = 64'h505f505f505f505f;
LRAM64 ii06459 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[7]|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_waddr_reg[8]|qx_net ,
		/* f [3] (nc) */ nc4396 ,
		/* f [2] (nc) */ nc4397 ,
		/* f [1] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_shift_net ,
		/* f [0] (nc) */ nc4398 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06459|xy_net  )
);
defparam ii06459.mode = 3'h0;
defparam ii06459.config_data = 64'h00003333ccccffff;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]  (
	. di ( \carry_10_6__ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0]  (
	. di ( \ii06304|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[0] .CLKSRSEL = 1'b1;
LBUF \u_if_rst_cnt_reg[8].lbuf0  (
	. asr ( \u_if_rst_cnt_reg[8].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06148|xy_net  ),
	. mclkb ( \u_if_rst_cnt_reg[8].mclk1b  ),
	. sclk ( \u_if_rst_cnt_reg[8].sclk1  ),
	. sr ( )
);
defparam \u_if_rst_cnt_reg[8].lbuf0 .CFG_SYNC = 1;
defparam \u_if_rst_cnt_reg[8].lbuf0 .CFG_LAT = 0;
defparam \u_if_rst_cnt_reg[8].lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_if_rst_cnt_reg[8].lbuf0 .CFG_INV = 0;
defparam \u_if_rst_cnt_reg[8].lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_if_rst_cnt_reg[8].lbuf0 .CFG_INV_EN = 0;
defparam \u_if_rst_cnt_reg[8].lbuf0 .CFG_EN = 1'b1;
defparam \u_if_rst_cnt_reg[8].lbuf0 .CFG_ALLOW_SR = 1'b0;
LRAM64 ii06461 (
	. di0 ( ),
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_trig_out_reg|qx_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_trigger_d_reg|qx_net ,
		/* f [1] (nc) */ nc4399 ,
		/* f [0] (nc) */ nc4400 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06461|xy_net  )
);
defparam ii06461.mode = 3'h0;
defparam ii06461.config_data = 64'h0000ffff0000f0ff;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06447|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_offset_data_reg1_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[80].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[79].lbuf1 .CFG_ALLOW_SR = 1'b0;
CFG_NOTINV \carry_10_6__ADD_4.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_6__ADD_4.ainv  )
);
defparam \carry_10_6__ADD_4.notinv0 .SEL = 1;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[0]  (
	. di ( \ii05959|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[0].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[0].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[0] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[0] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_7__ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_7__ADD_3.ainv  )
);
defparam \carry_11_7__ADD_3.notinv0 .SEL = 1;
CFG_NOTINV \carry_11_ADD_10.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_10.ainv  )
);
defparam \carry_11_ADD_10.notinv0 .SEL = 1;
REG2CKSR \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]  (
	. di ( \ii05593|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].mclk1b  ),
	. qx ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sr1  )
);
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0] .PRESET = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[0] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[31].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_t_data2_reg[1]  (
	. di ( \ii06173|xy_net  ),
	. mclk0b ( \u_if_t_data2_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data2_reg[1]|qx_net  ),
	. sclk0 ( \u_if_t_data2_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data2_reg[1].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data2_reg[1] .PRESET = 0;
defparam \u_if_t_data2_reg[1] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_rfdma_cnt_reg[10]  (
	. di ( \ii06053|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[10]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[10].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[10] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[10] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_fdma_waddr_r_reg[25]  (
	. di ( \ii06137|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[25].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[25]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[25].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[25] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[25] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[14]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[5]  (
	. di ( \ii05877|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[5]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[4].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[5] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[5] .CLKSRSEL = 1'b0;
LBUF \u_FDMA_axi_araddr_reg[2].lbuf1  (
	. asr ( \u_FDMA_axi_araddr_reg[2].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05674|xy_net  ),
	. mclkb ( \u_FDMA_axi_araddr_reg[2].mclk1b  ),
	. sclk ( \u_FDMA_axi_araddr_reg[2].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_araddr_reg[2].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_araddr_reg[2].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_araddr_reg[2].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_araddr_reg[2].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_araddr_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_araddr_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_araddr_reg[2].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_araddr_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[11]  (
	. di ( \ii05941|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[3].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[11] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]  (
	. di ( \carry_10_6__ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[5].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[7] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06408|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[34].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1]  (
	. di ( \ii06326|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[1] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[37].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[1]  (
	. di ( \ii06017|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[1] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[1] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_ADD_24.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_24.ainv  )
);
defparam \carry_32_ADD_24.notinv0 .SEL = 1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[0]  (
	. di ( \ii05624|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[24].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[0]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[0] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[0] .CLKSRSEL = 1'b1;
BASIC_IO \io_jtag_tck_inst.basic_io_inst0  (
	. PAD ( jtag_tck ),
	. f_od ( \io_jtag_tck_inst.f_od  ),
	. f_oen ( \io_jtag_tck_inst.f_oen  ),
	. id ( \io_jtag_tck_inst.id  )
);
defparam \io_jtag_tck_inst.basic_io_inst0 .VPCI_EN = 0;
defparam \io_jtag_tck_inst.basic_io_inst0 .CFG_OEN_SEL = 0;
defparam \io_jtag_tck_inst.basic_io_inst0 .CFG_KEEP = 0;
defparam \io_jtag_tck_inst.basic_io_inst0 .CFG_PDR = 0;
defparam \io_jtag_tck_inst.basic_io_inst0 .CFG_NS_LV = 3;
defparam \io_jtag_tck_inst.basic_io_inst0 .CFG_RX_DIG_EN = 1;
defparam \io_jtag_tck_inst.basic_io_inst0 .CFG_OUT_SEL = 0;
defparam \io_jtag_tck_inst.basic_io_inst0 .CFG_NDR = 0;
EMBMUX5S4 C102R65emb5k_misc_1_u7_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[22]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_7 )
);
defparam C102R65emb5k_misc_1_u7_b_mux.SEL = 4'b0000;
REG2CKSR \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]  (
	. di ( \carry_8_3__ADD_1|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].mclk1b  ),
	. qx ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sr1  )
);
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1] .PRESET = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data2_reg[2]  (
	. di ( \ii06174|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data5_reg[6].mclk1b  ),
	. qx ( \u_if_t_data2_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data5_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data5_reg[6].sr1  )
);
defparam \u_if_t_data2_reg[2] .PRESET = 0;
defparam \u_if_t_data2_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rfdma_cnt_reg[11]  (
	. di ( \ii06055|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[10].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[11] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[11] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_fdma_waddr_r_reg[26]  (
	. di ( \ii06138|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[25].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[26]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[25].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[25].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[26] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[26] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[15]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[15] .CLKSRSEL = 1'b1;
LBUF \u_if_t_data8_reg[6].lbuf1  (
	. asr ( \u_if_t_data8_reg[6].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data8_reg[6].mclk1b  ),
	. sclk ( \u_if_t_data8_reg[6].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data8_reg[6].lbuf1 .CFG_SYNC = 1;
defparam \u_if_t_data8_reg[6].lbuf1 .CFG_LAT = 0;
defparam \u_if_t_data8_reg[6].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data8_reg[6].lbuf1 .CFG_INV = 0;
defparam \u_if_t_data8_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data8_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_t_data8_reg[6].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_t_data8_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_axi_awaddr_reg[6]  (
	. di ( \ii05878|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[6]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[4].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[6] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[6] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[12]  (
	. di ( \ii05942|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[12].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[12].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[12] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[12] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06449|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[2].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]  (
	. di ( \carry_10_6__ADD_8|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2]  (
	. di ( \ii06348|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[37].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[2] .CLKSRSEL = 1'b1;
LBUF \u_if_t_data2_reg[7].lbuf1  (
	. asr ( \u_if_t_data2_reg[7].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data2_reg[7].mclk1b  ),
	. sclk ( \u_if_t_data2_reg[7].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data2_reg[7].lbuf1 .CFG_SYNC = 1;
defparam \u_if_t_data2_reg[7].lbuf1 .CFG_LAT = 0;
defparam \u_if_t_data2_reg[7].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data2_reg[7].lbuf1 .CFG_INV = 0;
defparam \u_if_t_data2_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data2_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_t_data2_reg[7].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_t_data2_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[36].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \u_FDMA_wburst_cnt_reg[4].lbuf1  (
	. asr ( \u_FDMA_wburst_cnt_reg[4].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06072|xy_net  ),
	. mclkb ( \u_FDMA_wburst_cnt_reg[4].mclk1b  ),
	. sclk ( \u_FDMA_wburst_cnt_reg[4].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_wburst_cnt_reg[4].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_wburst_cnt_reg[4].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_wburst_cnt_reg[4].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_wburst_cnt_reg[4].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_wburst_cnt_reg[4].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_wburst_cnt_reg[4].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_wburst_cnt_reg[4].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_wburst_cnt_reg[4].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[2]  (
	. di ( \ii06018|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[2] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[1]  (
	. di ( \ii05643|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[24].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[1]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[1] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[1] .CLKSRSEL = 1'b1;
REG2CKSR \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]  (
	. di ( \carry_8_3__ADD_2|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].mclk1b  ),
	. qx ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sr1  )
);
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2] .PRESET = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data2_reg[3]  (
	. di ( \ii06175|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data6_reg[6].mclk1b  ),
	. qx ( \u_if_t_data2_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data6_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data6_reg[6].sr1  )
);
defparam \u_if_t_data2_reg[3] .PRESET = 0;
defparam \u_if_t_data2_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rfdma_cnt_reg[12]  (
	. di ( \ii06057|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[12]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[3].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[12] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[12] .CLKSRSEL = 1'b1;
REG2CKSR u_FDMA_axi_wstart_locked_r1_reg (
	. di ( \u_FDMA_axi_wstart_locked_reg|qx_net  ),
	. mclk0b ( \u_FDMA_axi_wstart_locked_r1_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_wstart_locked_r1_reg|qx_net  ),
	. sclk0 ( \u_FDMA_axi_wstart_locked_r1_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_wstart_locked_r1_reg.sr1  ),
	. sr1 ( )
);
defparam u_FDMA_axi_wstart_locked_r1_reg.PRESET = 0;
defparam u_FDMA_axi_wstart_locked_r1_reg.CLKSRSEL = 1'b0;
REG2CKSR \u_if_fdma_waddr_r_reg[27]  (
	. di ( \ii06140|xy_net  ),
	. mclk0b ( \u_if_fdma_waddr_r_reg[27].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_fdma_waddr_r_reg[27]|qx_net  ),
	. sclk0 ( \u_if_fdma_waddr_r_reg[27].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_fdma_waddr_r_reg[27].sr1  ),
	. sr1 ( )
);
defparam \u_if_fdma_waddr_r_reg[27] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[27] .CLKSRSEL = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16]  (
	. di ( \PCKRTINSERT_C106R75_lut_2|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[16] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[7]  (
	. di ( \ii05879|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[4].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[7]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[4].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[4].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[7] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[7] .CLKSRSEL = 1'b0;
FG6X2 ii06487 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[0]|qx_net ,
		/* f [4] (nc) */ nc4401 ,
		/* f [3] (nc) */ nc4402 ,
		/* f [2] (nc) */ nc4403 ,
		/* f [1] (nc) */ nc4404 ,
		/* f [0] (nc) */ nc4405 
	} ),
	. x ( ),
	. xy ( \ii06487|xy_net  )
);
defparam ii06487.mode = 1'b0;
defparam ii06487.config_data = 64'hffffffff00000000;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[13]  (
	. di ( \ii05943|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[10].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[13] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[13] .CLKSRSEL = 1'b1;
LRAM64 ii06488 (
	. di0 ( ),
	. f ( {
		/* f [5] (nc) */ nc4406 ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_capture_reg|qx_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_done_reg|qx_net ,
		/* f [2] (nc) */ nc4407 ,
		/* f [1] (nc) */ nc4408 ,
		/* f [0] (nc) */ nc4409 
	} ),
	. preda ( )
,
	. predb ( )
,
	. shiftout ( ),
	. we ( ),
	. x ( ),
	. xy ( \ii06488|xy_net  )
);
defparam ii06488.mode = 3'h0;
defparam ii06488.config_data = 64'hff00ffffff00ffff;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[19].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]  (
	. di ( \carry_10_6__ADD_9|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[8].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3]  (
	. di ( \ii06368|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[3] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_rburst_len_req_reg.lbuf0  (
	. asr ( \u_FDMA_rburst_len_req_reg.sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_FDMA_rburst_len_req_reg.mclk1b  ),
	. sclk ( \u_FDMA_rburst_len_req_reg.sclk1  ),
	. sr ( )
);
defparam \u_FDMA_rburst_len_req_reg.lbuf0 .CFG_SYNC = 1;
defparam \u_FDMA_rburst_len_req_reg.lbuf0 .CFG_LAT = 0;
defparam \u_FDMA_rburst_len_req_reg.lbuf0 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_rburst_len_req_reg.lbuf0 .CFG_INV = 0;
defparam \u_FDMA_rburst_len_req_reg.lbuf0 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_rburst_len_req_reg.lbuf0 .CFG_INV_EN = 0;
defparam \u_FDMA_rburst_len_req_reg.lbuf0 .CFG_EN = 1'b0;
defparam \u_FDMA_rburst_len_req_reg.lbuf0 .CFG_ALLOW_SR = 1'b0;
EMBMUX5S4 C102R65emb5k_misc_1_u6_b_mux (
	. i0 ( \u_ddr_v1_u_inst_u_ddrc|o_p1[21]_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_6 )
);
defparam C102R65emb5k_misc_1_u6_b_mux.SEL = 4'b0000;
CFG_NOTINV \carry_8_3__ADD_2.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_3__ADD_2.ainv  )
);
defparam \carry_8_3__ADD_2.notinv0 .SEL = 1;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[3]  (
	. di ( \ii06019|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[3] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[3] .CLKSRSEL = 1'b1;
CFGINV C82R57_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C82R57_altinv|o_net  )
);
defparam C82R57_altinv.SEL = 0;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[16].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[2]  (
	. di ( \ii05651|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[2].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[2]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[2].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[2] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[2] .CLKSRSEL = 1'b1;
REG2CKSR \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]  (
	. di ( \carry_8_3__ADD_3|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].mclk1b  ),
	. qx ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sr1  )
);
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3] .PRESET = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[3] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data2_reg[4]  (
	. di ( \ii06176|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data5_reg[6].mclk1b  ),
	. qx ( \u_if_t_data2_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data5_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data5_reg[6].sr1  )
);
defparam \u_if_t_data2_reg[4] .PRESET = 0;
defparam \u_if_t_data2_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rfdma_cnt_reg[13]  (
	. di ( \ii06058|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[13]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[3].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[13] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[13] .CLKSRSEL = 1'b1;
AND4 C82R62_and4_logic (
	. a ( \carry_11_ADD_3|p_net  ),
	. b ( \carry_11_ADD_2|p_net  ),
	. c ( \carry_11_ADD_1|p_net  ),
	. d ( \carry_11_ADD_0|p_net  ),
	. o ( \C82R62_and4_logic|o_net  )
);
REG2CKSR \u_if_fdma_waddr_r_reg[28]  (
	. di ( \ii06142|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[28].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[28]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[28].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[28].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[28] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[28] .CLKSRSEL = 1'b1;
CARRY_SKIP_IN C84R34_csi_logic (
	. c0alt ( \C84R34_altinv|o_net  ),
	. c0ripple ( ),
	. cin ( \C84R34_csi_logic|cin_net  ),
	. cskip4 ( ),
	. cskip8 ( ),
	. p03 ( ),
	. p07 ( ),
	. p47 ( ),
	. ripple ( )
);
defparam C84R34_csi_logic.ALLOW_SKIP = 0;
defparam C84R34_csi_logic.CIN_BELOW = 0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[17]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[17] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[8]  (
	. di ( \ii05880|xy_net  ),
	. mclk0b ( \u_FDMA_axi_awaddr_reg[0].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_FDMA_axi_awaddr_reg[8]|qx_net  ),
	. sclk0 ( \u_FDMA_axi_awaddr_reg[0].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_FDMA_axi_awaddr_reg[0].sr1  ),
	. sr1 ( )
);
defparam \u_FDMA_axi_awaddr_reg[8] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[8] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_8_2__ADD_1.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_8_2__ADD_1.ainv  )
);
defparam \carry_8_2__ADD_1.notinv0 .SEL = 1;
LBUF \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1  (
	. asr ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05595|xy_net  ),
	. mclkb ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].mclk1b  ),
	. sclk ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1  ),
	. sr ( \clk_rst_manage_ins_ddr_rstn_flag_reg|qx_net  )
);
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1 .CFG_SYNC = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1 .CFG_LAT = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1 .CFG_INV_SR = 1'b0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1 .CFG_INV = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1 .CFG_EN = 1'b1;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[54].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[14]  (
	. di ( \ii05944|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[12].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[12].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[14] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[14] .CLKSRSEL = 1'b1;
LBUF \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1  (
	. asr ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO4_net  ),
	. en ( \ii05526|xy_net  ),
	. mclkb ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].mclk1b  ),
	. sclk ( \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].sclk1  ),
	. sr ( \clk_rst_manage_ins_rstn_flag_reg|qx_net  )
);
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1 .CFG_SYNC = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1 .CFG_LAT = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1 .CFG_INV_SR = 1'b0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1 .CFG_INV = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1 .CFG_HASCLK = 1'b1;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1 .CFG_INV_EN = 0;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1 .CFG_EN = 1'b1;
defparam \clk_rst_manage_ins_ddr_cfg_rst_wait_cnt_reg[5].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4]  (
	. di ( \ii06370|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_axi_awaddr_reg[21].lbuf1  (
	. asr ( \u_FDMA_axi_awaddr_reg[21].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05784_dup|xy_net  ),
	. mclkb ( \u_FDMA_axi_awaddr_reg[21].mclk1b  ),
	. sclk ( \u_FDMA_axi_awaddr_reg[21].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_awaddr_reg[21].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_awaddr_reg[21].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_awaddr_reg[21].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[21].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_awaddr_reg[21].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[21].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_awaddr_reg[21].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[21].lbuf1 .CFG_ALLOW_SR = 1'b0;
CFGINV C72R32_altinv (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \C72R32_altinv|o_net  )
);
defparam C72R32_altinv.SEL = 0;
LBUF \u_if_t_data7_reg[6].lbuf1  (
	. asr ( \u_if_t_data7_reg[6].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data7_reg[6].mclk1b  ),
	. sclk ( \u_if_t_data7_reg[6].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data7_reg[6].lbuf1 .CFG_SYNC = 1;
defparam \u_if_t_data7_reg[6].lbuf1 .CFG_LAT = 0;
defparam \u_if_t_data7_reg[6].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data7_reg[6].lbuf1 .CFG_INV = 0;
defparam \u_if_t_data7_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data7_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_t_data7_reg[6].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_t_data7_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_FDMA_wfdma_cnt_reg[6].lbuf1  (
	. asr ( \u_FDMA_wfdma_cnt_reg[6].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05960|xy_net  ),
	. mclkb ( \u_FDMA_wfdma_cnt_reg[6].mclk1b  ),
	. sclk ( \u_FDMA_wfdma_cnt_reg[6].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_wfdma_cnt_reg[6].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_wfdma_cnt_reg[6].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_wfdma_cnt_reg[6].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_wfdma_cnt_reg[6].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_wfdma_cnt_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_wfdma_cnt_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_wfdma_cnt_reg[6].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_wfdma_cnt_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[4]  (
	. di ( \ii06020|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[10].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[10].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[10].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[4] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[3]  (
	. di ( \ii05652|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[3].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[3]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[3].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[3] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[3] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_8_1__ADD_0.notinv0  (
	. i ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[0]|qx_net  ),
	. o ( \carry_8_1__ADD_0.ainv  )
);
defparam \carry_8_1__ADD_0.notinv0 .SEL = 1;
REG2CKSR \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]  (
	. di ( \carry_8_3__ADD_4|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].mclk1b  ),
	. qx ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sr1  )
);
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4] .PRESET = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data2_reg[5]  (
	. di ( \ii06178|xy_net  ),
	. mclk0b ( \u_if_t_data2_reg[1].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_t_data2_reg[5]|qx_net  ),
	. sclk0 ( \u_if_t_data2_reg[1].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_t_data2_reg[1].sr1  ),
	. sr1 ( )
);
defparam \u_if_t_data2_reg[5] .PRESET = 0;
defparam \u_if_t_data2_reg[5] .CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_rfdma_cnt_reg[14]  (
	. di ( \ii06059|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[14]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[3].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[14] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[14] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_fdma_waddr_r_reg[30]  (
	. di ( \ii06144|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[30].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[30]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[30].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[30].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[30] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[30] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_fdma_waddr_r_reg[29]  (
	. di ( \ii06143|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[30].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[29]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[30].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[30].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[29] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[29] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_8__ADD_10.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_8__ADD_10.ainv  )
);
defparam \carry_11_8__ADD_10.notinv0 .SEL = 1;
CFG_NOTINV \carry_32_ADD_4.notinv0  (
	. i ( \u_FDMA_axi_araddr_reg[4]|qx_net  ),
	. o ( \carry_32_ADD_4.ainv  )
);
defparam \carry_32_ADD_4.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18]  (
	. di ( \PCKRTINSERT_C106R75_lut_1|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[18] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_axi_awaddr_reg[9]  (
	. di ( \ii05881|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_axi_awaddr_reg[3].mclk1b  ),
	. qx ( \u_FDMA_axi_awaddr_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_axi_awaddr_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_axi_awaddr_reg[3].sr1  )
);
defparam \u_FDMA_axi_awaddr_reg[9] .PRESET = 0;
defparam \u_FDMA_axi_awaddr_reg[9] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R65emb5k_misc_1_u5_b_mux (
	. i0 ( \u_if_t_data7_reg[7]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_5 )
);
defparam C102R65emb5k_misc_1_u5_b_mux.SEL = 4'b0000;
REG2CKSR \u_FDMA_fdma_rleft_cnt_reg[15]  (
	. di ( \ii05945|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_rleft_cnt_reg[12].mclk1b  ),
	. qx ( \u_FDMA_fdma_rleft_cnt_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_rleft_cnt_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_rleft_cnt_reg[12].sr1  )
);
defparam \u_FDMA_fdma_rleft_cnt_reg[15] .PRESET = 0;
defparam \u_FDMA_fdma_rleft_cnt_reg[15] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_axi_araddr_reg[16].lbuf1  (
	. asr ( \u_FDMA_axi_araddr_reg[16].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05674_dup|xy_net  ),
	. mclkb ( \u_FDMA_axi_araddr_reg[16].mclk1b  ),
	. sclk ( \u_FDMA_axi_araddr_reg[16].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_araddr_reg[16].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_araddr_reg[16].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_araddr_reg[16].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_araddr_reg[16].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_araddr_reg[16].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_araddr_reg[16].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_araddr_reg[16].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_araddr_reg[16].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_FDMA_axi_awaddr_reg[3].lbuf1  (
	. asr ( \u_FDMA_axi_awaddr_reg[3].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05784|xy_net  ),
	. mclkb ( \u_FDMA_axi_awaddr_reg[3].mclk1b  ),
	. sclk ( \u_FDMA_axi_awaddr_reg[3].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_axi_awaddr_reg[3].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_axi_awaddr_reg[3].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_axi_awaddr_reg[3].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[3].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_axi_awaddr_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_axi_awaddr_reg[3].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_axi_awaddr_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5]  (
	. di ( \ii06372|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[4].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[5] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[5]  (
	. di ( \ii06021|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[5] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[5] .CLKSRSEL = 1'b1;
LBUF \u_FDMA_fdma_wleft_cnt_reg[6].lbuf1  (
	. asr ( \u_FDMA_fdma_wleft_cnt_reg[6].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii05960|xy_net  ),
	. mclkb ( \u_FDMA_fdma_wleft_cnt_reg[6].mclk1b  ),
	. sclk ( \u_FDMA_fdma_wleft_cnt_reg[6].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[6].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_fdma_wleft_cnt_reg[6].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[6].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[6].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[6].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_fdma_wleft_cnt_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[4]  (
	. di ( \ii05653|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[2].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[4]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[2].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[2].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[4] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[4] .CLKSRSEL = 1'b1;
REG2CKSR \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]  (
	. di ( \carry_8_3__ADD_5|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].mclk1b  ),
	. qx ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[1].sr1  )
);
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5] .PRESET = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[5] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[36].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_t_data2_reg[6]  (
	. di ( \ii06179|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data6_reg[6].mclk1b  ),
	. qx ( \u_if_t_data2_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data6_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data6_reg[6].sr1  )
);
defparam \u_if_t_data2_reg[6] .PRESET = 0;
defparam \u_if_t_data2_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_rfdma_cnt_reg[15]  (
	. di ( \ii06060|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_rfdma_cnt_reg[3].mclk1b  ),
	. qx ( \u_FDMA_rfdma_cnt_reg[15]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_rfdma_cnt_reg[3].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_rfdma_cnt_reg[3].sr1  )
);
defparam \u_FDMA_rfdma_cnt_reg[15] .PRESET = 0;
defparam \u_FDMA_rfdma_cnt_reg[15] .CLKSRSEL = 1'b1;
LBUF \led_ctrl_ins_ctrl_cnt_reg[23].lbuf1  (
	. asr ( \led_ctrl_ins_ctrl_cnt_reg[23].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \led_ctrl_ins_ctrl_cnt_reg[23].mclk1b  ),
	. sclk ( \led_ctrl_ins_ctrl_cnt_reg[23].sclk1  ),
	. sr ( \clk_rst_manage_ins_sys_rstn_flag_reg|qx_net  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[23].lbuf1 .CFG_SYNC = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[23].lbuf1 .CFG_LAT = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[23].lbuf1 .CFG_INV_SR = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[23].lbuf1 .CFG_INV = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[23].lbuf1 .CFG_HASCLK = 1'b1;
defparam \led_ctrl_ins_ctrl_cnt_reg[23].lbuf1 .CFG_INV_EN = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[23].lbuf1 .CFG_EN = 1'b0;
defparam \led_ctrl_ins_ctrl_cnt_reg[23].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[64].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_fdma_waddr_r_reg[31]  (
	. di ( \ii06145|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_fdma_waddr_r_reg[30].mclk1b  ),
	. qx ( \u_if_fdma_waddr_r_reg[31]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_fdma_waddr_r_reg[30].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_fdma_waddr_r_reg[30].sr1  )
);
defparam \u_if_fdma_waddr_r_reg[31] .PRESET = 0;
defparam \u_if_fdma_waddr_r_reg[31] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_4__ADD_21.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_21.ainv  )
);
defparam \carry_32_4__ADD_21.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20]  (
	. di ( \PCKRTINSERT_C106R75_lut_4|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[20] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[19]|qx_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[19] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R69emb5k_misc_1_u12_b_mux (
	. i0 ( \u_if_fdma_wareq_reg|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_12 )
);
defparam C102R69emb5k_misc_1_u12_b_mux.SEL = 4'b0000;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[11].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_data_f_reg[33].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6]  (
	. di ( \ii06374|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[6]  (
	. di ( \ii06022|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[6].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[6] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[6] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[71].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_rst_cnt_reg[0].lbuf1  (
	. asr ( \u_if_rst_cnt_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06148|xy_net  ),
	. mclkb ( \u_if_rst_cnt_reg[0].mclk1b  ),
	. sclk ( \u_if_rst_cnt_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_if_rst_cnt_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \u_if_rst_cnt_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_if_rst_cnt_reg[0].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_rst_cnt_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_if_rst_cnt_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_rst_cnt_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_rst_cnt_reg[0].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_rst_cnt_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[5]  (
	. di ( \ii05655|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[23].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[5]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[23].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[5] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[5] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R65emb5k_misc_1_u4_b_mux (
	. i0 ( \u_if_t_data7_reg[6]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_4 )
);
defparam C102R65emb5k_misc_1_u4_b_mux.SEL = 4'b0000;
REG2CKSR \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]  (
	. di ( \carry_8_3__ADD_6|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].mclk1b  ),
	. qx ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sr1  )
);
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6] .PRESET = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \u_if_t_data2_reg[7]  (
	. di ( \ii06180|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_t_data2_reg[7].mclk1b  ),
	. qx ( \u_if_t_data2_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_t_data2_reg[7].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_t_data2_reg[7].sr1  )
);
defparam \u_if_t_data2_reg[7] .PRESET = 0;
defparam \u_if_t_data2_reg[7] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_16_ADD_3.notinv0  (
	. i ( \u_FDMA_rfdma_cnt_reg[3]|qx_net  ),
	. o ( \carry_16_ADD_3.ainv  )
);
defparam \carry_16_ADD_3.notinv0 .SEL = 0;
LBUF \u_if_fdma_waddr_r_reg[23].lbuf1  (
	. asr ( \u_if_fdma_waddr_r_reg[23].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06119|xy_net  ),
	. mclkb ( \u_if_fdma_waddr_r_reg[23].mclk1b  ),
	. sclk ( \u_if_fdma_waddr_r_reg[23].sclk1  ),
	. sr ( )
);
defparam \u_if_fdma_waddr_r_reg[23].lbuf1 .CFG_SYNC = 1;
defparam \u_if_fdma_waddr_r_reg[23].lbuf1 .CFG_LAT = 0;
defparam \u_if_fdma_waddr_r_reg[23].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_fdma_waddr_r_reg[23].lbuf1 .CFG_INV = 0;
defparam \u_if_fdma_waddr_r_reg[23].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_fdma_waddr_r_reg[23].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_fdma_waddr_r_reg[23].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_fdma_waddr_r_reg[23].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21]  (
	. di ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[21]|qx_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21] .CLKSRSEL = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[22].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \clk_rst_manage_ins_rst_wait_cnt_reg[7].lbuf1  (
	. asr ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sr1  ),
	. clk ( \io_CLK_25M_inst|f_id[0]_net  ),
	. en ( \ii05572|xy_net  ),
	. mclkb ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].mclk1b  ),
	. sclk ( \clk_rst_manage_ins_rst_wait_cnt_reg[7].sclk1  ),
	. sr ( \ii05571|xy_net  )
);
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7].lbuf1 .CFG_SYNC = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7].lbuf1 .CFG_LAT = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7].lbuf1 .CFG_INV_SR = 1'b1;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7].lbuf1 .CFG_INV = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7].lbuf1 .CFG_EN = 1'b1;
defparam \clk_rst_manage_ins_rst_wait_cnt_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \u_if_t_data6_reg[6].lbuf1  (
	. asr ( \u_if_t_data6_reg[6].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data6_reg[6].mclk1b  ),
	. sclk ( \u_if_t_data6_reg[6].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data6_reg[6].lbuf1 .CFG_SYNC = 1;
defparam \u_if_t_data6_reg[6].lbuf1 .CFG_LAT = 0;
defparam \u_if_t_data6_reg[6].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data6_reg[6].lbuf1 .CFG_INV = 0;
defparam \u_if_t_data6_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data6_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_t_data6_reg[6].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_t_data6_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[3].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7]  (
	. di ( \ii06376|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[7] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_32_4__ADD_0.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_4__ADD_0.ainv  )
);
defparam \carry_32_4__ADD_0.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10]  (
	. di ( \ii06450|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[10] .CLKSRSEL = 1'b0;
CFG_NOTINV \carry_32_ADD_12.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_12.ainv  )
);
defparam \carry_32_ADD_12.notinv0 .SEL = 1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06408|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_mem_data_reg1_reg[25].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[7]  (
	. di ( \ii06023|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[6].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[7] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[7] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_8__ADD_9.notinv0  (
	. i ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[9]|qx_net  ),
	. o ( \carry_11_8__ADD_9.ainv  )
);
defparam \carry_11_8__ADD_9.notinv0 .SEL = 1;
CFG_NOTINV \carry_16_5__ADD_7.notinv0  (
	. i ( \u_FDMA_wfdma_cnt_reg[7]|qx_net  ),
	. o ( \carry_16_5__ADD_7.ainv  )
);
defparam \carry_16_5__ADD_7.notinv0 .SEL = 0;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[6]  (
	. di ( \ii05656|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[24].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[6]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[6] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[6] .CLKSRSEL = 1'b1;
REG2CKSR \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]  (
	. di ( \carry_8_3__ADD_7|s_net  ),
	. mclk0b ( ),
	. mclk1b ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].mclk1b  ),
	. qx ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \clk_rst_manage_ins_sys_rst_wait_cnt_reg[6].sr1  )
);
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7] .PRESET = 0;
defparam \clk_rst_manage_ins_sys_rst_wait_cnt_reg[7] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[28].lbuf1 .CFG_ALLOW_SR = 1'b0;
EMBMUX5S4 C102R69emb5k_misc_1_u11_b_mux (
	. i0 ( \u_FDMA_fdma_wstart_locked_reg|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_11 )
);
defparam C102R69emb5k_misc_1_u11_b_mux.SEL = 4'b0000;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22]  (
	. di ( \PCKRTINSERT_C106R75_lut_0|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[12].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[22] .CLKSRSEL = 1'b1;
CFG_NOTINV \carry_11_ADD_3.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_ADD_3.ainv  )
);
defparam \carry_11_ADD_3.notinv0 .SEL = 1;
CFG_NOTINV \carry_10_6__ADD_9.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_10_6__ADD_9.ainv  )
);
defparam \carry_10_6__ADD_9.notinv0 .SEL = 1;
CFG_NOTINV \carry_11_7__ADD_8.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_11_7__ADD_8.ainv  )
);
defparam \carry_11_7__ADD_8.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]  (
	. di ( \ii06378|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_1_s_reg[0].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[8] .CLKSRSEL = 1'b1;
EMBMUX5S4 C102R65emb5k_misc_1_u3_b_mux (
	. i0 ( \u_if_t_data7_reg[5]|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R65_c1r1_db_3 )
);
defparam C102R65emb5k_misc_1_u3_b_mux.SEL = 4'b0000;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11]  (
	. di ( \ii06451|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].mclk1b  ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11].sr1  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_status_data_reg1_reg[11] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[81].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR u_if_T_S_reg_1__dup_3_ (
	. di ( \ii06115|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_if_T_S_reg_1__dup_3_.mclk1b  ),
	. qx ( \u_if_T_S_reg_1__dup_3_|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_if_T_S_reg_1__dup_3_.sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_if_T_S_reg_1__dup_3_.sr1  )
);
defparam u_if_T_S_reg_1__dup_3_.PRESET = 0;
defparam u_if_T_S_reg_1__dup_3_.CLKSRSEL = 1'b1;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[8]  (
	. di ( \ii06024|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_wfdma_cnt_reg[6].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_wfdma_cnt_reg[6].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_wfdma_cnt_reg[6].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[8] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[8] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_gbuf_update|out_net  ),
	. en ( \ii06408|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].sclk1  ),
	. sr ( \ii06562|xy_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[1].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[7]  (
	. di ( \ii05657|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[24].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[7]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[24].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[7] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[7] .CLKSRSEL = 1'b1;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_neq_0_s_reg[27].lbuf1 .CFG_ALLOW_SR = 1'b1;
LBUF \u_FDMA_rburst_len_reg[0].lbuf1  (
	. asr ( \u_FDMA_rburst_len_reg[0].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06045|xy_net  ),
	. mclkb ( \u_FDMA_rburst_len_reg[0].mclk1b  ),
	. sclk ( \u_FDMA_rburst_len_reg[0].sclk1  ),
	. sr ( )
);
defparam \u_FDMA_rburst_len_reg[0].lbuf1 .CFG_SYNC = 1;
defparam \u_FDMA_rburst_len_reg[0].lbuf1 .CFG_LAT = 0;
defparam \u_FDMA_rburst_len_reg[0].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_FDMA_rburst_len_reg[0].lbuf1 .CFG_INV = 0;
defparam \u_FDMA_rburst_len_reg[0].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_FDMA_rburst_len_reg[0].lbuf1 .CFG_INV_EN = 0;
defparam \u_FDMA_rburst_len_reg[0].lbuf1 .CFG_EN = 1'b1;
defparam \u_FDMA_rburst_len_reg[0].lbuf1 .CFG_ALLOW_SR = 1'b0;
LBUF \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1  (
	. asr ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO3_net  ),
	. en ( \ii05549|xy_net  ),
	. mclkb ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].mclk1b  ),
	. sclk ( \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].sclk1  ),
	. sr ( \clk_rst_manage_ins_ddr_cfg_rstn_flag_reg|qx_net  )
);
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1 .CFG_SYNC = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1 .CFG_LAT = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1 .CFG_INV_SR = 1'b0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1 .CFG_INV = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1 .CFG_HASCLK = 1'b1;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1 .CFG_INV_EN = 0;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1 .CFG_EN = 1'b1;
defparam \clk_rst_manage_ins_ddr_rst_wait_cnt_reg[7].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23]  (
	. di ( \PCKRTINSERT_C106R74_lut_0|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[21].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg2_reg[23] .CLKSRSEL = 1'b0;
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b1;
REG2CKSR u_if_fdma_rareq_reg (
	. di ( \ii06117|xy_net  ),
	. mclk0b ( \u_if_fdma_rareq_reg.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_fdma_rareq_reg|qx_net  ),
	. sclk0 ( \u_if_fdma_rareq_reg.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_fdma_rareq_reg.sr1  ),
	. sr1 ( )
);
defparam u_if_fdma_rareq_reg.PRESET = 0;
defparam u_if_fdma_rareq_reg.CLKSRSEL = 1'b0;
FG6X2 ii06560 (
	. f ( {
		/* f [5] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_overflow_reg|qx_net ,
		/* f [4] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_cout_reg|qx_net ,
		/* f [3] (nc) */ nc4410 ,
		/* f [2] (nc) */ nc4411 ,
		/* f [1] (nc) */ nc4412 ,
		/* f [0] (nc) */ nc4413 
	} ),
	. x ( ),
	. xy ( \ii06560|xy_net  )
);
defparam ii06560.mode = 1'b0;
defparam ii06560.config_data = 64'h000000000000ffff;
CFG_NOTINV \carry_32_ADD_29.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_29.ainv  )
);
defparam \carry_32_ADD_29.notinv0 .SEL = 1;
CFG_NOTINV \carry_32_ADD_30.notinv0  (
	. i ( \GND_0_inst|Y_net  ),
	. o ( \carry_32_ADD_30.ainv  )
);
defparam \carry_32_ADD_30.notinv0 .SEL = 1;
REG2CKSR \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9]  (
	. di ( \ii06380|xy_net  ),
	. mclk0b ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9]|qx_net  ),
	. sclk0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9].sr1  ),
	. sr1 ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] .PRESET = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[9] .CLKSRSEL = 1'b0;
FG6X2 ii06561 (
	. f ( {
		/* f [5] (nc) */ nc4414 ,
		/* f [4] (nc) */ nc4415 ,
		/* f [3] (nc) */ nc4416 ,
		/* f [2] (nc) */ nc4417 ,
		/* f [1] */ \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_raddr_reg[0]|qx_net ,
		/* f [0] (nc) */ nc4418 
	} ),
	. x ( ),
	. xy ( \ii06561|xy_net  )
);
defparam ii06561.mode = 1'b0;
defparam ii06561.config_data = 64'hcccccccccccccccc;
ADD_1BIT carry_10_6__ADD_0 (
	. a ( \carry_10_6__ADD_0.ainv  ),
	. b ( \VCC_0_inst|Y_net  ),
	. ci ( \C88R58_csi_logic|cin_net  ),
	. co ( \carry_10_6__ADD_0|co_net  ),
	. p ( \carry_10_6__ADD_0|p_net  ),
	. pb ( ),
	. s ( )
);
LBUF \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].sclk1  ),
	. sr ( \u_if_u_dbg_sift_u_la_core_0_rstn_sync_reg|qx_net  )
);
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1 .CFG_SYNC = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1 .CFG_INV_SR = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1 .CFG_EN = 1'b0;
defparam \u_if_u_dbg_sift_u_la_core_0_genblk1_u_trigger_compare_result_0_s_reg[11].lbuf1 .CFG_ALLOW_SR = 1'b1;
FG6X2 ii06562 (
	. f ( {
		/* f [5] (nc) */ nc4419 ,
		/* f [4] */ \u_if_u_dbg_sift_u_tap_genblk1_u_jtag|jtag_fp_sel[0]_net ,
		/* f [3] */ \u_if_u_dbg_sift_u_gbuf_update|out_net ,
		/* f [2] */ \u_if_u_dbg_sift_u_la_manager_u_cmd_data_reg2_reg[1]|qx_net ,
		/* f [1] (nc) */ nc4420 ,
		/* f [0] (nc) */ nc4421 
	} ),
	. x ( ),
	. xy ( \ii06562|xy_net  )
);
defparam ii06562.mode = 1'b0;
defparam ii06562.config_data = 64'h0fffffff0fffffff;
ADD_1BIT carry_10_6__ADD_1 (
	. a ( \carry_10_6__ADD_1.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[1]|qx_net  ),
	. ci ( \carry_10_6__ADD_0|co_net  ),
	. co ( \carry_10_6__ADD_1|co_net  ),
	. p ( \carry_10_6__ADD_1|p_net  ),
	. pb ( ),
	. s ( \carry_10_6__ADD_1|s_net  )
);
EMBMUX5S4 C102R69emb5k_misc_1_u10_b_mux (
	. i0 ( \u_FDMA_fdma_rstart_locked_reg|qx_net  ),
	. i1 ( ),
	. i2 ( ),
	. i3 ( ),
	. i4 ( ),
	. o ( net_C102R69_c1r1_db_10 )
);
defparam C102R69emb5k_misc_1_u10_b_mux.SEL = 4'b0000;
LBUF \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].lbuf1  (
	. asr ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sr1  ),
	. clk ( \u_if_u_dbg_sift_u_tap_u_gbuf_tck|out_net  ),
	. en ( \ii06406|xy_net  ),
	. mclkb ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].mclk1b  ),
	. sclk ( \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].sclk1  ),
	. sr ( )
);
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].lbuf1 .CFG_SYNC = 1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].lbuf1 .CFG_LAT = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].lbuf1 .CFG_INV = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_u_dbg_sift_u_la_core_0_u_ctrl_data_reg1_reg[38].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR u_if_T_S_reg_1__dup_4_ (
	. di ( \ii06115|xy_net  ),
	. mclk0b ( \u_if_T_S_reg_1__dup_4_.mclk1b  ),
	. mclk1b ( ),
	. qx ( \u_if_T_S_reg_1__dup_4_|qx_net  ),
	. sclk0 ( \u_if_T_S_reg_1__dup_4_.sclk1  ),
	. sclk1 ( ),
	. sr0 ( \u_if_T_S_reg_1__dup_4_.sr1  ),
	. sr1 ( )
);
defparam u_if_T_S_reg_1__dup_4_.PRESET = 0;
defparam u_if_T_S_reg_1__dup_4_.CLKSRSEL = 1'b0;
REG2CKSR \u_FDMA_fdma_wleft_cnt_reg[9]  (
	. di ( \ii06025|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \u_FDMA_fdma_wleft_cnt_reg[11].mclk1b  ),
	. qx ( \u_FDMA_fdma_wleft_cnt_reg[9]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \u_FDMA_fdma_wleft_cnt_reg[11].sclk1  ),
	. sr0 ( ),
	. sr1 ( \u_FDMA_fdma_wleft_cnt_reg[11].sr1  )
);
defparam \u_FDMA_fdma_wleft_cnt_reg[9] .PRESET = 0;
defparam \u_FDMA_fdma_wleft_cnt_reg[9] .CLKSRSEL = 1'b1;
ADD_1BIT carry_10_6__ADD_2 (
	. a ( \carry_10_6__ADD_2.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[2]|qx_net  ),
	. ci ( \carry_10_6__ADD_1|co_net  ),
	. co ( \carry_10_6__ADD_2|co_net  ),
	. p ( \carry_10_6__ADD_2|p_net  ),
	. pb ( ),
	. s ( \carry_10_6__ADD_2|s_net  )
);
LBUF \u_if_t_data5_reg[6].lbuf1  (
	. asr ( \u_if_t_data5_reg[6].sr1  ),
	. clk ( \clk_rst_manage_ins_pll_main_pll_u0|CO1_net  ),
	. en ( \ii06162|xy_net  ),
	. mclkb ( \u_if_t_data5_reg[6].mclk1b  ),
	. sclk ( \u_if_t_data5_reg[6].sclk1  ),
	. sr ( )
);
defparam \u_if_t_data5_reg[6].lbuf1 .CFG_SYNC = 1;
defparam \u_if_t_data5_reg[6].lbuf1 .CFG_LAT = 0;
defparam \u_if_t_data5_reg[6].lbuf1 .CFG_INV_SR = 1'b1;
defparam \u_if_t_data5_reg[6].lbuf1 .CFG_INV = 0;
defparam \u_if_t_data5_reg[6].lbuf1 .CFG_HASCLK = 1'b1;
defparam \u_if_t_data5_reg[6].lbuf1 .CFG_INV_EN = 0;
defparam \u_if_t_data5_reg[6].lbuf1 .CFG_EN = 1'b1;
defparam \u_if_t_data5_reg[6].lbuf1 .CFG_ALLOW_SR = 1'b0;
REG2CKSR \led_ctrl_ins_ctrl_cnt_reg[8]  (
	. di ( \ii05658|xy_net  ),
	. mclk0b ( ),
	. mclk1b ( \led_ctrl_ins_ctrl_cnt_reg[26].mclk1b  ),
	. qx ( \led_ctrl_ins_ctrl_cnt_reg[8]|qx_net  ),
	. sclk0 ( ),
	. sclk1 ( \led_ctrl_ins_ctrl_cnt_reg[26].sclk1  ),
	. sr0 ( ),
	. sr1 ( \led_ctrl_ins_ctrl_cnt_reg[26].sr1  )
);
defparam \led_ctrl_ins_ctrl_cnt_reg[8] .PRESET = 0;
defparam \led_ctrl_ins_ctrl_cnt_reg[8] .CLKSRSEL = 1'b1;
ADD_1BIT carry_10_6__ADD_3 (
	. a ( \carry_10_6__ADD_3.ainv  ),
	. b ( \u_if_u_dbg_sift_u_la_core_0_u_storage_u_mem_ctrl_0_depth_count_reg[3]|qx_net  ),
	. ci ( \carry_10_6__ADD_2|co_net  ),
	. co ( \carry_10_6__ADD_3|co_net  ),
	. p ( \carry_10_6__ADD_3|p_net  ),
	. pb ( ),
	. s ( \carry_10_6__ADD_3|s_net  )
);
endmodule // RISCV_P1_TOP
