16:21:24 INFO  : Registering command handlers for SDK TCF services
16:21:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
16:21:27 INFO  : XSCT server has started successfully.
16:21:30 INFO  : Successfully done setting XSCT server connection channel  
16:21:30 INFO  : Successfully done setting SDK workspace  
16:21:30 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
23:31:50 INFO  : Registering command handlers for SDK TCF services
23:31:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
23:31:54 INFO  : XSCT server has started successfully.
23:31:54 INFO  : Successfully done setting XSCT server connection channel  
23:31:57 INFO  : Successfully done setting SDK workspace  
23:31:57 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
23:31:57 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
14:41:15 INFO  : Registering command handlers for SDK TCF services
14:41:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
14:41:20 INFO  : XSCT server has started successfully.
14:41:23 INFO  : Successfully done setting XSCT server connection channel  
14:41:23 INFO  : Successfully done setting SDK workspace  
14:41:23 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
14:41:23 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
15:06:05 INFO  : Registering command handlers for SDK TCF services
15:06:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
15:06:08 INFO  : XSCT server has started successfully.
15:06:08 INFO  : Successfully done setting XSCT server connection channel  
15:06:08 INFO  : Successfully done setting SDK workspace  
15:06:08 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
15:06:08 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
15:06:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702105528278,  Project:1701937160259
15:06:10 INFO  : The hardware specification for project 'uart_test1_wrapper_hw_platform_0' is different from C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
15:06:10 INFO  : Copied contents of C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf into \uart_test1_wrapper_hw_platform_0\system.hdf.
15:06:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:06:15 INFO  : 
15:06:16 INFO  : Updating hardware inferred compiler options for helloworld.
15:06:16 INFO  : Clearing existing target manager status.
15:14:19 INFO  : Registering command handlers for SDK TCF services
15:14:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
15:14:22 INFO  : XSCT server has started successfully.
15:14:22 INFO  : Successfully done setting XSCT server connection channel  
15:14:22 INFO  : Successfully done setting SDK workspace  
15:14:22 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
15:14:22 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
16:16:01 INFO  : Example project helloworld_bsp_xuartps_hello_world_example_1 has been created successfully.
17:54:10 INFO  : Example project helloworld_bsp_xuartps_hello_world_example_2 has been created successfully.
17:54:10 INFO  : Example project helloworld_bsp_xuartps_selftest_example_1 has been created successfully.
22:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:02 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
22:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:19:17 INFO  : 'fpga -state' command is executed.
22:19:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:19:17 INFO  : 'jtag frequency' command is executed.
22:19:17 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:17 INFO  : Context for 'APU' is selected.
22:19:18 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:19:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:18 INFO  : Context for 'APU' is selected.
22:19:18 INFO  : 'stop' command is executed.
22:19:18 INFO  : 'ps7_init' command is executed.
22:19:18 INFO  : 'ps7_post_config' command is executed.
22:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:18 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:18 INFO  : 'con' command is executed.
22:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:19:18 INFO  : Disconnected from the channel tcfchan#1.
22:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:21:49 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
22:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:21:54 INFO  : 'fpga -state' command is executed.
22:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:21:54 INFO  : 'jtag frequency' command is executed.
22:21:54 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:21:54 INFO  : Context for 'APU' is selected.
22:21:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:21:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:54 INFO  : Context for 'APU' is selected.
22:21:54 INFO  : 'stop' command is executed.
22:21:54 INFO  : 'ps7_init' command is executed.
22:21:54 INFO  : 'ps7_post_config' command is executed.
22:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:55 INFO  : 'con' command is executed.
22:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:21:55 INFO  : Disconnected from the channel tcfchan#2.
22:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:22:17 INFO  : 'fpga -state' command is executed.
22:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:22:17 INFO  : 'jtag frequency' command is executed.
22:22:17 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:17 INFO  : Context for 'APU' is selected.
22:22:18 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:22:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:18 INFO  : Context for 'APU' is selected.
22:22:18 INFO  : 'stop' command is executed.
22:22:19 INFO  : 'ps7_init' command is executed.
22:22:19 INFO  : 'ps7_post_config' command is executed.
22:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:19 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:19 INFO  : 'con' command is executed.
22:22:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:22:19 INFO  : Disconnected from the channel tcfchan#3.
22:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:23:18 INFO  : 'fpga -state' command is executed.
22:23:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:23:19 INFO  : 'jtag frequency' command is executed.
22:23:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:19 INFO  : Context for 'APU' is selected.
22:23:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:23:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:20 INFO  : Context for 'APU' is selected.
22:23:20 INFO  : 'stop' command is executed.
22:23:21 INFO  : 'ps7_init' command is executed.
22:23:21 INFO  : 'ps7_post_config' command is executed.
22:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:21 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:21 INFO  : 'con' command is executed.
22:23:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:23:21 INFO  : Disconnected from the channel tcfchan#4.
22:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:23:47 INFO  : 'fpga -state' command is executed.
22:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:23:47 INFO  : 'jtag frequency' command is executed.
22:23:47 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:47 INFO  : Context for 'APU' is selected.
22:23:48 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:23:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:48 INFO  : Context for 'APU' is selected.
22:23:48 INFO  : 'stop' command is executed.
22:23:49 INFO  : 'ps7_init' command is executed.
22:23:49 INFO  : 'ps7_post_config' command is executed.
22:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:49 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:49 INFO  : 'con' command is executed.
22:23:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:23:49 INFO  : Disconnected from the channel tcfchan#5.
22:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:28 INFO  : 'fpga -state' command is executed.
22:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:28 INFO  : 'jtag frequency' command is executed.
22:24:28 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:28 INFO  : Context for 'APU' is selected.
22:24:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:24:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:29 INFO  : Context for 'APU' is selected.
22:24:29 INFO  : 'stop' command is executed.
22:24:30 INFO  : 'ps7_init' command is executed.
22:24:30 INFO  : 'ps7_post_config' command is executed.
22:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:30 INFO  : 'con' command is executed.
22:24:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:24:30 INFO  : Disconnected from the channel tcfchan#6.
22:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:28:55 INFO  : 'fpga -state' command is executed.
22:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:28:55 INFO  : 'jtag frequency' command is executed.
22:28:55 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:55 INFO  : Context for 'APU' is selected.
22:28:56 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:28:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:56 INFO  : Context for 'APU' is selected.
22:28:56 INFO  : 'stop' command is executed.
22:28:57 INFO  : 'ps7_init' command is executed.
22:28:57 INFO  : 'ps7_post_config' command is executed.
22:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:57 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:57 INFO  : 'con' command is executed.
22:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:28:57 INFO  : Disconnected from the channel tcfchan#7.
22:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:04 INFO  : 'fpga -state' command is executed.
22:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:30:04 INFO  : 'jtag frequency' command is executed.
22:30:04 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:04 INFO  : Context for 'APU' is selected.
22:30:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:06 INFO  : Context for 'APU' is selected.
22:30:06 INFO  : 'stop' command is executed.
22:30:06 INFO  : 'ps7_init' command is executed.
22:30:06 INFO  : 'ps7_post_config' command is executed.
22:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:06 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:06 INFO  : 'con' command is executed.
22:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:30:06 INFO  : Disconnected from the channel tcfchan#8.
22:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:32:26 INFO  : 'fpga -state' command is executed.
22:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:32:27 INFO  : 'jtag frequency' command is executed.
22:32:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:27 INFO  : Context for 'APU' is selected.
22:32:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:32:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:28 INFO  : Context for 'APU' is selected.
22:32:28 INFO  : 'stop' command is executed.
22:32:29 INFO  : 'ps7_init' command is executed.
22:32:29 INFO  : 'ps7_post_config' command is executed.
22:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:29 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:29 INFO  : 'con' command is executed.
22:32:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:32:29 INFO  : Disconnected from the channel tcfchan#9.
22:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:33:09 INFO  : 'fpga -state' command is executed.
22:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:33:10 INFO  : 'jtag frequency' command is executed.
22:33:10 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:10 INFO  : Context for 'APU' is selected.
22:33:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:11 INFO  : Context for 'APU' is selected.
22:33:11 INFO  : 'stop' command is executed.
22:33:12 INFO  : 'ps7_init' command is executed.
22:33:12 INFO  : 'ps7_post_config' command is executed.
22:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:12 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:12 INFO  : 'con' command is executed.
22:33:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:33:12 INFO  : Disconnected from the channel tcfchan#10.
22:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:34:03 INFO  : 'fpga -state' command is executed.
22:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:34:03 INFO  : 'jtag frequency' command is executed.
22:34:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:03 INFO  : Context for 'APU' is selected.
22:34:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:05 INFO  : Context for 'APU' is selected.
22:34:05 INFO  : 'stop' command is executed.
22:34:05 INFO  : 'ps7_init' command is executed.
22:34:05 INFO  : 'ps7_post_config' command is executed.
22:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:06 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:06 INFO  : 'con' command is executed.
22:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:34:06 INFO  : Disconnected from the channel tcfchan#11.
22:35:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:35:17 INFO  : 'fpga -state' command is executed.
22:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:35:18 INFO  : 'jtag frequency' command is executed.
22:35:18 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:18 INFO  : Context for 'APU' is selected.
22:35:19 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:35:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:19 INFO  : Context for 'APU' is selected.
22:35:19 INFO  : 'stop' command is executed.
22:35:20 INFO  : 'ps7_init' command is executed.
22:35:20 INFO  : 'ps7_post_config' command is executed.
22:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:20 INFO  : 'con' command is executed.
22:35:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:35:20 INFO  : Disconnected from the channel tcfchan#12.
22:36:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:55 INFO  : 'fpga -state' command is executed.
22:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:36:55 INFO  : 'jtag frequency' command is executed.
22:36:55 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:55 INFO  : Context for 'APU' is selected.
22:36:56 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:36:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:56 INFO  : Context for 'APU' is selected.
22:36:56 INFO  : 'stop' command is executed.
22:36:57 INFO  : 'ps7_init' command is executed.
22:36:57 INFO  : 'ps7_post_config' command is executed.
22:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:57 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:57 INFO  : 'con' command is executed.
22:36:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:36:57 INFO  : Disconnected from the channel tcfchan#13.
23:08:20 INFO  : Example project helloworld_bsp_xuartps_intr_example_1 has been created successfully.
23:22:21 INFO  : Example project helloworld_bsp_xuartps_polled_example_1 has been created successfully.
23:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:35 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
23:47:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:49 INFO  : 'fpga -state' command is executed.
23:47:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:47:49 INFO  : 'jtag frequency' command is executed.
23:47:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:49 INFO  : Context for 'APU' is selected.
23:47:49 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:47:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:49 INFO  : Context for 'APU' is selected.
23:47:49 INFO  : 'stop' command is executed.
23:47:50 INFO  : 'ps7_init' command is executed.
23:47:50 INFO  : 'ps7_post_config' command is executed.
23:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:50 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:50 INFO  : 'con' command is executed.
23:47:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:47:50 INFO  : Disconnected from the channel tcfchan#14.
23:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:48:27 INFO  : 'fpga -state' command is executed.
23:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:48:27 INFO  : 'jtag frequency' command is executed.
23:48:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:27 INFO  : Context for 'APU' is selected.
23:48:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:48:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:29 INFO  : Context for 'APU' is selected.
23:48:29 INFO  : 'stop' command is executed.
23:48:29 INFO  : 'ps7_init' command is executed.
23:48:29 INFO  : 'ps7_post_config' command is executed.
23:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:30 INFO  : 'con' command is executed.
23:48:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:48:30 INFO  : Disconnected from the channel tcfchan#15.
23:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:49:09 INFO  : 'fpga -state' command is executed.
23:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:49:10 INFO  : 'jtag frequency' command is executed.
23:49:10 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:10 INFO  : Context for 'APU' is selected.
23:49:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:49:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:11 INFO  : Context for 'APU' is selected.
23:49:11 INFO  : 'stop' command is executed.
23:49:11 INFO  : 'ps7_init' command is executed.
23:49:12 INFO  : 'ps7_post_config' command is executed.
23:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:12 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:12 INFO  : 'con' command is executed.
23:49:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:49:12 INFO  : Disconnected from the channel tcfchan#16.
00:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:10 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
00:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:26:19 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
00:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:26:39 INFO  : 'fpga -state' command is executed.
00:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:26:40 INFO  : 'jtag frequency' command is executed.
00:26:40 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:40 INFO  : Context for 'APU' is selected.
00:26:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:26:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:40 INFO  : Context for 'APU' is selected.
00:26:40 INFO  : 'stop' command is executed.
00:26:40 INFO  : 'ps7_init' command is executed.
00:26:40 INFO  : 'ps7_post_config' command is executed.
00:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:41 INFO  : 'con' command is executed.
00:26:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:26:41 INFO  : Disconnected from the channel tcfchan#17.
00:27:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:27:20 INFO  : 'fpga -state' command is executed.
00:27:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:27:20 INFO  : 'jtag frequency' command is executed.
00:27:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:20 INFO  : Context for 'APU' is selected.
00:27:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:27:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:22 INFO  : Context for 'APU' is selected.
00:27:22 INFO  : 'stop' command is executed.
00:27:22 INFO  : 'ps7_init' command is executed.
00:27:22 INFO  : 'ps7_post_config' command is executed.
00:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:22 INFO  : 'con' command is executed.
00:27:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:27:22 INFO  : Disconnected from the channel tcfchan#18.
00:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:27:48 INFO  : 'fpga -state' command is executed.
00:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:27:48 INFO  : 'jtag frequency' command is executed.
00:27:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:48 INFO  : Context for 'APU' is selected.
00:27:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:27:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:50 INFO  : Context for 'APU' is selected.
00:27:50 INFO  : 'stop' command is executed.
00:27:50 INFO  : 'ps7_init' command is executed.
00:27:50 INFO  : 'ps7_post_config' command is executed.
00:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:51 INFO  : 'con' command is executed.
00:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:27:51 INFO  : Disconnected from the channel tcfchan#19.
00:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:28:59 INFO  : 'fpga -state' command is executed.
00:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:28:59 INFO  : 'jtag frequency' command is executed.
00:28:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:59 INFO  : Context for 'APU' is selected.
00:29:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:29:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:01 INFO  : Context for 'APU' is selected.
00:29:01 INFO  : 'stop' command is executed.
00:29:02 INFO  : 'ps7_init' command is executed.
00:29:02 INFO  : 'ps7_post_config' command is executed.
00:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:02 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:02 INFO  : 'con' command is executed.
00:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:29:02 INFO  : Disconnected from the channel tcfchan#20.
00:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:29:24 INFO  : 'fpga -state' command is executed.
00:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:29:24 INFO  : 'jtag frequency' command is executed.
00:29:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:24 INFO  : Context for 'APU' is selected.
00:29:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:26 INFO  : Context for 'APU' is selected.
00:29:26 INFO  : 'stop' command is executed.
00:29:26 INFO  : 'ps7_init' command is executed.
00:29:26 INFO  : 'ps7_post_config' command is executed.
00:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:27 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:27 INFO  : 'con' command is executed.
00:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:29:27 INFO  : Disconnected from the channel tcfchan#21.
00:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:11 INFO  : 'fpga -state' command is executed.
00:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:11 INFO  : 'jtag frequency' command is executed.
00:31:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:11 INFO  : Context for 'APU' is selected.
00:31:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:31:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:13 INFO  : Context for 'APU' is selected.
00:31:13 INFO  : 'stop' command is executed.
00:31:14 INFO  : 'ps7_init' command is executed.
00:31:14 INFO  : 'ps7_post_config' command is executed.
00:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:14 INFO  : 'con' command is executed.
00:31:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:14 INFO  : Disconnected from the channel tcfchan#22.
00:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:20 INFO  : 'fpga -state' command is executed.
00:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:21 INFO  : 'jtag frequency' command is executed.
00:31:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:21 INFO  : Context for 'APU' is selected.
00:31:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:23 INFO  : Context for 'APU' is selected.
00:31:23 INFO  : 'stop' command is executed.
00:31:23 INFO  : 'ps7_init' command is executed.
00:31:23 INFO  : 'ps7_post_config' command is executed.
00:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:24 INFO  : 'con' command is executed.
00:31:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:24 INFO  : Disconnected from the channel tcfchan#23.
00:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:42 INFO  : 'fpga -state' command is executed.
00:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:42 INFO  : 'jtag frequency' command is executed.
00:31:42 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:42 INFO  : Context for 'APU' is selected.
00:31:44 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:31:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:44 INFO  : Context for 'APU' is selected.
00:31:44 INFO  : 'stop' command is executed.
00:31:44 INFO  : 'ps7_init' command is executed.
00:31:44 INFO  : 'ps7_post_config' command is executed.
00:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:45 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:45 INFO  : 'con' command is executed.
00:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:45 INFO  : Disconnected from the channel tcfchan#24.
00:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:32:06 INFO  : 'fpga -state' command is executed.
00:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:32:07 INFO  : 'jtag frequency' command is executed.
00:32:07 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:07 INFO  : Context for 'APU' is selected.
00:32:08 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:32:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:09 INFO  : Context for 'APU' is selected.
00:32:09 INFO  : 'stop' command is executed.
00:32:09 INFO  : 'ps7_init' command is executed.
00:32:09 INFO  : 'ps7_post_config' command is executed.
00:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:09 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:09 INFO  : 'con' command is executed.
00:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:32:09 INFO  : Disconnected from the channel tcfchan#25.
00:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:18 INFO  : 'fpga -state' command is executed.
00:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:18 INFO  : 'jtag frequency' command is executed.
00:33:18 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:18 INFO  : Context for 'APU' is selected.
00:33:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:33:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:20 INFO  : Context for 'APU' is selected.
00:33:20 INFO  : 'stop' command is executed.
00:33:20 INFO  : 'ps7_init' command is executed.
00:33:20 INFO  : 'ps7_post_config' command is executed.
00:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:20 INFO  : 'con' command is executed.
00:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:21 INFO  : Disconnected from the channel tcfchan#26.
00:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:39 INFO  : 'fpga -state' command is executed.
00:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:39 INFO  : 'jtag frequency' command is executed.
00:33:39 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:39 INFO  : Context for 'APU' is selected.
00:33:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:33:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:41 INFO  : Context for 'APU' is selected.
00:33:41 INFO  : 'stop' command is executed.
00:33:41 INFO  : 'ps7_init' command is executed.
00:33:41 INFO  : 'ps7_post_config' command is executed.
00:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:41 INFO  : 'con' command is executed.
00:33:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:41 INFO  : Disconnected from the channel tcfchan#27.
00:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:50 INFO  : 'fpga -state' command is executed.
00:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:50 INFO  : 'jtag frequency' command is executed.
00:33:50 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:50 INFO  : Context for 'APU' is selected.
00:33:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:52 INFO  : Context for 'APU' is selected.
00:33:52 INFO  : 'stop' command is executed.
00:33:52 INFO  : 'ps7_init' command is executed.
00:33:52 INFO  : 'ps7_post_config' command is executed.
00:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:53 INFO  : 'con' command is executed.
00:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:53 INFO  : Disconnected from the channel tcfchan#28.
00:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:34:33 INFO  : 'fpga -state' command is executed.
00:34:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:34:34 INFO  : 'jtag frequency' command is executed.
00:34:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:34 INFO  : Context for 'APU' is selected.
00:34:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:35 INFO  : Context for 'APU' is selected.
00:34:35 INFO  : 'stop' command is executed.
00:34:36 INFO  : 'ps7_init' command is executed.
00:34:36 INFO  : 'ps7_post_config' command is executed.
00:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:36 INFO  : 'con' command is executed.
00:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:34:36 INFO  : Disconnected from the channel tcfchan#29.
00:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:42:38 INFO  : 'fpga -state' command is executed.
00:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:42:38 INFO  : 'jtag frequency' command is executed.
00:42:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:42:38 INFO  : Context for 'APU' is selected.
00:42:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:42:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:40 INFO  : Context for 'APU' is selected.
00:42:40 INFO  : 'stop' command is executed.
00:42:40 INFO  : 'ps7_init' command is executed.
00:42:40 INFO  : 'ps7_post_config' command is executed.
00:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:41 INFO  : 'con' command is executed.
00:42:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:42:41 INFO  : Disconnected from the channel tcfchan#30.
00:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:43:12 INFO  : 'fpga -state' command is executed.
00:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:43:12 INFO  : 'jtag frequency' command is executed.
00:43:12 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:12 INFO  : Context for 'APU' is selected.
00:43:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:43:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:14 INFO  : Context for 'APU' is selected.
00:43:14 INFO  : 'stop' command is executed.
00:43:14 INFO  : 'ps7_init' command is executed.
00:43:14 INFO  : 'ps7_post_config' command is executed.
00:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:15 INFO  : 'con' command is executed.
00:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:43:15 INFO  : Disconnected from the channel tcfchan#31.
00:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:51:56 INFO  : 'fpga -state' command is executed.
00:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:51:56 INFO  : 'jtag frequency' command is executed.
00:51:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:56 INFO  : Context for 'APU' is selected.
00:51:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:58 INFO  : Context for 'APU' is selected.
00:51:58 INFO  : 'stop' command is executed.
00:51:58 INFO  : 'ps7_init' command is executed.
00:51:58 INFO  : 'ps7_post_config' command is executed.
00:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:58 INFO  : 'con' command is executed.
00:51:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:51:59 INFO  : Disconnected from the channel tcfchan#32.
00:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:52:55 INFO  : 'fpga -state' command is executed.
00:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:52:56 INFO  : 'jtag frequency' command is executed.
00:52:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:56 INFO  : Context for 'APU' is selected.
00:52:57 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:52:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:57 INFO  : Context for 'APU' is selected.
00:52:58 INFO  : 'stop' command is executed.
00:52:58 INFO  : 'ps7_init' command is executed.
00:52:58 INFO  : 'ps7_post_config' command is executed.
00:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:58 INFO  : 'con' command is executed.
00:52:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:52:58 INFO  : Disconnected from the channel tcfchan#33.
00:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:53:21 INFO  : 'fpga -state' command is executed.
00:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:53:21 INFO  : 'jtag frequency' command is executed.
00:53:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:21 INFO  : Context for 'APU' is selected.
00:53:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:23 INFO  : Context for 'APU' is selected.
00:53:23 INFO  : 'stop' command is executed.
00:53:23 INFO  : 'ps7_init' command is executed.
00:53:23 INFO  : 'ps7_post_config' command is executed.
00:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:24 INFO  : 'con' command is executed.
00:53:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:53:24 INFO  : Disconnected from the channel tcfchan#34.
00:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:53:49 INFO  : 'fpga -state' command is executed.
00:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:53:49 INFO  : 'jtag frequency' command is executed.
00:53:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:49 INFO  : Context for 'APU' is selected.
00:53:51 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:53:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:51 INFO  : Context for 'APU' is selected.
00:53:51 INFO  : 'stop' command is executed.
00:53:51 INFO  : 'ps7_init' command is executed.
00:53:51 INFO  : 'ps7_post_config' command is executed.
00:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:52 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:52 INFO  : 'con' command is executed.
00:53:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:53:52 INFO  : Disconnected from the channel tcfchan#35.
00:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:54:13 INFO  : 'fpga -state' command is executed.
00:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:54:13 INFO  : 'jtag frequency' command is executed.
00:54:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:13 INFO  : Context for 'APU' is selected.
00:54:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:15 INFO  : Context for 'APU' is selected.
00:54:16 INFO  : 'stop' command is executed.
00:54:16 INFO  : 'ps7_init' command is executed.
00:54:16 INFO  : 'ps7_post_config' command is executed.
00:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:16 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:16 INFO  : 'con' command is executed.
00:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:54:16 INFO  : Disconnected from the channel tcfchan#36.
00:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:55:08 INFO  : 'fpga -state' command is executed.
00:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:55:08 INFO  : 'jtag frequency' command is executed.
00:55:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:08 INFO  : Context for 'APU' is selected.
00:55:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:10 INFO  : Context for 'APU' is selected.
00:55:10 INFO  : 'stop' command is executed.
00:55:11 INFO  : 'ps7_init' command is executed.
00:55:11 INFO  : 'ps7_post_config' command is executed.
00:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:11 INFO  : 'con' command is executed.
00:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:55:11 INFO  : Disconnected from the channel tcfchan#37.
00:56:57 INFO  : Registering command handlers for SDK TCF services
00:56:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
00:57:01 INFO  : XSCT server has started successfully.
00:57:01 INFO  : Successfully done setting XSCT server connection channel  
00:57:03 INFO  : Successfully done setting SDK workspace  
00:57:03 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
00:57:03 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
00:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:57:49 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
00:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:57:59 INFO  : 'fpga -state' command is executed.
00:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:57:59 INFO  : 'jtag frequency' command is executed.
00:57:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:57:59 INFO  : Context for 'APU' is selected.
00:57:59 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:59 INFO  : Context for 'APU' is selected.
00:57:59 INFO  : 'stop' command is executed.
00:57:59 INFO  : 'ps7_init' command is executed.
00:57:59 INFO  : 'ps7_post_config' command is executed.
00:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:00 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:00 INFO  : 'con' command is executed.
00:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:58:00 INFO  : Disconnected from the channel tcfchan#1.
00:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:58:13 INFO  : 'fpga -state' command is executed.
00:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:58:13 INFO  : 'jtag frequency' command is executed.
00:58:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:13 INFO  : Context for 'APU' is selected.
00:58:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:58:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:15 INFO  : Context for 'APU' is selected.
00:58:15 INFO  : 'stop' command is executed.
00:58:15 INFO  : 'ps7_init' command is executed.
00:58:15 INFO  : 'ps7_post_config' command is executed.
00:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:16 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:16 INFO  : 'con' command is executed.
00:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:58:16 INFO  : Disconnected from the channel tcfchan#2.
