
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v' to AST representation.
Generating RTLIL representation for module `\gemm_0_S00_AXI'.
Generating RTLIL representation for module `\matmul_20x20_systolic'.
Generating RTLIL representation for module `\systolic_pe_matrix'.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\seq_mac'.
Generating RTLIL representation for module `\fp32_to_fp16'.
Generating RTLIL representation for module `\qadd'.
Generating RTLIL representation for module `\FPAddSub_single'.
Generating RTLIL representation for module `\FPAddSub_d'.
Generating RTLIL representation for module `\FPAddSub_c'.
Generating RTLIL representation for module `\FpAddSub_b'.
Generating RTLIL representation for module `\FPAddSub_a'.
Generating RTLIL representation for module `\qmult'.
Generating RTLIL representation for module `\fp16_to_fp32'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\output_logic'.
Generating RTLIL representation for module `\systolic_data_setup'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: systolic_data_setup 
root of   0 design levels: output_logic        
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   0 design levels: fp16_to_fp32        
root of   2 design levels: qmult               
root of   0 design levels: FPAddSub_a          
root of   0 design levels: FpAddSub_b          
root of   0 design levels: FPAddSub_c          
root of   0 design levels: FPAddSub_d          
root of   1 design levels: FPAddSub_single     
root of   2 design levels: qadd                
root of   0 design levels: fp32_to_fp16        
root of   3 design levels: seq_mac             
root of   4 design levels: processing_element  
root of   5 design levels: systolic_pe_matrix  
root of   6 design levels: matmul_20x20_systolic
root of   7 design levels: gemm_0_S00_AXI      
Automatically selected gemm_0_S00_AXI as design top module.

2.2. Analyzing design hierarchy..
Top module:  \gemm_0_S00_AXI
Used module:     \matmul_20x20_systolic
Used module:         \systolic_pe_matrix
Used module:             \processing_element
Used module:                 \seq_mac
Used module:                     \fp32_to_fp16
Used module:                     \qadd
Used module:                         \FPAddSub_single
Used module:                             \FPAddSub_d
Used module:                             \FPAddSub_c
Used module:                             \FpAddSub_b
Used module:                             \FPAddSub_a
Used module:                     \qmult
Used module:                         \fp16_to_fp32
Used module:                         \FPMult_16
Used module:                             \FPMult_RoundModule
Used module:                             \FPMult_NormalizeModule
Used module:                             \FPMult_ExecuteModule
Used module:                             \FPMult_PrepModule
Used module:         \output_logic
Used module:         \systolic_data_setup

2.3. Analyzing design hierarchy..
Top module:  \gemm_0_S00_AXI
Used module:     \matmul_20x20_systolic
Used module:         \systolic_pe_matrix
Used module:             \processing_element
Used module:                 \seq_mac
Used module:                     \fp32_to_fp16
Used module:                     \qadd
Used module:                         \FPAddSub_single
Used module:                             \FPAddSub_d
Used module:                             \FPAddSub_c
Used module:                             \FpAddSub_b
Used module:                             \FPAddSub_a
Used module:                     \qmult
Used module:                         \fp16_to_fp32
Used module:                         \FPMult_16
Used module:                             \FPMult_RoundModule
Used module:                             \FPMult_NormalizeModule
Used module:                             \FPMult_ExecuteModule
Used module:                             \FPMult_PrepModule
Used module:         \output_logic
Used module:         \systolic_data_setup
Removed 0 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub_single.M4 (FPAddSub_d).
Mapping positional arguments of cell FPAddSub_single.M3 (FPAddSub_c).
Mapping positional arguments of cell FPAddSub_single.M2 (FpAddSub_b).
Mapping positional arguments of cell FPAddSub_single.M1 (FPAddSub_a).
Warning: Resizing cell port gemm_0_S00_AXI.u_matmul.c_addr from 15 bits to 8 bits.
Warning: Resizing cell port gemm_0_S00_AXI.u_matmul.b_addr from 15 bits to 8 bits.
Warning: Resizing cell port gemm_0_S00_AXI.u_matmul.a_addr from 15 bits to 8 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7009$569 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6984$554 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6337$423 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6312$408 in module systolic_data_setup.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397 in module output_logic.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4892$364 in module FPMult_16.
Marked 13 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4780$341 in module fp16_to_fp32.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4731$340 in module FPAddSub_a.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4731$340 in module FPAddSub_a.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4703$339 in module FPAddSub_a.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4703$339 in module FPAddSub_a.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4473$263 in module FPAddSub_c.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4473$263 in module FPAddSub_c.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4458$262 in module FPAddSub_c.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4458$262 in module FPAddSub_c.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4247$222 in module FPAddSub_single.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4129$212 in module fp32_to_fp16.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4111$211 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4099$210 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4086$209 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4057$208 in module processing_element.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:723$119 in module matmul_20x20_systolic.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:513$113 in module gemm_0_S00_AXI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:479$110 in module gemm_0_S00_AXI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:460$109 in module gemm_0_S00_AXI.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:428$100 in module gemm_0_S00_AXI.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:397$96 in module gemm_0_S00_AXI.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:363$88 in module gemm_0_S00_AXI.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46 in module gemm_0_S00_AXI.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:219$37 in module gemm_0_S00_AXI.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:198$31 in module gemm_0_S00_AXI.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:164$24 in module gemm_0_S00_AXI.
Removed a total of 4 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 405 redundant assignments.
Promoted 12 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
     1/190: $0\b19_data_delayed_19[15:0]
     2/190: $0\b19_data_delayed_18[15:0]
     3/190: $0\b19_data_delayed_17[15:0]
     4/190: $0\b19_data_delayed_16[15:0]
     5/190: $0\b19_data_delayed_15[15:0]
     6/190: $0\b19_data_delayed_14[15:0]
     7/190: $0\b19_data_delayed_13[15:0]
     8/190: $0\b19_data_delayed_12[15:0]
     9/190: $0\b19_data_delayed_11[15:0]
    10/190: $0\b19_data_delayed_10[15:0]
    11/190: $0\b19_data_delayed_9[15:0]
    12/190: $0\b19_data_delayed_8[15:0]
    13/190: $0\b19_data_delayed_7[15:0]
    14/190: $0\b19_data_delayed_6[15:0]
    15/190: $0\b19_data_delayed_5[15:0]
    16/190: $0\b19_data_delayed_4[15:0]
    17/190: $0\b19_data_delayed_3[15:0]
    18/190: $0\b19_data_delayed_2[15:0]
    19/190: $0\b19_data_delayed_1[15:0]
    20/190: $0\b18_data_delayed_18[15:0]
    21/190: $0\b18_data_delayed_17[15:0]
    22/190: $0\b18_data_delayed_16[15:0]
    23/190: $0\b18_data_delayed_15[15:0]
    24/190: $0\b18_data_delayed_14[15:0]
    25/190: $0\b18_data_delayed_13[15:0]
    26/190: $0\b18_data_delayed_12[15:0]
    27/190: $0\b18_data_delayed_11[15:0]
    28/190: $0\b18_data_delayed_10[15:0]
    29/190: $0\b18_data_delayed_9[15:0]
    30/190: $0\b18_data_delayed_8[15:0]
    31/190: $0\b18_data_delayed_7[15:0]
    32/190: $0\b18_data_delayed_6[15:0]
    33/190: $0\b18_data_delayed_5[15:0]
    34/190: $0\b18_data_delayed_4[15:0]
    35/190: $0\b18_data_delayed_3[15:0]
    36/190: $0\b18_data_delayed_2[15:0]
    37/190: $0\b18_data_delayed_1[15:0]
    38/190: $0\b17_data_delayed_17[15:0]
    39/190: $0\b17_data_delayed_16[15:0]
    40/190: $0\b17_data_delayed_15[15:0]
    41/190: $0\b17_data_delayed_14[15:0]
    42/190: $0\b17_data_delayed_13[15:0]
    43/190: $0\b17_data_delayed_12[15:0]
    44/190: $0\b17_data_delayed_11[15:0]
    45/190: $0\b17_data_delayed_10[15:0]
    46/190: $0\b17_data_delayed_9[15:0]
    47/190: $0\b17_data_delayed_8[15:0]
    48/190: $0\b17_data_delayed_7[15:0]
    49/190: $0\b17_data_delayed_6[15:0]
    50/190: $0\b17_data_delayed_5[15:0]
    51/190: $0\b17_data_delayed_4[15:0]
    52/190: $0\b17_data_delayed_3[15:0]
    53/190: $0\b17_data_delayed_2[15:0]
    54/190: $0\b17_data_delayed_1[15:0]
    55/190: $0\b16_data_delayed_16[15:0]
    56/190: $0\b16_data_delayed_15[15:0]
    57/190: $0\b16_data_delayed_14[15:0]
    58/190: $0\b16_data_delayed_13[15:0]
    59/190: $0\b16_data_delayed_12[15:0]
    60/190: $0\b16_data_delayed_11[15:0]
    61/190: $0\b16_data_delayed_10[15:0]
    62/190: $0\b16_data_delayed_9[15:0]
    63/190: $0\b16_data_delayed_8[15:0]
    64/190: $0\b16_data_delayed_7[15:0]
    65/190: $0\b16_data_delayed_6[15:0]
    66/190: $0\b16_data_delayed_5[15:0]
    67/190: $0\b16_data_delayed_4[15:0]
    68/190: $0\b16_data_delayed_3[15:0]
    69/190: $0\b16_data_delayed_2[15:0]
    70/190: $0\b16_data_delayed_1[15:0]
    71/190: $0\b15_data_delayed_15[15:0]
    72/190: $0\b15_data_delayed_14[15:0]
    73/190: $0\b15_data_delayed_13[15:0]
    74/190: $0\b15_data_delayed_12[15:0]
    75/190: $0\b15_data_delayed_11[15:0]
    76/190: $0\b15_data_delayed_10[15:0]
    77/190: $0\b15_data_delayed_9[15:0]
    78/190: $0\b15_data_delayed_8[15:0]
    79/190: $0\b15_data_delayed_7[15:0]
    80/190: $0\b15_data_delayed_6[15:0]
    81/190: $0\b15_data_delayed_5[15:0]
    82/190: $0\b15_data_delayed_4[15:0]
    83/190: $0\b15_data_delayed_3[15:0]
    84/190: $0\b15_data_delayed_2[15:0]
    85/190: $0\b15_data_delayed_1[15:0]
    86/190: $0\b14_data_delayed_14[15:0]
    87/190: $0\b14_data_delayed_13[15:0]
    88/190: $0\b14_data_delayed_12[15:0]
    89/190: $0\b14_data_delayed_11[15:0]
    90/190: $0\b14_data_delayed_10[15:0]
    91/190: $0\b14_data_delayed_9[15:0]
    92/190: $0\b14_data_delayed_8[15:0]
    93/190: $0\b14_data_delayed_7[15:0]
    94/190: $0\b14_data_delayed_6[15:0]
    95/190: $0\b14_data_delayed_5[15:0]
    96/190: $0\b14_data_delayed_4[15:0]
    97/190: $0\b14_data_delayed_3[15:0]
    98/190: $0\b14_data_delayed_2[15:0]
    99/190: $0\b14_data_delayed_1[15:0]
   100/190: $0\b13_data_delayed_13[15:0]
   101/190: $0\b13_data_delayed_12[15:0]
   102/190: $0\b13_data_delayed_11[15:0]
   103/190: $0\b13_data_delayed_10[15:0]
   104/190: $0\b13_data_delayed_9[15:0]
   105/190: $0\b13_data_delayed_8[15:0]
   106/190: $0\b13_data_delayed_7[15:0]
   107/190: $0\b13_data_delayed_6[15:0]
   108/190: $0\b13_data_delayed_5[15:0]
   109/190: $0\b13_data_delayed_4[15:0]
   110/190: $0\b13_data_delayed_3[15:0]
   111/190: $0\b13_data_delayed_2[15:0]
   112/190: $0\b13_data_delayed_1[15:0]
   113/190: $0\b12_data_delayed_12[15:0]
   114/190: $0\b12_data_delayed_11[15:0]
   115/190: $0\b12_data_delayed_10[15:0]
   116/190: $0\b12_data_delayed_9[15:0]
   117/190: $0\b12_data_delayed_8[15:0]
   118/190: $0\b12_data_delayed_7[15:0]
   119/190: $0\b12_data_delayed_6[15:0]
   120/190: $0\b12_data_delayed_5[15:0]
   121/190: $0\b12_data_delayed_4[15:0]
   122/190: $0\b12_data_delayed_3[15:0]
   123/190: $0\b12_data_delayed_2[15:0]
   124/190: $0\b12_data_delayed_1[15:0]
   125/190: $0\b11_data_delayed_11[15:0]
   126/190: $0\b11_data_delayed_10[15:0]
   127/190: $0\b11_data_delayed_9[15:0]
   128/190: $0\b11_data_delayed_8[15:0]
   129/190: $0\b11_data_delayed_7[15:0]
   130/190: $0\b11_data_delayed_6[15:0]
   131/190: $0\b11_data_delayed_5[15:0]
   132/190: $0\b11_data_delayed_4[15:0]
   133/190: $0\b11_data_delayed_3[15:0]
   134/190: $0\b11_data_delayed_2[15:0]
   135/190: $0\b11_data_delayed_1[15:0]
   136/190: $0\b10_data_delayed_10[15:0]
   137/190: $0\b10_data_delayed_9[15:0]
   138/190: $0\b10_data_delayed_8[15:0]
   139/190: $0\b10_data_delayed_7[15:0]
   140/190: $0\b10_data_delayed_6[15:0]
   141/190: $0\b10_data_delayed_5[15:0]
   142/190: $0\b10_data_delayed_4[15:0]
   143/190: $0\b10_data_delayed_3[15:0]
   144/190: $0\b10_data_delayed_2[15:0]
   145/190: $0\b10_data_delayed_1[15:0]
   146/190: $0\b9_data_delayed_9[15:0]
   147/190: $0\b9_data_delayed_8[15:0]
   148/190: $0\b9_data_delayed_7[15:0]
   149/190: $0\b9_data_delayed_6[15:0]
   150/190: $0\b9_data_delayed_5[15:0]
   151/190: $0\b9_data_delayed_4[15:0]
   152/190: $0\b9_data_delayed_3[15:0]
   153/190: $0\b9_data_delayed_2[15:0]
   154/190: $0\b9_data_delayed_1[15:0]
   155/190: $0\b8_data_delayed_8[15:0]
   156/190: $0\b8_data_delayed_7[15:0]
   157/190: $0\b8_data_delayed_6[15:0]
   158/190: $0\b8_data_delayed_5[15:0]
   159/190: $0\b8_data_delayed_4[15:0]
   160/190: $0\b8_data_delayed_3[15:0]
   161/190: $0\b8_data_delayed_2[15:0]
   162/190: $0\b8_data_delayed_1[15:0]
   163/190: $0\b7_data_delayed_7[15:0]
   164/190: $0\b7_data_delayed_6[15:0]
   165/190: $0\b7_data_delayed_5[15:0]
   166/190: $0\b7_data_delayed_4[15:0]
   167/190: $0\b7_data_delayed_3[15:0]
   168/190: $0\b7_data_delayed_2[15:0]
   169/190: $0\b7_data_delayed_1[15:0]
   170/190: $0\b6_data_delayed_6[15:0]
   171/190: $0\b6_data_delayed_5[15:0]
   172/190: $0\b6_data_delayed_4[15:0]
   173/190: $0\b6_data_delayed_3[15:0]
   174/190: $0\b6_data_delayed_2[15:0]
   175/190: $0\b6_data_delayed_1[15:0]
   176/190: $0\b5_data_delayed_5[15:0]
   177/190: $0\b5_data_delayed_4[15:0]
   178/190: $0\b5_data_delayed_3[15:0]
   179/190: $0\b5_data_delayed_2[15:0]
   180/190: $0\b5_data_delayed_1[15:0]
   181/190: $0\b4_data_delayed_4[15:0]
   182/190: $0\b4_data_delayed_3[15:0]
   183/190: $0\b4_data_delayed_2[15:0]
   184/190: $0\b4_data_delayed_1[15:0]
   185/190: $0\b3_data_delayed_3[15:0]
   186/190: $0\b3_data_delayed_2[15:0]
   187/190: $0\b3_data_delayed_1[15:0]
   188/190: $0\b2_data_delayed_2[15:0]
   189/190: $0\b2_data_delayed_1[15:0]
   190/190: $0\b1_data_delayed_1[15:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7009$569'.
     1/1: $0\b_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6984$554'.
     1/2: $0\b_mem_access[0:0]
     2/2: $0\b_addr[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
     1/190: $0\a19_data_delayed_19[15:0]
     2/190: $0\a19_data_delayed_18[15:0]
     3/190: $0\a19_data_delayed_17[15:0]
     4/190: $0\a19_data_delayed_16[15:0]
     5/190: $0\a19_data_delayed_15[15:0]
     6/190: $0\a19_data_delayed_14[15:0]
     7/190: $0\a19_data_delayed_13[15:0]
     8/190: $0\a19_data_delayed_12[15:0]
     9/190: $0\a19_data_delayed_11[15:0]
    10/190: $0\a19_data_delayed_10[15:0]
    11/190: $0\a19_data_delayed_9[15:0]
    12/190: $0\a19_data_delayed_8[15:0]
    13/190: $0\a19_data_delayed_7[15:0]
    14/190: $0\a19_data_delayed_6[15:0]
    15/190: $0\a19_data_delayed_5[15:0]
    16/190: $0\a19_data_delayed_4[15:0]
    17/190: $0\a19_data_delayed_3[15:0]
    18/190: $0\a19_data_delayed_2[15:0]
    19/190: $0\a19_data_delayed_1[15:0]
    20/190: $0\a18_data_delayed_18[15:0]
    21/190: $0\a18_data_delayed_17[15:0]
    22/190: $0\a18_data_delayed_16[15:0]
    23/190: $0\a18_data_delayed_15[15:0]
    24/190: $0\a18_data_delayed_14[15:0]
    25/190: $0\a18_data_delayed_13[15:0]
    26/190: $0\a18_data_delayed_12[15:0]
    27/190: $0\a18_data_delayed_11[15:0]
    28/190: $0\a18_data_delayed_10[15:0]
    29/190: $0\a18_data_delayed_9[15:0]
    30/190: $0\a18_data_delayed_8[15:0]
    31/190: $0\a18_data_delayed_7[15:0]
    32/190: $0\a18_data_delayed_6[15:0]
    33/190: $0\a18_data_delayed_5[15:0]
    34/190: $0\a18_data_delayed_4[15:0]
    35/190: $0\a18_data_delayed_3[15:0]
    36/190: $0\a18_data_delayed_2[15:0]
    37/190: $0\a18_data_delayed_1[15:0]
    38/190: $0\a17_data_delayed_17[15:0]
    39/190: $0\a17_data_delayed_16[15:0]
    40/190: $0\a17_data_delayed_15[15:0]
    41/190: $0\a17_data_delayed_14[15:0]
    42/190: $0\a17_data_delayed_13[15:0]
    43/190: $0\a17_data_delayed_12[15:0]
    44/190: $0\a17_data_delayed_11[15:0]
    45/190: $0\a17_data_delayed_10[15:0]
    46/190: $0\a17_data_delayed_9[15:0]
    47/190: $0\a17_data_delayed_8[15:0]
    48/190: $0\a17_data_delayed_7[15:0]
    49/190: $0\a17_data_delayed_6[15:0]
    50/190: $0\a17_data_delayed_5[15:0]
    51/190: $0\a17_data_delayed_4[15:0]
    52/190: $0\a17_data_delayed_3[15:0]
    53/190: $0\a17_data_delayed_2[15:0]
    54/190: $0\a17_data_delayed_1[15:0]
    55/190: $0\a16_data_delayed_16[15:0]
    56/190: $0\a16_data_delayed_15[15:0]
    57/190: $0\a16_data_delayed_14[15:0]
    58/190: $0\a16_data_delayed_13[15:0]
    59/190: $0\a16_data_delayed_12[15:0]
    60/190: $0\a16_data_delayed_11[15:0]
    61/190: $0\a16_data_delayed_10[15:0]
    62/190: $0\a16_data_delayed_9[15:0]
    63/190: $0\a16_data_delayed_8[15:0]
    64/190: $0\a16_data_delayed_7[15:0]
    65/190: $0\a16_data_delayed_6[15:0]
    66/190: $0\a16_data_delayed_5[15:0]
    67/190: $0\a16_data_delayed_4[15:0]
    68/190: $0\a16_data_delayed_3[15:0]
    69/190: $0\a16_data_delayed_2[15:0]
    70/190: $0\a16_data_delayed_1[15:0]
    71/190: $0\a15_data_delayed_15[15:0]
    72/190: $0\a15_data_delayed_14[15:0]
    73/190: $0\a15_data_delayed_13[15:0]
    74/190: $0\a15_data_delayed_12[15:0]
    75/190: $0\a15_data_delayed_11[15:0]
    76/190: $0\a15_data_delayed_10[15:0]
    77/190: $0\a15_data_delayed_9[15:0]
    78/190: $0\a15_data_delayed_8[15:0]
    79/190: $0\a15_data_delayed_7[15:0]
    80/190: $0\a15_data_delayed_6[15:0]
    81/190: $0\a15_data_delayed_5[15:0]
    82/190: $0\a15_data_delayed_4[15:0]
    83/190: $0\a15_data_delayed_3[15:0]
    84/190: $0\a15_data_delayed_2[15:0]
    85/190: $0\a15_data_delayed_1[15:0]
    86/190: $0\a14_data_delayed_14[15:0]
    87/190: $0\a14_data_delayed_13[15:0]
    88/190: $0\a14_data_delayed_12[15:0]
    89/190: $0\a14_data_delayed_11[15:0]
    90/190: $0\a14_data_delayed_10[15:0]
    91/190: $0\a14_data_delayed_9[15:0]
    92/190: $0\a14_data_delayed_8[15:0]
    93/190: $0\a14_data_delayed_7[15:0]
    94/190: $0\a14_data_delayed_6[15:0]
    95/190: $0\a14_data_delayed_5[15:0]
    96/190: $0\a14_data_delayed_4[15:0]
    97/190: $0\a14_data_delayed_3[15:0]
    98/190: $0\a14_data_delayed_2[15:0]
    99/190: $0\a14_data_delayed_1[15:0]
   100/190: $0\a13_data_delayed_13[15:0]
   101/190: $0\a13_data_delayed_12[15:0]
   102/190: $0\a13_data_delayed_11[15:0]
   103/190: $0\a13_data_delayed_10[15:0]
   104/190: $0\a13_data_delayed_9[15:0]
   105/190: $0\a13_data_delayed_8[15:0]
   106/190: $0\a13_data_delayed_7[15:0]
   107/190: $0\a13_data_delayed_6[15:0]
   108/190: $0\a13_data_delayed_5[15:0]
   109/190: $0\a13_data_delayed_4[15:0]
   110/190: $0\a13_data_delayed_3[15:0]
   111/190: $0\a13_data_delayed_2[15:0]
   112/190: $0\a13_data_delayed_1[15:0]
   113/190: $0\a12_data_delayed_12[15:0]
   114/190: $0\a12_data_delayed_11[15:0]
   115/190: $0\a12_data_delayed_10[15:0]
   116/190: $0\a12_data_delayed_9[15:0]
   117/190: $0\a12_data_delayed_8[15:0]
   118/190: $0\a12_data_delayed_7[15:0]
   119/190: $0\a12_data_delayed_6[15:0]
   120/190: $0\a12_data_delayed_5[15:0]
   121/190: $0\a12_data_delayed_4[15:0]
   122/190: $0\a12_data_delayed_3[15:0]
   123/190: $0\a12_data_delayed_2[15:0]
   124/190: $0\a12_data_delayed_1[15:0]
   125/190: $0\a11_data_delayed_11[15:0]
   126/190: $0\a11_data_delayed_10[15:0]
   127/190: $0\a11_data_delayed_9[15:0]
   128/190: $0\a11_data_delayed_8[15:0]
   129/190: $0\a11_data_delayed_7[15:0]
   130/190: $0\a11_data_delayed_6[15:0]
   131/190: $0\a11_data_delayed_5[15:0]
   132/190: $0\a11_data_delayed_4[15:0]
   133/190: $0\a11_data_delayed_3[15:0]
   134/190: $0\a11_data_delayed_2[15:0]
   135/190: $0\a11_data_delayed_1[15:0]
   136/190: $0\a10_data_delayed_10[15:0]
   137/190: $0\a10_data_delayed_9[15:0]
   138/190: $0\a10_data_delayed_8[15:0]
   139/190: $0\a10_data_delayed_7[15:0]
   140/190: $0\a10_data_delayed_6[15:0]
   141/190: $0\a10_data_delayed_5[15:0]
   142/190: $0\a10_data_delayed_4[15:0]
   143/190: $0\a10_data_delayed_3[15:0]
   144/190: $0\a10_data_delayed_2[15:0]
   145/190: $0\a10_data_delayed_1[15:0]
   146/190: $0\a9_data_delayed_9[15:0]
   147/190: $0\a9_data_delayed_8[15:0]
   148/190: $0\a9_data_delayed_7[15:0]
   149/190: $0\a9_data_delayed_6[15:0]
   150/190: $0\a9_data_delayed_5[15:0]
   151/190: $0\a9_data_delayed_4[15:0]
   152/190: $0\a9_data_delayed_3[15:0]
   153/190: $0\a9_data_delayed_2[15:0]
   154/190: $0\a9_data_delayed_1[15:0]
   155/190: $0\a8_data_delayed_8[15:0]
   156/190: $0\a8_data_delayed_7[15:0]
   157/190: $0\a8_data_delayed_6[15:0]
   158/190: $0\a8_data_delayed_5[15:0]
   159/190: $0\a8_data_delayed_4[15:0]
   160/190: $0\a8_data_delayed_3[15:0]
   161/190: $0\a8_data_delayed_2[15:0]
   162/190: $0\a8_data_delayed_1[15:0]
   163/190: $0\a7_data_delayed_7[15:0]
   164/190: $0\a7_data_delayed_6[15:0]
   165/190: $0\a7_data_delayed_5[15:0]
   166/190: $0\a7_data_delayed_4[15:0]
   167/190: $0\a7_data_delayed_3[15:0]
   168/190: $0\a7_data_delayed_2[15:0]
   169/190: $0\a7_data_delayed_1[15:0]
   170/190: $0\a6_data_delayed_6[15:0]
   171/190: $0\a6_data_delayed_5[15:0]
   172/190: $0\a6_data_delayed_4[15:0]
   173/190: $0\a6_data_delayed_3[15:0]
   174/190: $0\a6_data_delayed_2[15:0]
   175/190: $0\a6_data_delayed_1[15:0]
   176/190: $0\a5_data_delayed_5[15:0]
   177/190: $0\a5_data_delayed_4[15:0]
   178/190: $0\a5_data_delayed_3[15:0]
   179/190: $0\a5_data_delayed_2[15:0]
   180/190: $0\a5_data_delayed_1[15:0]
   181/190: $0\a4_data_delayed_4[15:0]
   182/190: $0\a4_data_delayed_3[15:0]
   183/190: $0\a4_data_delayed_2[15:0]
   184/190: $0\a4_data_delayed_1[15:0]
   185/190: $0\a3_data_delayed_3[15:0]
   186/190: $0\a3_data_delayed_2[15:0]
   187/190: $0\a3_data_delayed_1[15:0]
   188/190: $0\a2_data_delayed_2[15:0]
   189/190: $0\a2_data_delayed_1[15:0]
   190/190: $0\a1_data_delayed_1[15:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6337$423'.
     1/1: $0\a_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6312$408'.
     1/2: $0\a_mem_access[0:0]
     2/2: $0\a_addr[7:0]
Creating decoders for process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
     1/24: $0\c_data_out_19[319:0]
     2/24: $0\c_data_out_18[319:0]
     3/24: $0\c_data_out_17[319:0]
     4/24: $0\c_data_out_16[319:0]
     5/24: $0\c_data_out_15[319:0]
     6/24: $0\c_data_out_14[319:0]
     7/24: $0\c_data_out_13[319:0]
     8/24: $0\c_data_out_12[319:0]
     9/24: $0\c_data_out_11[319:0]
    10/24: $0\c_data_out_10[319:0]
    11/24: $0\c_data_out_9[319:0]
    12/24: $0\c_data_out_8[319:0]
    13/24: $0\c_data_out_7[319:0]
    14/24: $0\c_data_out_6[319:0]
    15/24: $0\c_data_out_5[319:0]
    16/24: $0\c_data_out_4[319:0]
    17/24: $0\c_data_out_3[319:0]
    18/24: $0\c_data_out_2[319:0]
    19/24: $0\c_data_out_1[319:0]
    20/24: $0\counter[31:0]
    21/24: $0\start_capturing_c_data[0:0]
    22/24: $0\c_addr[7:0]
    23/24: $0\c_data_out[319:0]
    24/24: $0\c_data_available[0:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4892$364'.
     1/5: $0\pipe_4[20:0]
     2/5: $0\pipe_3[40:0]
     3/5: $0\pipe_2[22:0]
     4/5: $0\pipe_1[58:0]
     5/5: $0\pipe_0[31:0]
Creating decoders for process `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4780$341'.
     1/24: $3\b_temp[31:0] [31]
     2/24: $3\b_temp[31:0] [30:23]
     3/24: $3\b_temp[31:0] [22:0]
     4/24: $2\b_temp[31:0] [31]
     5/24: $11\k_temp[3:0]
     6/24: $10\k_temp[3:0]
     7/24: $9\k_temp[3:0]
     8/24: $8\k_temp[3:0]
     9/24: $7\k_temp[3:0]
    10/24: $6\k_temp[3:0]
    11/24: $5\k_temp[3:0]
    12/24: $4\k_temp[3:0]
    13/24: $3\k_temp[3:0]
    14/24: $2\b_temp[31:0] [30:23]
    15/24: $2\b_temp[31:0] [22:0]
    16/24: $12\k_temp[3:0]
    17/24: $2\k[3:0]
    18/24: $2\j[3:0]
    19/24: $2\k_temp[3:0]
    20/24: $1\b_temp[31:0] [31]
    21/24: $1\b_temp[31:0] [30:0]
    22/24: $1\k_temp[3:0]
    23/24: $1\k[3:0]
    24/24: $1\j[3:0]
Creating decoders for process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4731$340'.
     1/25: $0\Lvl3[23:0] [23]
     2/25: $0\Lvl3[23:0] [21]
     3/25: $0\Lvl3[23:0] [22]
     4/25: $0\Lvl3[23:0] [20]
     5/25: $0\Lvl3[23:0] [19]
     6/25: $0\Lvl3[23:0] [18]
     7/25: $0\Lvl3[23:0] [17]
     8/25: $0\Lvl3[23:0] [16]
     9/25: $0\Lvl3[23:0] [15]
    10/25: $0\Lvl3[23:0] [14]
    11/25: $0\Lvl3[23:0] [13]
    12/25: $0\Lvl3[23:0] [12]
    13/25: $0\Lvl3[23:0] [11]
    14/25: $0\Lvl3[23:0] [10]
    15/25: $0\Lvl3[23:0] [9]
    16/25: $0\Lvl3[23:0] [8]
    17/25: $0\Lvl3[23:0] [7]
    18/25: $0\Lvl3[23:0] [6]
    19/25: $0\Lvl3[23:0] [5]
    20/25: $0\Lvl3[23:0] [4]
    21/25: $0\Lvl3[23:0] [3]
    22/25: $0\Lvl3[23:0] [2]
    23/25: $0\Lvl3[23:0] [1]
    24/25: $0\Lvl3[23:0] [0]
    25/25: $1\j[31:0]
Creating decoders for process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4703$339'.
     1/21: $0\Lvl2[23:0] [23:19]
     2/21: $0\Lvl2[23:0] [16]
     3/21: $0\Lvl2[23:0] [15]
     4/21: $0\Lvl2[23:0] [14]
     5/21: $0\Lvl2[23:0] [17]
     6/21: $0\Lvl2[23:0] [13]
     7/21: $0\Lvl2[23:0] [12]
     8/21: $0\Lvl2[23:0] [11]
     9/21: $0\Lvl2[23:0] [18]
    10/21: $0\Lvl2[23:0] [10]
    11/21: $0\Lvl2[23:0] [9]
    12/21: $0\Lvl2[23:0] [8]
    13/21: $0\Lvl2[23:0] [7]
    14/21: $0\Lvl2[23:0] [6]
    15/21: $0\Lvl2[23:0] [5]
    16/21: $0\Lvl2[23:0] [4]
    17/21: $0\Lvl2[23:0] [3]
    18/21: $0\Lvl2[23:0] [2]
    19/21: $0\Lvl2[23:0] [1]
    20/21: $0\Lvl2[23:0] [0]
    21/21: $1\i[31:0]
Creating decoders for process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4696$337'.
Creating decoders for process `\FpAddSub_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4580$305'.
Creating decoders for process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4473$263'.
     1/34: $0\Lvl3[32:0] [2]
     2/34: $0\Lvl3[32:0] [0]
     3/34: $0\Lvl3[32:0] [1]
     4/34: $0\Lvl3[32:0] [3]
     5/34: $0\Lvl3[32:0] [4]
     6/34: $0\Lvl3[32:0] [5]
     7/34: $0\Lvl3[32:0] [6]
     8/34: $0\Lvl3[32:0] [7]
     9/34: $0\Lvl3[32:0] [8]
    10/34: $0\Lvl3[32:0] [9]
    11/34: $0\Lvl3[32:0] [10]
    12/34: $0\Lvl3[32:0] [11]
    13/34: $0\Lvl3[32:0] [12]
    14/34: $0\Lvl3[32:0] [13]
    15/34: $0\Lvl3[32:0] [14]
    16/34: $0\Lvl3[32:0] [15]
    17/34: $0\Lvl3[32:0] [16]
    18/34: $0\Lvl3[32:0] [17]
    19/34: $0\Lvl3[32:0] [18]
    20/34: $0\Lvl3[32:0] [19]
    21/34: $0\Lvl3[32:0] [20]
    22/34: $0\Lvl3[32:0] [21]
    23/34: $0\Lvl3[32:0] [22]
    24/34: $0\Lvl3[32:0] [23]
    25/34: $0\Lvl3[32:0] [24]
    26/34: $0\Lvl3[32:0] [25]
    27/34: $0\Lvl3[32:0] [26]
    28/34: $0\Lvl3[32:0] [27]
    29/34: $0\Lvl3[32:0] [28]
    30/34: $0\Lvl3[32:0] [29]
    31/34: $0\Lvl3[32:0] [30]
    32/34: $0\Lvl3[32:0] [31]
    33/34: $0\Lvl3[32:0] [32]
    34/34: $3\i[31:0]
Creating decoders for process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4458$262'.
     1/31: $0\Lvl2[32:0] [11]
     2/31: $0\Lvl2[32:0] [6]
     3/31: $0\Lvl2[32:0] [3:0]
     4/31: $0\Lvl2[32:0] [4]
     5/31: $0\Lvl2[32:0] [5]
     6/31: $0\Lvl2[32:0] [7]
     7/31: $0\Lvl2[32:0] [8]
     8/31: $0\Lvl2[32:0] [9]
     9/31: $0\Lvl2[32:0] [10]
    10/31: $0\Lvl2[32:0] [12]
    11/31: $0\Lvl2[32:0] [13]
    12/31: $0\Lvl2[32:0] [14]
    13/31: $0\Lvl2[32:0] [15]
    14/31: $0\Lvl2[32:0] [16]
    15/31: $0\Lvl2[32:0] [17]
    16/31: $0\Lvl2[32:0] [18]
    17/31: $0\Lvl2[32:0] [19]
    18/31: $0\Lvl2[32:0] [20]
    19/31: $0\Lvl2[32:0] [21]
    20/31: $0\Lvl2[32:0] [22]
    21/31: $0\Lvl2[32:0] [23]
    22/31: $0\Lvl2[32:0] [24]
    23/31: $0\Lvl2[32:0] [25]
    24/31: $0\Lvl2[32:0] [26]
    25/31: $0\Lvl2[32:0] [27]
    26/31: $0\Lvl2[32:0] [28]
    27/31: $0\Lvl2[32:0] [29]
    28/31: $0\Lvl2[32:0] [30]
    29/31: $0\Lvl2[32:0] [31]
    30/31: $0\Lvl2[32:0] [32]
    31/31: $1\i[31:0]
Creating decoders for process `\FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4247$222'.
     1/3: $0\pipe_3[45:0]
     2/3: $0\pipe_2[54:0]
     3/3: $0\pipe_1[68:0]
Creating decoders for process `\fp32_to_fp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4129$212'.
     1/8: $3\b_temp[15:0] [15]
     2/8: $3\b_temp[15:0] [14:10]
     3/8: $3\b_temp[15:0] [9:0]
     4/8: $2\b_temp[15:0] [15]
     5/8: $2\b_temp[15:0] [9:0]
     6/8: $2\b_temp[15:0] [14:10]
     7/8: $1\b_temp[15:0] [15]
     8/8: $1\b_temp[15:0] [14:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4111$211'.
     1/1: $0\out_temp[31:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4099$210'.
     1/1: $0\mul_out_temp_reg[31:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4086$209'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4057$208'.
     1/2: $0\out_b[15:0]
     2/2: $0\out_a[15:0]
Creating decoders for process `\matmul_20x20_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:723$119'.
     1/2: $0\clk_cnt[7:0]
     2/2: $0\done_mat_mul[0:0]
Creating decoders for process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:513$113'.
     1/3: $0\mat_mul_done_status[0:0]
     2/3: $0\start_mat_mul[0:0]
     3/3: $0\state[3:0]
Creating decoders for process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:479$110'.
     1/1: $0\axi_rdata[31:0]
Creating decoders for process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:460$109'.
     1/1: $0\reg_data_out[31:0]
Creating decoders for process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:428$100'.
     1/2: $0\axi_rvalid[0:0]
     2/2: $0\axi_rresp[1:0]
Creating decoders for process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:397$96'.
     1/2: $0\axi_arready[0:0]
     2/2: $0\axi_araddr[5:0]
Creating decoders for process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:363$88'.
     1/2: $0\axi_bvalid[0:0]
     2/2: $0\axi_bresp[1:0]
Creating decoders for process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
     1/43: $0\slv_reg9[31:0] [31:24]
     2/43: $0\slv_reg9[31:0] [15:8]
     3/43: $0\slv_reg9[31:0] [7:0]
     4/43: $0\slv_reg8[31:0] [31:24]
     5/43: $0\slv_reg8[31:0] [15:8]
     6/43: $0\slv_reg8[31:0] [7:0]
     7/43: $0\slv_reg7[31:0] [31:24]
     8/43: $0\slv_reg7[31:0] [15:8]
     9/43: $0\slv_reg7[31:0] [7:0]
    10/43: $0\slv_reg6[31:0] [31:24]
    11/43: $0\slv_reg6[31:0] [15:8]
    12/43: $0\slv_reg6[31:0] [7:0]
    13/43: $0\slv_reg5[31:0] [31:24]
    14/43: $0\slv_reg5[31:0] [15:8]
    15/43: $0\slv_reg5[31:0] [7:0]
    16/43: $0\slv_reg4[31:0] [31:24]
    17/43: $0\slv_reg4[31:0] [15:8]
    18/43: $0\slv_reg4[31:0] [7:0]
    19/43: $0\slv_reg3[31:0] [31:24]
    20/43: $0\slv_reg3[31:0] [15:8]
    21/43: $0\slv_reg3[31:0] [7:0]
    22/43: $0\slv_reg2[31:0] [31:24]
    23/43: $0\slv_reg2[31:0] [15:8]
    24/43: $0\slv_reg2[31:0] [7:0]
    25/43: $0\slv_reg1[31:0] [31:24]
    26/43: $0\slv_reg1[31:0] [15:8]
    27/43: $0\slv_reg1[31:0] [7:0]
    28/43: $0\slv_reg0[31:0] [31:24]
    29/43: $0\slv_reg0[31:0] [15:8]
    30/43: $0\slv_reg0[31:0] [7:0]
    31/43: $0\slv_reg9[31:0] [23:16]
    32/43: $2\byte_index[31:0]
    33/43: $1\byte_index[31:0]
    34/43: $0\slv_reg8[31:0] [23:16]
    35/43: $0\slv_reg7[31:0] [23:16]
    36/43: $0\slv_reg6[31:0] [23:16]
    37/43: $0\slv_reg5[31:0] [23:16]
    38/43: $0\slv_reg4[31:0] [23:16]
    39/43: $0\slv_reg3[31:0] [23:16]
    40/43: $0\slv_reg2[31:0] [23:16]
    41/43: $0\slv_reg1[31:0] [23:16]
    42/43: $0\slv_reg0[31:0] [23:16]
    43/43: $3\byte_index[31:0]
Creating decoders for process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:219$37'.
     1/1: $0\axi_wready[0:0]
Creating decoders for process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:198$31'.
     1/1: $0\axi_awaddr[5:0]
Creating decoders for process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:164$24'.
     1/2: $0\axi_awready[0:0]
     2/2: $0\aw_en[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fp16_to_fp32.\b_temp' from process `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4780$341'.
Latch inferred for signal `\fp16_to_fp32.\j' from process `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4780$341': $auto$proc_dlatch.cc:427:proc_dlatch$3833
Latch inferred for signal `\fp16_to_fp32.\k' from process `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4780$341': $auto$proc_dlatch.cc:427:proc_dlatch$3836
Latch inferred for signal `\fp16_to_fp32.\k_temp' from process `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4780$341': $auto$proc_dlatch.cc:427:proc_dlatch$4081
No latch inferred for signal `\FPAddSub_a.\Lvl3' from process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4731$340'.
Latch inferred for signal `\FPAddSub_a.\j' from process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4731$340': $auto$proc_dlatch.cc:427:proc_dlatch$4090
No latch inferred for signal `\FPAddSub_a.\Lvl2' from process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4703$339'.
Latch inferred for signal `\FPAddSub_a.\i' from process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4703$339': $auto$proc_dlatch.cc:427:proc_dlatch$4099
No latch inferred for signal `\FPAddSub_a.\Lvl1' from process `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4696$337'.
No latch inferred for signal `\FpAddSub_b.\Lvl1' from process `\FpAddSub_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4580$305'.
No latch inferred for signal `\FPAddSub_c.\Lvl3' from process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4473$263'.
Latch inferred for signal `\FPAddSub_c.\i' from process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4473$263': $auto$proc_dlatch.cc:427:proc_dlatch$4108
No latch inferred for signal `\FPAddSub_c.\Lvl2' from process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4458$262'.
Latch inferred for signal `\FPAddSub_c.\i' from process `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4458$262': $auto$proc_dlatch.cc:427:proc_dlatch$4117
No latch inferred for signal `\fp32_to_fp16.\b_temp' from process `\fp32_to_fp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4129$212'.
No latch inferred for signal `\gemm_0_S00_AXI.\reg_data_out' from process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:460$109'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\systolic_data_setup.\b1_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4118' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4119' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4120' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4121' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4122' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4123' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4124' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4125' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4126' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b4_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4127' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4128' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4129' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4130' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4131' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b5_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4132' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4133' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4134' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4135' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4136' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4137' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b6_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4138' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4139' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4140' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4141' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4142' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4143' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4144' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b7_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4145' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4146' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4147' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4148' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4149' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4150' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4151' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4152' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b8_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4153' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4154' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4155' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4156' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4157' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4158' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4159' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4160' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4161' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b9_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4162' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4163' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4164' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4165' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4166' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4167' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4168' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4169' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4170' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4171' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b10_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4172' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4173' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4174' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4175' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4176' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4177' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4178' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4179' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4180' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4181' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4182' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b11_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4183' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4184' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4185' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4186' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4187' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4188' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4189' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4190' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4191' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4192' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4193' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4194' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b12_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4195' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4196' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4197' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4198' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4199' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4200' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4201' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4202' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4203' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4204' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4205' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4206' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4207' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b13_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4208' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4209' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4210' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4211' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4212' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4213' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4214' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4215' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4216' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4217' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4218' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4219' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4220' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4221' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b14_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4222' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4223' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4224' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4225' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4226' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4227' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4228' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4229' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4230' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4231' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4232' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4233' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4234' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4235' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4236' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b15_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4237' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4238' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4239' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4240' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4241' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4242' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4243' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4244' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4245' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4246' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4247' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4248' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4249' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4250' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4251' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4252' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b16_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4253' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4254' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4255' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4256' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4257' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4258' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4259' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4260' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4261' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4262' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4263' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4264' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4265' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4266' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4267' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4268' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4269' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b17_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4270' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4271' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4272' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4273' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4274' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4275' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4276' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4277' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4278' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4279' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4280' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4281' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4282' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4283' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4284' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4285' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4286' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4287' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b18_data_delayed_18' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4288' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4289' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4290' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4291' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4292' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4293' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4294' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4295' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4296' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4297' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4298' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4299' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4300' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4301' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4302' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4303' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4304' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4305' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_18' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4306' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b19_data_delayed_19' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
  created $dff cell `$procdff$4307' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7009$569'.
  created $dff cell `$procdff$4308' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_addr' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6984$554'.
  created $dff cell `$procdff$4309' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6984$554'.
  created $dff cell `$procdff$4310' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a1_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4311' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4312' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4313' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4314' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4315' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4316' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4317' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4318' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4319' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a4_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4320' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4321' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4322' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4323' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4324' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a5_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4325' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4326' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4327' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4328' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4329' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4330' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a6_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4331' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4332' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4333' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4334' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4335' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4336' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4337' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a7_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4338' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4339' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4340' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4341' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4342' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4343' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4344' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4345' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a8_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4346' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4347' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4348' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4349' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4350' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4351' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4352' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4353' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4354' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a9_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4355' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4356' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4357' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4358' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4359' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4360' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4361' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4362' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4363' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4364' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a10_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4365' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4366' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4367' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4368' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4369' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4370' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4371' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4372' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4373' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4374' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4375' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a11_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4376' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4377' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4378' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4379' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4380' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4381' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4382' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4383' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4384' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4385' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4386' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4387' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a12_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4388' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4389' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4390' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4391' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4392' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4393' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4394' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4395' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4396' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4397' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4398' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4399' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4400' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a13_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4401' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4402' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4403' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4404' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4405' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4406' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4407' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4408' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4409' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4410' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4411' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4412' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4413' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4414' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a14_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4415' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4416' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4417' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4418' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4419' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4420' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4421' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4422' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4423' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4424' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4425' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4426' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4427' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4428' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4429' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a15_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4430' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4431' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4432' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4433' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4434' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4435' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4436' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4437' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4438' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4439' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4440' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4441' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4442' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4443' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4444' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4445' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a16_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4446' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4447' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4448' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4449' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4450' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4451' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4452' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4453' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4454' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4455' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4456' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4457' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4458' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4459' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4460' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4461' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4462' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a17_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4463' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4464' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4465' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4466' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4467' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4468' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4469' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4470' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4471' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4472' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4473' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4474' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4475' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4476' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4477' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4478' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4479' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4480' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a18_data_delayed_18' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4481' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_1' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4482' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_2' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4483' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_3' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4484' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_4' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4485' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_5' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4486' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_6' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4487' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_7' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4488' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_8' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4489' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_9' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4490' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_10' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4491' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_11' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4492' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_12' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4493' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_13' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4494' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_14' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4495' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_15' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4496' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_16' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4497' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_17' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4498' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_18' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4499' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a19_data_delayed_19' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
  created $dff cell `$procdff$4500' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6337$423'.
  created $dff cell `$procdff$4501' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_addr' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6312$408'.
  created $dff cell `$procdff$4502' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6312$408'.
  created $dff cell `$procdff$4503' with positive edge clock.
Creating register for signal `\output_logic.\c_data_available' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4504' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4505' with positive edge clock.
Creating register for signal `\output_logic.\c_addr' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4506' with positive edge clock.
Creating register for signal `\output_logic.\start_capturing_c_data' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4507' with positive edge clock.
Creating register for signal `\output_logic.\counter' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4508' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_1' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4509' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_2' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4510' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_3' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4511' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_4' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4512' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_5' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4513' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_6' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4514' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_7' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4515' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_8' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4516' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_9' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4517' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_10' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4518' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_11' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4519' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_12' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4520' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_13' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4521' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_14' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4522' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_15' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4523' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_16' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4524' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_17' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4525' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_18' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4526' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_19' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
  created $dff cell `$procdff$4527' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_1' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4892$364'.
  created $dff cell `$procdff$4528' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_2' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4892$364'.
  created $dff cell `$procdff$4529' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_3' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4892$364'.
  created $dff cell `$procdff$4530' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_0' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4892$364'.
  created $dff cell `$procdff$4531' with positive edge clock.
Creating register for signal `\FPMult_16.\pipe_4' using process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4892$364'.
  created $dff cell `$procdff$4532' with positive edge clock.
Creating register for signal `\FPAddSub_single.\pipe_1' using process `\FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4247$222'.
  created $dff cell `$procdff$4533' with positive edge clock.
Creating register for signal `\FPAddSub_single.\pipe_2' using process `\FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4247$222'.
  created $dff cell `$procdff$4534' with positive edge clock.
Creating register for signal `\FPAddSub_single.\pipe_3' using process `\FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4247$222'.
  created $dff cell `$procdff$4535' with positive edge clock.
Creating register for signal `\seq_mac.\out_temp' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4111$211'.
  created $dff cell `$procdff$4536' with positive edge clock.
Creating register for signal `\seq_mac.\mul_out_temp_reg' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4099$210'.
  created $dff cell `$procdff$4537' with positive edge clock.
Creating register for signal `\seq_mac.\a_flopped' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4086$209'.
  created $dff cell `$procdff$4538' with positive edge clock.
Creating register for signal `\seq_mac.\b_flopped' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4086$209'.
  created $dff cell `$procdff$4539' with positive edge clock.
Creating register for signal `\processing_element.\out_a' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4057$208'.
  created $dff cell `$procdff$4540' with positive edge clock.
Creating register for signal `\processing_element.\out_b' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4057$208'.
  created $dff cell `$procdff$4541' with positive edge clock.
Creating register for signal `\matmul_20x20_systolic.\done_mat_mul' using process `\matmul_20x20_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:723$119'.
  created $dff cell `$procdff$4542' with positive edge clock.
Creating register for signal `\matmul_20x20_systolic.\clk_cnt' using process `\matmul_20x20_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:723$119'.
  created $dff cell `$procdff$4543' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\state' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:513$113'.
  created $dff cell `$procdff$4544' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\start_mat_mul' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:513$113'.
  created $dff cell `$procdff$4545' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\mat_mul_done_status' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:513$113'.
  created $dff cell `$procdff$4546' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\axi_rdata' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:479$110'.
  created $dff cell `$procdff$4547' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\axi_rresp' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:428$100'.
  created $dff cell `$procdff$4548' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\axi_rvalid' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:428$100'.
  created $dff cell `$procdff$4549' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\axi_araddr' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:397$96'.
  created $dff cell `$procdff$4550' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\axi_arready' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:397$96'.
  created $dff cell `$procdff$4551' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\axi_bresp' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:363$88'.
  created $dff cell `$procdff$4552' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\axi_bvalid' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:363$88'.
  created $dff cell `$procdff$4553' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\slv_reg0' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
  created $dff cell `$procdff$4554' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\slv_reg1' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
  created $dff cell `$procdff$4555' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\slv_reg2' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
  created $dff cell `$procdff$4556' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\slv_reg3' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
  created $dff cell `$procdff$4557' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\slv_reg4' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
  created $dff cell `$procdff$4558' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\slv_reg5' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
  created $dff cell `$procdff$4559' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\slv_reg6' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
  created $dff cell `$procdff$4560' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\slv_reg7' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
  created $dff cell `$procdff$4561' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\slv_reg8' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
  created $dff cell `$procdff$4562' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\slv_reg9' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
  created $dff cell `$procdff$4563' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\byte_index' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
  created $dff cell `$procdff$4564' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\axi_wready' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:219$37'.
  created $dff cell `$procdff$4565' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\axi_awaddr' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:198$31'.
  created $dff cell `$procdff$4566' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\axi_awready' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:164$24'.
  created $dff cell `$procdff$4567' with positive edge clock.
Creating register for signal `\gemm_0_S00_AXI.\aw_en' using process `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:164$24'.
  created $dff cell `$procdff$4568' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7262$695'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7009$569'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7009$569'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6984$554'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6984$554'.
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6590$549'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6337$423'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6337$423'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6312$408'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6312$408'.
Found and cleaned up 5 empty switches in `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
Removing empty process `output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6010$397'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4892$364'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4892$364'.
Found and cleaned up 13 empty switches in `\fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4780$341'.
Removing empty process `fp16_to_fp32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4780$341'.
Found and cleaned up 1 empty switch in `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4731$340'.
Removing empty process `FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4731$340'.
Found and cleaned up 1 empty switch in `\FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4703$339'.
Removing empty process `FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4703$339'.
Removing empty process `FPAddSub_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4696$337'.
Removing empty process `FpAddSub_b.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4580$305'.
Found and cleaned up 1 empty switch in `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4473$263'.
Removing empty process `FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4473$263'.
Found and cleaned up 1 empty switch in `\FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4458$262'.
Removing empty process `FPAddSub_c.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4458$262'.
Found and cleaned up 1 empty switch in `\FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4247$222'.
Removing empty process `FPAddSub_single.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4247$222'.
Found and cleaned up 3 empty switches in `\fp32_to_fp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4129$212'.
Removing empty process `fp32_to_fp16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4129$212'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4111$211'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4111$211'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4099$210'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4099$210'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4086$209'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4086$209'.
Found and cleaned up 1 empty switch in `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4057$208'.
Removing empty process `processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4057$208'.
Found and cleaned up 3 empty switches in `\matmul_20x20_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:723$119'.
Removing empty process `matmul_20x20_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:723$119'.
Found and cleaned up 5 empty switches in `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:513$113'.
Removing empty process `gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:513$113'.
Found and cleaned up 2 empty switches in `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:479$110'.
Removing empty process `gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:479$110'.
Found and cleaned up 1 empty switch in `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:460$109'.
Removing empty process `gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:460$109'.
Found and cleaned up 3 empty switches in `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:428$100'.
Removing empty process `gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:428$100'.
Found and cleaned up 2 empty switches in `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:397$96'.
Removing empty process `gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:397$96'.
Found and cleaned up 3 empty switches in `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:363$88'.
Removing empty process `gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:363$88'.
Found and cleaned up 43 empty switches in `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
Removing empty process `gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:251$46'.
Found and cleaned up 2 empty switches in `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:219$37'.
Removing empty process `gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:219$37'.
Found and cleaned up 2 empty switches in `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:198$31'.
Removing empty process `gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:198$31'.
Found and cleaned up 3 empty switches in `\gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:164$24'.
Removing empty process `gemm_0_S00_AXI.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:164$24'.
Cleaned up 110 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module systolic_data_setup.
<suppressed ~50 debug messages>
Optimizing module output_logic.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module fp16_to_fp32.
<suppressed ~121 debug messages>
Optimizing module qmult.
Optimizing module FPAddSub_a.
<suppressed ~54 debug messages>
Optimizing module FpAddSub_b.
Optimizing module FPAddSub_c.
<suppressed ~73 debug messages>
Optimizing module FPAddSub_d.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_single.
Optimizing module qadd.
Optimizing module fp32_to_fp16.
<suppressed ~1 debug messages>
Optimizing module seq_mac.
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
Optimizing module matmul_20x20_systolic.
<suppressed ~43 debug messages>
Optimizing module gemm_0_S00_AXI.
<suppressed ~118 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module systolic_data_setup.
Optimizing module output_logic.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module fp16_to_fp32.
Optimizing module qmult.
Optimizing module FPAddSub_a.
Optimizing module FpAddSub_b.
Optimizing module FPAddSub_c.
Optimizing module FPAddSub_d.
Optimizing module FPAddSub_single.
Optimizing module qadd.
Optimizing module fp32_to_fp16.
Optimizing module seq_mac.
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
Optimizing module matmul_20x20_systolic.
Optimizing module gemm_0_S00_AXI.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\systolic_data_setup'.
<suppressed ~42 debug messages>
Finding identical cells in module `\output_logic'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\fp16_to_fp32'.
<suppressed ~42 debug messages>
Finding identical cells in module `\qmult'.
Finding identical cells in module `\FPAddSub_a'.
<suppressed ~540 debug messages>
Finding identical cells in module `\FpAddSub_b'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_c'.
<suppressed ~759 debug messages>
Finding identical cells in module `\FPAddSub_d'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_single'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\fp32_to_fp16'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\matmul_20x20_systolic'.
<suppressed ~120 debug messages>
Finding identical cells in module `\gemm_0_S00_AXI'.
<suppressed ~180 debug messages>
Removed a total of 572 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4981$366: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:4981$366: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp16_to_fp32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2341.
    dead port 1/2 on $mux $procmux$2335.
    dead port 1/2 on $mux $procmux$2248.
    dead port 1/2 on $mux $procmux$2242.
    dead port 1/2 on $mux $procmux$2239.
    dead port 1/2 on $mux $procmux$2233.
    dead port 1/2 on $mux $procmux$2230.
    dead port 1/2 on $mux $procmux$2224.
    dead port 1/2 on $mux $procmux$2221.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FpAddSub_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_single..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \fp32_to_fp16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2990.
    dead port 1/2 on $mux $procmux$2984.
    dead port 1/2 on $mux $procmux$2978.
    dead port 1/2 on $mux $procmux$2972.
    dead port 1/2 on $mux $procmux$2969.
    dead port 1/2 on $mux $procmux$2964.
    dead port 1/2 on $mux $procmux$2961.
    dead port 1/2 on $mux $procmux$2955.
    dead port 1/2 on $mux $procmux$2952.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \matmul_20x20_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$3026: \done_mat_mul -> 1'0
  Analyzing evaluation results.
Running muxtree optimizer on module \gemm_0_S00_AXI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3608.
    dead port 2/2 on $mux $procmux$3770.
    dead port 2/2 on $mux $procmux$3773.
Removed 21 multiplexer ports.
<suppressed ~655 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \fp16_to_fp32.
    New ctrl vector for $mux cell $procmux$2245: { }
    New ctrl vector for $mux cell $procmux$2371: { }
  Optimizing cells in module \fp16_to_fp32.
  Optimizing cells in module \qmult.
  Optimizing cells in module \FPAddSub_a.
    New ctrl vector for $pmux cell $procmux$2610: { }
    New ctrl vector for $pmux cell $procmux$2520: { $procmux$2614_CMP $procmux$2613_CMP $auto$opt_reduce.cc:134:opt_mux$4570 }
    New ctrl vector for $pmux cell $procmux$2515: { $procmux$2614_CMP $procmux$2613_CMP $auto$opt_reduce.cc:134:opt_mux$4572 }
    New ctrl vector for $pmux cell $procmux$2510: { $procmux$2614_CMP $auto$opt_reduce.cc:134:opt_mux$4574 }
    New ctrl vector for $pmux cell $procmux$2505: { }
    New ctrl vector for $pmux cell $procmux$2395: { $procmux$2509_CMP $procmux$2508_CMP $auto$opt_reduce.cc:134:opt_mux$4576 }
    New ctrl vector for $pmux cell $procmux$2530: { $procmux$2614_CMP $procmux$2613_CMP $auto$opt_reduce.cc:134:opt_mux$4578 }
    New ctrl vector for $pmux cell $procmux$2385: { $procmux$2509_CMP $auto$opt_reduce.cc:134:opt_mux$4580 }
    New ctrl vector for $pmux cell $procmux$2550: { $procmux$2614_CMP $procmux$2613_CMP $auto$opt_reduce.cc:134:opt_mux$4582 }
  Optimizing cells in module \FPAddSub_a.
  Optimizing cells in module \FpAddSub_b.
  Optimizing cells in module \FPAddSub_c.
    New ctrl vector for $pmux cell $procmux$2800: { $procmux$2939_CMP $procmux$2938_CMP $auto$opt_reduce.cc:134:opt_mux$4584 }
    New ctrl vector for $pmux cell $procmux$2795: { $procmux$2939_CMP $auto$opt_reduce.cc:134:opt_mux$4586 }
    New ctrl vector for $pmux cell $procmux$2790: { $procmux$2939_CMP $procmux$2938_CMP $auto$opt_reduce.cc:134:opt_mux$4588 }
    New ctrl vector for $pmux cell $procmux$2780: { }
    New ctrl vector for $pmux cell $procmux$2935: { }
    New ctrl vector for $pmux cell $procmux$2810: { $procmux$2939_CMP $procmux$2938_CMP $auto$opt_reduce.cc:134:opt_mux$4590 }
    New ctrl vector for $pmux cell $procmux$2625: { $procmux$2784_CMP $procmux$2783_CMP $auto$opt_reduce.cc:134:opt_mux$4592 }
    New ctrl vector for $pmux cell $procmux$2805: { $procmux$2939_CMP $procmux$2938_CMP $auto$opt_reduce.cc:134:opt_mux$4594 }
    New ctrl vector for $pmux cell $procmux$2620: { $procmux$2784_CMP $auto$opt_reduce.cc:134:opt_mux$4596 }
  Optimizing cells in module \FPAddSub_c.
  Optimizing cells in module \FPAddSub_d.
  Optimizing cells in module \FPAddSub_single.
  Optimizing cells in module \qadd.
  Optimizing cells in module \fp32_to_fp16.
    New ctrl vector for $mux cell $procmux$2975: { }
  Optimizing cells in module \fp32_to_fp16.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \matmul_20x20_systolic.
    New ctrl vector for $mux cell $procmux$3026: { }
    New ctrl vector for $mux cell $procmux$3017: { }
    New ctrl vector for $mux cell $procmux$3020: { }
  Optimizing cells in module \matmul_20x20_systolic.
  Optimizing cells in module \gemm_0_S00_AXI.
    New ctrl vector for $pmux cell $procmux$3759: $auto$opt_reduce.cc:134:opt_mux$4598
  Optimizing cells in module \gemm_0_S00_AXI.
Performed a total of 25 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\fp16_to_fp32'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\FPAddSub_a'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FpAddSub_b'.
Finding identical cells in module `\FPAddSub_c'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPAddSub_d'.
Finding identical cells in module `\FPAddSub_single'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\fp32_to_fp16'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\matmul_20x20_systolic'.
Finding identical cells in module `\gemm_0_S00_AXI'.
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4488 ($dff) from module systolic_data_setup (D = \a19_data_delayed_6, Q = \a19_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4483 ($dff) from module systolic_data_setup (D = \a19_data_delayed_1, Q = \a19_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4503 ($dff) from module systolic_data_setup (D = $procmux$1862_Y, Q = \a_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4601 ($sdff) from module systolic_data_setup (D = 1'1, Q = \a_mem_access).
Adding SRST signal on $procdff$4489 ($dff) from module systolic_data_setup (D = \a19_data_delayed_7, Q = \a19_data_delayed_8, rval = 16'0000000000000000).
Adding EN signal on $procdff$4502 ($dff) from module systolic_data_setup (D = $procmux$1870_Y, Q = \a_addr).
Adding SRST signal on $procdff$4501 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6342$427_Y [7:0], Q = \a_mem_access_counter, rval = 8'00000000).
Adding SRST signal on $procdff$4490 ($dff) from module systolic_data_setup (D = \a19_data_delayed_8, Q = \a19_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4484 ($dff) from module systolic_data_setup (D = \a19_data_delayed_2, Q = \a19_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4500 ($dff) from module systolic_data_setup (D = \a19_data_delayed_18, Q = \a19_data_delayed_19, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4491 ($dff) from module systolic_data_setup (D = \a19_data_delayed_9, Q = \a19_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4485 ($dff) from module systolic_data_setup (D = \a19_data_delayed_3, Q = \a19_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4492 ($dff) from module systolic_data_setup (D = \a19_data_delayed_10, Q = \a19_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4482 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6396$548_Y, Q = \a19_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4493 ($dff) from module systolic_data_setup (D = \a19_data_delayed_11, Q = \a19_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4486 ($dff) from module systolic_data_setup (D = \a19_data_delayed_4, Q = \a19_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4499 ($dff) from module systolic_data_setup (D = \a19_data_delayed_17, Q = \a19_data_delayed_18, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4494 ($dff) from module systolic_data_setup (D = \a19_data_delayed_12, Q = \a19_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4498 ($dff) from module systolic_data_setup (D = \a19_data_delayed_16, Q = \a19_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4497 ($dff) from module systolic_data_setup (D = \a19_data_delayed_15, Q = \a19_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4495 ($dff) from module systolic_data_setup (D = \a19_data_delayed_13, Q = \a19_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4487 ($dff) from module systolic_data_setup (D = \a19_data_delayed_5, Q = \a19_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4496 ($dff) from module systolic_data_setup (D = \a19_data_delayed_14, Q = \a19_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4118 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7050$658_Y, Q = \b1_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4119 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7051$660_Y, Q = \b2_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4120 ($dff) from module systolic_data_setup (D = \b2_data_delayed_1, Q = \b2_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4121 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7052$662_Y, Q = \b3_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4122 ($dff) from module systolic_data_setup (D = \b3_data_delayed_1, Q = \b3_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4123 ($dff) from module systolic_data_setup (D = \b3_data_delayed_2, Q = \b3_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4124 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7053$664_Y, Q = \b4_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4125 ($dff) from module systolic_data_setup (D = \b4_data_delayed_1, Q = \b4_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4126 ($dff) from module systolic_data_setup (D = \b4_data_delayed_2, Q = \b4_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4127 ($dff) from module systolic_data_setup (D = \b4_data_delayed_3, Q = \b4_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4128 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7054$666_Y, Q = \b5_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4129 ($dff) from module systolic_data_setup (D = \b5_data_delayed_1, Q = \b5_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4130 ($dff) from module systolic_data_setup (D = \b5_data_delayed_2, Q = \b5_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4131 ($dff) from module systolic_data_setup (D = \b5_data_delayed_3, Q = \b5_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4132 ($dff) from module systolic_data_setup (D = \b5_data_delayed_4, Q = \b5_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4133 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7055$668_Y, Q = \b6_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4134 ($dff) from module systolic_data_setup (D = \b6_data_delayed_1, Q = \b6_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4135 ($dff) from module systolic_data_setup (D = \b6_data_delayed_2, Q = \b6_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4136 ($dff) from module systolic_data_setup (D = \b6_data_delayed_3, Q = \b6_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4137 ($dff) from module systolic_data_setup (D = \b6_data_delayed_4, Q = \b6_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4138 ($dff) from module systolic_data_setup (D = \b6_data_delayed_5, Q = \b6_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4139 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7056$670_Y, Q = \b7_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4140 ($dff) from module systolic_data_setup (D = \b7_data_delayed_1, Q = \b7_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4141 ($dff) from module systolic_data_setup (D = \b7_data_delayed_2, Q = \b7_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4142 ($dff) from module systolic_data_setup (D = \b7_data_delayed_3, Q = \b7_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4143 ($dff) from module systolic_data_setup (D = \b7_data_delayed_4, Q = \b7_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4144 ($dff) from module systolic_data_setup (D = \b7_data_delayed_5, Q = \b7_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4145 ($dff) from module systolic_data_setup (D = \b7_data_delayed_6, Q = \b7_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4146 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7057$672_Y, Q = \b8_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4147 ($dff) from module systolic_data_setup (D = \b8_data_delayed_1, Q = \b8_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4148 ($dff) from module systolic_data_setup (D = \b8_data_delayed_2, Q = \b8_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4149 ($dff) from module systolic_data_setup (D = \b8_data_delayed_3, Q = \b8_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4150 ($dff) from module systolic_data_setup (D = \b8_data_delayed_4, Q = \b8_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4151 ($dff) from module systolic_data_setup (D = \b8_data_delayed_5, Q = \b8_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4152 ($dff) from module systolic_data_setup (D = \b8_data_delayed_6, Q = \b8_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4153 ($dff) from module systolic_data_setup (D = \b8_data_delayed_7, Q = \b8_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4154 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7058$674_Y, Q = \b9_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4155 ($dff) from module systolic_data_setup (D = \b9_data_delayed_1, Q = \b9_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4156 ($dff) from module systolic_data_setup (D = \b9_data_delayed_2, Q = \b9_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4157 ($dff) from module systolic_data_setup (D = \b9_data_delayed_3, Q = \b9_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4158 ($dff) from module systolic_data_setup (D = \b9_data_delayed_4, Q = \b9_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4159 ($dff) from module systolic_data_setup (D = \b9_data_delayed_5, Q = \b9_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4160 ($dff) from module systolic_data_setup (D = \b9_data_delayed_6, Q = \b9_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4161 ($dff) from module systolic_data_setup (D = \b9_data_delayed_7, Q = \b9_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4162 ($dff) from module systolic_data_setup (D = \b9_data_delayed_8, Q = \b9_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4163 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7059$676_Y, Q = \b10_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4164 ($dff) from module systolic_data_setup (D = \b10_data_delayed_1, Q = \b10_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4165 ($dff) from module systolic_data_setup (D = \b10_data_delayed_2, Q = \b10_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4166 ($dff) from module systolic_data_setup (D = \b10_data_delayed_3, Q = \b10_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4167 ($dff) from module systolic_data_setup (D = \b10_data_delayed_4, Q = \b10_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4168 ($dff) from module systolic_data_setup (D = \b10_data_delayed_5, Q = \b10_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4169 ($dff) from module systolic_data_setup (D = \b10_data_delayed_6, Q = \b10_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4170 ($dff) from module systolic_data_setup (D = \b10_data_delayed_7, Q = \b10_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4171 ($dff) from module systolic_data_setup (D = \b10_data_delayed_8, Q = \b10_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4172 ($dff) from module systolic_data_setup (D = \b10_data_delayed_9, Q = \b10_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4173 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7060$678_Y, Q = \b11_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4174 ($dff) from module systolic_data_setup (D = \b11_data_delayed_1, Q = \b11_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4175 ($dff) from module systolic_data_setup (D = \b11_data_delayed_2, Q = \b11_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4176 ($dff) from module systolic_data_setup (D = \b11_data_delayed_3, Q = \b11_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4177 ($dff) from module systolic_data_setup (D = \b11_data_delayed_4, Q = \b11_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4178 ($dff) from module systolic_data_setup (D = \b11_data_delayed_5, Q = \b11_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4179 ($dff) from module systolic_data_setup (D = \b11_data_delayed_6, Q = \b11_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4180 ($dff) from module systolic_data_setup (D = \b11_data_delayed_7, Q = \b11_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4181 ($dff) from module systolic_data_setup (D = \b11_data_delayed_8, Q = \b11_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4182 ($dff) from module systolic_data_setup (D = \b11_data_delayed_9, Q = \b11_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4183 ($dff) from module systolic_data_setup (D = \b11_data_delayed_10, Q = \b11_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4184 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7061$680_Y, Q = \b12_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4185 ($dff) from module systolic_data_setup (D = \b12_data_delayed_1, Q = \b12_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4186 ($dff) from module systolic_data_setup (D = \b12_data_delayed_2, Q = \b12_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4187 ($dff) from module systolic_data_setup (D = \b12_data_delayed_3, Q = \b12_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4188 ($dff) from module systolic_data_setup (D = \b12_data_delayed_4, Q = \b12_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4189 ($dff) from module systolic_data_setup (D = \b12_data_delayed_5, Q = \b12_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4190 ($dff) from module systolic_data_setup (D = \b12_data_delayed_6, Q = \b12_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4191 ($dff) from module systolic_data_setup (D = \b12_data_delayed_7, Q = \b12_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4192 ($dff) from module systolic_data_setup (D = \b12_data_delayed_8, Q = \b12_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4193 ($dff) from module systolic_data_setup (D = \b12_data_delayed_9, Q = \b12_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4194 ($dff) from module systolic_data_setup (D = \b12_data_delayed_10, Q = \b12_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4195 ($dff) from module systolic_data_setup (D = \b12_data_delayed_11, Q = \b12_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4196 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7062$682_Y, Q = \b13_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4197 ($dff) from module systolic_data_setup (D = \b13_data_delayed_1, Q = \b13_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4198 ($dff) from module systolic_data_setup (D = \b13_data_delayed_2, Q = \b13_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4199 ($dff) from module systolic_data_setup (D = \b13_data_delayed_3, Q = \b13_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4200 ($dff) from module systolic_data_setup (D = \b13_data_delayed_4, Q = \b13_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4201 ($dff) from module systolic_data_setup (D = \b13_data_delayed_5, Q = \b13_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4202 ($dff) from module systolic_data_setup (D = \b13_data_delayed_6, Q = \b13_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4203 ($dff) from module systolic_data_setup (D = \b13_data_delayed_7, Q = \b13_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4204 ($dff) from module systolic_data_setup (D = \b13_data_delayed_8, Q = \b13_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4205 ($dff) from module systolic_data_setup (D = \b13_data_delayed_9, Q = \b13_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4206 ($dff) from module systolic_data_setup (D = \b13_data_delayed_10, Q = \b13_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4207 ($dff) from module systolic_data_setup (D = \b13_data_delayed_11, Q = \b13_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4208 ($dff) from module systolic_data_setup (D = \b13_data_delayed_12, Q = \b13_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4209 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7063$684_Y, Q = \b14_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4210 ($dff) from module systolic_data_setup (D = \b14_data_delayed_1, Q = \b14_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4211 ($dff) from module systolic_data_setup (D = \b14_data_delayed_2, Q = \b14_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4212 ($dff) from module systolic_data_setup (D = \b14_data_delayed_3, Q = \b14_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4213 ($dff) from module systolic_data_setup (D = \b14_data_delayed_4, Q = \b14_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4214 ($dff) from module systolic_data_setup (D = \b14_data_delayed_5, Q = \b14_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4215 ($dff) from module systolic_data_setup (D = \b14_data_delayed_6, Q = \b14_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4216 ($dff) from module systolic_data_setup (D = \b14_data_delayed_7, Q = \b14_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4217 ($dff) from module systolic_data_setup (D = \b14_data_delayed_8, Q = \b14_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4218 ($dff) from module systolic_data_setup (D = \b14_data_delayed_9, Q = \b14_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4219 ($dff) from module systolic_data_setup (D = \b14_data_delayed_10, Q = \b14_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4220 ($dff) from module systolic_data_setup (D = \b14_data_delayed_11, Q = \b14_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4221 ($dff) from module systolic_data_setup (D = \b14_data_delayed_12, Q = \b14_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4222 ($dff) from module systolic_data_setup (D = \b14_data_delayed_13, Q = \b14_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4223 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7064$686_Y, Q = \b15_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4224 ($dff) from module systolic_data_setup (D = \b15_data_delayed_1, Q = \b15_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4225 ($dff) from module systolic_data_setup (D = \b15_data_delayed_2, Q = \b15_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4226 ($dff) from module systolic_data_setup (D = \b15_data_delayed_3, Q = \b15_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4227 ($dff) from module systolic_data_setup (D = \b15_data_delayed_4, Q = \b15_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4228 ($dff) from module systolic_data_setup (D = \b15_data_delayed_5, Q = \b15_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4229 ($dff) from module systolic_data_setup (D = \b15_data_delayed_6, Q = \b15_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4230 ($dff) from module systolic_data_setup (D = \b15_data_delayed_7, Q = \b15_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4231 ($dff) from module systolic_data_setup (D = \b15_data_delayed_8, Q = \b15_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4232 ($dff) from module systolic_data_setup (D = \b15_data_delayed_9, Q = \b15_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4233 ($dff) from module systolic_data_setup (D = \b15_data_delayed_10, Q = \b15_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4234 ($dff) from module systolic_data_setup (D = \b15_data_delayed_11, Q = \b15_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4235 ($dff) from module systolic_data_setup (D = \b15_data_delayed_12, Q = \b15_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4236 ($dff) from module systolic_data_setup (D = \b15_data_delayed_13, Q = \b15_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4237 ($dff) from module systolic_data_setup (D = \b15_data_delayed_14, Q = \b15_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4238 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7065$688_Y, Q = \b16_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4239 ($dff) from module systolic_data_setup (D = \b16_data_delayed_1, Q = \b16_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4240 ($dff) from module systolic_data_setup (D = \b16_data_delayed_2, Q = \b16_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4241 ($dff) from module systolic_data_setup (D = \b16_data_delayed_3, Q = \b16_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4242 ($dff) from module systolic_data_setup (D = \b16_data_delayed_4, Q = \b16_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4243 ($dff) from module systolic_data_setup (D = \b16_data_delayed_5, Q = \b16_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4244 ($dff) from module systolic_data_setup (D = \b16_data_delayed_6, Q = \b16_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4245 ($dff) from module systolic_data_setup (D = \b16_data_delayed_7, Q = \b16_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4246 ($dff) from module systolic_data_setup (D = \b16_data_delayed_8, Q = \b16_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4247 ($dff) from module systolic_data_setup (D = \b16_data_delayed_9, Q = \b16_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4248 ($dff) from module systolic_data_setup (D = \b16_data_delayed_10, Q = \b16_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4249 ($dff) from module systolic_data_setup (D = \b16_data_delayed_11, Q = \b16_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4250 ($dff) from module systolic_data_setup (D = \b16_data_delayed_12, Q = \b16_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4251 ($dff) from module systolic_data_setup (D = \b16_data_delayed_13, Q = \b16_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4252 ($dff) from module systolic_data_setup (D = \b16_data_delayed_14, Q = \b16_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4253 ($dff) from module systolic_data_setup (D = \b16_data_delayed_15, Q = \b16_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4254 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7066$690_Y, Q = \b17_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4255 ($dff) from module systolic_data_setup (D = \b17_data_delayed_1, Q = \b17_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4256 ($dff) from module systolic_data_setup (D = \b17_data_delayed_2, Q = \b17_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4257 ($dff) from module systolic_data_setup (D = \b17_data_delayed_3, Q = \b17_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4258 ($dff) from module systolic_data_setup (D = \b17_data_delayed_4, Q = \b17_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4259 ($dff) from module systolic_data_setup (D = \b17_data_delayed_5, Q = \b17_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4260 ($dff) from module systolic_data_setup (D = \b17_data_delayed_6, Q = \b17_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4261 ($dff) from module systolic_data_setup (D = \b17_data_delayed_7, Q = \b17_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4262 ($dff) from module systolic_data_setup (D = \b17_data_delayed_8, Q = \b17_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4263 ($dff) from module systolic_data_setup (D = \b17_data_delayed_9, Q = \b17_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4264 ($dff) from module systolic_data_setup (D = \b17_data_delayed_10, Q = \b17_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4265 ($dff) from module systolic_data_setup (D = \b17_data_delayed_11, Q = \b17_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4266 ($dff) from module systolic_data_setup (D = \b17_data_delayed_12, Q = \b17_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4267 ($dff) from module systolic_data_setup (D = \b17_data_delayed_13, Q = \b17_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4268 ($dff) from module systolic_data_setup (D = \b17_data_delayed_14, Q = \b17_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4269 ($dff) from module systolic_data_setup (D = \b17_data_delayed_15, Q = \b17_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4270 ($dff) from module systolic_data_setup (D = \b17_data_delayed_16, Q = \b17_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4271 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7067$692_Y, Q = \b18_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4272 ($dff) from module systolic_data_setup (D = \b18_data_delayed_1, Q = \b18_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4273 ($dff) from module systolic_data_setup (D = \b18_data_delayed_2, Q = \b18_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4274 ($dff) from module systolic_data_setup (D = \b18_data_delayed_3, Q = \b18_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4275 ($dff) from module systolic_data_setup (D = \b18_data_delayed_4, Q = \b18_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4276 ($dff) from module systolic_data_setup (D = \b18_data_delayed_5, Q = \b18_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4277 ($dff) from module systolic_data_setup (D = \b18_data_delayed_6, Q = \b18_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4278 ($dff) from module systolic_data_setup (D = \b18_data_delayed_7, Q = \b18_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4279 ($dff) from module systolic_data_setup (D = \b18_data_delayed_8, Q = \b18_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4280 ($dff) from module systolic_data_setup (D = \b18_data_delayed_9, Q = \b18_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4281 ($dff) from module systolic_data_setup (D = \b18_data_delayed_10, Q = \b18_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4282 ($dff) from module systolic_data_setup (D = \b18_data_delayed_11, Q = \b18_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4283 ($dff) from module systolic_data_setup (D = \b18_data_delayed_12, Q = \b18_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4284 ($dff) from module systolic_data_setup (D = \b18_data_delayed_13, Q = \b18_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4285 ($dff) from module systolic_data_setup (D = \b18_data_delayed_14, Q = \b18_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4286 ($dff) from module systolic_data_setup (D = \b18_data_delayed_15, Q = \b18_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4287 ($dff) from module systolic_data_setup (D = \b18_data_delayed_16, Q = \b18_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4288 ($dff) from module systolic_data_setup (D = \b18_data_delayed_17, Q = \b18_data_delayed_18, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4289 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7068$694_Y, Q = \b19_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4290 ($dff) from module systolic_data_setup (D = \b19_data_delayed_1, Q = \b19_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4291 ($dff) from module systolic_data_setup (D = \b19_data_delayed_2, Q = \b19_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4292 ($dff) from module systolic_data_setup (D = \b19_data_delayed_3, Q = \b19_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4293 ($dff) from module systolic_data_setup (D = \b19_data_delayed_4, Q = \b19_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4294 ($dff) from module systolic_data_setup (D = \b19_data_delayed_5, Q = \b19_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4295 ($dff) from module systolic_data_setup (D = \b19_data_delayed_6, Q = \b19_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4296 ($dff) from module systolic_data_setup (D = \b19_data_delayed_7, Q = \b19_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4297 ($dff) from module systolic_data_setup (D = \b19_data_delayed_8, Q = \b19_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4298 ($dff) from module systolic_data_setup (D = \b19_data_delayed_9, Q = \b19_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4299 ($dff) from module systolic_data_setup (D = \b19_data_delayed_10, Q = \b19_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4300 ($dff) from module systolic_data_setup (D = \b19_data_delayed_11, Q = \b19_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4301 ($dff) from module systolic_data_setup (D = \b19_data_delayed_12, Q = \b19_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4302 ($dff) from module systolic_data_setup (D = \b19_data_delayed_13, Q = \b19_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4303 ($dff) from module systolic_data_setup (D = \b19_data_delayed_14, Q = \b19_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4304 ($dff) from module systolic_data_setup (D = \b19_data_delayed_15, Q = \b19_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4305 ($dff) from module systolic_data_setup (D = \b19_data_delayed_16, Q = \b19_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4306 ($dff) from module systolic_data_setup (D = \b19_data_delayed_17, Q = \b19_data_delayed_18, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4307 ($dff) from module systolic_data_setup (D = \b19_data_delayed_18, Q = \b19_data_delayed_19, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4308 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:7014$573_Y [7:0], Q = \b_mem_access_counter, rval = 8'00000000).
Adding EN signal on $procdff$4309 ($dff) from module systolic_data_setup (D = $procmux$1284_Y, Q = \b_addr).
Adding SRST signal on $procdff$4310 ($dff) from module systolic_data_setup (D = $procmux$1276_Y, Q = \b_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4826 ($sdff) from module systolic_data_setup (D = 1'1, Q = \b_mem_access).
Adding SRST signal on $procdff$4311 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6378$512_Y, Q = \a1_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4312 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6379$514_Y, Q = \a2_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4313 ($dff) from module systolic_data_setup (D = \a2_data_delayed_1, Q = \a2_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4314 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6380$516_Y, Q = \a3_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4315 ($dff) from module systolic_data_setup (D = \a3_data_delayed_1, Q = \a3_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4316 ($dff) from module systolic_data_setup (D = \a3_data_delayed_2, Q = \a3_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4317 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6381$518_Y, Q = \a4_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4318 ($dff) from module systolic_data_setup (D = \a4_data_delayed_1, Q = \a4_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4319 ($dff) from module systolic_data_setup (D = \a4_data_delayed_2, Q = \a4_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4320 ($dff) from module systolic_data_setup (D = \a4_data_delayed_3, Q = \a4_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4321 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6382$520_Y, Q = \a5_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4322 ($dff) from module systolic_data_setup (D = \a5_data_delayed_1, Q = \a5_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4323 ($dff) from module systolic_data_setup (D = \a5_data_delayed_2, Q = \a5_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4324 ($dff) from module systolic_data_setup (D = \a5_data_delayed_3, Q = \a5_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4325 ($dff) from module systolic_data_setup (D = \a5_data_delayed_4, Q = \a5_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4326 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6383$522_Y, Q = \a6_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4327 ($dff) from module systolic_data_setup (D = \a6_data_delayed_1, Q = \a6_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4328 ($dff) from module systolic_data_setup (D = \a6_data_delayed_2, Q = \a6_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4329 ($dff) from module systolic_data_setup (D = \a6_data_delayed_3, Q = \a6_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4330 ($dff) from module systolic_data_setup (D = \a6_data_delayed_4, Q = \a6_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4331 ($dff) from module systolic_data_setup (D = \a6_data_delayed_5, Q = \a6_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4332 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6384$524_Y, Q = \a7_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4333 ($dff) from module systolic_data_setup (D = \a7_data_delayed_1, Q = \a7_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4334 ($dff) from module systolic_data_setup (D = \a7_data_delayed_2, Q = \a7_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4335 ($dff) from module systolic_data_setup (D = \a7_data_delayed_3, Q = \a7_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4336 ($dff) from module systolic_data_setup (D = \a7_data_delayed_4, Q = \a7_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4337 ($dff) from module systolic_data_setup (D = \a7_data_delayed_5, Q = \a7_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4338 ($dff) from module systolic_data_setup (D = \a7_data_delayed_6, Q = \a7_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4339 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6385$526_Y, Q = \a8_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4340 ($dff) from module systolic_data_setup (D = \a8_data_delayed_1, Q = \a8_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4341 ($dff) from module systolic_data_setup (D = \a8_data_delayed_2, Q = \a8_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4342 ($dff) from module systolic_data_setup (D = \a8_data_delayed_3, Q = \a8_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4343 ($dff) from module systolic_data_setup (D = \a8_data_delayed_4, Q = \a8_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4344 ($dff) from module systolic_data_setup (D = \a8_data_delayed_5, Q = \a8_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4345 ($dff) from module systolic_data_setup (D = \a8_data_delayed_6, Q = \a8_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4346 ($dff) from module systolic_data_setup (D = \a8_data_delayed_7, Q = \a8_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4347 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6386$528_Y, Q = \a9_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4348 ($dff) from module systolic_data_setup (D = \a9_data_delayed_1, Q = \a9_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4349 ($dff) from module systolic_data_setup (D = \a9_data_delayed_2, Q = \a9_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4350 ($dff) from module systolic_data_setup (D = \a9_data_delayed_3, Q = \a9_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4351 ($dff) from module systolic_data_setup (D = \a9_data_delayed_4, Q = \a9_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4352 ($dff) from module systolic_data_setup (D = \a9_data_delayed_5, Q = \a9_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4353 ($dff) from module systolic_data_setup (D = \a9_data_delayed_6, Q = \a9_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4354 ($dff) from module systolic_data_setup (D = \a9_data_delayed_7, Q = \a9_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4355 ($dff) from module systolic_data_setup (D = \a9_data_delayed_8, Q = \a9_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4356 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6387$530_Y, Q = \a10_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4357 ($dff) from module systolic_data_setup (D = \a10_data_delayed_1, Q = \a10_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4358 ($dff) from module systolic_data_setup (D = \a10_data_delayed_2, Q = \a10_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4359 ($dff) from module systolic_data_setup (D = \a10_data_delayed_3, Q = \a10_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4360 ($dff) from module systolic_data_setup (D = \a10_data_delayed_4, Q = \a10_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4361 ($dff) from module systolic_data_setup (D = \a10_data_delayed_5, Q = \a10_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4362 ($dff) from module systolic_data_setup (D = \a10_data_delayed_6, Q = \a10_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4363 ($dff) from module systolic_data_setup (D = \a10_data_delayed_7, Q = \a10_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4364 ($dff) from module systolic_data_setup (D = \a10_data_delayed_8, Q = \a10_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4365 ($dff) from module systolic_data_setup (D = \a10_data_delayed_9, Q = \a10_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4366 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6388$532_Y, Q = \a11_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4367 ($dff) from module systolic_data_setup (D = \a11_data_delayed_1, Q = \a11_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4368 ($dff) from module systolic_data_setup (D = \a11_data_delayed_2, Q = \a11_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4369 ($dff) from module systolic_data_setup (D = \a11_data_delayed_3, Q = \a11_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4370 ($dff) from module systolic_data_setup (D = \a11_data_delayed_4, Q = \a11_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4371 ($dff) from module systolic_data_setup (D = \a11_data_delayed_5, Q = \a11_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4372 ($dff) from module systolic_data_setup (D = \a11_data_delayed_6, Q = \a11_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4373 ($dff) from module systolic_data_setup (D = \a11_data_delayed_7, Q = \a11_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4374 ($dff) from module systolic_data_setup (D = \a11_data_delayed_8, Q = \a11_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4375 ($dff) from module systolic_data_setup (D = \a11_data_delayed_9, Q = \a11_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4376 ($dff) from module systolic_data_setup (D = \a11_data_delayed_10, Q = \a11_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4377 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6389$534_Y, Q = \a12_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4378 ($dff) from module systolic_data_setup (D = \a12_data_delayed_1, Q = \a12_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4379 ($dff) from module systolic_data_setup (D = \a12_data_delayed_2, Q = \a12_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4380 ($dff) from module systolic_data_setup (D = \a12_data_delayed_3, Q = \a12_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4381 ($dff) from module systolic_data_setup (D = \a12_data_delayed_4, Q = \a12_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4382 ($dff) from module systolic_data_setup (D = \a12_data_delayed_5, Q = \a12_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4383 ($dff) from module systolic_data_setup (D = \a12_data_delayed_6, Q = \a12_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4384 ($dff) from module systolic_data_setup (D = \a12_data_delayed_7, Q = \a12_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4385 ($dff) from module systolic_data_setup (D = \a12_data_delayed_8, Q = \a12_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4386 ($dff) from module systolic_data_setup (D = \a12_data_delayed_9, Q = \a12_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4387 ($dff) from module systolic_data_setup (D = \a12_data_delayed_10, Q = \a12_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4388 ($dff) from module systolic_data_setup (D = \a12_data_delayed_11, Q = \a12_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4389 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6390$536_Y, Q = \a13_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4390 ($dff) from module systolic_data_setup (D = \a13_data_delayed_1, Q = \a13_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4391 ($dff) from module systolic_data_setup (D = \a13_data_delayed_2, Q = \a13_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4392 ($dff) from module systolic_data_setup (D = \a13_data_delayed_3, Q = \a13_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4393 ($dff) from module systolic_data_setup (D = \a13_data_delayed_4, Q = \a13_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4394 ($dff) from module systolic_data_setup (D = \a13_data_delayed_5, Q = \a13_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4395 ($dff) from module systolic_data_setup (D = \a13_data_delayed_6, Q = \a13_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4396 ($dff) from module systolic_data_setup (D = \a13_data_delayed_7, Q = \a13_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4397 ($dff) from module systolic_data_setup (D = \a13_data_delayed_8, Q = \a13_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4398 ($dff) from module systolic_data_setup (D = \a13_data_delayed_9, Q = \a13_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4399 ($dff) from module systolic_data_setup (D = \a13_data_delayed_10, Q = \a13_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4400 ($dff) from module systolic_data_setup (D = \a13_data_delayed_11, Q = \a13_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4401 ($dff) from module systolic_data_setup (D = \a13_data_delayed_12, Q = \a13_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4402 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6391$538_Y, Q = \a14_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4403 ($dff) from module systolic_data_setup (D = \a14_data_delayed_1, Q = \a14_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4404 ($dff) from module systolic_data_setup (D = \a14_data_delayed_2, Q = \a14_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4405 ($dff) from module systolic_data_setup (D = \a14_data_delayed_3, Q = \a14_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4406 ($dff) from module systolic_data_setup (D = \a14_data_delayed_4, Q = \a14_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4407 ($dff) from module systolic_data_setup (D = \a14_data_delayed_5, Q = \a14_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4408 ($dff) from module systolic_data_setup (D = \a14_data_delayed_6, Q = \a14_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4409 ($dff) from module systolic_data_setup (D = \a14_data_delayed_7, Q = \a14_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4410 ($dff) from module systolic_data_setup (D = \a14_data_delayed_8, Q = \a14_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4411 ($dff) from module systolic_data_setup (D = \a14_data_delayed_9, Q = \a14_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4412 ($dff) from module systolic_data_setup (D = \a14_data_delayed_10, Q = \a14_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4413 ($dff) from module systolic_data_setup (D = \a14_data_delayed_11, Q = \a14_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4414 ($dff) from module systolic_data_setup (D = \a14_data_delayed_12, Q = \a14_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4415 ($dff) from module systolic_data_setup (D = \a14_data_delayed_13, Q = \a14_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4416 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6392$540_Y, Q = \a15_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4417 ($dff) from module systolic_data_setup (D = \a15_data_delayed_1, Q = \a15_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4418 ($dff) from module systolic_data_setup (D = \a15_data_delayed_2, Q = \a15_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4419 ($dff) from module systolic_data_setup (D = \a15_data_delayed_3, Q = \a15_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4420 ($dff) from module systolic_data_setup (D = \a15_data_delayed_4, Q = \a15_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4421 ($dff) from module systolic_data_setup (D = \a15_data_delayed_5, Q = \a15_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4422 ($dff) from module systolic_data_setup (D = \a15_data_delayed_6, Q = \a15_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4423 ($dff) from module systolic_data_setup (D = \a15_data_delayed_7, Q = \a15_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4424 ($dff) from module systolic_data_setup (D = \a15_data_delayed_8, Q = \a15_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4425 ($dff) from module systolic_data_setup (D = \a15_data_delayed_9, Q = \a15_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4426 ($dff) from module systolic_data_setup (D = \a15_data_delayed_10, Q = \a15_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4427 ($dff) from module systolic_data_setup (D = \a15_data_delayed_11, Q = \a15_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4428 ($dff) from module systolic_data_setup (D = \a15_data_delayed_12, Q = \a15_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4429 ($dff) from module systolic_data_setup (D = \a15_data_delayed_13, Q = \a15_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4430 ($dff) from module systolic_data_setup (D = \a15_data_delayed_14, Q = \a15_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4431 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6393$542_Y, Q = \a16_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4432 ($dff) from module systolic_data_setup (D = \a16_data_delayed_1, Q = \a16_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4433 ($dff) from module systolic_data_setup (D = \a16_data_delayed_2, Q = \a16_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4434 ($dff) from module systolic_data_setup (D = \a16_data_delayed_3, Q = \a16_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4435 ($dff) from module systolic_data_setup (D = \a16_data_delayed_4, Q = \a16_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4436 ($dff) from module systolic_data_setup (D = \a16_data_delayed_5, Q = \a16_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4437 ($dff) from module systolic_data_setup (D = \a16_data_delayed_6, Q = \a16_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4438 ($dff) from module systolic_data_setup (D = \a16_data_delayed_7, Q = \a16_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4439 ($dff) from module systolic_data_setup (D = \a16_data_delayed_8, Q = \a16_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4440 ($dff) from module systolic_data_setup (D = \a16_data_delayed_9, Q = \a16_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4441 ($dff) from module systolic_data_setup (D = \a16_data_delayed_10, Q = \a16_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4442 ($dff) from module systolic_data_setup (D = \a16_data_delayed_11, Q = \a16_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4443 ($dff) from module systolic_data_setup (D = \a16_data_delayed_12, Q = \a16_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4444 ($dff) from module systolic_data_setup (D = \a16_data_delayed_13, Q = \a16_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4445 ($dff) from module systolic_data_setup (D = \a16_data_delayed_14, Q = \a16_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4446 ($dff) from module systolic_data_setup (D = \a16_data_delayed_15, Q = \a16_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4447 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6394$544_Y, Q = \a17_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4448 ($dff) from module systolic_data_setup (D = \a17_data_delayed_1, Q = \a17_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4449 ($dff) from module systolic_data_setup (D = \a17_data_delayed_2, Q = \a17_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4450 ($dff) from module systolic_data_setup (D = \a17_data_delayed_3, Q = \a17_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4451 ($dff) from module systolic_data_setup (D = \a17_data_delayed_4, Q = \a17_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4452 ($dff) from module systolic_data_setup (D = \a17_data_delayed_5, Q = \a17_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4453 ($dff) from module systolic_data_setup (D = \a17_data_delayed_6, Q = \a17_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4454 ($dff) from module systolic_data_setup (D = \a17_data_delayed_7, Q = \a17_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4455 ($dff) from module systolic_data_setup (D = \a17_data_delayed_8, Q = \a17_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4456 ($dff) from module systolic_data_setup (D = \a17_data_delayed_9, Q = \a17_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4457 ($dff) from module systolic_data_setup (D = \a17_data_delayed_10, Q = \a17_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4458 ($dff) from module systolic_data_setup (D = \a17_data_delayed_11, Q = \a17_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4459 ($dff) from module systolic_data_setup (D = \a17_data_delayed_12, Q = \a17_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4460 ($dff) from module systolic_data_setup (D = \a17_data_delayed_13, Q = \a17_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4461 ($dff) from module systolic_data_setup (D = \a17_data_delayed_14, Q = \a17_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4462 ($dff) from module systolic_data_setup (D = \a17_data_delayed_15, Q = \a17_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4463 ($dff) from module systolic_data_setup (D = \a17_data_delayed_16, Q = \a17_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4464 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/gemm_0_S00_AXI.v:6395$546_Y, Q = \a18_data_delayed_1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4465 ($dff) from module systolic_data_setup (D = \a18_data_delayed_1, Q = \a18_data_delayed_2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4466 ($dff) from module systolic_data_setup (D = \a18_data_delayed_2, Q = \a18_data_delayed_3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4467 ($dff) from module systolic_data_setup (D = \a18_data_delayed_3, Q = \a18_data_delayed_4, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4468 ($dff) from module systolic_data_setup (D = \a18_data_delayed_4, Q = \a18_data_delayed_5, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4469 ($dff) from module systolic_data_setup (D = \a18_data_delayed_5, Q = \a18_data_delayed_6, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4470 ($dff) from module systolic_data_setup (D = \a18_data_delayed_6, Q = \a18_data_delayed_7, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4471 ($dff) from module systolic_data_setup (D = \a18_data_delayed_7, Q = \a18_data_delayed_8, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4472 ($dff) from module systolic_data_setup (D = \a18_data_delayed_8, Q = \a18_data_delayed_9, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4473 ($dff) from module systolic_data_setup (D = \a18_data_delayed_9, Q = \a18_data_delayed_10, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4474 ($dff) from module systolic_data_setup (D = \a18_data_delayed_10, Q = \a18_data_delayed_11, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4475 ($dff) from module systolic_data_setup (D = \a18_data_delayed_11, Q = \a18_data_delayed_12, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4476 ($dff) from module systolic_data_setup (D = \a18_data_delayed_12, Q = \a18_data_delayed_13, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4477 ($dff) from module systolic_data_setup (D = \a18_data_delayed_13, Q = \a18_data_delayed_14, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4478 ($dff) from module systolic_data_setup (D = \a18_data_delayed_14, Q = \a18_data_delayed_15, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4479 ($dff) from module systolic_data_setup (D = \a18_data_delayed_15, Q = \a18_data_delayed_16, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4480 ($dff) from module systolic_data_setup (D = \a18_data_delayed_16, Q = \a18_data_delayed_17, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4481 ($dff) from module systolic_data_setup (D = \a18_data_delayed_17, Q = \a18_data_delayed_18, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4524 ($dff) from module output_logic (D = $procmux$1923_Y, Q = \c_data_out_16, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4999 ($sdff) from module output_logic (D = $procmux$1923_Y, Q = \c_data_out_16).
Adding SRST signal on $procdff$4525 ($dff) from module output_logic (D = $procmux$1909_Y, Q = \c_data_out_17, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5003 ($sdff) from module output_logic (D = $procmux$1909_Y, Q = \c_data_out_17).
Adding SRST signal on $procdff$4526 ($dff) from module output_logic (D = $procmux$1895_Y, Q = \c_data_out_18, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5007 ($sdff) from module output_logic (D = $procmux$1895_Y, Q = \c_data_out_18).
Adding SRST signal on $procdff$4527 ($dff) from module output_logic (D = $procmux$1881_Y, Q = \c_data_out_19, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5011 ($sdff) from module output_logic (D = $procmux$1881_Y, Q = \c_data_out_19).
Adding SRST signal on $procdff$4504 ($dff) from module output_logic (D = $procmux$2198_Y, Q = \c_data_available, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5015 ($sdff) from module output_logic (D = $procmux$2198_Y, Q = \c_data_available).
Adding SRST signal on $procdff$4505 ($dff) from module output_logic (D = $procmux$2184_Y, Q = \c_data_out, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5023 ($sdff) from module output_logic (D = $procmux$2184_Y, Q = \c_data_out).
Adding EN signal on $procdff$4506 ($dff) from module output_logic (D = $procmux$2173_Y, Q = \c_addr).
Adding SRST signal on $procdff$4507 ($dff) from module output_logic (D = $procmux$2156_Y, Q = \start_capturing_c_data, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5030 ($sdff) from module output_logic (D = $procmux$2156_Y, Q = \start_capturing_c_data).
Adding SRST signal on $procdff$4508 ($dff) from module output_logic (D = $procmux$2147_Y, Q = \counter, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5034 ($sdff) from module output_logic (D = $procmux$2147_Y, Q = \counter).
Adding SRST signal on $procdff$4509 ($dff) from module output_logic (D = $procmux$2133_Y, Q = \c_data_out_1, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5044 ($sdff) from module output_logic (D = $procmux$2133_Y, Q = \c_data_out_1).
Adding SRST signal on $procdff$4510 ($dff) from module output_logic (D = $procmux$2119_Y, Q = \c_data_out_2, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5048 ($sdff) from module output_logic (D = $procmux$2119_Y, Q = \c_data_out_2).
Adding SRST signal on $procdff$4511 ($dff) from module output_logic (D = $procmux$2105_Y, Q = \c_data_out_3, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5052 ($sdff) from module output_logic (D = $procmux$2105_Y, Q = \c_data_out_3).
Adding SRST signal on $procdff$4512 ($dff) from module output_logic (D = $procmux$2091_Y, Q = \c_data_out_4, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5056 ($sdff) from module output_logic (D = $procmux$2091_Y, Q = \c_data_out_4).
Adding SRST signal on $procdff$4513 ($dff) from module output_logic (D = $procmux$2077_Y, Q = \c_data_out_5, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5060 ($sdff) from module output_logic (D = $procmux$2077_Y, Q = \c_data_out_5).
Adding SRST signal on $procdff$4514 ($dff) from module output_logic (D = $procmux$2063_Y, Q = \c_data_out_6, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5064 ($sdff) from module output_logic (D = $procmux$2063_Y, Q = \c_data_out_6).
Adding SRST signal on $procdff$4515 ($dff) from module output_logic (D = $procmux$2049_Y, Q = \c_data_out_7, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5068 ($sdff) from module output_logic (D = $procmux$2049_Y, Q = \c_data_out_7).
Adding SRST signal on $procdff$4516 ($dff) from module output_logic (D = $procmux$2035_Y, Q = \c_data_out_8, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5072 ($sdff) from module output_logic (D = $procmux$2035_Y, Q = \c_data_out_8).
Adding SRST signal on $procdff$4517 ($dff) from module output_logic (D = $procmux$2021_Y, Q = \c_data_out_9, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5076 ($sdff) from module output_logic (D = $procmux$2021_Y, Q = \c_data_out_9).
Adding SRST signal on $procdff$4518 ($dff) from module output_logic (D = $procmux$2007_Y, Q = \c_data_out_10, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5080 ($sdff) from module output_logic (D = $procmux$2007_Y, Q = \c_data_out_10).
Adding SRST signal on $procdff$4519 ($dff) from module output_logic (D = $procmux$1993_Y, Q = \c_data_out_11, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5084 ($sdff) from module output_logic (D = $procmux$1993_Y, Q = \c_data_out_11).
Adding SRST signal on $procdff$4520 ($dff) from module output_logic (D = $procmux$1979_Y, Q = \c_data_out_12, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5088 ($sdff) from module output_logic (D = $procmux$1979_Y, Q = \c_data_out_12).
Adding SRST signal on $procdff$4521 ($dff) from module output_logic (D = $procmux$1965_Y, Q = \c_data_out_13, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5092 ($sdff) from module output_logic (D = $procmux$1965_Y, Q = \c_data_out_13).
Adding SRST signal on $procdff$4522 ($dff) from module output_logic (D = $procmux$1951_Y, Q = \c_data_out_14, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5096 ($sdff) from module output_logic (D = $procmux$1951_Y, Q = \c_data_out_14).
Adding SRST signal on $procdff$4523 ($dff) from module output_logic (D = $procmux$1937_Y, Q = \c_data_out_15, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$5100 ($sdff) from module output_logic (D = $procmux$1937_Y, Q = \c_data_out_15).
Adding SRST signal on $procdff$4528 ($dff) from module FPMult_16 (D = { \pipe_0 [25:16] \pipe_0 [8:0] \Sa \Sb \Ea \Eb \Mp \InputExc }, Q = \pipe_1 [57:0], rval = 58'0000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$4529 ($dff) from module FPMult_16 (D = { \pipe_1 [4:0] \GRS \Sp \NormE \NormM }, Q = \pipe_2, rval = 23'00000000000000000000000).
Adding SRST signal on $procdff$4530 ($dff) from module FPMult_16 (D = { \pipe_2 [22:16] \RoundE \RoundEP \RoundM \RoundMP }, Q = \pipe_3, rval = 41'00000000000000000000000000000000000000000).
Adding SRST signal on $procdff$4531 ($dff) from module FPMult_16 (D = { \a \b }, Q = \pipe_0, rval = 0).
Adding SRST signal on $procdff$4532 ($dff) from module FPMult_16 (D = { \Z_int \Flags_int }, Q = \pipe_4, rval = 21'000000000000000000000).
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$3833 ($dlatch) from module fp16_to_fp32.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$3833 ($dlatch) from module fp16_to_fp32.
Setting constant 0-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$3833 ($dlatch) from module fp16_to_fp32.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$3833 ($dlatch) from module fp16_to_fp32.
Adding SRST signal on $procdff$4533 ($dff) from module FPAddSub_single (D = { \Opout \Sa \Sb \MaxAB \CExp \Shift \Mmax \InputExc \Mmin_3 }, Q = \pipe_1, rval = 69'000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$4534 ($dff) from module FPAddSub_single (D = { \SumS_5 \Shift_1 \pipe_1 [64:57] \pipe_1 [67:66] \pipe_1 [68] \pipe_1 [65] \pipe_1 [28:24] }, Q = \pipe_2, rval = 55'0000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$4535 ($dff) from module FPAddSub_single (D = { \NormM \NormE \ZeroSum \NegE \R \S \FG \pipe_2 [8:0] }, Q = \pipe_3, rval = 46'0000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$4536 ($dff) from module seq_mac (D = \add_out, Q = \out_temp, rval = 0).
Adding SRST signal on $procdff$4537 ($dff) from module seq_mac (D = \mul_out_temp, Q = \mul_out_temp_reg, rval = 0).
Adding SRST signal on $procdff$4538 ($dff) from module seq_mac (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4539 ($dff) from module seq_mac (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4540 ($dff) from module processing_element (D = \in_a, Q = \out_a, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4541 ($dff) from module processing_element (D = \in_b, Q = \out_b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4543 ($dff) from module matmul_20x20_systolic (D = $procmux$3020_Y, Q = \clk_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$4542 ($dff) from module matmul_20x20_systolic (D = $procmux$3029_Y, Q = \done_mat_mul, rval = 1'0).
Adding SRST signal on $procdff$4568 ($dff) from module gemm_0_S00_AXI (D = $procmux$3798_Y, Q = \aw_en, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$5121 ($sdff) from module gemm_0_S00_AXI (D = $procmux$3798_Y, Q = \aw_en).
Adding SRST signal on $procdff$4567 ($dff) from module gemm_0_S00_AXI (D = $procmux$3789_Y, Q = \axi_awready, rval = 1'0).
Adding SRST signal on $procdff$4566 ($dff) from module gemm_0_S00_AXI (D = $procmux$3781_Y, Q = \axi_awaddr, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$5126 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_AWADDR, Q = \axi_awaddr).
Adding SRST signal on $procdff$4565 ($dff) from module gemm_0_S00_AXI (D = $procmux$3776_Y, Q = \axi_wready, rval = 1'0).
Adding EN signal on $procdff$4564 ($dff) from module gemm_0_S00_AXI (D = 4, Q = \byte_index).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 1-bit at position 2 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$5129 ($dffe) from module gemm_0_S00_AXI.
Adding SRST signal on $procdff$4563 ($dff) from module gemm_0_S00_AXI (D = { $procmux$3134_Y $procmux$3599_Y $procmux$3145_Y $procmux$3156_Y }, Q = \slv_reg9, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5132 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [7:0], Q = \slv_reg9 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5132 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [15:8], Q = \slv_reg9 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5132 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [23:16], Q = \slv_reg9 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$5132 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [31:24], Q = \slv_reg9 [31:24]).
Adding SRST signal on $procdff$4562 ($dff) from module gemm_0_S00_AXI (D = { $procmux$3168_Y $procmux$3620_Y $procmux$3180_Y $procmux$3192_Y }, Q = \slv_reg8, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5145 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [7:0], Q = \slv_reg8 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5145 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [15:8], Q = \slv_reg8 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5145 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [23:16], Q = \slv_reg8 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$5145 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [31:24], Q = \slv_reg8 [31:24]).
Adding SRST signal on $procdff$4561 ($dff) from module gemm_0_S00_AXI (D = { $procmux$3205_Y $procmux$3633_Y $procmux$3218_Y $procmux$3231_Y }, Q = \slv_reg7, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5158 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [7:0], Q = \slv_reg7 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5158 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [15:8], Q = \slv_reg7 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5158 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [23:16], Q = \slv_reg7 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$5158 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [31:24], Q = \slv_reg7 [31:24]).
Adding SRST signal on $procdff$4560 ($dff) from module gemm_0_S00_AXI (D = { $procmux$3245_Y $procmux$3647_Y $procmux$3259_Y $procmux$3273_Y }, Q = \slv_reg6, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5171 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [7:0], Q = \slv_reg6 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5171 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [15:8], Q = \slv_reg6 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5171 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [23:16], Q = \slv_reg6 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$5171 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [31:24], Q = \slv_reg6 [31:24]).
Adding SRST signal on $procdff$4559 ($dff) from module gemm_0_S00_AXI (D = { $procmux$3288_Y $procmux$3662_Y $procmux$3303_Y $procmux$3318_Y }, Q = \slv_reg5, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5184 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [7:0], Q = \slv_reg5 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5184 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [15:8], Q = \slv_reg5 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5184 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [23:16], Q = \slv_reg5 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$5184 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [31:24], Q = \slv_reg5 [31:24]).
Adding SRST signal on $procdff$4558 ($dff) from module gemm_0_S00_AXI (D = { $procmux$3334_Y $procmux$3678_Y $procmux$3350_Y $procmux$3366_Y }, Q = \slv_reg4, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5197 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [7:0], Q = \slv_reg4 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5197 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [15:8], Q = \slv_reg4 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5197 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [23:16], Q = \slv_reg4 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$5197 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [31:24], Q = \slv_reg4 [31:24]).
Adding SRST signal on $procdff$4557 ($dff) from module gemm_0_S00_AXI (D = { $procmux$3383_Y $procmux$3695_Y $procmux$3400_Y $procmux$3417_Y }, Q = \slv_reg3, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5210 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [7:0], Q = \slv_reg3 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5210 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [15:8], Q = \slv_reg3 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5210 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [23:16], Q = \slv_reg3 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$5210 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [31:24], Q = \slv_reg3 [31:24]).
Adding SRST signal on $procdff$4556 ($dff) from module gemm_0_S00_AXI (D = { $procmux$3435_Y $procmux$3713_Y $procmux$3453_Y $procmux$3471_Y }, Q = \slv_reg2, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5223 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [7:0], Q = \slv_reg2 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5223 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [15:8], Q = \slv_reg2 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5223 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [23:16], Q = \slv_reg2 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$5223 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [31:24], Q = \slv_reg2 [31:24]).
Adding SRST signal on $procdff$4555 ($dff) from module gemm_0_S00_AXI (D = { $procmux$3490_Y $procmux$3732_Y $procmux$3509_Y $procmux$3528_Y }, Q = \slv_reg1, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5236 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [7:0], Q = \slv_reg1 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5236 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [15:8], Q = \slv_reg1 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5236 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [23:16], Q = \slv_reg1 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$5236 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [31:24], Q = \slv_reg1 [31:24]).
Adding SRST signal on $procdff$4554 ($dff) from module gemm_0_S00_AXI (D = { $procmux$3548_Y $procmux$3752_Y $procmux$3568_Y $procmux$3588_Y }, Q = \slv_reg0, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5249 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [7:0], Q = \slv_reg0 [7:0]).
Adding EN signal on $auto$ff.cc:262:slice$5249 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [15:8], Q = \slv_reg0 [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$5249 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [23:16], Q = \slv_reg0 [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$5249 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_WDATA [31:24], Q = \slv_reg0 [31:24]).
Adding SRST signal on $procdff$4553 ($dff) from module gemm_0_S00_AXI (D = $procmux$3117_Y, Q = \axi_bvalid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5262 ($sdff) from module gemm_0_S00_AXI (D = $procmux$3117_Y, Q = \axi_bvalid).
Adding SRST signal on $procdff$4552 ($dff) from module gemm_0_S00_AXI (D = $procmux$3123_Y, Q = \axi_bresp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5266 ($sdff) from module gemm_0_S00_AXI (D = 2'00, Q = \axi_bresp).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5267 ($sdffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5267 ($sdffe) from module gemm_0_S00_AXI.
Adding SRST signal on $procdff$4551 ($dff) from module gemm_0_S00_AXI (D = $procmux$3103_Y, Q = \axi_arready, rval = 1'0).
Adding SRST signal on $procdff$4550 ($dff) from module gemm_0_S00_AXI (D = $procmux$3109_Y, Q = \axi_araddr, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$5269 ($sdff) from module gemm_0_S00_AXI (D = \S_AXI_ARADDR, Q = \axi_araddr).
Adding SRST signal on $procdff$4549 ($dff) from module gemm_0_S00_AXI (D = $procmux$3091_Y, Q = \axi_rvalid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5271 ($sdff) from module gemm_0_S00_AXI (D = $procmux$3091_Y, Q = \axi_rvalid).
Adding SRST signal on $procdff$4548 ($dff) from module gemm_0_S00_AXI (D = $procmux$3097_Y, Q = \axi_rresp, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$5275 ($sdff) from module gemm_0_S00_AXI (D = 2'00, Q = \axi_rresp).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$5276 ($sdffe) from module gemm_0_S00_AXI.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5276 ($sdffe) from module gemm_0_S00_AXI.
Adding SRST signal on $procdff$4547 ($dff) from module gemm_0_S00_AXI (D = $procmux$3071_Y, Q = \axi_rdata, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$5277 ($sdff) from module gemm_0_S00_AXI (D = $procmux$3077_Y, Q = \axi_rdata).
Adding SRST signal on $procdff$4546 ($dff) from module gemm_0_S00_AXI (D = $procmux$3037_Y, Q = \mat_mul_done_status, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5279 ($sdff) from module gemm_0_S00_AXI (D = $procmux$3037_Y, Q = \mat_mul_done_status).
Adding SRST signal on $procdff$4545 ($dff) from module gemm_0_S00_AXI (D = $procmux$3047_Y, Q = \start_mat_mul, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$5283 ($sdff) from module gemm_0_S00_AXI (D = $procmux$3047_Y, Q = \start_mat_mul).
Adding SRST signal on $procdff$4544 ($dff) from module gemm_0_S00_AXI (D = $procmux$3057_Y, Q = \state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$5291 ($sdff) from module gemm_0_S00_AXI (D = $procmux$3057_Y, Q = \state).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \fp16_to_fp32..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \FPAddSub_a..
Finding unused cells or wires in module \FpAddSub_b..
Finding unused cells or wires in module \FPAddSub_c..
Finding unused cells or wires in module \FPAddSub_d..
Finding unused cells or wires in module \FPAddSub_single..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \fp32_to_fp16..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \matmul_20x20_systolic..
Finding unused cells or wires in module \gemm_0_S00_AXI..
Removed 651 unused cells and 3318 unused wires.
<suppressed ~1065 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_a.
Optimizing module FPAddSub_c.
Optimizing module FPAddSub_d.
Optimizing module FPAddSub_single.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module FpAddSub_b.
Optimizing module fp16_to_fp32.
Optimizing module fp32_to_fp16.
Optimizing module gemm_0_S00_AXI.
<suppressed ~6 debug messages>
Optimizing module matmul_20x20_systolic.
Optimizing module output_logic.
<suppressed ~24 debug messages>
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
<suppressed ~2 debug messages>
Optimizing module systolic_pe_matrix.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_single..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FpAddSub_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp16_to_fp32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp32_to_fp16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gemm_0_S00_AXI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_20x20_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~206 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_a.
  Optimizing cells in module \FPAddSub_c.
  Optimizing cells in module \FPAddSub_d.
  Optimizing cells in module \FPAddSub_single.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FpAddSub_b.
  Optimizing cells in module \fp16_to_fp32.
  Optimizing cells in module \fp32_to_fp16.
  Optimizing cells in module \gemm_0_S00_AXI.
  Optimizing cells in module \matmul_20x20_systolic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_a'.
Finding identical cells in module `\FPAddSub_c'.
Finding identical cells in module `\FPAddSub_d'.
Finding identical cells in module `\FPAddSub_single'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FpAddSub_b'.
Finding identical cells in module `\fp16_to_fp32'.
Finding identical cells in module `\fp32_to_fp16'.
Finding identical cells in module `\gemm_0_S00_AXI'.
Finding identical cells in module `\matmul_20x20_systolic'.
Finding identical cells in module `\output_logic'.
<suppressed ~66 debug messages>
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Removed a total of 22 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_a..
Finding unused cells or wires in module \FPAddSub_c..
Finding unused cells or wires in module \FPAddSub_d..
Finding unused cells or wires in module \FPAddSub_single..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FpAddSub_b..
Finding unused cells or wires in module \fp16_to_fp32..
Finding unused cells or wires in module \fp32_to_fp16..
Finding unused cells or wires in module \gemm_0_S00_AXI..
Finding unused cells or wires in module \matmul_20x20_systolic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_a.
Optimizing module FPAddSub_c.
Optimizing module FPAddSub_d.
Optimizing module FPAddSub_single.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module FpAddSub_b.
Optimizing module fp16_to_fp32.
Optimizing module fp32_to_fp16.
Optimizing module gemm_0_S00_AXI.
Optimizing module matmul_20x20_systolic.
Optimizing module output_logic.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPAddSub_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_c..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_d..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_single..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FpAddSub_b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp16_to_fp32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \fp32_to_fp16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \gemm_0_S00_AXI..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_20x20_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~206 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPAddSub_a.
  Optimizing cells in module \FPAddSub_c.
  Optimizing cells in module \FPAddSub_d.
  Optimizing cells in module \FPAddSub_single.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FpAddSub_b.
  Optimizing cells in module \fp16_to_fp32.
  Optimizing cells in module \fp32_to_fp16.
  Optimizing cells in module \gemm_0_S00_AXI.
  Optimizing cells in module \matmul_20x20_systolic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPAddSub_a'.
Finding identical cells in module `\FPAddSub_c'.
Finding identical cells in module `\FPAddSub_d'.
Finding identical cells in module `\FPAddSub_single'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FpAddSub_b'.
Finding identical cells in module `\fp16_to_fp32'.
Finding identical cells in module `\fp32_to_fp16'.
Finding identical cells in module `\gemm_0_S00_AXI'.
Finding identical cells in module `\matmul_20x20_systolic'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPAddSub_a..
Finding unused cells or wires in module \FPAddSub_c..
Finding unused cells or wires in module \FPAddSub_d..
Finding unused cells or wires in module \FPAddSub_single..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FpAddSub_b..
Finding unused cells or wires in module \fp16_to_fp32..
Finding unused cells or wires in module \fp32_to_fp16..
Finding unused cells or wires in module \gemm_0_S00_AXI..
Finding unused cells or wires in module \matmul_20x20_systolic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPAddSub_a.
Optimizing module FPAddSub_c.
Optimizing module FPAddSub_d.
Optimizing module FPAddSub_single.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module FpAddSub_b.
Optimizing module fp16_to_fp32.
Optimizing module fp32_to_fp16.
Optimizing module gemm_0_S00_AXI.
Optimizing module matmul_20x20_systolic.
Optimizing module output_logic.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== FPAddSub_a ===

   Number of wires:                 56
   Number of wire bits:            658
   Number of public wires:          30
   Number of public wire bits:     446
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add                          128
     $and                            4
     $eq                            12
     $logic_not                      6
     $lt                            31
     $mux                           83
     $not                           64
     $or                             3
     $pmux                          48
     $reduce_and                    16
     $reduce_or                     56

=== FPAddSub_c ===

   Number of wires:                 32
   Number of wire bits:            350
   Number of public wires:          19
   Number of public wire bits:     337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add                            9
     $eq                            12
     $logic_not                      5
     $mux                            9
     $pmux                          66
     $reduce_or                     50
     $sub                            9

=== FPAddSub_d ===

   Number of wires:                 53
   Number of wire bits:            245
   Number of public wires:          28
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                           41
     $and                           11
     $logic_not                      1
     $mux                           34
     $not                            4
     $or                             9
     $reduce_and                     8
     $reduce_or                     11
     $xor                            2

=== FPAddSub_single ===

   Number of wires:                 30
   Number of wire bits:            420
   Number of public wires:          30
   Number of public wire bits:     420
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff                         170

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            343
   Number of public wires:          27
   Number of public wire bits:     343
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff                         175

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            119
   Number of public wires:           7
   Number of public wire bits:      55
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub                           70

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== FpAddSub_b ===

   Number of wires:                 40
   Number of wire bits:            349
   Number of public wires:          12
   Number of public wire bits:     157
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           33
     $mux                          197
     $sub                           33
     $xor                            2

=== fp16_to_fp32 ===

   Number of wires:                 73
   Number of wire bits:            343
   Number of public wires:           5
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $add                           12
     $and                           55
     $dlatch                         4
     $eq                             5
     $logic_not                     20
     $mux                          110
     $not                           12
     $reduce_or                      4
     $shl                           23
     $sub                           40

=== fp32_to_fp16 ===

   Number of wires:                 14
   Number of wire bits:            136
   Number of public wires:           3
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                           16
     $eq                             8
     $ge                             8
     $le                             8
     $logic_and                      1
     $logic_not                     31
     $mux                           36
     $shr                           11
     $sub                            8

=== gemm_0_S00_AXI ===

   Number of wires:                172
   Number of wire bits:           3910
   Number of public wires:          73
   Number of public wire bits:    3799
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     $and                            2
     $eq                            76
     $logic_and                     18
     $logic_not                     12
     $mux                           27
     $ne                             2
     $not                            6
     $pmux                          38
     $reduce_and                    89
     $reduce_bool                   15
     $sdff                           3
     $sdffe                        285

=== matmul_20x20_systolic ===

   Number of wires:                559
   Number of wire bits:          11109
   Number of public wires:         552
   Number of public wire bits:   11071
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           32
     $eq                             8
     $logic_not                     16
     $logic_or                       1
     $mux                          641
     $not                            1
     $sdff                           9

=== output_logic ===

   Number of wires:                542
   Number of wire bits:          39024
   Number of public wires:         434
   Number of public wire bits:   13192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $add                           40
     $dffe                           8
     $eq                             8
     $ge                            32
     $mux                        25774
     $ne                             5
     $not                            1
     $or                             1
     $reduce_and                     5
     $reduce_bool                   11
     $sdffe                       6434
     $sub                            8

=== processing_element ===

   Number of wires:                  8
   Number of wire bits:             98
   Number of public wires:           8
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdff                          32

=== qadd ===

   Number of wires:                  6
   Number of wire bits:            103
   Number of public wires:           6
   Number of public wire bits:     103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== qmult ===

   Number of wires:                  7
   Number of wire bits:             87
   Number of public wires:           7
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== seq_mac ===

   Number of wires:                 12
   Number of wire bits:            242
   Number of public wires:          12
   Number of public wire bits:     242
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff                          96

=== systolic_data_setup ===

   Number of wires:                676
   Number of wire bits:           8547
   Number of public wires:         444
   Number of public wire bits:    7535
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                660
     $add                          144
     $and                         1280
     $dffe                          16
     $eq                           320
     $ge                           144
     $logic_and                     42
     $logic_not                      8
     $logic_or                      42
     $lt                            64
     $mux                           34
     $not                           43
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                        6096
     $sdffe                          2
     $sub                           16

=== systolic_pe_matrix ===

   Number of wires:               1246
   Number of wire bits:          20484
   Number of public wires:        1246
   Number of public wire bits:   20484
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                401
     $or                             1

=== design hierarchy ===

   gemm_0_S00_AXI                    1
     matmul_20x20_systolic           0
       output_logic                  0
       systolic_data_setup           0
       systolic_pe_matrix            0
         processing_element          0
           seq_mac                   0
             fp32_to_fp16            0
             qadd                    0
               FPAddSub_single       0
                 FPAddSub_a          0
                 FPAddSub_c          0
                 FPAddSub_d          0
                 FpAddSub_b          0
             qmult                   0
               FPMult_16             0
                 FPMult_ExecuteModule      0
                 FPMult_NormalizeModule      0
                 FPMult_PrepModule      0
                 FPMult_RoundModule      0
               fp16_to_fp32          0

   Number of wires:                172
   Number of wire bits:           3910
   Number of public wires:          73
   Number of public wire bits:    3799
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     $and                            2
     $eq                            76
     $logic_and                     18
     $logic_not                     12
     $mux                           27
     $ne                             2
     $not                            6
     $pmux                          38
     $reduce_and                    89
     $reduce_bool                   15
     $sdff                           3
     $sdffe                        285

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: dd0e144164, CPU: user 5.11s system 0.03s, MEM: 86.27 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 36% 3x opt_dff (1 sec), 19% 3x opt_clean (1 sec), ...
