
SideBoardGyro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009138  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000498  08009248  08009248  0000a248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080096e0  080096e0  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  080096e0  080096e0  0000a6e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080096e8  080096e8  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080096e8  080096e8  0000a6e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080096ec  080096ec  0000a6ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080096f0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  200001d8  080098c4  0000b1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004a8  080098c4  0000b4a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f61b  00000000  00000000  0000b1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002346  00000000  00000000  0001a818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa0  00000000  00000000  0001cb60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c54  00000000  00000000  0001db00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019010  00000000  00000000  0001e754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000128b7  00000000  00000000  00037764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f25c  00000000  00000000  0004a01b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d9277  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005744  00000000  00000000  000d92bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000dea00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009230 	.word	0x08009230

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08009230 	.word	0x08009230

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <MPU6050_GetData>:
	HAL_Delay(1);
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG, I2C_MEMADD_SIZE_8BIT, &GyroConfig, 1, 100);
	HAL_Delay(1);
}

void MPU6050_GetData(MPU6050_Data* MPU6050Data){
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b08a      	sub	sp, #40	@ 0x28
 8000bd8:	af04      	add	r7, sp, #16
 8000bda:	6078      	str	r0, [r7, #4]
	uint8_t AccelData[6] ;
	uint8_t GyroData[6] ;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, AccelData, 6, 100);
 8000bdc:	2364      	movs	r3, #100	@ 0x64
 8000bde:	9302      	str	r3, [sp, #8]
 8000be0:	2306      	movs	r3, #6
 8000be2:	9301      	str	r3, [sp, #4]
 8000be4:	f107 0310 	add.w	r3, r7, #16
 8000be8:	9300      	str	r3, [sp, #0]
 8000bea:	2301      	movs	r3, #1
 8000bec:	223b      	movs	r2, #59	@ 0x3b
 8000bee:	21d0      	movs	r1, #208	@ 0xd0
 8000bf0:	4824      	ldr	r0, [pc, #144]	@ (8000c84 <MPU6050_GetData+0xb0>)
 8000bf2:	f001 fb05 	bl	8002200 <HAL_I2C_Mem_Read>
	MPU6050Data->AccelX= (AccelData[0]<<8) | AccelData[1];
 8000bf6:	7c3b      	ldrb	r3, [r7, #16]
 8000bf8:	021b      	lsls	r3, r3, #8
 8000bfa:	b21a      	sxth	r2, r3
 8000bfc:	7c7b      	ldrb	r3, [r7, #17]
 8000bfe:	b21b      	sxth	r3, r3
 8000c00:	4313      	orrs	r3, r2
 8000c02:	b21a      	sxth	r2, r3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	801a      	strh	r2, [r3, #0]
	MPU6050Data->AccelY= (AccelData[2]<<8) | AccelData[3];
 8000c08:	7cbb      	ldrb	r3, [r7, #18]
 8000c0a:	021b      	lsls	r3, r3, #8
 8000c0c:	b21a      	sxth	r2, r3
 8000c0e:	7cfb      	ldrb	r3, [r7, #19]
 8000c10:	b21b      	sxth	r3, r3
 8000c12:	4313      	orrs	r3, r2
 8000c14:	b21a      	sxth	r2, r3
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	805a      	strh	r2, [r3, #2]
	MPU6050Data->AccelZ= (AccelData[4]<<8) | AccelData[5];
 8000c1a:	7d3b      	ldrb	r3, [r7, #20]
 8000c1c:	021b      	lsls	r3, r3, #8
 8000c1e:	b21a      	sxth	r2, r3
 8000c20:	7d7b      	ldrb	r3, [r7, #21]
 8000c22:	b21b      	sxth	r3, r3
 8000c24:	4313      	orrs	r3, r2
 8000c26:	b21a      	sxth	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	809a      	strh	r2, [r3, #4]
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H, I2C_MEMADD_SIZE_8BIT, GyroData, 6, 100);
 8000c2c:	2364      	movs	r3, #100	@ 0x64
 8000c2e:	9302      	str	r3, [sp, #8]
 8000c30:	2306      	movs	r3, #6
 8000c32:	9301      	str	r3, [sp, #4]
 8000c34:	f107 0308 	add.w	r3, r7, #8
 8000c38:	9300      	str	r3, [sp, #0]
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	2243      	movs	r2, #67	@ 0x43
 8000c3e:	21d0      	movs	r1, #208	@ 0xd0
 8000c40:	4810      	ldr	r0, [pc, #64]	@ (8000c84 <MPU6050_GetData+0xb0>)
 8000c42:	f001 fadd 	bl	8002200 <HAL_I2C_Mem_Read>
	MPU6050Data->GyroX= (GyroData[0]<<8) | GyroData[1];
 8000c46:	7a3b      	ldrb	r3, [r7, #8]
 8000c48:	021b      	lsls	r3, r3, #8
 8000c4a:	b21a      	sxth	r2, r3
 8000c4c:	7a7b      	ldrb	r3, [r7, #9]
 8000c4e:	b21b      	sxth	r3, r3
 8000c50:	4313      	orrs	r3, r2
 8000c52:	b21a      	sxth	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	80da      	strh	r2, [r3, #6]
	MPU6050Data->GyroY= (GyroData[2]<<8) | GyroData[3];
 8000c58:	7abb      	ldrb	r3, [r7, #10]
 8000c5a:	021b      	lsls	r3, r3, #8
 8000c5c:	b21a      	sxth	r2, r3
 8000c5e:	7afb      	ldrb	r3, [r7, #11]
 8000c60:	b21b      	sxth	r3, r3
 8000c62:	4313      	orrs	r3, r2
 8000c64:	b21a      	sxth	r2, r3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	811a      	strh	r2, [r3, #8]
	MPU6050Data->GyroZ= (GyroData[4]<<8) | GyroData[5];
 8000c6a:	7b3b      	ldrb	r3, [r7, #12]
 8000c6c:	021b      	lsls	r3, r3, #8
 8000c6e:	b21a      	sxth	r2, r3
 8000c70:	7b7b      	ldrb	r3, [r7, #13]
 8000c72:	b21b      	sxth	r3, r3
 8000c74:	4313      	orrs	r3, r2
 8000c76:	b21a      	sxth	r2, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	815a      	strh	r2, [r3, #10]
}
 8000c7c:	bf00      	nop
 8000c7e:	3718      	adds	r7, #24
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	200001f4 	.word	0x200001f4

08000c88 <updatePID>:
#include "PID.h"

void updatePID(PID_Controller* pid, double current) {
 8000c88:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000c8c:	b088      	sub	sp, #32
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	60f8      	str	r0, [r7, #12]
 8000c92:	e9c7 2300 	strd	r2, r3, [r7]
	pid->CurrentError=pid->target - current;
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8000c9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ca0:	f7ff fa62 	bl	8000168 <__aeabi_dsub>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	460b      	mov	r3, r1
 8000ca8:	68f9      	ldr	r1, [r7, #12]
 8000caa:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	double P,D;
	P = pid->Kp * pid->CurrentError;
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8000cba:	f7ff fc0d 	bl	80004d8 <__aeabi_dmul>
 8000cbe:	4602      	mov	r2, r0
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	pid->integral += pid->Ki * pid->CurrentError * (pid->dt/1000);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8000cd8:	f7ff fbfe 	bl	80004d8 <__aeabi_dmul>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	460b      	mov	r3, r1
 8000ce0:	4690      	mov	r8, r2
 8000ce2:	4699      	mov	r9, r3
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 8000cea:	f04f 0200 	mov.w	r2, #0
 8000cee:	4b50      	ldr	r3, [pc, #320]	@ (8000e30 <updatePID+0x1a8>)
 8000cf0:	f7ff fd1c 	bl	800072c <__aeabi_ddiv>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	460b      	mov	r3, r1
 8000cf8:	4640      	mov	r0, r8
 8000cfa:	4649      	mov	r1, r9
 8000cfc:	f7ff fbec 	bl	80004d8 <__aeabi_dmul>
 8000d00:	4602      	mov	r2, r0
 8000d02:	460b      	mov	r3, r1
 8000d04:	4620      	mov	r0, r4
 8000d06:	4629      	mov	r1, r5
 8000d08:	f7ff fa30 	bl	800016c <__adddf3>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	460b      	mov	r3, r1
 8000d10:	68f9      	ldr	r1, [r7, #12]
 8000d12:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	D = pid->Kd * (pid->CurrentError - pid->prev_error) / (pid->dt/1000);
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8000d28:	f7ff fa1e 	bl	8000168 <__aeabi_dsub>
 8000d2c:	4602      	mov	r2, r0
 8000d2e:	460b      	mov	r3, r1
 8000d30:	4620      	mov	r0, r4
 8000d32:	4629      	mov	r1, r5
 8000d34:	f7ff fbd0 	bl	80004d8 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4614      	mov	r4, r2
 8000d3e:	461d      	mov	r5, r3
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 8000d46:	f04f 0200 	mov.w	r2, #0
 8000d4a:	4b39      	ldr	r3, [pc, #228]	@ (8000e30 <updatePID+0x1a8>)
 8000d4c:	f7ff fcee 	bl	800072c <__aeabi_ddiv>
 8000d50:	4602      	mov	r2, r0
 8000d52:	460b      	mov	r3, r1
 8000d54:	4620      	mov	r0, r4
 8000d56:	4629      	mov	r1, r5
 8000d58:	f7ff fce8 	bl	800072c <__aeabi_ddiv>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	460b      	mov	r3, r1
 8000d60:	e9c7 2304 	strd	r2, r3, [r7, #16]
	pid->output = P + pid->integral + D;
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8000d6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000d6e:	f7ff f9fd 	bl	800016c <__adddf3>
 8000d72:	4602      	mov	r2, r0
 8000d74:	460b      	mov	r3, r1
 8000d76:	4610      	mov	r0, r2
 8000d78:	4619      	mov	r1, r3
 8000d7a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000d7e:	f7ff f9f5 	bl	800016c <__adddf3>
 8000d82:	4602      	mov	r2, r0
 8000d84:	460b      	mov	r3, r1
 8000d86:	68f9      	ldr	r1, [r7, #12]
 8000d88:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	// Integral with anti-windup
	if (pid->integral > pid->max_output) {
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000d98:	f7ff fe2e 	bl	80009f8 <__aeabi_dcmpgt>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d006      	beq.n	8000db0 <updatePID+0x128>
		pid->integral = pid->max_output;
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000da8:	68f9      	ldr	r1, [r7, #12]
 8000daa:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8000dae:	e010      	b.n	8000dd2 <updatePID+0x14a>
	} else if (pid->integral < pid->min_output) {
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000dbc:	f7ff fdfe 	bl	80009bc <__aeabi_dcmplt>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d005      	beq.n	8000dd2 <updatePID+0x14a>
		pid->integral = pid->min_output;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000dcc:	68f9      	ldr	r1, [r7, #12]
 8000dce:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	}
	// Saturate output within limits
	if (pid->output > pid->max_output) {
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000dde:	f7ff fe0b 	bl	80009f8 <__aeabi_dcmpgt>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d006      	beq.n	8000df6 <updatePID+0x16e>
		pid->output = pid->max_output;
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000dee:	68f9      	ldr	r1, [r7, #12]
 8000df0:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
 8000df4:	e010      	b.n	8000e18 <updatePID+0x190>
	} else if (pid->output < pid->min_output) {
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000e02:	f7ff fddb 	bl	80009bc <__aeabi_dcmplt>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d005      	beq.n	8000e18 <updatePID+0x190>
		pid->output = pid->min_output;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000e12:	68f9      	ldr	r1, [r7, #12]
 8000e14:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	}
	pid->prev_error = pid->CurrentError;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8000e1e:	68f9      	ldr	r1, [r7, #12]
 8000e20:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
}
 8000e24:	bf00      	nop
 8000e26:	3720      	adds	r7, #32
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000e2e:	bf00      	nop
 8000e30:	408f4000 	.word	0x408f4000
 8000e34:	00000000 	.word	0x00000000

08000e38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e3a:	f5ad 7d0f 	sub.w	sp, sp, #572	@ 0x23c
 8000e3e:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e40:	f000 fcb8 	bl	80017b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e44:	f000 f906 	bl	8001054 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e48:	f000 fa14 	bl	8001274 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000e4c:	f000 f944 	bl	80010d8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8000e50:	f000 f9e6 	bl	8001220 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000e54:	f000 f96e 	bl	8001134 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4875      	ldr	r0, [pc, #468]	@ (8001030 <main+0x1f8>)
 8000e5c:	f002 fbc6 	bl	80035ec <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  PID.Kp=0.1;
 8000e60:	4974      	ldr	r1, [pc, #464]	@ (8001034 <main+0x1fc>)
 8000e62:	a36d      	add	r3, pc, #436	@ (adr r3, 8001018 <main+0x1e0>)
 8000e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e68:	e9c1 2300 	strd	r2, r3, [r1]
  PID.Ki=0.01;
 8000e6c:	4971      	ldr	r1, [pc, #452]	@ (8001034 <main+0x1fc>)
 8000e6e:	a36c      	add	r3, pc, #432	@ (adr r3, 8001020 <main+0x1e8>)
 8000e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e74:	e9c1 2302 	strd	r2, r3, [r1, #8]
  PID.Kd=0;
 8000e78:	496e      	ldr	r1, [pc, #440]	@ (8001034 <main+0x1fc>)
 8000e7a:	f04f 0200 	mov.w	r2, #0
 8000e7e:	f04f 0300 	mov.w	r3, #0
 8000e82:	e9c1 2304 	strd	r2, r3, [r1, #16]
  PID.output=0;
 8000e86:	496b      	ldr	r1, [pc, #428]	@ (8001034 <main+0x1fc>)
 8000e88:	f04f 0200 	mov.w	r2, #0
 8000e8c:	f04f 0300 	mov.w	r3, #0
 8000e90:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
  PID.target=0;
 8000e94:	4967      	ldr	r1, [pc, #412]	@ (8001034 <main+0x1fc>)
 8000e96:	f04f 0200 	mov.w	r2, #0
 8000e9a:	f04f 0300 	mov.w	r3, #0
 8000e9e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
  PID.integral=0;
 8000ea2:	4964      	ldr	r1, [pc, #400]	@ (8001034 <main+0x1fc>)
 8000ea4:	f04f 0200 	mov.w	r2, #0
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
  PID.dt=10;
 8000eb0:	4960      	ldr	r1, [pc, #384]	@ (8001034 <main+0x1fc>)
 8000eb2:	f04f 0200 	mov.w	r2, #0
 8000eb6:	4b60      	ldr	r3, [pc, #384]	@ (8001038 <main+0x200>)
 8000eb8:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
  PID.min_output= -1000;
 8000ebc:	495d      	ldr	r1, [pc, #372]	@ (8001034 <main+0x1fc>)
 8000ebe:	a35a      	add	r3, pc, #360	@ (adr r3, 8001028 <main+0x1f0>)
 8000ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec4:	e9c1 2306 	strd	r2, r3, [r1, #24]
  PID.max_output= 1000;
 8000ec8:	495a      	ldr	r1, [pc, #360]	@ (8001034 <main+0x1fc>)
 8000eca:	f04f 0200 	mov.w	r2, #0
 8000ece:	4b5b      	ldr	r3, [pc, #364]	@ (800103c <main+0x204>)
 8000ed0:	e9c1 2308 	strd	r2, r3, [r1, #32]
  PID.min_Integral= -1000;
 8000ed4:	4957      	ldr	r1, [pc, #348]	@ (8001034 <main+0x1fc>)
 8000ed6:	a354      	add	r3, pc, #336	@ (adr r3, 8001028 <main+0x1f0>)
 8000ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000edc:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
  PID.max_Integral= 1000;
 8000ee0:	4954      	ldr	r1, [pc, #336]	@ (8001034 <main+0x1fc>)
 8000ee2:	f04f 0200 	mov.w	r2, #0
 8000ee6:	4b55      	ldr	r3, [pc, #340]	@ (800103c <main+0x204>)
 8000ee8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
  while (1)
  {

	  	  MPU6050_GetData(&GyroParsedData);
 8000eec:	4854      	ldr	r0, [pc, #336]	@ (8001040 <main+0x208>)
 8000eee:	f7ff fe71 	bl	8000bd4 <MPU6050_GetData>
	  	  //if (HAL_GetTick()-SystemTime>=(PID.dt)){
		  updatePID(&PID, GyroParsedData.AccelX);
 8000ef2:	4b53      	ldr	r3, [pc, #332]	@ (8001040 <main+0x208>)
 8000ef4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fa83 	bl	8000404 <__aeabi_i2d>
 8000efe:	4602      	mov	r2, r0
 8000f00:	460b      	mov	r3, r1
 8000f02:	484c      	ldr	r0, [pc, #304]	@ (8001034 <main+0x1fc>)
 8000f04:	f7ff fec0 	bl	8000c88 <updatePID>
		  int16_t OutputABS;
		  OutputABS = trunc(PID.output);
 8000f08:	4b4a      	ldr	r3, [pc, #296]	@ (8001034 <main+0x1fc>)
 8000f0a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8000f0e:	4610      	mov	r0, r2
 8000f10:	4619      	mov	r1, r3
 8000f12:	f008 f95b 	bl	80091cc <trunc>
 8000f16:	4602      	mov	r2, r0
 8000f18:	460b      	mov	r3, r1
 8000f1a:	4610      	mov	r0, r2
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	f7ff fd8b 	bl	8000a38 <__aeabi_d2iz>
 8000f22:	4603      	mov	r3, r0
 8000f24:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
		  OutputABS = abs(OutputABS);
 8000f28:	f9b7 320e 	ldrsh.w	r3, [r7, #526]	@ 0x20e
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	bfb8      	it	lt
 8000f30:	425b      	neglt	r3, r3
 8000f32:	b29b      	uxth	r3, r3
 8000f34:	f8a7 320e 	strh.w	r3, [r7, #526]	@ 0x20e
		  //__HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,OutputABS);
		  if (PID.output>0) {
 8000f38:	4b3e      	ldr	r3, [pc, #248]	@ (8001034 <main+0x1fc>)
 8000f3a:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8000f3e:	f04f 0200 	mov.w	r2, #0
 8000f42:	f04f 0300 	mov.w	r3, #0
 8000f46:	f7ff fd57 	bl	80009f8 <__aeabi_dcmpgt>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d00c      	beq.n	8000f6a <main+0x132>
			  HAL_GPIO_WritePin(M1_CH1_GPIO_Port, M1_CH1_Pin, 1);
 8000f50:	2201      	movs	r2, #1
 8000f52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f56:	483b      	ldr	r0, [pc, #236]	@ (8001044 <main+0x20c>)
 8000f58:	f000 fff6 	bl	8001f48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(M1_CH2_GPIO_Port, M1_CH2_Pin, 0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f62:	4838      	ldr	r0, [pc, #224]	@ (8001044 <main+0x20c>)
 8000f64:	f000 fff0 	bl	8001f48 <HAL_GPIO_WritePin>
 8000f68:	e00b      	b.n	8000f82 <main+0x14a>
		  }
		  else{
			  HAL_GPIO_WritePin(M1_CH1_GPIO_Port, M1_CH1_Pin, 0);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f70:	4834      	ldr	r0, [pc, #208]	@ (8001044 <main+0x20c>)
 8000f72:	f000 ffe9 	bl	8001f48 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(M1_CH2_GPIO_Port, M1_CH2_Pin, 1);
 8000f76:	2201      	movs	r2, #1
 8000f78:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f7c:	4831      	ldr	r0, [pc, #196]	@ (8001044 <main+0x20c>)
 8000f7e:	f000 ffe3 	bl	8001f48 <HAL_GPIO_WritePin>

		  }
		  SystemTime=HAL_GetTick();
 8000f82:	f000 fc6f 	bl	8001864 <HAL_GetTick>
 8000f86:	4603      	mov	r3, r0
 8000f88:	4a2f      	ldr	r2, [pc, #188]	@ (8001048 <main+0x210>)
 8000f8a:	6013      	str	r3, [r2, #0]
	  //}

	  char msg[500];
	  int len=sprintf(msg,"AX=%d AY=%d AZ=%d GX=%l GY=%d GZ=%d error=%f out=%f outabs=%d\n",GyroParsedData.AccelX,GyroParsedData.AccelY,GyroParsedData.AccelZ,GyroParsedData.GyroX,GyroParsedData.GyroY,GyroParsedData.GyroZ,PID.CurrentError,PID.output,OutputABS);
 8000f8c:	4b2c      	ldr	r3, [pc, #176]	@ (8001040 <main+0x208>)
 8000f8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f92:	469c      	mov	ip, r3
 8000f94:	4b2a      	ldr	r3, [pc, #168]	@ (8001040 <main+0x208>)
 8000f96:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f9a:	469e      	mov	lr, r3
 8000f9c:	4b28      	ldr	r3, [pc, #160]	@ (8001040 <main+0x208>)
 8000f9e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000fa2:	461e      	mov	r6, r3
 8000fa4:	4b26      	ldr	r3, [pc, #152]	@ (8001040 <main+0x208>)
 8000fa6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	4b24      	ldr	r3, [pc, #144]	@ (8001040 <main+0x208>)
 8000fae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000fb2:	60bb      	str	r3, [r7, #8]
 8000fb4:	4b22      	ldr	r3, [pc, #136]	@ (8001040 <main+0x208>)
 8000fb6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000fba:	607b      	str	r3, [r7, #4]
 8000fbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001034 <main+0x1fc>)
 8000fbe:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8000fc2:	491c      	ldr	r1, [pc, #112]	@ (8001034 <main+0x1fc>)
 8000fc4:	e9d1 0118 	ldrd	r0, r1, [r1, #96]	@ 0x60
 8000fc8:	f9b7 420e 	ldrsh.w	r4, [r7, #526]	@ 0x20e
 8000fcc:	f107 0514 	add.w	r5, r7, #20
 8000fd0:	9408      	str	r4, [sp, #32]
 8000fd2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8000fd6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	9203      	str	r2, [sp, #12]
 8000fde:	68ba      	ldr	r2, [r7, #8]
 8000fe0:	9202      	str	r2, [sp, #8]
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	9301      	str	r3, [sp, #4]
 8000fe6:	9600      	str	r6, [sp, #0]
 8000fe8:	4673      	mov	r3, lr
 8000fea:	4662      	mov	r2, ip
 8000fec:	4917      	ldr	r1, [pc, #92]	@ (800104c <main+0x214>)
 8000fee:	4628      	mov	r0, r5
 8000ff0:	f004 fcc0 	bl	8005974 <siprintf>
 8000ff4:	f8c7 0208 	str.w	r0, [r7, #520]	@ 0x208
	  HAL_UART_Transmit_IT(&huart2, msg, len);
 8000ff8:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
 8000ffc:	b29a      	uxth	r2, r3
 8000ffe:	f107 0314 	add.w	r3, r7, #20
 8001002:	4619      	mov	r1, r3
 8001004:	4812      	ldr	r0, [pc, #72]	@ (8001050 <main+0x218>)
 8001006:	f003 f86f 	bl	80040e8 <HAL_UART_Transmit_IT>
	  HAL_Delay(40);
 800100a:	2028      	movs	r0, #40	@ 0x28
 800100c:	f000 fc34 	bl	8001878 <HAL_Delay>
  {
 8001010:	e76c      	b.n	8000eec <main+0xb4>
 8001012:	bf00      	nop
 8001014:	f3af 8000 	nop.w
 8001018:	9999999a 	.word	0x9999999a
 800101c:	3fb99999 	.word	0x3fb99999
 8001020:	47ae147b 	.word	0x47ae147b
 8001024:	3f847ae1 	.word	0x3f847ae1
 8001028:	00000000 	.word	0x00000000
 800102c:	c08f4000 	.word	0xc08f4000
 8001030:	20000248 	.word	0x20000248
 8001034:	200002e0 	.word	0x200002e0
 8001038:	40240000 	.word	0x40240000
 800103c:	408f4000 	.word	0x408f4000
 8001040:	20000348 	.word	0x20000348
 8001044:	40010c00 	.word	0x40010c00
 8001048:	200002d8 	.word	0x200002d8
 800104c:	08009248 	.word	0x08009248
 8001050:	20000290 	.word	0x20000290

08001054 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b090      	sub	sp, #64	@ 0x40
 8001058:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800105a:	f107 0318 	add.w	r3, r7, #24
 800105e:	2228      	movs	r2, #40	@ 0x28
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f004 fce9 	bl	8005a3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]
 8001074:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001076:	2302      	movs	r3, #2
 8001078:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800107a:	2301      	movs	r3, #1
 800107c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800107e:	2310      	movs	r3, #16
 8001080:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001082:	2302      	movs	r3, #2
 8001084:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001086:	2300      	movs	r3, #0
 8001088:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800108a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800108e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001090:	f107 0318 	add.w	r3, r7, #24
 8001094:	4618      	mov	r0, r3
 8001096:	f001 fdf1 	bl	8002c7c <HAL_RCC_OscConfig>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80010a0:	f000 f950 	bl	8001344 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a4:	230f      	movs	r3, #15
 80010a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a8:	2302      	movs	r3, #2
 80010aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80010b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010ba:	1d3b      	adds	r3, r7, #4
 80010bc:	2102      	movs	r1, #2
 80010be:	4618      	mov	r0, r3
 80010c0:	f002 f85e 	bl	8003180 <HAL_RCC_ClockConfig>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80010ca:	f000 f93b 	bl	8001344 <Error_Handler>
  }
}
 80010ce:	bf00      	nop
 80010d0:	3740      	adds	r7, #64	@ 0x40
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010dc:	4b12      	ldr	r3, [pc, #72]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010de:	4a13      	ldr	r2, [pc, #76]	@ (800112c <MX_I2C1_Init+0x54>)
 80010e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80010e2:	4b11      	ldr	r3, [pc, #68]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010e4:	4a12      	ldr	r2, [pc, #72]	@ (8001130 <MX_I2C1_Init+0x58>)
 80010e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001128 <MX_I2C1_Init+0x50>)
 80010fe:	2200      	movs	r2, #0
 8001100:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001102:	4b09      	ldr	r3, [pc, #36]	@ (8001128 <MX_I2C1_Init+0x50>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001108:	4b07      	ldr	r3, [pc, #28]	@ (8001128 <MX_I2C1_Init+0x50>)
 800110a:	2200      	movs	r2, #0
 800110c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800110e:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <MX_I2C1_Init+0x50>)
 8001110:	2200      	movs	r2, #0
 8001112:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001114:	4804      	ldr	r0, [pc, #16]	@ (8001128 <MX_I2C1_Init+0x50>)
 8001116:	f000 ff2f 	bl	8001f78 <HAL_I2C_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001120:	f000 f910 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}
 8001128:	200001f4 	.word	0x200001f4
 800112c:	40005400 	.word	0x40005400
 8001130:	00061a80 	.word	0x00061a80

08001134 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08e      	sub	sp, #56	@ 0x38
 8001138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800113a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001148:	f107 0320 	add.w	r3, r7, #32
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001152:	1d3b      	adds	r3, r7, #4
 8001154:	2200      	movs	r2, #0
 8001156:	601a      	str	r2, [r3, #0]
 8001158:	605a      	str	r2, [r3, #4]
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	60da      	str	r2, [r3, #12]
 800115e:	611a      	str	r2, [r3, #16]
 8001160:	615a      	str	r2, [r3, #20]
 8001162:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001164:	4b2d      	ldr	r3, [pc, #180]	@ (800121c <MX_TIM2_Init+0xe8>)
 8001166:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800116a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 256-1;
 800116c:	4b2b      	ldr	r3, [pc, #172]	@ (800121c <MX_TIM2_Init+0xe8>)
 800116e:	22ff      	movs	r2, #255	@ 0xff
 8001170:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001172:	4b2a      	ldr	r3, [pc, #168]	@ (800121c <MX_TIM2_Init+0xe8>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001178:	4b28      	ldr	r3, [pc, #160]	@ (800121c <MX_TIM2_Init+0xe8>)
 800117a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800117e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001180:	4b26      	ldr	r3, [pc, #152]	@ (800121c <MX_TIM2_Init+0xe8>)
 8001182:	2200      	movs	r2, #0
 8001184:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001186:	4b25      	ldr	r3, [pc, #148]	@ (800121c <MX_TIM2_Init+0xe8>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800118c:	4823      	ldr	r0, [pc, #140]	@ (800121c <MX_TIM2_Init+0xe8>)
 800118e:	f002 f985 	bl	800349c <HAL_TIM_Base_Init>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001198:	f000 f8d4 	bl	8001344 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800119c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011a6:	4619      	mov	r1, r3
 80011a8:	481c      	ldr	r0, [pc, #112]	@ (800121c <MX_TIM2_Init+0xe8>)
 80011aa:	f002 fb83 	bl	80038b4 <HAL_TIM_ConfigClockSource>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80011b4:	f000 f8c6 	bl	8001344 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80011b8:	4818      	ldr	r0, [pc, #96]	@ (800121c <MX_TIM2_Init+0xe8>)
 80011ba:	f002 f9be 	bl	800353a <HAL_TIM_PWM_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80011c4:	f000 f8be 	bl	8001344 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011c8:	2300      	movs	r3, #0
 80011ca:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011cc:	2300      	movs	r3, #0
 80011ce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011d0:	f107 0320 	add.w	r3, r7, #32
 80011d4:	4619      	mov	r1, r3
 80011d6:	4811      	ldr	r0, [pc, #68]	@ (800121c <MX_TIM2_Init+0xe8>)
 80011d8:	f002 fed8 	bl	8003f8c <HAL_TIMEx_MasterConfigSynchronization>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80011e2:	f000 f8af 	bl	8001344 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011e6:	2360      	movs	r3, #96	@ 0x60
 80011e8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80011ee:	2302      	movs	r3, #2
 80011f0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80011f2:	2304      	movs	r3, #4
 80011f4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	2200      	movs	r2, #0
 80011fa:	4619      	mov	r1, r3
 80011fc:	4807      	ldr	r0, [pc, #28]	@ (800121c <MX_TIM2_Init+0xe8>)
 80011fe:	f002 fa97 	bl	8003730 <HAL_TIM_PWM_ConfigChannel>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001208:	f000 f89c 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800120c:	4803      	ldr	r0, [pc, #12]	@ (800121c <MX_TIM2_Init+0xe8>)
 800120e:	f000 f92b 	bl	8001468 <HAL_TIM_MspPostInit>

}
 8001212:	bf00      	nop
 8001214:	3738      	adds	r7, #56	@ 0x38
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	20000248 	.word	0x20000248

08001220 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001224:	4b11      	ldr	r3, [pc, #68]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001226:	4a12      	ldr	r2, [pc, #72]	@ (8001270 <MX_USART2_UART_Init+0x50>)
 8001228:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800122a:	4b10      	ldr	r3, [pc, #64]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 800122c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001230:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001232:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001238:	4b0c      	ldr	r3, [pc, #48]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 800123a:	2200      	movs	r2, #0
 800123c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800123e:	4b0b      	ldr	r3, [pc, #44]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001244:	4b09      	ldr	r3, [pc, #36]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001246:	220c      	movs	r2, #12
 8001248:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124a:	4b08      	ldr	r3, [pc, #32]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001250:	4b06      	ldr	r3, [pc, #24]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001256:	4805      	ldr	r0, [pc, #20]	@ (800126c <MX_USART2_UART_Init+0x4c>)
 8001258:	f002 fef6 	bl	8004048 <HAL_UART_Init>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001262:	f000 f86f 	bl	8001344 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	20000290 	.word	0x20000290
 8001270:	40004400 	.word	0x40004400

08001274 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b088      	sub	sp, #32
 8001278:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800127a:	f107 0310 	add.w	r3, r7, #16
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]
 8001284:	609a      	str	r2, [r3, #8]
 8001286:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001288:	4b2a      	ldr	r3, [pc, #168]	@ (8001334 <MX_GPIO_Init+0xc0>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	4a29      	ldr	r2, [pc, #164]	@ (8001334 <MX_GPIO_Init+0xc0>)
 800128e:	f043 0310 	orr.w	r3, r3, #16
 8001292:	6193      	str	r3, [r2, #24]
 8001294:	4b27      	ldr	r3, [pc, #156]	@ (8001334 <MX_GPIO_Init+0xc0>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	f003 0310 	and.w	r3, r3, #16
 800129c:	60fb      	str	r3, [r7, #12]
 800129e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a0:	4b24      	ldr	r3, [pc, #144]	@ (8001334 <MX_GPIO_Init+0xc0>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	4a23      	ldr	r2, [pc, #140]	@ (8001334 <MX_GPIO_Init+0xc0>)
 80012a6:	f043 0304 	orr.w	r3, r3, #4
 80012aa:	6193      	str	r3, [r2, #24]
 80012ac:	4b21      	ldr	r3, [pc, #132]	@ (8001334 <MX_GPIO_Init+0xc0>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	f003 0304 	and.w	r3, r3, #4
 80012b4:	60bb      	str	r3, [r7, #8]
 80012b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001334 <MX_GPIO_Init+0xc0>)
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	4a1d      	ldr	r2, [pc, #116]	@ (8001334 <MX_GPIO_Init+0xc0>)
 80012be:	f043 0308 	orr.w	r3, r3, #8
 80012c2:	6193      	str	r3, [r2, #24]
 80012c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001334 <MX_GPIO_Init+0xc0>)
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	f003 0308 	and.w	r3, r3, #8
 80012cc:	607b      	str	r3, [r7, #4]
 80012ce:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Out1_Pin|Out2_Pin|M1_CH2_Pin|M1_CH1_Pin, GPIO_PIN_RESET);
 80012d0:	2200      	movs	r2, #0
 80012d2:	f44f 714c 	mov.w	r1, #816	@ 0x330
 80012d6:	4818      	ldr	r0, [pc, #96]	@ (8001338 <MX_GPIO_Init+0xc4>)
 80012d8:	f000 fe36 	bl	8001f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : In2_Pin */
  GPIO_InitStruct.Pin = In2_Pin;
 80012dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e2:	2300      	movs	r3, #0
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(In2_GPIO_Port, &GPIO_InitStruct);
 80012ea:	f107 0310 	add.w	r3, r7, #16
 80012ee:	4619      	mov	r1, r3
 80012f0:	4812      	ldr	r0, [pc, #72]	@ (800133c <MX_GPIO_Init+0xc8>)
 80012f2:	f000 fca5 	bl	8001c40 <HAL_GPIO_Init>

  /*Configure GPIO pin : In1_Pin */
  GPIO_InitStruct.Pin = In1_Pin;
 80012f6:	2310      	movs	r3, #16
 80012f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	2300      	movs	r3, #0
 8001300:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(In1_GPIO_Port, &GPIO_InitStruct);
 8001302:	f107 0310 	add.w	r3, r7, #16
 8001306:	4619      	mov	r1, r3
 8001308:	480d      	ldr	r0, [pc, #52]	@ (8001340 <MX_GPIO_Init+0xcc>)
 800130a:	f000 fc99 	bl	8001c40 <HAL_GPIO_Init>

  /*Configure GPIO pins : Out1_Pin Out2_Pin M1_CH2_Pin M1_CH1_Pin */
  GPIO_InitStruct.Pin = Out1_Pin|Out2_Pin|M1_CH2_Pin|M1_CH1_Pin;
 800130e:	f44f 734c 	mov.w	r3, #816	@ 0x330
 8001312:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001314:	2301      	movs	r3, #1
 8001316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800131c:	2302      	movs	r3, #2
 800131e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001320:	f107 0310 	add.w	r3, r7, #16
 8001324:	4619      	mov	r1, r3
 8001326:	4804      	ldr	r0, [pc, #16]	@ (8001338 <MX_GPIO_Init+0xc4>)
 8001328:	f000 fc8a 	bl	8001c40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800132c:	bf00      	nop
 800132e:	3720      	adds	r7, #32
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40021000 	.word	0x40021000
 8001338:	40010c00 	.word	0x40010c00
 800133c:	40011000 	.word	0x40011000
 8001340:	40010800 	.word	0x40010800

08001344 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001348:	b672      	cpsid	i
}
 800134a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <Error_Handler+0x8>

08001350 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001350:	b480      	push	{r7}
 8001352:	b085      	sub	sp, #20
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001356:	4b15      	ldr	r3, [pc, #84]	@ (80013ac <HAL_MspInit+0x5c>)
 8001358:	699b      	ldr	r3, [r3, #24]
 800135a:	4a14      	ldr	r2, [pc, #80]	@ (80013ac <HAL_MspInit+0x5c>)
 800135c:	f043 0301 	orr.w	r3, r3, #1
 8001360:	6193      	str	r3, [r2, #24]
 8001362:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <HAL_MspInit+0x5c>)
 8001364:	699b      	ldr	r3, [r3, #24]
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	60bb      	str	r3, [r7, #8]
 800136c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800136e:	4b0f      	ldr	r3, [pc, #60]	@ (80013ac <HAL_MspInit+0x5c>)
 8001370:	69db      	ldr	r3, [r3, #28]
 8001372:	4a0e      	ldr	r2, [pc, #56]	@ (80013ac <HAL_MspInit+0x5c>)
 8001374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001378:	61d3      	str	r3, [r2, #28]
 800137a:	4b0c      	ldr	r3, [pc, #48]	@ (80013ac <HAL_MspInit+0x5c>)
 800137c:	69db      	ldr	r3, [r3, #28]
 800137e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001382:	607b      	str	r3, [r7, #4]
 8001384:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001386:	4b0a      	ldr	r3, [pc, #40]	@ (80013b0 <HAL_MspInit+0x60>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	4a04      	ldr	r2, [pc, #16]	@ (80013b0 <HAL_MspInit+0x60>)
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a2:	bf00      	nop
 80013a4:	3714      	adds	r7, #20
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr
 80013ac:	40021000 	.word	0x40021000
 80013b0:	40010000 	.word	0x40010000

080013b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b088      	sub	sp, #32
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013bc:	f107 0310 	add.w	r3, r7, #16
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a15      	ldr	r2, [pc, #84]	@ (8001424 <HAL_I2C_MspInit+0x70>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d123      	bne.n	800141c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d4:	4b14      	ldr	r3, [pc, #80]	@ (8001428 <HAL_I2C_MspInit+0x74>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a13      	ldr	r2, [pc, #76]	@ (8001428 <HAL_I2C_MspInit+0x74>)
 80013da:	f043 0308 	orr.w	r3, r3, #8
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b11      	ldr	r3, [pc, #68]	@ (8001428 <HAL_I2C_MspInit+0x74>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0308 	and.w	r3, r3, #8
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013ec:	23c0      	movs	r3, #192	@ 0xc0
 80013ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013f0:	2312      	movs	r3, #18
 80013f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013f4:	2303      	movs	r3, #3
 80013f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	4619      	mov	r1, r3
 80013fe:	480b      	ldr	r0, [pc, #44]	@ (800142c <HAL_I2C_MspInit+0x78>)
 8001400:	f000 fc1e 	bl	8001c40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001404:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <HAL_I2C_MspInit+0x74>)
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	4a07      	ldr	r2, [pc, #28]	@ (8001428 <HAL_I2C_MspInit+0x74>)
 800140a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800140e:	61d3      	str	r3, [r2, #28]
 8001410:	4b05      	ldr	r3, [pc, #20]	@ (8001428 <HAL_I2C_MspInit+0x74>)
 8001412:	69db      	ldr	r3, [r3, #28]
 8001414:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800141c:	bf00      	nop
 800141e:	3720      	adds	r7, #32
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40005400 	.word	0x40005400
 8001428:	40021000 	.word	0x40021000
 800142c:	40010c00 	.word	0x40010c00

08001430 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001440:	d10b      	bne.n	800145a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001442:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <HAL_TIM_Base_MspInit+0x34>)
 8001444:	69db      	ldr	r3, [r3, #28]
 8001446:	4a07      	ldr	r2, [pc, #28]	@ (8001464 <HAL_TIM_Base_MspInit+0x34>)
 8001448:	f043 0301 	orr.w	r3, r3, #1
 800144c:	61d3      	str	r3, [r2, #28]
 800144e:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <HAL_TIM_Base_MspInit+0x34>)
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	f003 0301 	and.w	r3, r3, #1
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800145a:	bf00      	nop
 800145c:	3714      	adds	r7, #20
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr
 8001464:	40021000 	.word	0x40021000

08001468 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b088      	sub	sp, #32
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001470:	f107 0310 	add.w	r3, r7, #16
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001486:	d117      	bne.n	80014b8 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001488:	4b0d      	ldr	r3, [pc, #52]	@ (80014c0 <HAL_TIM_MspPostInit+0x58>)
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	4a0c      	ldr	r2, [pc, #48]	@ (80014c0 <HAL_TIM_MspPostInit+0x58>)
 800148e:	f043 0304 	orr.w	r3, r3, #4
 8001492:	6193      	str	r3, [r2, #24]
 8001494:	4b0a      	ldr	r3, [pc, #40]	@ (80014c0 <HAL_TIM_MspPostInit+0x58>)
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	f003 0304 	and.w	r3, r3, #4
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = M1_PWM_Pin;
 80014a0:	2301      	movs	r3, #1
 80014a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a4:	2302      	movs	r3, #2
 80014a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a8:	2302      	movs	r3, #2
 80014aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(M1_PWM_GPIO_Port, &GPIO_InitStruct);
 80014ac:	f107 0310 	add.w	r3, r7, #16
 80014b0:	4619      	mov	r1, r3
 80014b2:	4804      	ldr	r0, [pc, #16]	@ (80014c4 <HAL_TIM_MspPostInit+0x5c>)
 80014b4:	f000 fbc4 	bl	8001c40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80014b8:	bf00      	nop
 80014ba:	3720      	adds	r7, #32
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40010800 	.word	0x40010800

080014c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b088      	sub	sp, #32
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a1f      	ldr	r2, [pc, #124]	@ (8001560 <HAL_UART_MspInit+0x98>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d137      	bne.n	8001558 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001564 <HAL_UART_MspInit+0x9c>)
 80014ea:	69db      	ldr	r3, [r3, #28]
 80014ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001564 <HAL_UART_MspInit+0x9c>)
 80014ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014f2:	61d3      	str	r3, [r2, #28]
 80014f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001564 <HAL_UART_MspInit+0x9c>)
 80014f6:	69db      	ldr	r3, [r3, #28]
 80014f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001500:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <HAL_UART_MspInit+0x9c>)
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	4a17      	ldr	r2, [pc, #92]	@ (8001564 <HAL_UART_MspInit+0x9c>)
 8001506:	f043 0304 	orr.w	r3, r3, #4
 800150a:	6193      	str	r3, [r2, #24]
 800150c:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <HAL_UART_MspInit+0x9c>)
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	60bb      	str	r3, [r7, #8]
 8001516:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001518:	2304      	movs	r3, #4
 800151a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800151c:	2302      	movs	r3, #2
 800151e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001520:	2303      	movs	r3, #3
 8001522:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001524:	f107 0310 	add.w	r3, r7, #16
 8001528:	4619      	mov	r1, r3
 800152a:	480f      	ldr	r0, [pc, #60]	@ (8001568 <HAL_UART_MspInit+0xa0>)
 800152c:	f000 fb88 	bl	8001c40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001530:	2308      	movs	r3, #8
 8001532:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001534:	2300      	movs	r3, #0
 8001536:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001538:	2300      	movs	r3, #0
 800153a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800153c:	f107 0310 	add.w	r3, r7, #16
 8001540:	4619      	mov	r1, r3
 8001542:	4809      	ldr	r0, [pc, #36]	@ (8001568 <HAL_UART_MspInit+0xa0>)
 8001544:	f000 fb7c 	bl	8001c40 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001548:	2200      	movs	r2, #0
 800154a:	2100      	movs	r1, #0
 800154c:	2026      	movs	r0, #38	@ 0x26
 800154e:	f000 fa8e 	bl	8001a6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001552:	2026      	movs	r0, #38	@ 0x26
 8001554:	f000 faa7 	bl	8001aa6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001558:	bf00      	nop
 800155a:	3720      	adds	r7, #32
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40004400 	.word	0x40004400
 8001564:	40021000 	.word	0x40021000
 8001568:	40010800 	.word	0x40010800

0800156c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001570:	bf00      	nop
 8001572:	e7fd      	b.n	8001570 <NMI_Handler+0x4>

08001574 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <HardFault_Handler+0x4>

0800157c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <MemManage_Handler+0x4>

08001584 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001588:	bf00      	nop
 800158a:	e7fd      	b.n	8001588 <BusFault_Handler+0x4>

0800158c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001590:	bf00      	nop
 8001592:	e7fd      	b.n	8001590 <UsageFault_Handler+0x4>

08001594 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr

080015a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015a4:	bf00      	nop
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bc80      	pop	{r7}
 80015aa:	4770      	bx	lr

080015ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ac:	b480      	push	{r7}
 80015ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bc80      	pop	{r7}
 80015b6:	4770      	bx	lr

080015b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015bc:	f000 f940 	bl	8001840 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015c0:	bf00      	nop
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80015c8:	4802      	ldr	r0, [pc, #8]	@ (80015d4 <USART2_IRQHandler+0x10>)
 80015ca:	f002 fdc3 	bl	8004154 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000290 	.word	0x20000290

080015d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  return 1;
 80015dc:	2301      	movs	r3, #1
}
 80015de:	4618      	mov	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr

080015e6 <_kill>:

int _kill(int pid, int sig)
{
 80015e6:	b580      	push	{r7, lr}
 80015e8:	b082      	sub	sp, #8
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
 80015ee:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015f0:	f004 fa76 	bl	8005ae0 <__errno>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2216      	movs	r2, #22
 80015f8:	601a      	str	r2, [r3, #0]
  return -1;
 80015fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <_exit>:

void _exit (int status)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b082      	sub	sp, #8
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800160e:	f04f 31ff 	mov.w	r1, #4294967295
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff ffe7 	bl	80015e6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <_exit+0x12>

0800161c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001628:	2300      	movs	r3, #0
 800162a:	617b      	str	r3, [r7, #20]
 800162c:	e00a      	b.n	8001644 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800162e:	f3af 8000 	nop.w
 8001632:	4601      	mov	r1, r0
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	1c5a      	adds	r2, r3, #1
 8001638:	60ba      	str	r2, [r7, #8]
 800163a:	b2ca      	uxtb	r2, r1
 800163c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	3301      	adds	r3, #1
 8001642:	617b      	str	r3, [r7, #20]
 8001644:	697a      	ldr	r2, [r7, #20]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	429a      	cmp	r2, r3
 800164a:	dbf0      	blt.n	800162e <_read+0x12>
  }

  return len;
 800164c:	687b      	ldr	r3, [r7, #4]
}
 800164e:	4618      	mov	r0, r3
 8001650:	3718      	adds	r7, #24
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b086      	sub	sp, #24
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]
 8001666:	e009      	b.n	800167c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	1c5a      	adds	r2, r3, #1
 800166c:	60ba      	str	r2, [r7, #8]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	4618      	mov	r0, r3
 8001672:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	3301      	adds	r3, #1
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	697a      	ldr	r2, [r7, #20]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	429a      	cmp	r2, r3
 8001682:	dbf1      	blt.n	8001668 <_write+0x12>
  }
  return len;
 8001684:	687b      	ldr	r3, [r7, #4]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3718      	adds	r7, #24
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <_close>:

int _close(int file)
{
 800168e:	b480      	push	{r7}
 8001690:	b083      	sub	sp, #12
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001696:	f04f 33ff 	mov.w	r3, #4294967295
}
 800169a:	4618      	mov	r0, r3
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr

080016a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016b4:	605a      	str	r2, [r3, #4]
  return 0;
 80016b6:	2300      	movs	r3, #0
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	bc80      	pop	{r7}
 80016c0:	4770      	bx	lr

080016c2 <_isatty>:

int _isatty(int file)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016ca:	2301      	movs	r3, #1
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bc80      	pop	{r7}
 80016d4:	4770      	bx	lr

080016d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016d6:	b480      	push	{r7}
 80016d8:	b085      	sub	sp, #20
 80016da:	af00      	add	r7, sp, #0
 80016dc:	60f8      	str	r0, [r7, #12]
 80016de:	60b9      	str	r1, [r7, #8]
 80016e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016e2:	2300      	movs	r3, #0
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3714      	adds	r7, #20
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr
	...

080016f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b086      	sub	sp, #24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016f8:	4a14      	ldr	r2, [pc, #80]	@ (800174c <_sbrk+0x5c>)
 80016fa:	4b15      	ldr	r3, [pc, #84]	@ (8001750 <_sbrk+0x60>)
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001704:	4b13      	ldr	r3, [pc, #76]	@ (8001754 <_sbrk+0x64>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d102      	bne.n	8001712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800170c:	4b11      	ldr	r3, [pc, #68]	@ (8001754 <_sbrk+0x64>)
 800170e:	4a12      	ldr	r2, [pc, #72]	@ (8001758 <_sbrk+0x68>)
 8001710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001712:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <_sbrk+0x64>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4413      	add	r3, r2
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	429a      	cmp	r2, r3
 800171e:	d207      	bcs.n	8001730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001720:	f004 f9de 	bl	8005ae0 <__errno>
 8001724:	4603      	mov	r3, r0
 8001726:	220c      	movs	r2, #12
 8001728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800172a:	f04f 33ff 	mov.w	r3, #4294967295
 800172e:	e009      	b.n	8001744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001730:	4b08      	ldr	r3, [pc, #32]	@ (8001754 <_sbrk+0x64>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001736:	4b07      	ldr	r3, [pc, #28]	@ (8001754 <_sbrk+0x64>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4413      	add	r3, r2
 800173e:	4a05      	ldr	r2, [pc, #20]	@ (8001754 <_sbrk+0x64>)
 8001740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001742:	68fb      	ldr	r3, [r7, #12]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3718      	adds	r7, #24
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	20005000 	.word	0x20005000
 8001750:	00000400 	.word	0x00000400
 8001754:	20000354 	.word	0x20000354
 8001758:	200004a8 	.word	0x200004a8

0800175c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr

08001768 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001768:	f7ff fff8 	bl	800175c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800176c:	480b      	ldr	r0, [pc, #44]	@ (800179c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800176e:	490c      	ldr	r1, [pc, #48]	@ (80017a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001770:	4a0c      	ldr	r2, [pc, #48]	@ (80017a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001772:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001774:	e002      	b.n	800177c <LoopCopyDataInit>

08001776 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001776:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001778:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800177a:	3304      	adds	r3, #4

0800177c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800177c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800177e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001780:	d3f9      	bcc.n	8001776 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001782:	4a09      	ldr	r2, [pc, #36]	@ (80017a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001784:	4c09      	ldr	r4, [pc, #36]	@ (80017ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001786:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001788:	e001      	b.n	800178e <LoopFillZerobss>

0800178a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800178a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800178c:	3204      	adds	r2, #4

0800178e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800178e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001790:	d3fb      	bcc.n	800178a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001792:	f004 f9ab 	bl	8005aec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001796:	f7ff fb4f 	bl	8000e38 <main>
  bx lr
 800179a:	4770      	bx	lr
  ldr r0, =_sdata
 800179c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017a0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80017a4:	080096f0 	.word	0x080096f0
  ldr r2, =_sbss
 80017a8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80017ac:	200004a8 	.word	0x200004a8

080017b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017b0:	e7fe      	b.n	80017b0 <ADC1_2_IRQHandler>
	...

080017b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017b8:	4b08      	ldr	r3, [pc, #32]	@ (80017dc <HAL_Init+0x28>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a07      	ldr	r2, [pc, #28]	@ (80017dc <HAL_Init+0x28>)
 80017be:	f043 0310 	orr.w	r3, r3, #16
 80017c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017c4:	2003      	movs	r0, #3
 80017c6:	f000 f947 	bl	8001a58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017ca:	200f      	movs	r0, #15
 80017cc:	f000 f808 	bl	80017e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017d0:	f7ff fdbe 	bl	8001350 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40022000 	.word	0x40022000

080017e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017e8:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <HAL_InitTick+0x54>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <HAL_InitTick+0x58>)
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	4619      	mov	r1, r3
 80017f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80017fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80017fe:	4618      	mov	r0, r3
 8001800:	f000 f95f 	bl	8001ac2 <HAL_SYSTICK_Config>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e00e      	b.n	800182c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2b0f      	cmp	r3, #15
 8001812:	d80a      	bhi.n	800182a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001814:	2200      	movs	r2, #0
 8001816:	6879      	ldr	r1, [r7, #4]
 8001818:	f04f 30ff 	mov.w	r0, #4294967295
 800181c:	f000 f927 	bl	8001a6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001820:	4a06      	ldr	r2, [pc, #24]	@ (800183c <HAL_InitTick+0x5c>)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001826:	2300      	movs	r3, #0
 8001828:	e000      	b.n	800182c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
}
 800182c:	4618      	mov	r0, r3
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000000 	.word	0x20000000
 8001838:	20000008 	.word	0x20000008
 800183c:	20000004 	.word	0x20000004

08001840 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001844:	4b05      	ldr	r3, [pc, #20]	@ (800185c <HAL_IncTick+0x1c>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	461a      	mov	r2, r3
 800184a:	4b05      	ldr	r3, [pc, #20]	@ (8001860 <HAL_IncTick+0x20>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4413      	add	r3, r2
 8001850:	4a03      	ldr	r2, [pc, #12]	@ (8001860 <HAL_IncTick+0x20>)
 8001852:	6013      	str	r3, [r2, #0]
}
 8001854:	bf00      	nop
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr
 800185c:	20000008 	.word	0x20000008
 8001860:	20000358 	.word	0x20000358

08001864 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  return uwTick;
 8001868:	4b02      	ldr	r3, [pc, #8]	@ (8001874 <HAL_GetTick+0x10>)
 800186a:	681b      	ldr	r3, [r3, #0]
}
 800186c:	4618      	mov	r0, r3
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr
 8001874:	20000358 	.word	0x20000358

08001878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001880:	f7ff fff0 	bl	8001864 <HAL_GetTick>
 8001884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001890:	d005      	beq.n	800189e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001892:	4b0a      	ldr	r3, [pc, #40]	@ (80018bc <HAL_Delay+0x44>)
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	461a      	mov	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	4413      	add	r3, r2
 800189c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800189e:	bf00      	nop
 80018a0:	f7ff ffe0 	bl	8001864 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	68fa      	ldr	r2, [r7, #12]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d8f7      	bhi.n	80018a0 <HAL_Delay+0x28>
  {
  }
}
 80018b0:	bf00      	nop
 80018b2:	bf00      	nop
 80018b4:	3710      	adds	r7, #16
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20000008 	.word	0x20000008

080018c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b085      	sub	sp, #20
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001904 <__NVIC_SetPriorityGrouping+0x44>)
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018d6:	68ba      	ldr	r2, [r7, #8]
 80018d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018dc:	4013      	ands	r3, r2
 80018de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018f2:	4a04      	ldr	r2, [pc, #16]	@ (8001904 <__NVIC_SetPriorityGrouping+0x44>)
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	60d3      	str	r3, [r2, #12]
}
 80018f8:	bf00      	nop
 80018fa:	3714      	adds	r7, #20
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bc80      	pop	{r7}
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800190c:	4b04      	ldr	r3, [pc, #16]	@ (8001920 <__NVIC_GetPriorityGrouping+0x18>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	0a1b      	lsrs	r3, r3, #8
 8001912:	f003 0307 	and.w	r3, r3, #7
}
 8001916:	4618      	mov	r0, r3
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr
 800191e:	bf00      	nop
 8001920:	e000ed00 	.word	0xe000ed00

08001924 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	2b00      	cmp	r3, #0
 8001934:	db0b      	blt.n	800194e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	f003 021f 	and.w	r2, r3, #31
 800193c:	4906      	ldr	r1, [pc, #24]	@ (8001958 <__NVIC_EnableIRQ+0x34>)
 800193e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001942:	095b      	lsrs	r3, r3, #5
 8001944:	2001      	movs	r0, #1
 8001946:	fa00 f202 	lsl.w	r2, r0, r2
 800194a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr
 8001958:	e000e100 	.word	0xe000e100

0800195c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	6039      	str	r1, [r7, #0]
 8001966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196c:	2b00      	cmp	r3, #0
 800196e:	db0a      	blt.n	8001986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	b2da      	uxtb	r2, r3
 8001974:	490c      	ldr	r1, [pc, #48]	@ (80019a8 <__NVIC_SetPriority+0x4c>)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	0112      	lsls	r2, r2, #4
 800197c:	b2d2      	uxtb	r2, r2
 800197e:	440b      	add	r3, r1
 8001980:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001984:	e00a      	b.n	800199c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4908      	ldr	r1, [pc, #32]	@ (80019ac <__NVIC_SetPriority+0x50>)
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	f003 030f 	and.w	r3, r3, #15
 8001992:	3b04      	subs	r3, #4
 8001994:	0112      	lsls	r2, r2, #4
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	440b      	add	r3, r1
 800199a:	761a      	strb	r2, [r3, #24]
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	e000e100 	.word	0xe000e100
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b089      	sub	sp, #36	@ 0x24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	f1c3 0307 	rsb	r3, r3, #7
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	bf28      	it	cs
 80019ce:	2304      	movcs	r3, #4
 80019d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3304      	adds	r3, #4
 80019d6:	2b06      	cmp	r3, #6
 80019d8:	d902      	bls.n	80019e0 <NVIC_EncodePriority+0x30>
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	3b03      	subs	r3, #3
 80019de:	e000      	b.n	80019e2 <NVIC_EncodePriority+0x32>
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e4:	f04f 32ff 	mov.w	r2, #4294967295
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43da      	mvns	r2, r3
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	401a      	ands	r2, r3
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f8:	f04f 31ff 	mov.w	r1, #4294967295
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001a02:	43d9      	mvns	r1, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a08:	4313      	orrs	r3, r2
         );
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3724      	adds	r7, #36	@ 0x24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bc80      	pop	{r7}
 8001a12:	4770      	bx	lr

08001a14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a24:	d301      	bcc.n	8001a2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a26:	2301      	movs	r3, #1
 8001a28:	e00f      	b.n	8001a4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a54 <SysTick_Config+0x40>)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a32:	210f      	movs	r1, #15
 8001a34:	f04f 30ff 	mov.w	r0, #4294967295
 8001a38:	f7ff ff90 	bl	800195c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a3c:	4b05      	ldr	r3, [pc, #20]	@ (8001a54 <SysTick_Config+0x40>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a42:	4b04      	ldr	r3, [pc, #16]	@ (8001a54 <SysTick_Config+0x40>)
 8001a44:	2207      	movs	r2, #7
 8001a46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	e000e010 	.word	0xe000e010

08001a58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7ff ff2d 	bl	80018c0 <__NVIC_SetPriorityGrouping>
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b086      	sub	sp, #24
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	4603      	mov	r3, r0
 8001a76:	60b9      	str	r1, [r7, #8]
 8001a78:	607a      	str	r2, [r7, #4]
 8001a7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a80:	f7ff ff42 	bl	8001908 <__NVIC_GetPriorityGrouping>
 8001a84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	68b9      	ldr	r1, [r7, #8]
 8001a8a:	6978      	ldr	r0, [r7, #20]
 8001a8c:	f7ff ff90 	bl	80019b0 <NVIC_EncodePriority>
 8001a90:	4602      	mov	r2, r0
 8001a92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a96:	4611      	mov	r1, r2
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff ff5f 	bl	800195c <__NVIC_SetPriority>
}
 8001a9e:	bf00      	nop
 8001aa0:	3718      	adds	r7, #24
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b082      	sub	sp, #8
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	4603      	mov	r3, r0
 8001aae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff ff35 	bl	8001924 <__NVIC_EnableIRQ>
}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b082      	sub	sp, #8
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff ffa2 	bl	8001a14 <SysTick_Config>
 8001ad0:	4603      	mov	r3, r0
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ada:	b480      	push	{r7}
 8001adc:	b085      	sub	sp, #20
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b02      	cmp	r3, #2
 8001af0:	d008      	beq.n	8001b04 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2204      	movs	r2, #4
 8001af6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2200      	movs	r2, #0
 8001afc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	e020      	b.n	8001b46 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f022 020e 	bic.w	r2, r2, #14
 8001b12:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f022 0201 	bic.w	r2, r2, #1
 8001b22:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b32:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2201      	movs	r2, #1
 8001b38:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3714      	adds	r7, #20
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bc80      	pop	{r7}
 8001b4e:	4770      	bx	lr

08001b50 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d005      	beq.n	8001b74 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2204      	movs	r2, #4
 8001b6c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	73fb      	strb	r3, [r7, #15]
 8001b72:	e051      	b.n	8001c18 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f022 020e 	bic.w	r2, r2, #14
 8001b82:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f022 0201 	bic.w	r2, r2, #1
 8001b92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a22      	ldr	r2, [pc, #136]	@ (8001c24 <HAL_DMA_Abort_IT+0xd4>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d029      	beq.n	8001bf2 <HAL_DMA_Abort_IT+0xa2>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a21      	ldr	r2, [pc, #132]	@ (8001c28 <HAL_DMA_Abort_IT+0xd8>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d022      	beq.n	8001bee <HAL_DMA_Abort_IT+0x9e>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a1f      	ldr	r2, [pc, #124]	@ (8001c2c <HAL_DMA_Abort_IT+0xdc>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d01a      	beq.n	8001be8 <HAL_DMA_Abort_IT+0x98>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a1e      	ldr	r2, [pc, #120]	@ (8001c30 <HAL_DMA_Abort_IT+0xe0>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d012      	beq.n	8001be2 <HAL_DMA_Abort_IT+0x92>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a1c      	ldr	r2, [pc, #112]	@ (8001c34 <HAL_DMA_Abort_IT+0xe4>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d00a      	beq.n	8001bdc <HAL_DMA_Abort_IT+0x8c>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a1b      	ldr	r2, [pc, #108]	@ (8001c38 <HAL_DMA_Abort_IT+0xe8>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d102      	bne.n	8001bd6 <HAL_DMA_Abort_IT+0x86>
 8001bd0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001bd4:	e00e      	b.n	8001bf4 <HAL_DMA_Abort_IT+0xa4>
 8001bd6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001bda:	e00b      	b.n	8001bf4 <HAL_DMA_Abort_IT+0xa4>
 8001bdc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001be0:	e008      	b.n	8001bf4 <HAL_DMA_Abort_IT+0xa4>
 8001be2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001be6:	e005      	b.n	8001bf4 <HAL_DMA_Abort_IT+0xa4>
 8001be8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bec:	e002      	b.n	8001bf4 <HAL_DMA_Abort_IT+0xa4>
 8001bee:	2310      	movs	r3, #16
 8001bf0:	e000      	b.n	8001bf4 <HAL_DMA_Abort_IT+0xa4>
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	4a11      	ldr	r2, [pc, #68]	@ (8001c3c <HAL_DMA_Abort_IT+0xec>)
 8001bf6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d003      	beq.n	8001c18 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	4798      	blx	r3
    } 
  }
  return status;
 8001c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40020008 	.word	0x40020008
 8001c28:	4002001c 	.word	0x4002001c
 8001c2c:	40020030 	.word	0x40020030
 8001c30:	40020044 	.word	0x40020044
 8001c34:	40020058 	.word	0x40020058
 8001c38:	4002006c 	.word	0x4002006c
 8001c3c:	40020000 	.word	0x40020000

08001c40 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b08b      	sub	sp, #44	@ 0x2c
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c52:	e169      	b.n	8001f28 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c54:	2201      	movs	r2, #1
 8001c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c58:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	69fa      	ldr	r2, [r7, #28]
 8001c64:	4013      	ands	r3, r2
 8001c66:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	f040 8158 	bne.w	8001f22 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	4a9a      	ldr	r2, [pc, #616]	@ (8001ee0 <HAL_GPIO_Init+0x2a0>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d05e      	beq.n	8001d3a <HAL_GPIO_Init+0xfa>
 8001c7c:	4a98      	ldr	r2, [pc, #608]	@ (8001ee0 <HAL_GPIO_Init+0x2a0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d875      	bhi.n	8001d6e <HAL_GPIO_Init+0x12e>
 8001c82:	4a98      	ldr	r2, [pc, #608]	@ (8001ee4 <HAL_GPIO_Init+0x2a4>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d058      	beq.n	8001d3a <HAL_GPIO_Init+0xfa>
 8001c88:	4a96      	ldr	r2, [pc, #600]	@ (8001ee4 <HAL_GPIO_Init+0x2a4>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d86f      	bhi.n	8001d6e <HAL_GPIO_Init+0x12e>
 8001c8e:	4a96      	ldr	r2, [pc, #600]	@ (8001ee8 <HAL_GPIO_Init+0x2a8>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d052      	beq.n	8001d3a <HAL_GPIO_Init+0xfa>
 8001c94:	4a94      	ldr	r2, [pc, #592]	@ (8001ee8 <HAL_GPIO_Init+0x2a8>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d869      	bhi.n	8001d6e <HAL_GPIO_Init+0x12e>
 8001c9a:	4a94      	ldr	r2, [pc, #592]	@ (8001eec <HAL_GPIO_Init+0x2ac>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d04c      	beq.n	8001d3a <HAL_GPIO_Init+0xfa>
 8001ca0:	4a92      	ldr	r2, [pc, #584]	@ (8001eec <HAL_GPIO_Init+0x2ac>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d863      	bhi.n	8001d6e <HAL_GPIO_Init+0x12e>
 8001ca6:	4a92      	ldr	r2, [pc, #584]	@ (8001ef0 <HAL_GPIO_Init+0x2b0>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d046      	beq.n	8001d3a <HAL_GPIO_Init+0xfa>
 8001cac:	4a90      	ldr	r2, [pc, #576]	@ (8001ef0 <HAL_GPIO_Init+0x2b0>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d85d      	bhi.n	8001d6e <HAL_GPIO_Init+0x12e>
 8001cb2:	2b12      	cmp	r3, #18
 8001cb4:	d82a      	bhi.n	8001d0c <HAL_GPIO_Init+0xcc>
 8001cb6:	2b12      	cmp	r3, #18
 8001cb8:	d859      	bhi.n	8001d6e <HAL_GPIO_Init+0x12e>
 8001cba:	a201      	add	r2, pc, #4	@ (adr r2, 8001cc0 <HAL_GPIO_Init+0x80>)
 8001cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cc0:	08001d3b 	.word	0x08001d3b
 8001cc4:	08001d15 	.word	0x08001d15
 8001cc8:	08001d27 	.word	0x08001d27
 8001ccc:	08001d69 	.word	0x08001d69
 8001cd0:	08001d6f 	.word	0x08001d6f
 8001cd4:	08001d6f 	.word	0x08001d6f
 8001cd8:	08001d6f 	.word	0x08001d6f
 8001cdc:	08001d6f 	.word	0x08001d6f
 8001ce0:	08001d6f 	.word	0x08001d6f
 8001ce4:	08001d6f 	.word	0x08001d6f
 8001ce8:	08001d6f 	.word	0x08001d6f
 8001cec:	08001d6f 	.word	0x08001d6f
 8001cf0:	08001d6f 	.word	0x08001d6f
 8001cf4:	08001d6f 	.word	0x08001d6f
 8001cf8:	08001d6f 	.word	0x08001d6f
 8001cfc:	08001d6f 	.word	0x08001d6f
 8001d00:	08001d6f 	.word	0x08001d6f
 8001d04:	08001d1d 	.word	0x08001d1d
 8001d08:	08001d31 	.word	0x08001d31
 8001d0c:	4a79      	ldr	r2, [pc, #484]	@ (8001ef4 <HAL_GPIO_Init+0x2b4>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d013      	beq.n	8001d3a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d12:	e02c      	b.n	8001d6e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	623b      	str	r3, [r7, #32]
          break;
 8001d1a:	e029      	b.n	8001d70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	3304      	adds	r3, #4
 8001d22:	623b      	str	r3, [r7, #32]
          break;
 8001d24:	e024      	b.n	8001d70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	3308      	adds	r3, #8
 8001d2c:	623b      	str	r3, [r7, #32]
          break;
 8001d2e:	e01f      	b.n	8001d70 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	330c      	adds	r3, #12
 8001d36:	623b      	str	r3, [r7, #32]
          break;
 8001d38:	e01a      	b.n	8001d70 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d102      	bne.n	8001d48 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d42:	2304      	movs	r3, #4
 8001d44:	623b      	str	r3, [r7, #32]
          break;
 8001d46:	e013      	b.n	8001d70 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d105      	bne.n	8001d5c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d50:	2308      	movs	r3, #8
 8001d52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	69fa      	ldr	r2, [r7, #28]
 8001d58:	611a      	str	r2, [r3, #16]
          break;
 8001d5a:	e009      	b.n	8001d70 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d5c:	2308      	movs	r3, #8
 8001d5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	69fa      	ldr	r2, [r7, #28]
 8001d64:	615a      	str	r2, [r3, #20]
          break;
 8001d66:	e003      	b.n	8001d70 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	623b      	str	r3, [r7, #32]
          break;
 8001d6c:	e000      	b.n	8001d70 <HAL_GPIO_Init+0x130>
          break;
 8001d6e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	2bff      	cmp	r3, #255	@ 0xff
 8001d74:	d801      	bhi.n	8001d7a <HAL_GPIO_Init+0x13a>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	e001      	b.n	8001d7e <HAL_GPIO_Init+0x13e>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	3304      	adds	r3, #4
 8001d7e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	2bff      	cmp	r3, #255	@ 0xff
 8001d84:	d802      	bhi.n	8001d8c <HAL_GPIO_Init+0x14c>
 8001d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	e002      	b.n	8001d92 <HAL_GPIO_Init+0x152>
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8e:	3b08      	subs	r3, #8
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	210f      	movs	r1, #15
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001da0:	43db      	mvns	r3, r3
 8001da2:	401a      	ands	r2, r3
 8001da4:	6a39      	ldr	r1, [r7, #32]
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dac:	431a      	orrs	r2, r3
 8001dae:	697b      	ldr	r3, [r7, #20]
 8001db0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f000 80b1 	beq.w	8001f22 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001dc0:	4b4d      	ldr	r3, [pc, #308]	@ (8001ef8 <HAL_GPIO_Init+0x2b8>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	4a4c      	ldr	r2, [pc, #304]	@ (8001ef8 <HAL_GPIO_Init+0x2b8>)
 8001dc6:	f043 0301 	orr.w	r3, r3, #1
 8001dca:	6193      	str	r3, [r2, #24]
 8001dcc:	4b4a      	ldr	r3, [pc, #296]	@ (8001ef8 <HAL_GPIO_Init+0x2b8>)
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001dd8:	4a48      	ldr	r2, [pc, #288]	@ (8001efc <HAL_GPIO_Init+0x2bc>)
 8001dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ddc:	089b      	lsrs	r3, r3, #2
 8001dde:	3302      	adds	r3, #2
 8001de0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001de4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	220f      	movs	r2, #15
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	68fa      	ldr	r2, [r7, #12]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4a40      	ldr	r2, [pc, #256]	@ (8001f00 <HAL_GPIO_Init+0x2c0>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d013      	beq.n	8001e2c <HAL_GPIO_Init+0x1ec>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a3f      	ldr	r2, [pc, #252]	@ (8001f04 <HAL_GPIO_Init+0x2c4>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d00d      	beq.n	8001e28 <HAL_GPIO_Init+0x1e8>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4a3e      	ldr	r2, [pc, #248]	@ (8001f08 <HAL_GPIO_Init+0x2c8>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d007      	beq.n	8001e24 <HAL_GPIO_Init+0x1e4>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4a3d      	ldr	r2, [pc, #244]	@ (8001f0c <HAL_GPIO_Init+0x2cc>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d101      	bne.n	8001e20 <HAL_GPIO_Init+0x1e0>
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e006      	b.n	8001e2e <HAL_GPIO_Init+0x1ee>
 8001e20:	2304      	movs	r3, #4
 8001e22:	e004      	b.n	8001e2e <HAL_GPIO_Init+0x1ee>
 8001e24:	2302      	movs	r3, #2
 8001e26:	e002      	b.n	8001e2e <HAL_GPIO_Init+0x1ee>
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e000      	b.n	8001e2e <HAL_GPIO_Init+0x1ee>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e30:	f002 0203 	and.w	r2, r2, #3
 8001e34:	0092      	lsls	r2, r2, #2
 8001e36:	4093      	lsls	r3, r2
 8001e38:	68fa      	ldr	r2, [r7, #12]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e3e:	492f      	ldr	r1, [pc, #188]	@ (8001efc <HAL_GPIO_Init+0x2bc>)
 8001e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e42:	089b      	lsrs	r3, r3, #2
 8001e44:	3302      	adds	r3, #2
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d006      	beq.n	8001e66 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e58:	4b2d      	ldr	r3, [pc, #180]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e5a:	689a      	ldr	r2, [r3, #8]
 8001e5c:	492c      	ldr	r1, [pc, #176]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	608b      	str	r3, [r1, #8]
 8001e64:	e006      	b.n	8001e74 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e66:	4b2a      	ldr	r3, [pc, #168]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e68:	689a      	ldr	r2, [r3, #8]
 8001e6a:	69bb      	ldr	r3, [r7, #24]
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	4928      	ldr	r1, [pc, #160]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d006      	beq.n	8001e8e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e80:	4b23      	ldr	r3, [pc, #140]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e82:	68da      	ldr	r2, [r3, #12]
 8001e84:	4922      	ldr	r1, [pc, #136]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e86:	69bb      	ldr	r3, [r7, #24]
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	60cb      	str	r3, [r1, #12]
 8001e8c:	e006      	b.n	8001e9c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001e8e:	4b20      	ldr	r3, [pc, #128]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e90:	68da      	ldr	r2, [r3, #12]
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	491e      	ldr	r1, [pc, #120]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d006      	beq.n	8001eb6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001ea8:	4b19      	ldr	r3, [pc, #100]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	4918      	ldr	r1, [pc, #96]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001eae:	69bb      	ldr	r3, [r7, #24]
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	604b      	str	r3, [r1, #4]
 8001eb4:	e006      	b.n	8001ec4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001eb6:	4b16      	ldr	r3, [pc, #88]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001eb8:	685a      	ldr	r2, [r3, #4]
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	43db      	mvns	r3, r3
 8001ebe:	4914      	ldr	r1, [pc, #80]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d021      	beq.n	8001f14 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	490e      	ldr	r1, [pc, #56]	@ (8001f10 <HAL_GPIO_Init+0x2d0>)
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	600b      	str	r3, [r1, #0]
 8001edc:	e021      	b.n	8001f22 <HAL_GPIO_Init+0x2e2>
 8001ede:	bf00      	nop
 8001ee0:	10320000 	.word	0x10320000
 8001ee4:	10310000 	.word	0x10310000
 8001ee8:	10220000 	.word	0x10220000
 8001eec:	10210000 	.word	0x10210000
 8001ef0:	10120000 	.word	0x10120000
 8001ef4:	10110000 	.word	0x10110000
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	40010000 	.word	0x40010000
 8001f00:	40010800 	.word	0x40010800
 8001f04:	40010c00 	.word	0x40010c00
 8001f08:	40011000 	.word	0x40011000
 8001f0c:	40011400 	.word	0x40011400
 8001f10:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f14:	4b0b      	ldr	r3, [pc, #44]	@ (8001f44 <HAL_GPIO_Init+0x304>)
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	43db      	mvns	r3, r3
 8001f1c:	4909      	ldr	r1, [pc, #36]	@ (8001f44 <HAL_GPIO_Init+0x304>)
 8001f1e:	4013      	ands	r3, r2
 8001f20:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f24:	3301      	adds	r3, #1
 8001f26:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f47f ae8e 	bne.w	8001c54 <HAL_GPIO_Init+0x14>
  }
}
 8001f38:	bf00      	nop
 8001f3a:	bf00      	nop
 8001f3c:	372c      	adds	r7, #44	@ 0x2c
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bc80      	pop	{r7}
 8001f42:	4770      	bx	lr
 8001f44:	40010400 	.word	0x40010400

08001f48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	460b      	mov	r3, r1
 8001f52:	807b      	strh	r3, [r7, #2]
 8001f54:	4613      	mov	r3, r2
 8001f56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f58:	787b      	ldrb	r3, [r7, #1]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f5e:	887a      	ldrh	r2, [r7, #2]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001f64:	e003      	b.n	8001f6e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001f66:	887b      	ldrh	r3, [r7, #2]
 8001f68:	041a      	lsls	r2, r3, #16
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	611a      	str	r2, [r3, #16]
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr

08001f78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e12b      	b.n	80021e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d106      	bne.n	8001fa4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7ff fa08 	bl	80013b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2224      	movs	r2, #36	@ 0x24
 8001fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f022 0201 	bic.w	r2, r2, #1
 8001fba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001fca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001fda:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001fdc:	f001 fa18 	bl	8003410 <HAL_RCC_GetPCLK1Freq>
 8001fe0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	4a81      	ldr	r2, [pc, #516]	@ (80021ec <HAL_I2C_Init+0x274>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d807      	bhi.n	8001ffc <HAL_I2C_Init+0x84>
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	4a80      	ldr	r2, [pc, #512]	@ (80021f0 <HAL_I2C_Init+0x278>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	bf94      	ite	ls
 8001ff4:	2301      	movls	r3, #1
 8001ff6:	2300      	movhi	r3, #0
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	e006      	b.n	800200a <HAL_I2C_Init+0x92>
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	4a7d      	ldr	r2, [pc, #500]	@ (80021f4 <HAL_I2C_Init+0x27c>)
 8002000:	4293      	cmp	r3, r2
 8002002:	bf94      	ite	ls
 8002004:	2301      	movls	r3, #1
 8002006:	2300      	movhi	r3, #0
 8002008:	b2db      	uxtb	r3, r3
 800200a:	2b00      	cmp	r3, #0
 800200c:	d001      	beq.n	8002012 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e0e7      	b.n	80021e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4a78      	ldr	r2, [pc, #480]	@ (80021f8 <HAL_I2C_Init+0x280>)
 8002016:	fba2 2303 	umull	r2, r3, r2, r3
 800201a:	0c9b      	lsrs	r3, r3, #18
 800201c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	430a      	orrs	r2, r1
 8002030:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	6a1b      	ldr	r3, [r3, #32]
 8002038:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	4a6a      	ldr	r2, [pc, #424]	@ (80021ec <HAL_I2C_Init+0x274>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d802      	bhi.n	800204c <HAL_I2C_Init+0xd4>
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	3301      	adds	r3, #1
 800204a:	e009      	b.n	8002060 <HAL_I2C_Init+0xe8>
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002052:	fb02 f303 	mul.w	r3, r2, r3
 8002056:	4a69      	ldr	r2, [pc, #420]	@ (80021fc <HAL_I2C_Init+0x284>)
 8002058:	fba2 2303 	umull	r2, r3, r2, r3
 800205c:	099b      	lsrs	r3, r3, #6
 800205e:	3301      	adds	r3, #1
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6812      	ldr	r2, [r2, #0]
 8002064:	430b      	orrs	r3, r1
 8002066:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	69db      	ldr	r3, [r3, #28]
 800206e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002072:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	495c      	ldr	r1, [pc, #368]	@ (80021ec <HAL_I2C_Init+0x274>)
 800207c:	428b      	cmp	r3, r1
 800207e:	d819      	bhi.n	80020b4 <HAL_I2C_Init+0x13c>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	1e59      	subs	r1, r3, #1
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	fbb1 f3f3 	udiv	r3, r1, r3
 800208e:	1c59      	adds	r1, r3, #1
 8002090:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002094:	400b      	ands	r3, r1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d00a      	beq.n	80020b0 <HAL_I2C_Init+0x138>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	1e59      	subs	r1, r3, #1
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80020a8:	3301      	adds	r3, #1
 80020aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020ae:	e051      	b.n	8002154 <HAL_I2C_Init+0x1dc>
 80020b0:	2304      	movs	r3, #4
 80020b2:	e04f      	b.n	8002154 <HAL_I2C_Init+0x1dc>
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d111      	bne.n	80020e0 <HAL_I2C_Init+0x168>
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	1e58      	subs	r0, r3, #1
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6859      	ldr	r1, [r3, #4]
 80020c4:	460b      	mov	r3, r1
 80020c6:	005b      	lsls	r3, r3, #1
 80020c8:	440b      	add	r3, r1
 80020ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80020ce:	3301      	adds	r3, #1
 80020d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	bf0c      	ite	eq
 80020d8:	2301      	moveq	r3, #1
 80020da:	2300      	movne	r3, #0
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	e012      	b.n	8002106 <HAL_I2C_Init+0x18e>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	1e58      	subs	r0, r3, #1
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	6859      	ldr	r1, [r3, #4]
 80020e8:	460b      	mov	r3, r1
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	440b      	add	r3, r1
 80020ee:	0099      	lsls	r1, r3, #2
 80020f0:	440b      	add	r3, r1
 80020f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80020f6:	3301      	adds	r3, #1
 80020f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	bf0c      	ite	eq
 8002100:	2301      	moveq	r3, #1
 8002102:	2300      	movne	r3, #0
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <HAL_I2C_Init+0x196>
 800210a:	2301      	movs	r3, #1
 800210c:	e022      	b.n	8002154 <HAL_I2C_Init+0x1dc>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d10e      	bne.n	8002134 <HAL_I2C_Init+0x1bc>
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	1e58      	subs	r0, r3, #1
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6859      	ldr	r1, [r3, #4]
 800211e:	460b      	mov	r3, r1
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	440b      	add	r3, r1
 8002124:	fbb0 f3f3 	udiv	r3, r0, r3
 8002128:	3301      	adds	r3, #1
 800212a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800212e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002132:	e00f      	b.n	8002154 <HAL_I2C_Init+0x1dc>
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	1e58      	subs	r0, r3, #1
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6859      	ldr	r1, [r3, #4]
 800213c:	460b      	mov	r3, r1
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	440b      	add	r3, r1
 8002142:	0099      	lsls	r1, r3, #2
 8002144:	440b      	add	r3, r1
 8002146:	fbb0 f3f3 	udiv	r3, r0, r3
 800214a:	3301      	adds	r3, #1
 800214c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002150:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002154:	6879      	ldr	r1, [r7, #4]
 8002156:	6809      	ldr	r1, [r1, #0]
 8002158:	4313      	orrs	r3, r2
 800215a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	69da      	ldr	r2, [r3, #28]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a1b      	ldr	r3, [r3, #32]
 800216e:	431a      	orrs	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	430a      	orrs	r2, r1
 8002176:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002182:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	6911      	ldr	r1, [r2, #16]
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	68d2      	ldr	r2, [r2, #12]
 800218e:	4311      	orrs	r1, r2
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	430b      	orrs	r3, r1
 8002196:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	695a      	ldr	r2, [r3, #20]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	431a      	orrs	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	430a      	orrs	r2, r1
 80021b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f042 0201 	orr.w	r2, r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2220      	movs	r2, #32
 80021ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3710      	adds	r7, #16
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	000186a0 	.word	0x000186a0
 80021f0:	001e847f 	.word	0x001e847f
 80021f4:	003d08ff 	.word	0x003d08ff
 80021f8:	431bde83 	.word	0x431bde83
 80021fc:	10624dd3 	.word	0x10624dd3

08002200 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08c      	sub	sp, #48	@ 0x30
 8002204:	af02      	add	r7, sp, #8
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	4608      	mov	r0, r1
 800220a:	4611      	mov	r1, r2
 800220c:	461a      	mov	r2, r3
 800220e:	4603      	mov	r3, r0
 8002210:	817b      	strh	r3, [r7, #10]
 8002212:	460b      	mov	r3, r1
 8002214:	813b      	strh	r3, [r7, #8]
 8002216:	4613      	mov	r3, r2
 8002218:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800221a:	2300      	movs	r3, #0
 800221c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800221e:	f7ff fb21 	bl	8001864 <HAL_GetTick>
 8002222:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800222a:	b2db      	uxtb	r3, r3
 800222c:	2b20      	cmp	r3, #32
 800222e:	f040 8244 	bne.w	80026ba <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	2319      	movs	r3, #25
 8002238:	2201      	movs	r2, #1
 800223a:	4982      	ldr	r1, [pc, #520]	@ (8002444 <HAL_I2C_Mem_Read+0x244>)
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f000 fb2f 	bl	80028a0 <I2C_WaitOnFlagUntilTimeout>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002248:	2302      	movs	r3, #2
 800224a:	e237      	b.n	80026bc <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002252:	2b01      	cmp	r3, #1
 8002254:	d101      	bne.n	800225a <HAL_I2C_Mem_Read+0x5a>
 8002256:	2302      	movs	r3, #2
 8002258:	e230      	b.n	80026bc <HAL_I2C_Mem_Read+0x4bc>
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	2201      	movs	r2, #1
 800225e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	2b01      	cmp	r3, #1
 800226e:	d007      	beq.n	8002280 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f042 0201 	orr.w	r2, r2, #1
 800227e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800228e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2222      	movs	r2, #34	@ 0x22
 8002294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2240      	movs	r2, #64	@ 0x40
 800229c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2200      	movs	r2, #0
 80022a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80022b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4a62      	ldr	r2, [pc, #392]	@ (8002448 <HAL_I2C_Mem_Read+0x248>)
 80022c0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022c2:	88f8      	ldrh	r0, [r7, #6]
 80022c4:	893a      	ldrh	r2, [r7, #8]
 80022c6:	8979      	ldrh	r1, [r7, #10]
 80022c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ca:	9301      	str	r3, [sp, #4]
 80022cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022ce:	9300      	str	r3, [sp, #0]
 80022d0:	4603      	mov	r3, r0
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	f000 f9fc 	bl	80026d0 <I2C_RequestMemoryRead>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e1ec      	b.n	80026bc <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d113      	bne.n	8002312 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022ea:	2300      	movs	r3, #0
 80022ec:	61fb      	str	r3, [r7, #28]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	695b      	ldr	r3, [r3, #20]
 80022f4:	61fb      	str	r3, [r7, #28]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	61fb      	str	r3, [r7, #28]
 80022fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	e1c0      	b.n	8002694 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002316:	2b01      	cmp	r3, #1
 8002318:	d11e      	bne.n	8002358 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002328:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800232a:	b672      	cpsid	i
}
 800232c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800232e:	2300      	movs	r3, #0
 8002330:	61bb      	str	r3, [r7, #24]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	695b      	ldr	r3, [r3, #20]
 8002338:	61bb      	str	r3, [r7, #24]
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	61bb      	str	r3, [r7, #24]
 8002342:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002352:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002354:	b662      	cpsie	i
}
 8002356:	e035      	b.n	80023c4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800235c:	2b02      	cmp	r3, #2
 800235e:	d11e      	bne.n	800239e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800236e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002370:	b672      	cpsid	i
}
 8002372:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	695b      	ldr	r3, [r3, #20]
 800237e:	617b      	str	r3, [r7, #20]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	699b      	ldr	r3, [r3, #24]
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002398:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800239a:	b662      	cpsie	i
}
 800239c:	e012      	b.n	80023c4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80023ac:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023ae:	2300      	movs	r3, #0
 80023b0:	613b      	str	r3, [r7, #16]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	695b      	ldr	r3, [r3, #20]
 80023b8:	613b      	str	r3, [r7, #16]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	613b      	str	r3, [r7, #16]
 80023c2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80023c4:	e166      	b.n	8002694 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023ca:	2b03      	cmp	r3, #3
 80023cc:	f200 811f 	bhi.w	800260e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d123      	bne.n	8002420 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023da:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f000 fbc1 	bl	8002b64 <I2C_WaitOnRXNEFlagUntilTimeout>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e167      	b.n	80026bc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	691a      	ldr	r2, [r3, #16]
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f6:	b2d2      	uxtb	r2, r2
 80023f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fe:	1c5a      	adds	r2, r3, #1
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002408:	3b01      	subs	r3, #1
 800240a:	b29a      	uxth	r2, r3
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002414:	b29b      	uxth	r3, r3
 8002416:	3b01      	subs	r3, #1
 8002418:	b29a      	uxth	r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800241e:	e139      	b.n	8002694 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002424:	2b02      	cmp	r3, #2
 8002426:	d152      	bne.n	80024ce <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800242e:	2200      	movs	r2, #0
 8002430:	4906      	ldr	r1, [pc, #24]	@ (800244c <HAL_I2C_Mem_Read+0x24c>)
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 fa34 	bl	80028a0 <I2C_WaitOnFlagUntilTimeout>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d008      	beq.n	8002450 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e13c      	b.n	80026bc <HAL_I2C_Mem_Read+0x4bc>
 8002442:	bf00      	nop
 8002444:	00100002 	.word	0x00100002
 8002448:	ffff0000 	.word	0xffff0000
 800244c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002450:	b672      	cpsid	i
}
 8002452:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002462:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	691a      	ldr	r2, [r3, #16]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800246e:	b2d2      	uxtb	r2, r2
 8002470:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002476:	1c5a      	adds	r2, r3, #1
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002480:	3b01      	subs	r3, #1
 8002482:	b29a      	uxth	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800248c:	b29b      	uxth	r3, r3
 800248e:	3b01      	subs	r3, #1
 8002490:	b29a      	uxth	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002496:	b662      	cpsie	i
}
 8002498:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	691a      	ldr	r2, [r3, #16]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a4:	b2d2      	uxtb	r2, r2
 80024a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ac:	1c5a      	adds	r2, r3, #1
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024b6:	3b01      	subs	r3, #1
 80024b8:	b29a      	uxth	r2, r3
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	3b01      	subs	r3, #1
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80024cc:	e0e2      	b.n	8002694 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d0:	9300      	str	r3, [sp, #0]
 80024d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80024d4:	2200      	movs	r2, #0
 80024d6:	497b      	ldr	r1, [pc, #492]	@ (80026c4 <HAL_I2C_Mem_Read+0x4c4>)
 80024d8:	68f8      	ldr	r0, [r7, #12]
 80024da:	f000 f9e1 	bl	80028a0 <I2C_WaitOnFlagUntilTimeout>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e0e9      	b.n	80026bc <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024f8:	b672      	cpsid	i
}
 80024fa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	691a      	ldr	r2, [r3, #16]
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002506:	b2d2      	uxtb	r2, r2
 8002508:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250e:	1c5a      	adds	r2, r3, #1
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002518:	3b01      	subs	r3, #1
 800251a:	b29a      	uxth	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002524:	b29b      	uxth	r3, r3
 8002526:	3b01      	subs	r3, #1
 8002528:	b29a      	uxth	r2, r3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800252e:	4b66      	ldr	r3, [pc, #408]	@ (80026c8 <HAL_I2C_Mem_Read+0x4c8>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	08db      	lsrs	r3, r3, #3
 8002534:	4a65      	ldr	r2, [pc, #404]	@ (80026cc <HAL_I2C_Mem_Read+0x4cc>)
 8002536:	fba2 2303 	umull	r2, r3, r2, r3
 800253a:	0a1a      	lsrs	r2, r3, #8
 800253c:	4613      	mov	r3, r2
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	4413      	add	r3, r2
 8002542:	00da      	lsls	r2, r3, #3
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002548:	6a3b      	ldr	r3, [r7, #32]
 800254a:	3b01      	subs	r3, #1
 800254c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800254e:	6a3b      	ldr	r3, [r7, #32]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d118      	bne.n	8002586 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2200      	movs	r2, #0
 8002558:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2220      	movs	r2, #32
 800255e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256e:	f043 0220 	orr.w	r2, r3, #32
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002576:	b662      	cpsie	i
}
 8002578:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2200      	movs	r2, #0
 800257e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e09a      	b.n	80026bc <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	695b      	ldr	r3, [r3, #20]
 800258c:	f003 0304 	and.w	r3, r3, #4
 8002590:	2b04      	cmp	r3, #4
 8002592:	d1d9      	bne.n	8002548 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	691a      	ldr	r2, [r3, #16]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ae:	b2d2      	uxtb	r2, r2
 80025b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b6:	1c5a      	adds	r2, r3, #1
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c0:	3b01      	subs	r3, #1
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	3b01      	subs	r3, #1
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80025d6:	b662      	cpsie	i
}
 80025d8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	691a      	ldr	r2, [r3, #16]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ec:	1c5a      	adds	r2, r3, #1
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f6:	3b01      	subs	r3, #1
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002602:	b29b      	uxth	r3, r3
 8002604:	3b01      	subs	r3, #1
 8002606:	b29a      	uxth	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800260c:	e042      	b.n	8002694 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800260e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002610:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f000 faa6 	bl	8002b64 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e04c      	b.n	80026bc <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	691a      	ldr	r2, [r3, #16]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262c:	b2d2      	uxtb	r2, r2
 800262e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002634:	1c5a      	adds	r2, r3, #1
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800263e:	3b01      	subs	r3, #1
 8002640:	b29a      	uxth	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800264a:	b29b      	uxth	r3, r3
 800264c:	3b01      	subs	r3, #1
 800264e:	b29a      	uxth	r2, r3
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	f003 0304 	and.w	r3, r3, #4
 800265e:	2b04      	cmp	r3, #4
 8002660:	d118      	bne.n	8002694 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	691a      	ldr	r2, [r3, #16]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800266c:	b2d2      	uxtb	r2, r2
 800266e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002674:	1c5a      	adds	r2, r3, #1
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800267e:	3b01      	subs	r3, #1
 8002680:	b29a      	uxth	r2, r3
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800268a:	b29b      	uxth	r3, r3
 800268c:	3b01      	subs	r3, #1
 800268e:	b29a      	uxth	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002698:	2b00      	cmp	r3, #0
 800269a:	f47f ae94 	bne.w	80023c6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2220      	movs	r2, #32
 80026a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	e000      	b.n	80026bc <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80026ba:	2302      	movs	r3, #2
  }
}
 80026bc:	4618      	mov	r0, r3
 80026be:	3728      	adds	r7, #40	@ 0x28
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	00010004 	.word	0x00010004
 80026c8:	20000000 	.word	0x20000000
 80026cc:	14f8b589 	.word	0x14f8b589

080026d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b088      	sub	sp, #32
 80026d4:	af02      	add	r7, sp, #8
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	4608      	mov	r0, r1
 80026da:	4611      	mov	r1, r2
 80026dc:	461a      	mov	r2, r3
 80026de:	4603      	mov	r3, r0
 80026e0:	817b      	strh	r3, [r7, #10]
 80026e2:	460b      	mov	r3, r1
 80026e4:	813b      	strh	r3, [r7, #8]
 80026e6:	4613      	mov	r3, r2
 80026e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80026f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002708:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800270a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	6a3b      	ldr	r3, [r7, #32]
 8002710:	2200      	movs	r2, #0
 8002712:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f000 f8c2 	bl	80028a0 <I2C_WaitOnFlagUntilTimeout>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d00d      	beq.n	800273e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800272c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002730:	d103      	bne.n	800273a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002738:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e0aa      	b.n	8002894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800273e:	897b      	ldrh	r3, [r7, #10]
 8002740:	b2db      	uxtb	r3, r3
 8002742:	461a      	mov	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800274c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800274e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002750:	6a3a      	ldr	r2, [r7, #32]
 8002752:	4952      	ldr	r1, [pc, #328]	@ (800289c <I2C_RequestMemoryRead+0x1cc>)
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f000 f91d 	bl	8002994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e097      	b.n	8002894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002764:	2300      	movs	r3, #0
 8002766:	617b      	str	r3, [r7, #20]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	617b      	str	r3, [r7, #20]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	617b      	str	r3, [r7, #20]
 8002778:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800277a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800277c:	6a39      	ldr	r1, [r7, #32]
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f000 f9a8 	bl	8002ad4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00d      	beq.n	80027a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278e:	2b04      	cmp	r3, #4
 8002790:	d107      	bne.n	80027a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e076      	b.n	8002894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80027a6:	88fb      	ldrh	r3, [r7, #6]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d105      	bne.n	80027b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80027ac:	893b      	ldrh	r3, [r7, #8]
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	611a      	str	r2, [r3, #16]
 80027b6:	e021      	b.n	80027fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80027b8:	893b      	ldrh	r3, [r7, #8]
 80027ba:	0a1b      	lsrs	r3, r3, #8
 80027bc:	b29b      	uxth	r3, r3
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027c8:	6a39      	ldr	r1, [r7, #32]
 80027ca:	68f8      	ldr	r0, [r7, #12]
 80027cc:	f000 f982 	bl	8002ad4 <I2C_WaitOnTXEFlagUntilTimeout>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d00d      	beq.n	80027f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027da:	2b04      	cmp	r3, #4
 80027dc:	d107      	bne.n	80027ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e050      	b.n	8002894 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80027f2:	893b      	ldrh	r3, [r7, #8]
 80027f4:	b2da      	uxtb	r2, r3
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027fe:	6a39      	ldr	r1, [r7, #32]
 8002800:	68f8      	ldr	r0, [r7, #12]
 8002802:	f000 f967 	bl	8002ad4 <I2C_WaitOnTXEFlagUntilTimeout>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00d      	beq.n	8002828 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002810:	2b04      	cmp	r3, #4
 8002812:	d107      	bne.n	8002824 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002822:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e035      	b.n	8002894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002836:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	6a3b      	ldr	r3, [r7, #32]
 800283e:	2200      	movs	r2, #0
 8002840:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002844:	68f8      	ldr	r0, [r7, #12]
 8002846:	f000 f82b 	bl	80028a0 <I2C_WaitOnFlagUntilTimeout>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d00d      	beq.n	800286c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800285a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800285e:	d103      	bne.n	8002868 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002866:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e013      	b.n	8002894 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800286c:	897b      	ldrh	r3, [r7, #10]
 800286e:	b2db      	uxtb	r3, r3
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	b2da      	uxtb	r2, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800287c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287e:	6a3a      	ldr	r2, [r7, #32]
 8002880:	4906      	ldr	r1, [pc, #24]	@ (800289c <I2C_RequestMemoryRead+0x1cc>)
 8002882:	68f8      	ldr	r0, [r7, #12]
 8002884:	f000 f886 	bl	8002994 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e000      	b.n	8002894 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002892:	2300      	movs	r3, #0
}
 8002894:	4618      	mov	r0, r3
 8002896:	3718      	adds	r7, #24
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	00010002 	.word	0x00010002

080028a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	603b      	str	r3, [r7, #0]
 80028ac:	4613      	mov	r3, r2
 80028ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028b0:	e048      	b.n	8002944 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b8:	d044      	beq.n	8002944 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ba:	f7fe ffd3 	bl	8001864 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	683a      	ldr	r2, [r7, #0]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d302      	bcc.n	80028d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d139      	bne.n	8002944 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	0c1b      	lsrs	r3, r3, #16
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	2b01      	cmp	r3, #1
 80028d8:	d10d      	bne.n	80028f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	695b      	ldr	r3, [r3, #20]
 80028e0:	43da      	mvns	r2, r3
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	4013      	ands	r3, r2
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	bf0c      	ite	eq
 80028ec:	2301      	moveq	r3, #1
 80028ee:	2300      	movne	r3, #0
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	461a      	mov	r2, r3
 80028f4:	e00c      	b.n	8002910 <I2C_WaitOnFlagUntilTimeout+0x70>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	699b      	ldr	r3, [r3, #24]
 80028fc:	43da      	mvns	r2, r3
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	4013      	ands	r3, r2
 8002902:	b29b      	uxth	r3, r3
 8002904:	2b00      	cmp	r3, #0
 8002906:	bf0c      	ite	eq
 8002908:	2301      	moveq	r3, #1
 800290a:	2300      	movne	r3, #0
 800290c:	b2db      	uxtb	r3, r3
 800290e:	461a      	mov	r2, r3
 8002910:	79fb      	ldrb	r3, [r7, #7]
 8002912:	429a      	cmp	r2, r3
 8002914:	d116      	bne.n	8002944 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	2200      	movs	r2, #0
 800291a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2220      	movs	r2, #32
 8002920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002930:	f043 0220 	orr.w	r2, r3, #32
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2200      	movs	r2, #0
 800293c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e023      	b.n	800298c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	0c1b      	lsrs	r3, r3, #16
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b01      	cmp	r3, #1
 800294c:	d10d      	bne.n	800296a <I2C_WaitOnFlagUntilTimeout+0xca>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	43da      	mvns	r2, r3
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	4013      	ands	r3, r2
 800295a:	b29b      	uxth	r3, r3
 800295c:	2b00      	cmp	r3, #0
 800295e:	bf0c      	ite	eq
 8002960:	2301      	moveq	r3, #1
 8002962:	2300      	movne	r3, #0
 8002964:	b2db      	uxtb	r3, r3
 8002966:	461a      	mov	r2, r3
 8002968:	e00c      	b.n	8002984 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	43da      	mvns	r2, r3
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	4013      	ands	r3, r2
 8002976:	b29b      	uxth	r3, r3
 8002978:	2b00      	cmp	r3, #0
 800297a:	bf0c      	ite	eq
 800297c:	2301      	moveq	r3, #1
 800297e:	2300      	movne	r3, #0
 8002980:	b2db      	uxtb	r3, r3
 8002982:	461a      	mov	r2, r3
 8002984:	79fb      	ldrb	r3, [r7, #7]
 8002986:	429a      	cmp	r2, r3
 8002988:	d093      	beq.n	80028b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800298a:	2300      	movs	r3, #0
}
 800298c:	4618      	mov	r0, r3
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	607a      	str	r2, [r7, #4]
 80029a0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029a2:	e071      	b.n	8002a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	695b      	ldr	r3, [r3, #20]
 80029aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029b2:	d123      	bne.n	80029fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029c2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80029cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2200      	movs	r2, #0
 80029d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2220      	movs	r2, #32
 80029d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e8:	f043 0204 	orr.w	r2, r3, #4
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e067      	b.n	8002acc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a02:	d041      	beq.n	8002a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a04:	f7fe ff2e 	bl	8001864 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d302      	bcc.n	8002a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d136      	bne.n	8002a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	0c1b      	lsrs	r3, r3, #16
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d10c      	bne.n	8002a3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	695b      	ldr	r3, [r3, #20]
 8002a2a:	43da      	mvns	r2, r3
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	bf14      	ite	ne
 8002a36:	2301      	movne	r3, #1
 8002a38:	2300      	moveq	r3, #0
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	e00b      	b.n	8002a56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	43da      	mvns	r2, r3
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	bf14      	ite	ne
 8002a50:	2301      	movne	r3, #1
 8002a52:	2300      	moveq	r3, #0
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d016      	beq.n	8002a88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2220      	movs	r2, #32
 8002a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a74:	f043 0220 	orr.w	r2, r3, #32
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e021      	b.n	8002acc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	0c1b      	lsrs	r3, r3, #16
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d10c      	bne.n	8002aac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	695b      	ldr	r3, [r3, #20]
 8002a98:	43da      	mvns	r2, r3
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	bf14      	ite	ne
 8002aa4:	2301      	movne	r3, #1
 8002aa6:	2300      	moveq	r3, #0
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	e00b      	b.n	8002ac4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	43da      	mvns	r2, r3
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	bf14      	ite	ne
 8002abe:	2301      	movne	r3, #1
 8002ac0:	2300      	moveq	r3, #0
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f47f af6d 	bne.w	80029a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3710      	adds	r7, #16
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ae0:	e034      	b.n	8002b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f000 f89b 	bl	8002c1e <I2C_IsAcknowledgeFailed>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d001      	beq.n	8002af2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e034      	b.n	8002b5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af8:	d028      	beq.n	8002b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002afa:	f7fe feb3 	bl	8001864 <HAL_GetTick>
 8002afe:	4602      	mov	r2, r0
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	68ba      	ldr	r2, [r7, #8]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d302      	bcc.n	8002b10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d11d      	bne.n	8002b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b1a:	2b80      	cmp	r3, #128	@ 0x80
 8002b1c:	d016      	beq.n	8002b4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2220      	movs	r2, #32
 8002b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b38:	f043 0220 	orr.w	r2, r3, #32
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e007      	b.n	8002b5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b56:	2b80      	cmp	r3, #128	@ 0x80
 8002b58:	d1c3      	bne.n	8002ae2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b70:	e049      	b.n	8002c06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695b      	ldr	r3, [r3, #20]
 8002b78:	f003 0310 	and.w	r3, r3, #16
 8002b7c:	2b10      	cmp	r3, #16
 8002b7e:	d119      	bne.n	8002bb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f06f 0210 	mvn.w	r2, #16
 8002b88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2220      	movs	r2, #32
 8002b94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e030      	b.n	8002c16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bb4:	f7fe fe56 	bl	8001864 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d302      	bcc.n	8002bca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d11d      	bne.n	8002c06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	695b      	ldr	r3, [r3, #20]
 8002bd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bd4:	2b40      	cmp	r3, #64	@ 0x40
 8002bd6:	d016      	beq.n	8002c06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2220      	movs	r2, #32
 8002be2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf2:	f043 0220 	orr.w	r2, r3, #32
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e007      	b.n	8002c16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	695b      	ldr	r3, [r3, #20]
 8002c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c10:	2b40      	cmp	r3, #64	@ 0x40
 8002c12:	d1ae      	bne.n	8002b72 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3710      	adds	r7, #16
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}

08002c1e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002c1e:	b480      	push	{r7}
 8002c20:	b083      	sub	sp, #12
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	695b      	ldr	r3, [r3, #20]
 8002c2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c34:	d11b      	bne.n	8002c6e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002c3e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2220      	movs	r2, #32
 8002c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5a:	f043 0204 	orr.w	r2, r3, #4
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e000      	b.n	8002c70 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	370c      	adds	r7, #12
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr
	...

08002c7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b086      	sub	sp, #24
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d101      	bne.n	8002c8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e272      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0301 	and.w	r3, r3, #1
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f000 8087 	beq.w	8002daa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c9c:	4b92      	ldr	r3, [pc, #584]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f003 030c 	and.w	r3, r3, #12
 8002ca4:	2b04      	cmp	r3, #4
 8002ca6:	d00c      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ca8:	4b8f      	ldr	r3, [pc, #572]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f003 030c 	and.w	r3, r3, #12
 8002cb0:	2b08      	cmp	r3, #8
 8002cb2:	d112      	bne.n	8002cda <HAL_RCC_OscConfig+0x5e>
 8002cb4:	4b8c      	ldr	r3, [pc, #560]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cc0:	d10b      	bne.n	8002cda <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc2:	4b89      	ldr	r3, [pc, #548]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d06c      	beq.n	8002da8 <HAL_RCC_OscConfig+0x12c>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d168      	bne.n	8002da8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e24c      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ce2:	d106      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x76>
 8002ce4:	4b80      	ldr	r3, [pc, #512]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a7f      	ldr	r2, [pc, #508]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002cea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cee:	6013      	str	r3, [r2, #0]
 8002cf0:	e02e      	b.n	8002d50 <HAL_RCC_OscConfig+0xd4>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10c      	bne.n	8002d14 <HAL_RCC_OscConfig+0x98>
 8002cfa:	4b7b      	ldr	r3, [pc, #492]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a7a      	ldr	r2, [pc, #488]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d04:	6013      	str	r3, [r2, #0]
 8002d06:	4b78      	ldr	r3, [pc, #480]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a77      	ldr	r2, [pc, #476]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d10:	6013      	str	r3, [r2, #0]
 8002d12:	e01d      	b.n	8002d50 <HAL_RCC_OscConfig+0xd4>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d1c:	d10c      	bne.n	8002d38 <HAL_RCC_OscConfig+0xbc>
 8002d1e:	4b72      	ldr	r3, [pc, #456]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a71      	ldr	r2, [pc, #452]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d28:	6013      	str	r3, [r2, #0]
 8002d2a:	4b6f      	ldr	r3, [pc, #444]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a6e      	ldr	r2, [pc, #440]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d34:	6013      	str	r3, [r2, #0]
 8002d36:	e00b      	b.n	8002d50 <HAL_RCC_OscConfig+0xd4>
 8002d38:	4b6b      	ldr	r3, [pc, #428]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a6a      	ldr	r2, [pc, #424]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d42:	6013      	str	r3, [r2, #0]
 8002d44:	4b68      	ldr	r3, [pc, #416]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4a67      	ldr	r2, [pc, #412]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d013      	beq.n	8002d80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d58:	f7fe fd84 	bl	8001864 <HAL_GetTick>
 8002d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d5e:	e008      	b.n	8002d72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d60:	f7fe fd80 	bl	8001864 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b64      	cmp	r3, #100	@ 0x64
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e200      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d72:	4b5d      	ldr	r3, [pc, #372]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0f0      	beq.n	8002d60 <HAL_RCC_OscConfig+0xe4>
 8002d7e:	e014      	b.n	8002daa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d80:	f7fe fd70 	bl	8001864 <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d88:	f7fe fd6c 	bl	8001864 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b64      	cmp	r3, #100	@ 0x64
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e1ec      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d9a:	4b53      	ldr	r3, [pc, #332]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d1f0      	bne.n	8002d88 <HAL_RCC_OscConfig+0x10c>
 8002da6:	e000      	b.n	8002daa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d063      	beq.n	8002e7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002db6:	4b4c      	ldr	r3, [pc, #304]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f003 030c 	and.w	r3, r3, #12
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00b      	beq.n	8002dda <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002dc2:	4b49      	ldr	r3, [pc, #292]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f003 030c 	and.w	r3, r3, #12
 8002dca:	2b08      	cmp	r3, #8
 8002dcc:	d11c      	bne.n	8002e08 <HAL_RCC_OscConfig+0x18c>
 8002dce:	4b46      	ldr	r3, [pc, #280]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d116      	bne.n	8002e08 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dda:	4b43      	ldr	r3, [pc, #268]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d005      	beq.n	8002df2 <HAL_RCC_OscConfig+0x176>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d001      	beq.n	8002df2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e1c0      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df2:	4b3d      	ldr	r3, [pc, #244]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	00db      	lsls	r3, r3, #3
 8002e00:	4939      	ldr	r1, [pc, #228]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002e02:	4313      	orrs	r3, r2
 8002e04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e06:	e03a      	b.n	8002e7e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	691b      	ldr	r3, [r3, #16]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d020      	beq.n	8002e52 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e10:	4b36      	ldr	r3, [pc, #216]	@ (8002eec <HAL_RCC_OscConfig+0x270>)
 8002e12:	2201      	movs	r2, #1
 8002e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e16:	f7fe fd25 	bl	8001864 <HAL_GetTick>
 8002e1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e1c:	e008      	b.n	8002e30 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e1e:	f7fe fd21 	bl	8001864 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d901      	bls.n	8002e30 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002e2c:	2303      	movs	r3, #3
 8002e2e:	e1a1      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e30:	4b2d      	ldr	r3, [pc, #180]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0302 	and.w	r3, r3, #2
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0f0      	beq.n	8002e1e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e3c:	4b2a      	ldr	r3, [pc, #168]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	695b      	ldr	r3, [r3, #20]
 8002e48:	00db      	lsls	r3, r3, #3
 8002e4a:	4927      	ldr	r1, [pc, #156]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	600b      	str	r3, [r1, #0]
 8002e50:	e015      	b.n	8002e7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e52:	4b26      	ldr	r3, [pc, #152]	@ (8002eec <HAL_RCC_OscConfig+0x270>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e58:	f7fe fd04 	bl	8001864 <HAL_GetTick>
 8002e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e60:	f7fe fd00 	bl	8001864 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e180      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e72:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0302 	and.w	r3, r3, #2
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1f0      	bne.n	8002e60 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d03a      	beq.n	8002f00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d019      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e92:	4b17      	ldr	r3, [pc, #92]	@ (8002ef0 <HAL_RCC_OscConfig+0x274>)
 8002e94:	2201      	movs	r2, #1
 8002e96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e98:	f7fe fce4 	bl	8001864 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ea0:	f7fe fce0 	bl	8001864 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e160      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee8 <HAL_RCC_OscConfig+0x26c>)
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d0f0      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002ebe:	2001      	movs	r0, #1
 8002ec0:	f000 face 	bl	8003460 <RCC_Delay>
 8002ec4:	e01c      	b.n	8002f00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ec6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef0 <HAL_RCC_OscConfig+0x274>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ecc:	f7fe fcca 	bl	8001864 <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ed2:	e00f      	b.n	8002ef4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ed4:	f7fe fcc6 	bl	8001864 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d908      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e146      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
 8002ee6:	bf00      	nop
 8002ee8:	40021000 	.word	0x40021000
 8002eec:	42420000 	.word	0x42420000
 8002ef0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ef4:	4b92      	ldr	r3, [pc, #584]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d1e9      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f000 80a6 	beq.w	800305a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f12:	4b8b      	ldr	r3, [pc, #556]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f14:	69db      	ldr	r3, [r3, #28]
 8002f16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10d      	bne.n	8002f3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f1e:	4b88      	ldr	r3, [pc, #544]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	4a87      	ldr	r2, [pc, #540]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f28:	61d3      	str	r3, [r2, #28]
 8002f2a:	4b85      	ldr	r3, [pc, #532]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f2c:	69db      	ldr	r3, [r3, #28]
 8002f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f32:	60bb      	str	r3, [r7, #8]
 8002f34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f36:	2301      	movs	r3, #1
 8002f38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f3a:	4b82      	ldr	r3, [pc, #520]	@ (8003144 <HAL_RCC_OscConfig+0x4c8>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d118      	bne.n	8002f78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f46:	4b7f      	ldr	r3, [pc, #508]	@ (8003144 <HAL_RCC_OscConfig+0x4c8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a7e      	ldr	r2, [pc, #504]	@ (8003144 <HAL_RCC_OscConfig+0x4c8>)
 8002f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f52:	f7fe fc87 	bl	8001864 <HAL_GetTick>
 8002f56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f58:	e008      	b.n	8002f6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f5a:	f7fe fc83 	bl	8001864 <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	2b64      	cmp	r3, #100	@ 0x64
 8002f66:	d901      	bls.n	8002f6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e103      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f6c:	4b75      	ldr	r3, [pc, #468]	@ (8003144 <HAL_RCC_OscConfig+0x4c8>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d0f0      	beq.n	8002f5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d106      	bne.n	8002f8e <HAL_RCC_OscConfig+0x312>
 8002f80:	4b6f      	ldr	r3, [pc, #444]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	4a6e      	ldr	r2, [pc, #440]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f86:	f043 0301 	orr.w	r3, r3, #1
 8002f8a:	6213      	str	r3, [r2, #32]
 8002f8c:	e02d      	b.n	8002fea <HAL_RCC_OscConfig+0x36e>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10c      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x334>
 8002f96:	4b6a      	ldr	r3, [pc, #424]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f98:	6a1b      	ldr	r3, [r3, #32]
 8002f9a:	4a69      	ldr	r2, [pc, #420]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002f9c:	f023 0301 	bic.w	r3, r3, #1
 8002fa0:	6213      	str	r3, [r2, #32]
 8002fa2:	4b67      	ldr	r3, [pc, #412]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fa4:	6a1b      	ldr	r3, [r3, #32]
 8002fa6:	4a66      	ldr	r2, [pc, #408]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fa8:	f023 0304 	bic.w	r3, r3, #4
 8002fac:	6213      	str	r3, [r2, #32]
 8002fae:	e01c      	b.n	8002fea <HAL_RCC_OscConfig+0x36e>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	2b05      	cmp	r3, #5
 8002fb6:	d10c      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x356>
 8002fb8:	4b61      	ldr	r3, [pc, #388]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	4a60      	ldr	r2, [pc, #384]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fbe:	f043 0304 	orr.w	r3, r3, #4
 8002fc2:	6213      	str	r3, [r2, #32]
 8002fc4:	4b5e      	ldr	r3, [pc, #376]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	4a5d      	ldr	r2, [pc, #372]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fca:	f043 0301 	orr.w	r3, r3, #1
 8002fce:	6213      	str	r3, [r2, #32]
 8002fd0:	e00b      	b.n	8002fea <HAL_RCC_OscConfig+0x36e>
 8002fd2:	4b5b      	ldr	r3, [pc, #364]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	4a5a      	ldr	r2, [pc, #360]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fd8:	f023 0301 	bic.w	r3, r3, #1
 8002fdc:	6213      	str	r3, [r2, #32]
 8002fde:	4b58      	ldr	r3, [pc, #352]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	4a57      	ldr	r2, [pc, #348]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8002fe4:	f023 0304 	bic.w	r3, r3, #4
 8002fe8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d015      	beq.n	800301e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ff2:	f7fe fc37 	bl	8001864 <HAL_GetTick>
 8002ff6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff8:	e00a      	b.n	8003010 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ffa:	f7fe fc33 	bl	8001864 <HAL_GetTick>
 8002ffe:	4602      	mov	r2, r0
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	1ad3      	subs	r3, r2, r3
 8003004:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003008:	4293      	cmp	r3, r2
 800300a:	d901      	bls.n	8003010 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e0b1      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003010:	4b4b      	ldr	r3, [pc, #300]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8003012:	6a1b      	ldr	r3, [r3, #32]
 8003014:	f003 0302 	and.w	r3, r3, #2
 8003018:	2b00      	cmp	r3, #0
 800301a:	d0ee      	beq.n	8002ffa <HAL_RCC_OscConfig+0x37e>
 800301c:	e014      	b.n	8003048 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800301e:	f7fe fc21 	bl	8001864 <HAL_GetTick>
 8003022:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003024:	e00a      	b.n	800303c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003026:	f7fe fc1d 	bl	8001864 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003034:	4293      	cmp	r3, r2
 8003036:	d901      	bls.n	800303c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	e09b      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800303c:	4b40      	ldr	r3, [pc, #256]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 800303e:	6a1b      	ldr	r3, [r3, #32]
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d1ee      	bne.n	8003026 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003048:	7dfb      	ldrb	r3, [r7, #23]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d105      	bne.n	800305a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800304e:	4b3c      	ldr	r3, [pc, #240]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8003050:	69db      	ldr	r3, [r3, #28]
 8003052:	4a3b      	ldr	r2, [pc, #236]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8003054:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003058:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	69db      	ldr	r3, [r3, #28]
 800305e:	2b00      	cmp	r3, #0
 8003060:	f000 8087 	beq.w	8003172 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003064:	4b36      	ldr	r3, [pc, #216]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f003 030c 	and.w	r3, r3, #12
 800306c:	2b08      	cmp	r3, #8
 800306e:	d061      	beq.n	8003134 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	69db      	ldr	r3, [r3, #28]
 8003074:	2b02      	cmp	r3, #2
 8003076:	d146      	bne.n	8003106 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003078:	4b33      	ldr	r3, [pc, #204]	@ (8003148 <HAL_RCC_OscConfig+0x4cc>)
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307e:	f7fe fbf1 	bl	8001864 <HAL_GetTick>
 8003082:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003084:	e008      	b.n	8003098 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003086:	f7fe fbed 	bl	8001864 <HAL_GetTick>
 800308a:	4602      	mov	r2, r0
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	2b02      	cmp	r3, #2
 8003092:	d901      	bls.n	8003098 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003094:	2303      	movs	r3, #3
 8003096:	e06d      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003098:	4b29      	ldr	r3, [pc, #164]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d1f0      	bne.n	8003086 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030ac:	d108      	bne.n	80030c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80030ae:	4b24      	ldr	r3, [pc, #144]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	4921      	ldr	r1, [pc, #132]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030c0:	4b1f      	ldr	r3, [pc, #124]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a19      	ldr	r1, [r3, #32]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d0:	430b      	orrs	r3, r1
 80030d2:	491b      	ldr	r1, [pc, #108]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003148 <HAL_RCC_OscConfig+0x4cc>)
 80030da:	2201      	movs	r2, #1
 80030dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030de:	f7fe fbc1 	bl	8001864 <HAL_GetTick>
 80030e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030e4:	e008      	b.n	80030f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030e6:	f7fe fbbd 	bl	8001864 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d901      	bls.n	80030f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e03d      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030f8:	4b11      	ldr	r3, [pc, #68]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d0f0      	beq.n	80030e6 <HAL_RCC_OscConfig+0x46a>
 8003104:	e035      	b.n	8003172 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003106:	4b10      	ldr	r3, [pc, #64]	@ (8003148 <HAL_RCC_OscConfig+0x4cc>)
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310c:	f7fe fbaa 	bl	8001864 <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003112:	e008      	b.n	8003126 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003114:	f7fe fba6 	bl	8001864 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b02      	cmp	r3, #2
 8003120:	d901      	bls.n	8003126 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e026      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003126:	4b06      	ldr	r3, [pc, #24]	@ (8003140 <HAL_RCC_OscConfig+0x4c4>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d1f0      	bne.n	8003114 <HAL_RCC_OscConfig+0x498>
 8003132:	e01e      	b.n	8003172 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	69db      	ldr	r3, [r3, #28]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d107      	bne.n	800314c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e019      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
 8003140:	40021000 	.word	0x40021000
 8003144:	40007000 	.word	0x40007000
 8003148:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800314c:	4b0b      	ldr	r3, [pc, #44]	@ (800317c <HAL_RCC_OscConfig+0x500>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a1b      	ldr	r3, [r3, #32]
 800315c:	429a      	cmp	r2, r3
 800315e:	d106      	bne.n	800316e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800316a:	429a      	cmp	r2, r3
 800316c:	d001      	beq.n	8003172 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e000      	b.n	8003174 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	40021000 	.word	0x40021000

08003180 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b084      	sub	sp, #16
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d101      	bne.n	8003194 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	e0d0      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003194:	4b6a      	ldr	r3, [pc, #424]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0307 	and.w	r3, r3, #7
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d910      	bls.n	80031c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031a2:	4b67      	ldr	r3, [pc, #412]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f023 0207 	bic.w	r2, r3, #7
 80031aa:	4965      	ldr	r1, [pc, #404]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	4313      	orrs	r3, r2
 80031b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031b2:	4b63      	ldr	r3, [pc, #396]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0307 	and.w	r3, r3, #7
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d001      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e0b8      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d020      	beq.n	8003212 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d005      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031dc:	4b59      	ldr	r3, [pc, #356]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	4a58      	ldr	r2, [pc, #352]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80031e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80031e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0308 	and.w	r3, r3, #8
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d005      	beq.n	8003200 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031f4:	4b53      	ldr	r3, [pc, #332]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	4a52      	ldr	r2, [pc, #328]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80031fa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80031fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003200:	4b50      	ldr	r3, [pc, #320]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	494d      	ldr	r1, [pc, #308]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 800320e:	4313      	orrs	r3, r2
 8003210:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b00      	cmp	r3, #0
 800321c:	d040      	beq.n	80032a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d107      	bne.n	8003236 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003226:	4b47      	ldr	r3, [pc, #284]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d115      	bne.n	800325e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e07f      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	2b02      	cmp	r3, #2
 800323c:	d107      	bne.n	800324e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800323e:	4b41      	ldr	r3, [pc, #260]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d109      	bne.n	800325e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e073      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800324e:	4b3d      	ldr	r3, [pc, #244]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e06b      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800325e:	4b39      	ldr	r3, [pc, #228]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f023 0203 	bic.w	r2, r3, #3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	4936      	ldr	r1, [pc, #216]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 800326c:	4313      	orrs	r3, r2
 800326e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003270:	f7fe faf8 	bl	8001864 <HAL_GetTick>
 8003274:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003276:	e00a      	b.n	800328e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003278:	f7fe faf4 	bl	8001864 <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003286:	4293      	cmp	r3, r2
 8003288:	d901      	bls.n	800328e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e053      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800328e:	4b2d      	ldr	r3, [pc, #180]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f003 020c 	and.w	r2, r3, #12
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	429a      	cmp	r2, r3
 800329e:	d1eb      	bne.n	8003278 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032a0:	4b27      	ldr	r3, [pc, #156]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0307 	and.w	r3, r3, #7
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d210      	bcs.n	80032d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ae:	4b24      	ldr	r3, [pc, #144]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f023 0207 	bic.w	r2, r3, #7
 80032b6:	4922      	ldr	r1, [pc, #136]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032be:	4b20      	ldr	r3, [pc, #128]	@ (8003340 <HAL_RCC_ClockConfig+0x1c0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0307 	and.w	r3, r3, #7
 80032c6:	683a      	ldr	r2, [r7, #0]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d001      	beq.n	80032d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e032      	b.n	8003336 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0304 	and.w	r3, r3, #4
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d008      	beq.n	80032ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032dc:	4b19      	ldr	r3, [pc, #100]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	4916      	ldr	r1, [pc, #88]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80032ea:	4313      	orrs	r3, r2
 80032ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0308 	and.w	r3, r3, #8
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d009      	beq.n	800330e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032fa:	4b12      	ldr	r3, [pc, #72]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	691b      	ldr	r3, [r3, #16]
 8003306:	00db      	lsls	r3, r3, #3
 8003308:	490e      	ldr	r1, [pc, #56]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 800330a:	4313      	orrs	r3, r2
 800330c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800330e:	f000 f821 	bl	8003354 <HAL_RCC_GetSysClockFreq>
 8003312:	4602      	mov	r2, r0
 8003314:	4b0b      	ldr	r3, [pc, #44]	@ (8003344 <HAL_RCC_ClockConfig+0x1c4>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	091b      	lsrs	r3, r3, #4
 800331a:	f003 030f 	and.w	r3, r3, #15
 800331e:	490a      	ldr	r1, [pc, #40]	@ (8003348 <HAL_RCC_ClockConfig+0x1c8>)
 8003320:	5ccb      	ldrb	r3, [r1, r3]
 8003322:	fa22 f303 	lsr.w	r3, r2, r3
 8003326:	4a09      	ldr	r2, [pc, #36]	@ (800334c <HAL_RCC_ClockConfig+0x1cc>)
 8003328:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800332a:	4b09      	ldr	r3, [pc, #36]	@ (8003350 <HAL_RCC_ClockConfig+0x1d0>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4618      	mov	r0, r3
 8003330:	f7fe fa56 	bl	80017e0 <HAL_InitTick>

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40022000 	.word	0x40022000
 8003344:	40021000 	.word	0x40021000
 8003348:	08009288 	.word	0x08009288
 800334c:	20000000 	.word	0x20000000
 8003350:	20000004 	.word	0x20000004

08003354 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003354:	b480      	push	{r7}
 8003356:	b087      	sub	sp, #28
 8003358:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	60fb      	str	r3, [r7, #12]
 800335e:	2300      	movs	r3, #0
 8003360:	60bb      	str	r3, [r7, #8]
 8003362:	2300      	movs	r3, #0
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	2300      	movs	r3, #0
 8003368:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800336a:	2300      	movs	r3, #0
 800336c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800336e:	4b1e      	ldr	r3, [pc, #120]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f003 030c 	and.w	r3, r3, #12
 800337a:	2b04      	cmp	r3, #4
 800337c:	d002      	beq.n	8003384 <HAL_RCC_GetSysClockFreq+0x30>
 800337e:	2b08      	cmp	r3, #8
 8003380:	d003      	beq.n	800338a <HAL_RCC_GetSysClockFreq+0x36>
 8003382:	e027      	b.n	80033d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003384:	4b19      	ldr	r3, [pc, #100]	@ (80033ec <HAL_RCC_GetSysClockFreq+0x98>)
 8003386:	613b      	str	r3, [r7, #16]
      break;
 8003388:	e027      	b.n	80033da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	0c9b      	lsrs	r3, r3, #18
 800338e:	f003 030f 	and.w	r3, r3, #15
 8003392:	4a17      	ldr	r2, [pc, #92]	@ (80033f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003394:	5cd3      	ldrb	r3, [r2, r3]
 8003396:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d010      	beq.n	80033c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80033a2:	4b11      	ldr	r3, [pc, #68]	@ (80033e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	0c5b      	lsrs	r3, r3, #17
 80033a8:	f003 0301 	and.w	r3, r3, #1
 80033ac:	4a11      	ldr	r2, [pc, #68]	@ (80033f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80033ae:	5cd3      	ldrb	r3, [r2, r3]
 80033b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a0d      	ldr	r2, [pc, #52]	@ (80033ec <HAL_RCC_GetSysClockFreq+0x98>)
 80033b6:	fb03 f202 	mul.w	r2, r3, r2
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c0:	617b      	str	r3, [r7, #20]
 80033c2:	e004      	b.n	80033ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a0c      	ldr	r2, [pc, #48]	@ (80033f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80033c8:	fb02 f303 	mul.w	r3, r2, r3
 80033cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	613b      	str	r3, [r7, #16]
      break;
 80033d2:	e002      	b.n	80033da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80033d4:	4b05      	ldr	r3, [pc, #20]	@ (80033ec <HAL_RCC_GetSysClockFreq+0x98>)
 80033d6:	613b      	str	r3, [r7, #16]
      break;
 80033d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033da:	693b      	ldr	r3, [r7, #16]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	371c      	adds	r7, #28
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	40021000 	.word	0x40021000
 80033ec:	007a1200 	.word	0x007a1200
 80033f0:	080092a0 	.word	0x080092a0
 80033f4:	080092b0 	.word	0x080092b0
 80033f8:	003d0900 	.word	0x003d0900

080033fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003400:	4b02      	ldr	r3, [pc, #8]	@ (800340c <HAL_RCC_GetHCLKFreq+0x10>)
 8003402:	681b      	ldr	r3, [r3, #0]
}
 8003404:	4618      	mov	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr
 800340c:	20000000 	.word	0x20000000

08003410 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003414:	f7ff fff2 	bl	80033fc <HAL_RCC_GetHCLKFreq>
 8003418:	4602      	mov	r2, r0
 800341a:	4b05      	ldr	r3, [pc, #20]	@ (8003430 <HAL_RCC_GetPCLK1Freq+0x20>)
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	0a1b      	lsrs	r3, r3, #8
 8003420:	f003 0307 	and.w	r3, r3, #7
 8003424:	4903      	ldr	r1, [pc, #12]	@ (8003434 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003426:	5ccb      	ldrb	r3, [r1, r3]
 8003428:	fa22 f303 	lsr.w	r3, r2, r3
}
 800342c:	4618      	mov	r0, r3
 800342e:	bd80      	pop	{r7, pc}
 8003430:	40021000 	.word	0x40021000
 8003434:	08009298 	.word	0x08009298

08003438 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800343c:	f7ff ffde 	bl	80033fc <HAL_RCC_GetHCLKFreq>
 8003440:	4602      	mov	r2, r0
 8003442:	4b05      	ldr	r3, [pc, #20]	@ (8003458 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	0adb      	lsrs	r3, r3, #11
 8003448:	f003 0307 	and.w	r3, r3, #7
 800344c:	4903      	ldr	r1, [pc, #12]	@ (800345c <HAL_RCC_GetPCLK2Freq+0x24>)
 800344e:	5ccb      	ldrb	r3, [r1, r3]
 8003450:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003454:	4618      	mov	r0, r3
 8003456:	bd80      	pop	{r7, pc}
 8003458:	40021000 	.word	0x40021000
 800345c:	08009298 	.word	0x08009298

08003460 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003460:	b480      	push	{r7}
 8003462:	b085      	sub	sp, #20
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003468:	4b0a      	ldr	r3, [pc, #40]	@ (8003494 <RCC_Delay+0x34>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a0a      	ldr	r2, [pc, #40]	@ (8003498 <RCC_Delay+0x38>)
 800346e:	fba2 2303 	umull	r2, r3, r2, r3
 8003472:	0a5b      	lsrs	r3, r3, #9
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	fb02 f303 	mul.w	r3, r2, r3
 800347a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800347c:	bf00      	nop
  }
  while (Delay --);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	1e5a      	subs	r2, r3, #1
 8003482:	60fa      	str	r2, [r7, #12]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1f9      	bne.n	800347c <RCC_Delay+0x1c>
}
 8003488:	bf00      	nop
 800348a:	bf00      	nop
 800348c:	3714      	adds	r7, #20
 800348e:	46bd      	mov	sp, r7
 8003490:	bc80      	pop	{r7}
 8003492:	4770      	bx	lr
 8003494:	20000000 	.word	0x20000000
 8003498:	10624dd3 	.word	0x10624dd3

0800349c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e041      	b.n	8003532 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d106      	bne.n	80034c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f7fd ffb4 	bl	8001430 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2202      	movs	r2, #2
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3304      	adds	r3, #4
 80034d8:	4619      	mov	r1, r3
 80034da:	4610      	mov	r0, r2
 80034dc:	f000 fab2 	bl	8003a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2201      	movs	r2, #1
 8003514:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3708      	adds	r7, #8
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}

0800353a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b082      	sub	sp, #8
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d101      	bne.n	800354c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e041      	b.n	80035d0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003552:	b2db      	uxtb	r3, r3
 8003554:	2b00      	cmp	r3, #0
 8003556:	d106      	bne.n	8003566 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f839 	bl	80035d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2202      	movs	r2, #2
 800356a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	3304      	adds	r3, #4
 8003576:	4619      	mov	r1, r3
 8003578:	4610      	mov	r0, r2
 800357a:	f000 fa63 	bl	8003a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2201      	movs	r2, #1
 8003582:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2201      	movs	r2, #1
 800358a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2201      	movs	r2, #1
 8003592:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2201      	movs	r2, #1
 800359a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2201      	movs	r2, #1
 80035aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2201      	movs	r2, #1
 80035ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2201      	movs	r2, #1
 80035ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3708      	adds	r7, #8
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bc80      	pop	{r7}
 80035e8:	4770      	bx	lr
	...

080035ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d109      	bne.n	8003610 <HAL_TIM_PWM_Start+0x24>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b01      	cmp	r3, #1
 8003606:	bf14      	ite	ne
 8003608:	2301      	movne	r3, #1
 800360a:	2300      	moveq	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	e022      	b.n	8003656 <HAL_TIM_PWM_Start+0x6a>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	2b04      	cmp	r3, #4
 8003614:	d109      	bne.n	800362a <HAL_TIM_PWM_Start+0x3e>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b01      	cmp	r3, #1
 8003620:	bf14      	ite	ne
 8003622:	2301      	movne	r3, #1
 8003624:	2300      	moveq	r3, #0
 8003626:	b2db      	uxtb	r3, r3
 8003628:	e015      	b.n	8003656 <HAL_TIM_PWM_Start+0x6a>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2b08      	cmp	r3, #8
 800362e:	d109      	bne.n	8003644 <HAL_TIM_PWM_Start+0x58>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b01      	cmp	r3, #1
 800363a:	bf14      	ite	ne
 800363c:	2301      	movne	r3, #1
 800363e:	2300      	moveq	r3, #0
 8003640:	b2db      	uxtb	r3, r3
 8003642:	e008      	b.n	8003656 <HAL_TIM_PWM_Start+0x6a>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800364a:	b2db      	uxtb	r3, r3
 800364c:	2b01      	cmp	r3, #1
 800364e:	bf14      	ite	ne
 8003650:	2301      	movne	r3, #1
 8003652:	2300      	moveq	r3, #0
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e05e      	b.n	800371c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d104      	bne.n	800366e <HAL_TIM_PWM_Start+0x82>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2202      	movs	r2, #2
 8003668:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800366c:	e013      	b.n	8003696 <HAL_TIM_PWM_Start+0xaa>
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	2b04      	cmp	r3, #4
 8003672:	d104      	bne.n	800367e <HAL_TIM_PWM_Start+0x92>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2202      	movs	r2, #2
 8003678:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800367c:	e00b      	b.n	8003696 <HAL_TIM_PWM_Start+0xaa>
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	2b08      	cmp	r3, #8
 8003682:	d104      	bne.n	800368e <HAL_TIM_PWM_Start+0xa2>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2202      	movs	r2, #2
 8003688:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800368c:	e003      	b.n	8003696 <HAL_TIM_PWM_Start+0xaa>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2202      	movs	r2, #2
 8003692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2201      	movs	r2, #1
 800369c:	6839      	ldr	r1, [r7, #0]
 800369e:	4618      	mov	r0, r3
 80036a0:	f000 fc50 	bl	8003f44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a1e      	ldr	r2, [pc, #120]	@ (8003724 <HAL_TIM_PWM_Start+0x138>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d107      	bne.n	80036be <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a18      	ldr	r2, [pc, #96]	@ (8003724 <HAL_TIM_PWM_Start+0x138>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d00e      	beq.n	80036e6 <HAL_TIM_PWM_Start+0xfa>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036d0:	d009      	beq.n	80036e6 <HAL_TIM_PWM_Start+0xfa>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a14      	ldr	r2, [pc, #80]	@ (8003728 <HAL_TIM_PWM_Start+0x13c>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d004      	beq.n	80036e6 <HAL_TIM_PWM_Start+0xfa>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a12      	ldr	r2, [pc, #72]	@ (800372c <HAL_TIM_PWM_Start+0x140>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d111      	bne.n	800370a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f003 0307 	and.w	r3, r3, #7
 80036f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2b06      	cmp	r3, #6
 80036f6:	d010      	beq.n	800371a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f042 0201 	orr.w	r2, r2, #1
 8003706:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003708:	e007      	b.n	800371a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f042 0201 	orr.w	r2, r2, #1
 8003718:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	40012c00 	.word	0x40012c00
 8003728:	40000400 	.word	0x40000400
 800372c:	40000800 	.word	0x40000800

08003730 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b086      	sub	sp, #24
 8003734:	af00      	add	r7, sp, #0
 8003736:	60f8      	str	r0, [r7, #12]
 8003738:	60b9      	str	r1, [r7, #8]
 800373a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800373c:	2300      	movs	r3, #0
 800373e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003746:	2b01      	cmp	r3, #1
 8003748:	d101      	bne.n	800374e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800374a:	2302      	movs	r3, #2
 800374c:	e0ae      	b.n	80038ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2b0c      	cmp	r3, #12
 800375a:	f200 809f 	bhi.w	800389c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800375e:	a201      	add	r2, pc, #4	@ (adr r2, 8003764 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003764:	08003799 	.word	0x08003799
 8003768:	0800389d 	.word	0x0800389d
 800376c:	0800389d 	.word	0x0800389d
 8003770:	0800389d 	.word	0x0800389d
 8003774:	080037d9 	.word	0x080037d9
 8003778:	0800389d 	.word	0x0800389d
 800377c:	0800389d 	.word	0x0800389d
 8003780:	0800389d 	.word	0x0800389d
 8003784:	0800381b 	.word	0x0800381b
 8003788:	0800389d 	.word	0x0800389d
 800378c:	0800389d 	.word	0x0800389d
 8003790:	0800389d 	.word	0x0800389d
 8003794:	0800385b 	.word	0x0800385b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68b9      	ldr	r1, [r7, #8]
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 f9b2 	bl	8003b08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	699a      	ldr	r2, [r3, #24]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f042 0208 	orr.w	r2, r2, #8
 80037b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	699a      	ldr	r2, [r3, #24]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f022 0204 	bic.w	r2, r2, #4
 80037c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	6999      	ldr	r1, [r3, #24]
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	691a      	ldr	r2, [r3, #16]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	430a      	orrs	r2, r1
 80037d4:	619a      	str	r2, [r3, #24]
      break;
 80037d6:	e064      	b.n	80038a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68b9      	ldr	r1, [r7, #8]
 80037de:	4618      	mov	r0, r3
 80037e0:	f000 f9f8 	bl	8003bd4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	699a      	ldr	r2, [r3, #24]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	699a      	ldr	r2, [r3, #24]
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003802:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	6999      	ldr	r1, [r3, #24]
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	021a      	lsls	r2, r3, #8
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	619a      	str	r2, [r3, #24]
      break;
 8003818:	e043      	b.n	80038a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	68b9      	ldr	r1, [r7, #8]
 8003820:	4618      	mov	r0, r3
 8003822:	f000 fa41 	bl	8003ca8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	69da      	ldr	r2, [r3, #28]
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f042 0208 	orr.w	r2, r2, #8
 8003834:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	69da      	ldr	r2, [r3, #28]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0204 	bic.w	r2, r2, #4
 8003844:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	69d9      	ldr	r1, [r3, #28]
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	691a      	ldr	r2, [r3, #16]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	430a      	orrs	r2, r1
 8003856:	61da      	str	r2, [r3, #28]
      break;
 8003858:	e023      	b.n	80038a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68b9      	ldr	r1, [r7, #8]
 8003860:	4618      	mov	r0, r3
 8003862:	f000 fa8b 	bl	8003d7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	69da      	ldr	r2, [r3, #28]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003874:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	69da      	ldr	r2, [r3, #28]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003884:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	69d9      	ldr	r1, [r3, #28]
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	691b      	ldr	r3, [r3, #16]
 8003890:	021a      	lsls	r2, r3, #8
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	430a      	orrs	r2, r1
 8003898:	61da      	str	r2, [r3, #28]
      break;
 800389a:	e002      	b.n	80038a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	75fb      	strb	r3, [r7, #23]
      break;
 80038a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3718      	adds	r7, #24
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038be:	2300      	movs	r3, #0
 80038c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d101      	bne.n	80038d0 <HAL_TIM_ConfigClockSource+0x1c>
 80038cc:	2302      	movs	r3, #2
 80038ce:	e0b4      	b.n	8003a3a <HAL_TIM_ConfigClockSource+0x186>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2202      	movs	r2, #2
 80038dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80038ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80038f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	68ba      	ldr	r2, [r7, #8]
 80038fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003908:	d03e      	beq.n	8003988 <HAL_TIM_ConfigClockSource+0xd4>
 800390a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800390e:	f200 8087 	bhi.w	8003a20 <HAL_TIM_ConfigClockSource+0x16c>
 8003912:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003916:	f000 8086 	beq.w	8003a26 <HAL_TIM_ConfigClockSource+0x172>
 800391a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800391e:	d87f      	bhi.n	8003a20 <HAL_TIM_ConfigClockSource+0x16c>
 8003920:	2b70      	cmp	r3, #112	@ 0x70
 8003922:	d01a      	beq.n	800395a <HAL_TIM_ConfigClockSource+0xa6>
 8003924:	2b70      	cmp	r3, #112	@ 0x70
 8003926:	d87b      	bhi.n	8003a20 <HAL_TIM_ConfigClockSource+0x16c>
 8003928:	2b60      	cmp	r3, #96	@ 0x60
 800392a:	d050      	beq.n	80039ce <HAL_TIM_ConfigClockSource+0x11a>
 800392c:	2b60      	cmp	r3, #96	@ 0x60
 800392e:	d877      	bhi.n	8003a20 <HAL_TIM_ConfigClockSource+0x16c>
 8003930:	2b50      	cmp	r3, #80	@ 0x50
 8003932:	d03c      	beq.n	80039ae <HAL_TIM_ConfigClockSource+0xfa>
 8003934:	2b50      	cmp	r3, #80	@ 0x50
 8003936:	d873      	bhi.n	8003a20 <HAL_TIM_ConfigClockSource+0x16c>
 8003938:	2b40      	cmp	r3, #64	@ 0x40
 800393a:	d058      	beq.n	80039ee <HAL_TIM_ConfigClockSource+0x13a>
 800393c:	2b40      	cmp	r3, #64	@ 0x40
 800393e:	d86f      	bhi.n	8003a20 <HAL_TIM_ConfigClockSource+0x16c>
 8003940:	2b30      	cmp	r3, #48	@ 0x30
 8003942:	d064      	beq.n	8003a0e <HAL_TIM_ConfigClockSource+0x15a>
 8003944:	2b30      	cmp	r3, #48	@ 0x30
 8003946:	d86b      	bhi.n	8003a20 <HAL_TIM_ConfigClockSource+0x16c>
 8003948:	2b20      	cmp	r3, #32
 800394a:	d060      	beq.n	8003a0e <HAL_TIM_ConfigClockSource+0x15a>
 800394c:	2b20      	cmp	r3, #32
 800394e:	d867      	bhi.n	8003a20 <HAL_TIM_ConfigClockSource+0x16c>
 8003950:	2b00      	cmp	r3, #0
 8003952:	d05c      	beq.n	8003a0e <HAL_TIM_ConfigClockSource+0x15a>
 8003954:	2b10      	cmp	r3, #16
 8003956:	d05a      	beq.n	8003a0e <HAL_TIM_ConfigClockSource+0x15a>
 8003958:	e062      	b.n	8003a20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800396a:	f000 facc 	bl	8003f06 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800397c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	609a      	str	r2, [r3, #8]
      break;
 8003986:	e04f      	b.n	8003a28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003998:	f000 fab5 	bl	8003f06 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	689a      	ldr	r2, [r3, #8]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039aa:	609a      	str	r2, [r3, #8]
      break;
 80039ac:	e03c      	b.n	8003a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ba:	461a      	mov	r2, r3
 80039bc:	f000 fa2c 	bl	8003e18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2150      	movs	r1, #80	@ 0x50
 80039c6:	4618      	mov	r0, r3
 80039c8:	f000 fa83 	bl	8003ed2 <TIM_ITRx_SetConfig>
      break;
 80039cc:	e02c      	b.n	8003a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80039da:	461a      	mov	r2, r3
 80039dc:	f000 fa4a 	bl	8003e74 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2160      	movs	r1, #96	@ 0x60
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 fa73 	bl	8003ed2 <TIM_ITRx_SetConfig>
      break;
 80039ec:	e01c      	b.n	8003a28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80039fa:	461a      	mov	r2, r3
 80039fc:	f000 fa0c 	bl	8003e18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2140      	movs	r1, #64	@ 0x40
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 fa63 	bl	8003ed2 <TIM_ITRx_SetConfig>
      break;
 8003a0c:	e00c      	b.n	8003a28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4619      	mov	r1, r3
 8003a18:	4610      	mov	r0, r2
 8003a1a:	f000 fa5a 	bl	8003ed2 <TIM_ITRx_SetConfig>
      break;
 8003a1e:	e003      	b.n	8003a28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	73fb      	strb	r3, [r7, #15]
      break;
 8003a24:	e000      	b.n	8003a28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3710      	adds	r7, #16
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
	...

08003a44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	4a29      	ldr	r2, [pc, #164]	@ (8003afc <TIM_Base_SetConfig+0xb8>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d00b      	beq.n	8003a74 <TIM_Base_SetConfig+0x30>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a62:	d007      	beq.n	8003a74 <TIM_Base_SetConfig+0x30>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4a26      	ldr	r2, [pc, #152]	@ (8003b00 <TIM_Base_SetConfig+0xbc>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d003      	beq.n	8003a74 <TIM_Base_SetConfig+0x30>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	4a25      	ldr	r2, [pc, #148]	@ (8003b04 <TIM_Base_SetConfig+0xc0>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d108      	bne.n	8003a86 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a1c      	ldr	r2, [pc, #112]	@ (8003afc <TIM_Base_SetConfig+0xb8>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d00b      	beq.n	8003aa6 <TIM_Base_SetConfig+0x62>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a94:	d007      	beq.n	8003aa6 <TIM_Base_SetConfig+0x62>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a19      	ldr	r2, [pc, #100]	@ (8003b00 <TIM_Base_SetConfig+0xbc>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d003      	beq.n	8003aa6 <TIM_Base_SetConfig+0x62>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4a18      	ldr	r2, [pc, #96]	@ (8003b04 <TIM_Base_SetConfig+0xc0>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d108      	bne.n	8003ab8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	68fa      	ldr	r2, [r7, #12]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68fa      	ldr	r2, [r7, #12]
 8003aca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	689a      	ldr	r2, [r3, #8]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a07      	ldr	r2, [pc, #28]	@ (8003afc <TIM_Base_SetConfig+0xb8>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d103      	bne.n	8003aec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	691a      	ldr	r2, [r3, #16]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2201      	movs	r2, #1
 8003af0:	615a      	str	r2, [r3, #20]
}
 8003af2:	bf00      	nop
 8003af4:	3714      	adds	r7, #20
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bc80      	pop	{r7}
 8003afa:	4770      	bx	lr
 8003afc:	40012c00 	.word	0x40012c00
 8003b00:	40000400 	.word	0x40000400
 8003b04:	40000800 	.word	0x40000800

08003b08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b087      	sub	sp, #28
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	f023 0201 	bic.w	r2, r3, #1
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	699b      	ldr	r3, [r3, #24]
 8003b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f023 0303 	bic.w	r3, r3, #3
 8003b3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68fa      	ldr	r2, [r7, #12]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	f023 0302 	bic.w	r3, r3, #2
 8003b50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a1c      	ldr	r2, [pc, #112]	@ (8003bd0 <TIM_OC1_SetConfig+0xc8>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d10c      	bne.n	8003b7e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	f023 0308 	bic.w	r3, r3, #8
 8003b6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	697a      	ldr	r2, [r7, #20]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	f023 0304 	bic.w	r3, r3, #4
 8003b7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a13      	ldr	r2, [pc, #76]	@ (8003bd0 <TIM_OC1_SetConfig+0xc8>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d111      	bne.n	8003baa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685a      	ldr	r2, [r3, #4]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	697a      	ldr	r2, [r7, #20]
 8003bc2:	621a      	str	r2, [r3, #32]
}
 8003bc4:	bf00      	nop
 8003bc6:	371c      	adds	r7, #28
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bc80      	pop	{r7}
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	40012c00 	.word	0x40012c00

08003bd4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b087      	sub	sp, #28
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
 8003bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a1b      	ldr	r3, [r3, #32]
 8003be8:	f023 0210 	bic.w	r2, r3, #16
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	699b      	ldr	r3, [r3, #24]
 8003bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	021b      	lsls	r3, r3, #8
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	f023 0320 	bic.w	r3, r3, #32
 8003c1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	011b      	lsls	r3, r3, #4
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8003ca4 <TIM_OC2_SetConfig+0xd0>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d10d      	bne.n	8003c50 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c4e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a14      	ldr	r2, [pc, #80]	@ (8003ca4 <TIM_OC2_SetConfig+0xd0>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d113      	bne.n	8003c80 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	693a      	ldr	r2, [r7, #16]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	699b      	ldr	r3, [r3, #24]
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	693a      	ldr	r2, [r7, #16]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	693a      	ldr	r2, [r7, #16]
 8003c84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	68fa      	ldr	r2, [r7, #12]
 8003c8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685a      	ldr	r2, [r3, #4]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	697a      	ldr	r2, [r7, #20]
 8003c98:	621a      	str	r2, [r3, #32]
}
 8003c9a:	bf00      	nop
 8003c9c:	371c      	adds	r7, #28
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bc80      	pop	{r7}
 8003ca2:	4770      	bx	lr
 8003ca4:	40012c00 	.word	0x40012c00

08003ca8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b087      	sub	sp, #28
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	69db      	ldr	r3, [r3, #28]
 8003cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f023 0303 	bic.w	r3, r3, #3
 8003cde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003cea:	697b      	ldr	r3, [r7, #20]
 8003cec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003cf0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	021b      	lsls	r3, r3, #8
 8003cf8:	697a      	ldr	r2, [r7, #20]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a1d      	ldr	r2, [pc, #116]	@ (8003d78 <TIM_OC3_SetConfig+0xd0>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d10d      	bne.n	8003d22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003d0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	021b      	lsls	r3, r3, #8
 8003d14:	697a      	ldr	r2, [r7, #20]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003d20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a14      	ldr	r2, [pc, #80]	@ (8003d78 <TIM_OC3_SetConfig+0xd0>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d113      	bne.n	8003d52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003d30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	695b      	ldr	r3, [r3, #20]
 8003d3e:	011b      	lsls	r3, r3, #4
 8003d40:	693a      	ldr	r2, [r7, #16]
 8003d42:	4313      	orrs	r3, r2
 8003d44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	011b      	lsls	r3, r3, #4
 8003d4c:	693a      	ldr	r2, [r7, #16]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	685a      	ldr	r2, [r3, #4]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	697a      	ldr	r2, [r7, #20]
 8003d6a:	621a      	str	r2, [r3, #32]
}
 8003d6c:	bf00      	nop
 8003d6e:	371c      	adds	r7, #28
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bc80      	pop	{r7}
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	40012c00 	.word	0x40012c00

08003d7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b087      	sub	sp, #28
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a1b      	ldr	r3, [r3, #32]
 8003d8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6a1b      	ldr	r3, [r3, #32]
 8003d90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	69db      	ldr	r3, [r3, #28]
 8003da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003daa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003db2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	021b      	lsls	r3, r3, #8
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003dc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	031b      	lsls	r3, r3, #12
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	4313      	orrs	r3, r2
 8003dd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	4a0f      	ldr	r2, [pc, #60]	@ (8003e14 <TIM_OC4_SetConfig+0x98>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d109      	bne.n	8003df0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003de2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	019b      	lsls	r3, r3, #6
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	697a      	ldr	r2, [r7, #20]
 8003df4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	685a      	ldr	r2, [r3, #4]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	621a      	str	r2, [r3, #32]
}
 8003e0a:	bf00      	nop
 8003e0c:	371c      	adds	r7, #28
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bc80      	pop	{r7}
 8003e12:	4770      	bx	lr
 8003e14:	40012c00 	.word	0x40012c00

08003e18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b087      	sub	sp, #28
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	f023 0201 	bic.w	r2, r3, #1
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	699b      	ldr	r3, [r3, #24]
 8003e3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	011b      	lsls	r3, r3, #4
 8003e48:	693a      	ldr	r2, [r7, #16]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	f023 030a 	bic.w	r3, r3, #10
 8003e54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	621a      	str	r2, [r3, #32]
}
 8003e6a:	bf00      	nop
 8003e6c:	371c      	adds	r7, #28
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bc80      	pop	{r7}
 8003e72:	4770      	bx	lr

08003e74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b087      	sub	sp, #28
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6a1b      	ldr	r3, [r3, #32]
 8003e8a:	f023 0210 	bic.w	r2, r3, #16
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	031b      	lsls	r3, r3, #12
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003eb0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	011b      	lsls	r3, r3, #4
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	697a      	ldr	r2, [r7, #20]
 8003ec6:	621a      	str	r2, [r3, #32]
}
 8003ec8:	bf00      	nop
 8003eca:	371c      	adds	r7, #28
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bc80      	pop	{r7}
 8003ed0:	4770      	bx	lr

08003ed2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003ed2:	b480      	push	{r7}
 8003ed4:	b085      	sub	sp, #20
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
 8003eda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ee8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003eea:	683a      	ldr	r2, [r7, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	f043 0307 	orr.w	r3, r3, #7
 8003ef4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	68fa      	ldr	r2, [r7, #12]
 8003efa:	609a      	str	r2, [r3, #8]
}
 8003efc:	bf00      	nop
 8003efe:	3714      	adds	r7, #20
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bc80      	pop	{r7}
 8003f04:	4770      	bx	lr

08003f06 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f06:	b480      	push	{r7}
 8003f08:	b087      	sub	sp, #28
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	60f8      	str	r0, [r7, #12]
 8003f0e:	60b9      	str	r1, [r7, #8]
 8003f10:	607a      	str	r2, [r7, #4]
 8003f12:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f20:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	021a      	lsls	r2, r3, #8
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	697a      	ldr	r2, [r7, #20]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	697a      	ldr	r2, [r7, #20]
 8003f38:	609a      	str	r2, [r3, #8]
}
 8003f3a:	bf00      	nop
 8003f3c:	371c      	adds	r7, #28
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bc80      	pop	{r7}
 8003f42:	4770      	bx	lr

08003f44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b087      	sub	sp, #28
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f50:	68bb      	ldr	r3, [r7, #8]
 8003f52:	f003 031f 	and.w	r3, r3, #31
 8003f56:	2201      	movs	r2, #1
 8003f58:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6a1a      	ldr	r2, [r3, #32]
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	43db      	mvns	r3, r3
 8003f66:	401a      	ands	r2, r3
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6a1a      	ldr	r2, [r3, #32]
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	f003 031f 	and.w	r3, r3, #31
 8003f76:	6879      	ldr	r1, [r7, #4]
 8003f78:	fa01 f303 	lsl.w	r3, r1, r3
 8003f7c:	431a      	orrs	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	621a      	str	r2, [r3, #32]
}
 8003f82:	bf00      	nop
 8003f84:	371c      	adds	r7, #28
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bc80      	pop	{r7}
 8003f8a:	4770      	bx	lr

08003f8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d101      	bne.n	8003fa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	e046      	b.n	8004032 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2202      	movs	r2, #2
 8003fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	68fa      	ldr	r2, [r7, #12]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a16      	ldr	r2, [pc, #88]	@ (800403c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d00e      	beq.n	8004006 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ff0:	d009      	beq.n	8004006 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a12      	ldr	r2, [pc, #72]	@ (8004040 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d004      	beq.n	8004006 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a10      	ldr	r2, [pc, #64]	@ (8004044 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d10c      	bne.n	8004020 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800400c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	68ba      	ldr	r2, [r7, #8]
 8004014:	4313      	orrs	r3, r2
 8004016:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68ba      	ldr	r2, [r7, #8]
 800401e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004030:	2300      	movs	r3, #0
}
 8004032:	4618      	mov	r0, r3
 8004034:	3714      	adds	r7, #20
 8004036:	46bd      	mov	sp, r7
 8004038:	bc80      	pop	{r7}
 800403a:	4770      	bx	lr
 800403c:	40012c00 	.word	0x40012c00
 8004040:	40000400 	.word	0x40000400
 8004044:	40000800 	.word	0x40000800

08004048 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e042      	b.n	80040e0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004060:	b2db      	uxtb	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d106      	bne.n	8004074 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f7fd fa2a 	bl	80014c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2224      	movs	r2, #36	@ 0x24
 8004078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68da      	ldr	r2, [r3, #12]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800408a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 fcb5 	bl	80049fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	691a      	ldr	r2, [r3, #16]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80040a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695a      	ldr	r2, [r3, #20]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80040b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68da      	ldr	r2, [r3, #12]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2220      	movs	r2, #32
 80040cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2220      	movs	r2, #32
 80040d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80040de:	2300      	movs	r3, #0
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3708      	adds	r7, #8
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b085      	sub	sp, #20
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	60f8      	str	r0, [r7, #12]
 80040f0:	60b9      	str	r1, [r7, #8]
 80040f2:	4613      	mov	r3, r2
 80040f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b20      	cmp	r3, #32
 8004100:	d121      	bne.n	8004146 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d002      	beq.n	800410e <HAL_UART_Transmit_IT+0x26>
 8004108:	88fb      	ldrh	r3, [r7, #6]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d101      	bne.n	8004112 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e01a      	b.n	8004148 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	68ba      	ldr	r2, [r7, #8]
 8004116:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	88fa      	ldrh	r2, [r7, #6]
 800411c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	88fa      	ldrh	r2, [r7, #6]
 8004122:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2221      	movs	r2, #33	@ 0x21
 800412e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68da      	ldr	r2, [r3, #12]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004140:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004142:	2300      	movs	r3, #0
 8004144:	e000      	b.n	8004148 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004146:	2302      	movs	r3, #2
  }
}
 8004148:	4618      	mov	r0, r3
 800414a:	3714      	adds	r7, #20
 800414c:	46bd      	mov	sp, r7
 800414e:	bc80      	pop	{r7}
 8004150:	4770      	bx	lr
	...

08004154 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b0ba      	sub	sp, #232	@ 0xe8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	695b      	ldr	r3, [r3, #20]
 8004176:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800417a:	2300      	movs	r3, #0
 800417c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004180:	2300      	movs	r3, #0
 8004182:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004186:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800418a:	f003 030f 	and.w	r3, r3, #15
 800418e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004192:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10f      	bne.n	80041ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800419a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800419e:	f003 0320 	and.w	r3, r3, #32
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d009      	beq.n	80041ba <HAL_UART_IRQHandler+0x66>
 80041a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041aa:	f003 0320 	and.w	r3, r3, #32
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d003      	beq.n	80041ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 fb63 	bl	800487e <UART_Receive_IT>
      return;
 80041b8:	e25b      	b.n	8004672 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80041ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80041be:	2b00      	cmp	r3, #0
 80041c0:	f000 80de 	beq.w	8004380 <HAL_UART_IRQHandler+0x22c>
 80041c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041c8:	f003 0301 	and.w	r3, r3, #1
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d106      	bne.n	80041de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80041d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80041d8:	2b00      	cmp	r3, #0
 80041da:	f000 80d1 	beq.w	8004380 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80041de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041e2:	f003 0301 	and.w	r3, r3, #1
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00b      	beq.n	8004202 <HAL_UART_IRQHandler+0xae>
 80041ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d005      	beq.n	8004202 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fa:	f043 0201 	orr.w	r2, r3, #1
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004206:	f003 0304 	and.w	r3, r3, #4
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00b      	beq.n	8004226 <HAL_UART_IRQHandler+0xd2>
 800420e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d005      	beq.n	8004226 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800421e:	f043 0202 	orr.w	r2, r3, #2
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00b      	beq.n	800424a <HAL_UART_IRQHandler+0xf6>
 8004232:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	2b00      	cmp	r3, #0
 800423c:	d005      	beq.n	800424a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004242:	f043 0204 	orr.w	r2, r3, #4
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800424a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800424e:	f003 0308 	and.w	r3, r3, #8
 8004252:	2b00      	cmp	r3, #0
 8004254:	d011      	beq.n	800427a <HAL_UART_IRQHandler+0x126>
 8004256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800425a:	f003 0320 	and.w	r3, r3, #32
 800425e:	2b00      	cmp	r3, #0
 8004260:	d105      	bne.n	800426e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004262:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	2b00      	cmp	r3, #0
 800426c:	d005      	beq.n	800427a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004272:	f043 0208 	orr.w	r2, r3, #8
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800427e:	2b00      	cmp	r3, #0
 8004280:	f000 81f2 	beq.w	8004668 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004284:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004288:	f003 0320 	and.w	r3, r3, #32
 800428c:	2b00      	cmp	r3, #0
 800428e:	d008      	beq.n	80042a2 <HAL_UART_IRQHandler+0x14e>
 8004290:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004294:	f003 0320 	and.w	r3, r3, #32
 8004298:	2b00      	cmp	r3, #0
 800429a:	d002      	beq.n	80042a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 faee 	bl	800487e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	bf14      	ite	ne
 80042b0:	2301      	movne	r3, #1
 80042b2:	2300      	moveq	r3, #0
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042be:	f003 0308 	and.w	r3, r3, #8
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d103      	bne.n	80042ce <HAL_UART_IRQHandler+0x17a>
 80042c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d04f      	beq.n	800436e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 f9f8 	bl	80046c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	695b      	ldr	r3, [r3, #20]
 80042da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d041      	beq.n	8004366 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	3314      	adds	r3, #20
 80042e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042f0:	e853 3f00 	ldrex	r3, [r3]
 80042f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80042f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004300:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	3314      	adds	r3, #20
 800430a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800430e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004312:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004316:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800431a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800431e:	e841 2300 	strex	r3, r2, [r1]
 8004322:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004326:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1d9      	bne.n	80042e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004332:	2b00      	cmp	r3, #0
 8004334:	d013      	beq.n	800435e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800433a:	4a7e      	ldr	r2, [pc, #504]	@ (8004534 <HAL_UART_IRQHandler+0x3e0>)
 800433c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004342:	4618      	mov	r0, r3
 8004344:	f7fd fc04 	bl	8001b50 <HAL_DMA_Abort_IT>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	d016      	beq.n	800437c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004358:	4610      	mov	r0, r2
 800435a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800435c:	e00e      	b.n	800437c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 f99c 	bl	800469c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004364:	e00a      	b.n	800437c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f998 	bl	800469c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800436c:	e006      	b.n	800437c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f000 f994 	bl	800469c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800437a:	e175      	b.n	8004668 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800437c:	bf00      	nop
    return;
 800437e:	e173      	b.n	8004668 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004384:	2b01      	cmp	r3, #1
 8004386:	f040 814f 	bne.w	8004628 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800438a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800438e:	f003 0310 	and.w	r3, r3, #16
 8004392:	2b00      	cmp	r3, #0
 8004394:	f000 8148 	beq.w	8004628 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800439c:	f003 0310 	and.w	r3, r3, #16
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 8141 	beq.w	8004628 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043a6:	2300      	movs	r3, #0
 80043a8:	60bb      	str	r3, [r7, #8]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	60bb      	str	r3, [r7, #8]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	60bb      	str	r3, [r7, #8]
 80043ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	695b      	ldr	r3, [r3, #20]
 80043c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f000 80b6 	beq.w	8004538 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80043d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 8145 	beq.w	800466c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80043e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043ea:	429a      	cmp	r2, r3
 80043ec:	f080 813e 	bcs.w	800466c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80043f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	2b20      	cmp	r3, #32
 8004400:	f000 8088 	beq.w	8004514 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	330c      	adds	r3, #12
 800440a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800440e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004412:	e853 3f00 	ldrex	r3, [r3]
 8004416:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800441a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800441e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004422:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	330c      	adds	r3, #12
 800442c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004430:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004434:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004438:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800443c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004440:	e841 2300 	strex	r3, r2, [r1]
 8004444:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004448:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1d9      	bne.n	8004404 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	3314      	adds	r3, #20
 8004456:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004458:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800445a:	e853 3f00 	ldrex	r3, [r3]
 800445e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004460:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004462:	f023 0301 	bic.w	r3, r3, #1
 8004466:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	3314      	adds	r3, #20
 8004470:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004474:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004478:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800447c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004480:	e841 2300 	strex	r3, r2, [r1]
 8004484:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004486:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004488:	2b00      	cmp	r3, #0
 800448a:	d1e1      	bne.n	8004450 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	3314      	adds	r3, #20
 8004492:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004494:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004496:	e853 3f00 	ldrex	r3, [r3]
 800449a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800449c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800449e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3314      	adds	r3, #20
 80044ac:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80044b0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80044b2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80044b6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80044b8:	e841 2300 	strex	r3, r2, [r1]
 80044bc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80044be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1e3      	bne.n	800448c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2220      	movs	r2, #32
 80044c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	330c      	adds	r3, #12
 80044d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044dc:	e853 3f00 	ldrex	r3, [r3]
 80044e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044e4:	f023 0310 	bic.w	r3, r3, #16
 80044e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	330c      	adds	r3, #12
 80044f2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80044f6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80044f8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80044fc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80044fe:	e841 2300 	strex	r3, r2, [r1]
 8004502:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004504:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004506:	2b00      	cmp	r3, #0
 8004508:	d1e3      	bne.n	80044d2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800450e:	4618      	mov	r0, r3
 8004510:	f7fd fae3 	bl	8001ada <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2202      	movs	r2, #2
 8004518:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004522:	b29b      	uxth	r3, r3
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	b29b      	uxth	r3, r3
 8004528:	4619      	mov	r1, r3
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f8bf 	bl	80046ae <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004530:	e09c      	b.n	800466c <HAL_UART_IRQHandler+0x518>
 8004532:	bf00      	nop
 8004534:	08004789 	.word	0x08004789
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004540:	b29b      	uxth	r3, r3
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800454c:	b29b      	uxth	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	f000 808e 	beq.w	8004670 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004554:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004558:	2b00      	cmp	r3, #0
 800455a:	f000 8089 	beq.w	8004670 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	330c      	adds	r3, #12
 8004564:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004568:	e853 3f00 	ldrex	r3, [r3]
 800456c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800456e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004570:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004574:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	330c      	adds	r3, #12
 800457e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004582:	647a      	str	r2, [r7, #68]	@ 0x44
 8004584:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004586:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004588:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800458a:	e841 2300 	strex	r3, r2, [r1]
 800458e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004590:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004592:	2b00      	cmp	r3, #0
 8004594:	d1e3      	bne.n	800455e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	3314      	adds	r3, #20
 800459c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800459e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a0:	e853 3f00 	ldrex	r3, [r3]
 80045a4:	623b      	str	r3, [r7, #32]
   return(result);
 80045a6:	6a3b      	ldr	r3, [r7, #32]
 80045a8:	f023 0301 	bic.w	r3, r3, #1
 80045ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	3314      	adds	r3, #20
 80045b6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80045ba:	633a      	str	r2, [r7, #48]	@ 0x30
 80045bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045be:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045c2:	e841 2300 	strex	r3, r2, [r1]
 80045c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80045c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1e3      	bne.n	8004596 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2220      	movs	r2, #32
 80045d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	330c      	adds	r3, #12
 80045e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	e853 3f00 	ldrex	r3, [r3]
 80045ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f023 0310 	bic.w	r3, r3, #16
 80045f2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	330c      	adds	r3, #12
 80045fc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004600:	61fa      	str	r2, [r7, #28]
 8004602:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004604:	69b9      	ldr	r1, [r7, #24]
 8004606:	69fa      	ldr	r2, [r7, #28]
 8004608:	e841 2300 	strex	r3, r2, [r1]
 800460c:	617b      	str	r3, [r7, #20]
   return(result);
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d1e3      	bne.n	80045dc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800461a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800461e:	4619      	mov	r1, r3
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f000 f844 	bl	80046ae <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004626:	e023      	b.n	8004670 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800462c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004630:	2b00      	cmp	r3, #0
 8004632:	d009      	beq.n	8004648 <HAL_UART_IRQHandler+0x4f4>
 8004634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004638:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800463c:	2b00      	cmp	r3, #0
 800463e:	d003      	beq.n	8004648 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f000 f8b5 	bl	80047b0 <UART_Transmit_IT>
    return;
 8004646:	e014      	b.n	8004672 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800464c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00e      	beq.n	8004672 <HAL_UART_IRQHandler+0x51e>
 8004654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800465c:	2b00      	cmp	r3, #0
 800465e:	d008      	beq.n	8004672 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004660:	6878      	ldr	r0, [r7, #4]
 8004662:	f000 f8f4 	bl	800484e <UART_EndTransmit_IT>
    return;
 8004666:	e004      	b.n	8004672 <HAL_UART_IRQHandler+0x51e>
    return;
 8004668:	bf00      	nop
 800466a:	e002      	b.n	8004672 <HAL_UART_IRQHandler+0x51e>
      return;
 800466c:	bf00      	nop
 800466e:	e000      	b.n	8004672 <HAL_UART_IRQHandler+0x51e>
      return;
 8004670:	bf00      	nop
  }
}
 8004672:	37e8      	adds	r7, #232	@ 0xe8
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	bc80      	pop	{r7}
 8004688:	4770      	bx	lr

0800468a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800468a:	b480      	push	{r7}
 800468c:	b083      	sub	sp, #12
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	bc80      	pop	{r7}
 800469a:	4770      	bx	lr

0800469c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80046a4:	bf00      	nop
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bc80      	pop	{r7}
 80046ac:	4770      	bx	lr

080046ae <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80046ae:	b480      	push	{r7}
 80046b0:	b083      	sub	sp, #12
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
 80046b6:	460b      	mov	r3, r1
 80046b8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80046ba:	bf00      	nop
 80046bc:	370c      	adds	r7, #12
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr

080046c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b095      	sub	sp, #84	@ 0x54
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	330c      	adds	r3, #12
 80046d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046d6:	e853 3f00 	ldrex	r3, [r3]
 80046da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80046dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	330c      	adds	r3, #12
 80046ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80046ec:	643a      	str	r2, [r7, #64]	@ 0x40
 80046ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046f4:	e841 2300 	strex	r3, r2, [r1]
 80046f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1e5      	bne.n	80046cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	3314      	adds	r3, #20
 8004706:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004708:	6a3b      	ldr	r3, [r7, #32]
 800470a:	e853 3f00 	ldrex	r3, [r3]
 800470e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	f023 0301 	bic.w	r3, r3, #1
 8004716:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	3314      	adds	r3, #20
 800471e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004720:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004722:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004724:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004726:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004728:	e841 2300 	strex	r3, r2, [r1]
 800472c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800472e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004730:	2b00      	cmp	r3, #0
 8004732:	d1e5      	bne.n	8004700 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004738:	2b01      	cmp	r3, #1
 800473a:	d119      	bne.n	8004770 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	330c      	adds	r3, #12
 8004742:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	e853 3f00 	ldrex	r3, [r3]
 800474a:	60bb      	str	r3, [r7, #8]
   return(result);
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	f023 0310 	bic.w	r3, r3, #16
 8004752:	647b      	str	r3, [r7, #68]	@ 0x44
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	330c      	adds	r3, #12
 800475a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800475c:	61ba      	str	r2, [r7, #24]
 800475e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004760:	6979      	ldr	r1, [r7, #20]
 8004762:	69ba      	ldr	r2, [r7, #24]
 8004764:	e841 2300 	strex	r3, r2, [r1]
 8004768:	613b      	str	r3, [r7, #16]
   return(result);
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d1e5      	bne.n	800473c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2220      	movs	r2, #32
 8004774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800477e:	bf00      	nop
 8004780:	3754      	adds	r7, #84	@ 0x54
 8004782:	46bd      	mov	sp, r7
 8004784:	bc80      	pop	{r7}
 8004786:	4770      	bx	lr

08004788 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004794:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047a2:	68f8      	ldr	r0, [r7, #12]
 80047a4:	f7ff ff7a 	bl	800469c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80047a8:	bf00      	nop
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	2b21      	cmp	r3, #33	@ 0x21
 80047c2:	d13e      	bne.n	8004842 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047cc:	d114      	bne.n	80047f8 <UART_Transmit_IT+0x48>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d110      	bne.n	80047f8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	881b      	ldrh	r3, [r3, #0]
 80047e0:	461a      	mov	r2, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047ea:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6a1b      	ldr	r3, [r3, #32]
 80047f0:	1c9a      	adds	r2, r3, #2
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	621a      	str	r2, [r3, #32]
 80047f6:	e008      	b.n	800480a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	1c59      	adds	r1, r3, #1
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	6211      	str	r1, [r2, #32]
 8004802:	781a      	ldrb	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800480e:	b29b      	uxth	r3, r3
 8004810:	3b01      	subs	r3, #1
 8004812:	b29b      	uxth	r3, r3
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	4619      	mov	r1, r3
 8004818:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800481a:	2b00      	cmp	r3, #0
 800481c:	d10f      	bne.n	800483e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	68da      	ldr	r2, [r3, #12]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800482c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68da      	ldr	r2, [r3, #12]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800483c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800483e:	2300      	movs	r3, #0
 8004840:	e000      	b.n	8004844 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004842:	2302      	movs	r3, #2
  }
}
 8004844:	4618      	mov	r0, r3
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	bc80      	pop	{r7}
 800484c:	4770      	bx	lr

0800484e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800484e:	b580      	push	{r7, lr}
 8004850:	b082      	sub	sp, #8
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68da      	ldr	r2, [r3, #12]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004864:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2220      	movs	r2, #32
 800486a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f7ff ff02 	bl	8004678 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3708      	adds	r7, #8
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}

0800487e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800487e:	b580      	push	{r7, lr}
 8004880:	b08c      	sub	sp, #48	@ 0x30
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b22      	cmp	r3, #34	@ 0x22
 8004890:	f040 80ae 	bne.w	80049f0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800489c:	d117      	bne.n	80048ce <UART_Receive_IT+0x50>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	691b      	ldr	r3, [r3, #16]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d113      	bne.n	80048ce <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80048a6:	2300      	movs	r3, #0
 80048a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048bc:	b29a      	uxth	r2, r3
 80048be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048c0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048c6:	1c9a      	adds	r2, r3, #2
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	629a      	str	r2, [r3, #40]	@ 0x28
 80048cc:	e026      	b.n	800491c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80048d4:	2300      	movs	r3, #0
 80048d6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048e0:	d007      	beq.n	80048f2 <UART_Receive_IT+0x74>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d10a      	bne.n	8004900 <UART_Receive_IT+0x82>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d106      	bne.n	8004900 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	b2da      	uxtb	r2, r3
 80048fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048fc:	701a      	strb	r2, [r3, #0]
 80048fe:	e008      	b.n	8004912 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	b2db      	uxtb	r3, r3
 8004908:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800490c:	b2da      	uxtb	r2, r3
 800490e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004910:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004916:	1c5a      	adds	r2, r3, #1
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004920:	b29b      	uxth	r3, r3
 8004922:	3b01      	subs	r3, #1
 8004924:	b29b      	uxth	r3, r3
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	4619      	mov	r1, r3
 800492a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800492c:	2b00      	cmp	r3, #0
 800492e:	d15d      	bne.n	80049ec <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68da      	ldr	r2, [r3, #12]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f022 0220 	bic.w	r2, r2, #32
 800493e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	68da      	ldr	r2, [r3, #12]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800494e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	695a      	ldr	r2, [r3, #20]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f022 0201 	bic.w	r2, r2, #1
 800495e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2220      	movs	r2, #32
 8004964:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004972:	2b01      	cmp	r3, #1
 8004974:	d135      	bne.n	80049e2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	330c      	adds	r3, #12
 8004982:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	e853 3f00 	ldrex	r3, [r3]
 800498a:	613b      	str	r3, [r7, #16]
   return(result);
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	f023 0310 	bic.w	r3, r3, #16
 8004992:	627b      	str	r3, [r7, #36]	@ 0x24
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	330c      	adds	r3, #12
 800499a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800499c:	623a      	str	r2, [r7, #32]
 800499e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a0:	69f9      	ldr	r1, [r7, #28]
 80049a2:	6a3a      	ldr	r2, [r7, #32]
 80049a4:	e841 2300 	strex	r3, r2, [r1]
 80049a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80049aa:	69bb      	ldr	r3, [r7, #24]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1e5      	bne.n	800497c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0310 	and.w	r3, r3, #16
 80049ba:	2b10      	cmp	r3, #16
 80049bc:	d10a      	bne.n	80049d4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049be:	2300      	movs	r3, #0
 80049c0:	60fb      	str	r3, [r7, #12]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	60fb      	str	r3, [r7, #12]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	60fb      	str	r3, [r7, #12]
 80049d2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80049d8:	4619      	mov	r1, r3
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7ff fe67 	bl	80046ae <HAL_UARTEx_RxEventCallback>
 80049e0:	e002      	b.n	80049e8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	f7ff fe51 	bl	800468a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80049e8:	2300      	movs	r3, #0
 80049ea:	e002      	b.n	80049f2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80049ec:	2300      	movs	r3, #0
 80049ee:	e000      	b.n	80049f2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80049f0:	2302      	movs	r3, #2
  }
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3730      	adds	r7, #48	@ 0x30
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68da      	ldr	r2, [r3, #12]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	430a      	orrs	r2, r1
 8004a18:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	689a      	ldr	r2, [r3, #8]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	431a      	orrs	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	695b      	ldr	r3, [r3, #20]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68db      	ldr	r3, [r3, #12]
 8004a32:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004a36:	f023 030c 	bic.w	r3, r3, #12
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	6812      	ldr	r2, [r2, #0]
 8004a3e:	68b9      	ldr	r1, [r7, #8]
 8004a40:	430b      	orrs	r3, r1
 8004a42:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	695b      	ldr	r3, [r3, #20]
 8004a4a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	699a      	ldr	r2, [r3, #24]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a2c      	ldr	r2, [pc, #176]	@ (8004b10 <UART_SetConfig+0x114>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d103      	bne.n	8004a6c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a64:	f7fe fce8 	bl	8003438 <HAL_RCC_GetPCLK2Freq>
 8004a68:	60f8      	str	r0, [r7, #12]
 8004a6a:	e002      	b.n	8004a72 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a6c:	f7fe fcd0 	bl	8003410 <HAL_RCC_GetPCLK1Freq>
 8004a70:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	4613      	mov	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	009a      	lsls	r2, r3, #2
 8004a7c:	441a      	add	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a88:	4a22      	ldr	r2, [pc, #136]	@ (8004b14 <UART_SetConfig+0x118>)
 8004a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a8e:	095b      	lsrs	r3, r3, #5
 8004a90:	0119      	lsls	r1, r3, #4
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	4613      	mov	r3, r2
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	4413      	add	r3, r2
 8004a9a:	009a      	lsls	r2, r3, #2
 8004a9c:	441a      	add	r2, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8004b14 <UART_SetConfig+0x118>)
 8004aaa:	fba3 0302 	umull	r0, r3, r3, r2
 8004aae:	095b      	lsrs	r3, r3, #5
 8004ab0:	2064      	movs	r0, #100	@ 0x64
 8004ab2:	fb00 f303 	mul.w	r3, r0, r3
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	011b      	lsls	r3, r3, #4
 8004aba:	3332      	adds	r3, #50	@ 0x32
 8004abc:	4a15      	ldr	r2, [pc, #84]	@ (8004b14 <UART_SetConfig+0x118>)
 8004abe:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac2:	095b      	lsrs	r3, r3, #5
 8004ac4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ac8:	4419      	add	r1, r3
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	4613      	mov	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	4413      	add	r3, r2
 8004ad2:	009a      	lsls	r2, r3, #2
 8004ad4:	441a      	add	r2, r3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8004b14 <UART_SetConfig+0x118>)
 8004ae2:	fba3 0302 	umull	r0, r3, r3, r2
 8004ae6:	095b      	lsrs	r3, r3, #5
 8004ae8:	2064      	movs	r0, #100	@ 0x64
 8004aea:	fb00 f303 	mul.w	r3, r0, r3
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	011b      	lsls	r3, r3, #4
 8004af2:	3332      	adds	r3, #50	@ 0x32
 8004af4:	4a07      	ldr	r2, [pc, #28]	@ (8004b14 <UART_SetConfig+0x118>)
 8004af6:	fba2 2303 	umull	r2, r3, r2, r3
 8004afa:	095b      	lsrs	r3, r3, #5
 8004afc:	f003 020f 	and.w	r2, r3, #15
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	440a      	add	r2, r1
 8004b06:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004b08:	bf00      	nop
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	40013800 	.word	0x40013800
 8004b14:	51eb851f 	.word	0x51eb851f

08004b18 <__cvt>:
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b1e:	461d      	mov	r5, r3
 8004b20:	bfbb      	ittet	lt
 8004b22:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004b26:	461d      	movlt	r5, r3
 8004b28:	2300      	movge	r3, #0
 8004b2a:	232d      	movlt	r3, #45	@ 0x2d
 8004b2c:	b088      	sub	sp, #32
 8004b2e:	4614      	mov	r4, r2
 8004b30:	bfb8      	it	lt
 8004b32:	4614      	movlt	r4, r2
 8004b34:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004b36:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004b38:	7013      	strb	r3, [r2, #0]
 8004b3a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004b3c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004b40:	f023 0820 	bic.w	r8, r3, #32
 8004b44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004b48:	d005      	beq.n	8004b56 <__cvt+0x3e>
 8004b4a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004b4e:	d100      	bne.n	8004b52 <__cvt+0x3a>
 8004b50:	3601      	adds	r6, #1
 8004b52:	2302      	movs	r3, #2
 8004b54:	e000      	b.n	8004b58 <__cvt+0x40>
 8004b56:	2303      	movs	r3, #3
 8004b58:	aa07      	add	r2, sp, #28
 8004b5a:	9204      	str	r2, [sp, #16]
 8004b5c:	aa06      	add	r2, sp, #24
 8004b5e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004b62:	e9cd 3600 	strd	r3, r6, [sp]
 8004b66:	4622      	mov	r2, r4
 8004b68:	462b      	mov	r3, r5
 8004b6a:	f001 f881 	bl	8005c70 <_dtoa_r>
 8004b6e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004b72:	4607      	mov	r7, r0
 8004b74:	d119      	bne.n	8004baa <__cvt+0x92>
 8004b76:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004b78:	07db      	lsls	r3, r3, #31
 8004b7a:	d50e      	bpl.n	8004b9a <__cvt+0x82>
 8004b7c:	eb00 0906 	add.w	r9, r0, r6
 8004b80:	2200      	movs	r2, #0
 8004b82:	2300      	movs	r3, #0
 8004b84:	4620      	mov	r0, r4
 8004b86:	4629      	mov	r1, r5
 8004b88:	f7fb ff0e 	bl	80009a8 <__aeabi_dcmpeq>
 8004b8c:	b108      	cbz	r0, 8004b92 <__cvt+0x7a>
 8004b8e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004b92:	2230      	movs	r2, #48	@ 0x30
 8004b94:	9b07      	ldr	r3, [sp, #28]
 8004b96:	454b      	cmp	r3, r9
 8004b98:	d31e      	bcc.n	8004bd8 <__cvt+0xc0>
 8004b9a:	4638      	mov	r0, r7
 8004b9c:	9b07      	ldr	r3, [sp, #28]
 8004b9e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004ba0:	1bdb      	subs	r3, r3, r7
 8004ba2:	6013      	str	r3, [r2, #0]
 8004ba4:	b008      	add	sp, #32
 8004ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004baa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004bae:	eb00 0906 	add.w	r9, r0, r6
 8004bb2:	d1e5      	bne.n	8004b80 <__cvt+0x68>
 8004bb4:	7803      	ldrb	r3, [r0, #0]
 8004bb6:	2b30      	cmp	r3, #48	@ 0x30
 8004bb8:	d10a      	bne.n	8004bd0 <__cvt+0xb8>
 8004bba:	2200      	movs	r2, #0
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	4620      	mov	r0, r4
 8004bc0:	4629      	mov	r1, r5
 8004bc2:	f7fb fef1 	bl	80009a8 <__aeabi_dcmpeq>
 8004bc6:	b918      	cbnz	r0, 8004bd0 <__cvt+0xb8>
 8004bc8:	f1c6 0601 	rsb	r6, r6, #1
 8004bcc:	f8ca 6000 	str.w	r6, [sl]
 8004bd0:	f8da 3000 	ldr.w	r3, [sl]
 8004bd4:	4499      	add	r9, r3
 8004bd6:	e7d3      	b.n	8004b80 <__cvt+0x68>
 8004bd8:	1c59      	adds	r1, r3, #1
 8004bda:	9107      	str	r1, [sp, #28]
 8004bdc:	701a      	strb	r2, [r3, #0]
 8004bde:	e7d9      	b.n	8004b94 <__cvt+0x7c>

08004be0 <__exponent>:
 8004be0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004be2:	2900      	cmp	r1, #0
 8004be4:	bfb6      	itet	lt
 8004be6:	232d      	movlt	r3, #45	@ 0x2d
 8004be8:	232b      	movge	r3, #43	@ 0x2b
 8004bea:	4249      	neglt	r1, r1
 8004bec:	2909      	cmp	r1, #9
 8004bee:	7002      	strb	r2, [r0, #0]
 8004bf0:	7043      	strb	r3, [r0, #1]
 8004bf2:	dd29      	ble.n	8004c48 <__exponent+0x68>
 8004bf4:	f10d 0307 	add.w	r3, sp, #7
 8004bf8:	461d      	mov	r5, r3
 8004bfa:	270a      	movs	r7, #10
 8004bfc:	fbb1 f6f7 	udiv	r6, r1, r7
 8004c00:	461a      	mov	r2, r3
 8004c02:	fb07 1416 	mls	r4, r7, r6, r1
 8004c06:	3430      	adds	r4, #48	@ 0x30
 8004c08:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004c0c:	460c      	mov	r4, r1
 8004c0e:	2c63      	cmp	r4, #99	@ 0x63
 8004c10:	4631      	mov	r1, r6
 8004c12:	f103 33ff 	add.w	r3, r3, #4294967295
 8004c16:	dcf1      	bgt.n	8004bfc <__exponent+0x1c>
 8004c18:	3130      	adds	r1, #48	@ 0x30
 8004c1a:	1e94      	subs	r4, r2, #2
 8004c1c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004c20:	4623      	mov	r3, r4
 8004c22:	1c41      	adds	r1, r0, #1
 8004c24:	42ab      	cmp	r3, r5
 8004c26:	d30a      	bcc.n	8004c3e <__exponent+0x5e>
 8004c28:	f10d 0309 	add.w	r3, sp, #9
 8004c2c:	1a9b      	subs	r3, r3, r2
 8004c2e:	42ac      	cmp	r4, r5
 8004c30:	bf88      	it	hi
 8004c32:	2300      	movhi	r3, #0
 8004c34:	3302      	adds	r3, #2
 8004c36:	4403      	add	r3, r0
 8004c38:	1a18      	subs	r0, r3, r0
 8004c3a:	b003      	add	sp, #12
 8004c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c3e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004c42:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004c46:	e7ed      	b.n	8004c24 <__exponent+0x44>
 8004c48:	2330      	movs	r3, #48	@ 0x30
 8004c4a:	3130      	adds	r1, #48	@ 0x30
 8004c4c:	7083      	strb	r3, [r0, #2]
 8004c4e:	70c1      	strb	r1, [r0, #3]
 8004c50:	1d03      	adds	r3, r0, #4
 8004c52:	e7f1      	b.n	8004c38 <__exponent+0x58>

08004c54 <_printf_float>:
 8004c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c58:	b091      	sub	sp, #68	@ 0x44
 8004c5a:	460c      	mov	r4, r1
 8004c5c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004c60:	4616      	mov	r6, r2
 8004c62:	461f      	mov	r7, r3
 8004c64:	4605      	mov	r5, r0
 8004c66:	f000 fef1 	bl	8005a4c <_localeconv_r>
 8004c6a:	6803      	ldr	r3, [r0, #0]
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	9308      	str	r3, [sp, #32]
 8004c70:	f7fb fa6e 	bl	8000150 <strlen>
 8004c74:	2300      	movs	r3, #0
 8004c76:	930e      	str	r3, [sp, #56]	@ 0x38
 8004c78:	f8d8 3000 	ldr.w	r3, [r8]
 8004c7c:	9009      	str	r0, [sp, #36]	@ 0x24
 8004c7e:	3307      	adds	r3, #7
 8004c80:	f023 0307 	bic.w	r3, r3, #7
 8004c84:	f103 0208 	add.w	r2, r3, #8
 8004c88:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004c8c:	f8d4 b000 	ldr.w	fp, [r4]
 8004c90:	f8c8 2000 	str.w	r2, [r8]
 8004c94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004c98:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004c9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004c9e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ca6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004caa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004cae:	4b9c      	ldr	r3, [pc, #624]	@ (8004f20 <_printf_float+0x2cc>)
 8004cb0:	f7fb feac 	bl	8000a0c <__aeabi_dcmpun>
 8004cb4:	bb70      	cbnz	r0, 8004d14 <_printf_float+0xc0>
 8004cb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004cba:	f04f 32ff 	mov.w	r2, #4294967295
 8004cbe:	4b98      	ldr	r3, [pc, #608]	@ (8004f20 <_printf_float+0x2cc>)
 8004cc0:	f7fb fe86 	bl	80009d0 <__aeabi_dcmple>
 8004cc4:	bb30      	cbnz	r0, 8004d14 <_printf_float+0xc0>
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	2300      	movs	r3, #0
 8004cca:	4640      	mov	r0, r8
 8004ccc:	4649      	mov	r1, r9
 8004cce:	f7fb fe75 	bl	80009bc <__aeabi_dcmplt>
 8004cd2:	b110      	cbz	r0, 8004cda <_printf_float+0x86>
 8004cd4:	232d      	movs	r3, #45	@ 0x2d
 8004cd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cda:	4a92      	ldr	r2, [pc, #584]	@ (8004f24 <_printf_float+0x2d0>)
 8004cdc:	4b92      	ldr	r3, [pc, #584]	@ (8004f28 <_printf_float+0x2d4>)
 8004cde:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004ce2:	bf94      	ite	ls
 8004ce4:	4690      	movls	r8, r2
 8004ce6:	4698      	movhi	r8, r3
 8004ce8:	2303      	movs	r3, #3
 8004cea:	f04f 0900 	mov.w	r9, #0
 8004cee:	6123      	str	r3, [r4, #16]
 8004cf0:	f02b 0304 	bic.w	r3, fp, #4
 8004cf4:	6023      	str	r3, [r4, #0]
 8004cf6:	4633      	mov	r3, r6
 8004cf8:	4621      	mov	r1, r4
 8004cfa:	4628      	mov	r0, r5
 8004cfc:	9700      	str	r7, [sp, #0]
 8004cfe:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004d00:	f000 f9d4 	bl	80050ac <_printf_common>
 8004d04:	3001      	adds	r0, #1
 8004d06:	f040 8090 	bne.w	8004e2a <_printf_float+0x1d6>
 8004d0a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d0e:	b011      	add	sp, #68	@ 0x44
 8004d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d14:	4642      	mov	r2, r8
 8004d16:	464b      	mov	r3, r9
 8004d18:	4640      	mov	r0, r8
 8004d1a:	4649      	mov	r1, r9
 8004d1c:	f7fb fe76 	bl	8000a0c <__aeabi_dcmpun>
 8004d20:	b148      	cbz	r0, 8004d36 <_printf_float+0xe2>
 8004d22:	464b      	mov	r3, r9
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	bfb8      	it	lt
 8004d28:	232d      	movlt	r3, #45	@ 0x2d
 8004d2a:	4a80      	ldr	r2, [pc, #512]	@ (8004f2c <_printf_float+0x2d8>)
 8004d2c:	bfb8      	it	lt
 8004d2e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004d32:	4b7f      	ldr	r3, [pc, #508]	@ (8004f30 <_printf_float+0x2dc>)
 8004d34:	e7d3      	b.n	8004cde <_printf_float+0x8a>
 8004d36:	6863      	ldr	r3, [r4, #4]
 8004d38:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004d3c:	1c5a      	adds	r2, r3, #1
 8004d3e:	d13f      	bne.n	8004dc0 <_printf_float+0x16c>
 8004d40:	2306      	movs	r3, #6
 8004d42:	6063      	str	r3, [r4, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004d4a:	6023      	str	r3, [r4, #0]
 8004d4c:	9206      	str	r2, [sp, #24]
 8004d4e:	aa0e      	add	r2, sp, #56	@ 0x38
 8004d50:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004d54:	aa0d      	add	r2, sp, #52	@ 0x34
 8004d56:	9203      	str	r2, [sp, #12]
 8004d58:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004d5c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004d60:	6863      	ldr	r3, [r4, #4]
 8004d62:	4642      	mov	r2, r8
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	4628      	mov	r0, r5
 8004d68:	464b      	mov	r3, r9
 8004d6a:	910a      	str	r1, [sp, #40]	@ 0x28
 8004d6c:	f7ff fed4 	bl	8004b18 <__cvt>
 8004d70:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004d72:	4680      	mov	r8, r0
 8004d74:	2947      	cmp	r1, #71	@ 0x47
 8004d76:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004d78:	d128      	bne.n	8004dcc <_printf_float+0x178>
 8004d7a:	1cc8      	adds	r0, r1, #3
 8004d7c:	db02      	blt.n	8004d84 <_printf_float+0x130>
 8004d7e:	6863      	ldr	r3, [r4, #4]
 8004d80:	4299      	cmp	r1, r3
 8004d82:	dd40      	ble.n	8004e06 <_printf_float+0x1b2>
 8004d84:	f1aa 0a02 	sub.w	sl, sl, #2
 8004d88:	fa5f fa8a 	uxtb.w	sl, sl
 8004d8c:	4652      	mov	r2, sl
 8004d8e:	3901      	subs	r1, #1
 8004d90:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004d94:	910d      	str	r1, [sp, #52]	@ 0x34
 8004d96:	f7ff ff23 	bl	8004be0 <__exponent>
 8004d9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004d9c:	4681      	mov	r9, r0
 8004d9e:	1813      	adds	r3, r2, r0
 8004da0:	2a01      	cmp	r2, #1
 8004da2:	6123      	str	r3, [r4, #16]
 8004da4:	dc02      	bgt.n	8004dac <_printf_float+0x158>
 8004da6:	6822      	ldr	r2, [r4, #0]
 8004da8:	07d2      	lsls	r2, r2, #31
 8004daa:	d501      	bpl.n	8004db0 <_printf_float+0x15c>
 8004dac:	3301      	adds	r3, #1
 8004dae:	6123      	str	r3, [r4, #16]
 8004db0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d09e      	beq.n	8004cf6 <_printf_float+0xa2>
 8004db8:	232d      	movs	r3, #45	@ 0x2d
 8004dba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004dbe:	e79a      	b.n	8004cf6 <_printf_float+0xa2>
 8004dc0:	2947      	cmp	r1, #71	@ 0x47
 8004dc2:	d1bf      	bne.n	8004d44 <_printf_float+0xf0>
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d1bd      	bne.n	8004d44 <_printf_float+0xf0>
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e7ba      	b.n	8004d42 <_printf_float+0xee>
 8004dcc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004dd0:	d9dc      	bls.n	8004d8c <_printf_float+0x138>
 8004dd2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004dd6:	d118      	bne.n	8004e0a <_printf_float+0x1b6>
 8004dd8:	2900      	cmp	r1, #0
 8004dda:	6863      	ldr	r3, [r4, #4]
 8004ddc:	dd0b      	ble.n	8004df6 <_printf_float+0x1a2>
 8004dde:	6121      	str	r1, [r4, #16]
 8004de0:	b913      	cbnz	r3, 8004de8 <_printf_float+0x194>
 8004de2:	6822      	ldr	r2, [r4, #0]
 8004de4:	07d0      	lsls	r0, r2, #31
 8004de6:	d502      	bpl.n	8004dee <_printf_float+0x19a>
 8004de8:	3301      	adds	r3, #1
 8004dea:	440b      	add	r3, r1
 8004dec:	6123      	str	r3, [r4, #16]
 8004dee:	f04f 0900 	mov.w	r9, #0
 8004df2:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004df4:	e7dc      	b.n	8004db0 <_printf_float+0x15c>
 8004df6:	b913      	cbnz	r3, 8004dfe <_printf_float+0x1aa>
 8004df8:	6822      	ldr	r2, [r4, #0]
 8004dfa:	07d2      	lsls	r2, r2, #31
 8004dfc:	d501      	bpl.n	8004e02 <_printf_float+0x1ae>
 8004dfe:	3302      	adds	r3, #2
 8004e00:	e7f4      	b.n	8004dec <_printf_float+0x198>
 8004e02:	2301      	movs	r3, #1
 8004e04:	e7f2      	b.n	8004dec <_printf_float+0x198>
 8004e06:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004e0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e0c:	4299      	cmp	r1, r3
 8004e0e:	db05      	blt.n	8004e1c <_printf_float+0x1c8>
 8004e10:	6823      	ldr	r3, [r4, #0]
 8004e12:	6121      	str	r1, [r4, #16]
 8004e14:	07d8      	lsls	r0, r3, #31
 8004e16:	d5ea      	bpl.n	8004dee <_printf_float+0x19a>
 8004e18:	1c4b      	adds	r3, r1, #1
 8004e1a:	e7e7      	b.n	8004dec <_printf_float+0x198>
 8004e1c:	2900      	cmp	r1, #0
 8004e1e:	bfcc      	ite	gt
 8004e20:	2201      	movgt	r2, #1
 8004e22:	f1c1 0202 	rsble	r2, r1, #2
 8004e26:	4413      	add	r3, r2
 8004e28:	e7e0      	b.n	8004dec <_printf_float+0x198>
 8004e2a:	6823      	ldr	r3, [r4, #0]
 8004e2c:	055a      	lsls	r2, r3, #21
 8004e2e:	d407      	bmi.n	8004e40 <_printf_float+0x1ec>
 8004e30:	6923      	ldr	r3, [r4, #16]
 8004e32:	4642      	mov	r2, r8
 8004e34:	4631      	mov	r1, r6
 8004e36:	4628      	mov	r0, r5
 8004e38:	47b8      	blx	r7
 8004e3a:	3001      	adds	r0, #1
 8004e3c:	d12b      	bne.n	8004e96 <_printf_float+0x242>
 8004e3e:	e764      	b.n	8004d0a <_printf_float+0xb6>
 8004e40:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004e44:	f240 80dc 	bls.w	8005000 <_printf_float+0x3ac>
 8004e48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	2300      	movs	r3, #0
 8004e50:	f7fb fdaa 	bl	80009a8 <__aeabi_dcmpeq>
 8004e54:	2800      	cmp	r0, #0
 8004e56:	d033      	beq.n	8004ec0 <_printf_float+0x26c>
 8004e58:	2301      	movs	r3, #1
 8004e5a:	4631      	mov	r1, r6
 8004e5c:	4628      	mov	r0, r5
 8004e5e:	4a35      	ldr	r2, [pc, #212]	@ (8004f34 <_printf_float+0x2e0>)
 8004e60:	47b8      	blx	r7
 8004e62:	3001      	adds	r0, #1
 8004e64:	f43f af51 	beq.w	8004d0a <_printf_float+0xb6>
 8004e68:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004e6c:	4543      	cmp	r3, r8
 8004e6e:	db02      	blt.n	8004e76 <_printf_float+0x222>
 8004e70:	6823      	ldr	r3, [r4, #0]
 8004e72:	07d8      	lsls	r0, r3, #31
 8004e74:	d50f      	bpl.n	8004e96 <_printf_float+0x242>
 8004e76:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004e7a:	4631      	mov	r1, r6
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	47b8      	blx	r7
 8004e80:	3001      	adds	r0, #1
 8004e82:	f43f af42 	beq.w	8004d0a <_printf_float+0xb6>
 8004e86:	f04f 0900 	mov.w	r9, #0
 8004e8a:	f108 38ff 	add.w	r8, r8, #4294967295
 8004e8e:	f104 0a1a 	add.w	sl, r4, #26
 8004e92:	45c8      	cmp	r8, r9
 8004e94:	dc09      	bgt.n	8004eaa <_printf_float+0x256>
 8004e96:	6823      	ldr	r3, [r4, #0]
 8004e98:	079b      	lsls	r3, r3, #30
 8004e9a:	f100 8102 	bmi.w	80050a2 <_printf_float+0x44e>
 8004e9e:	68e0      	ldr	r0, [r4, #12]
 8004ea0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004ea2:	4298      	cmp	r0, r3
 8004ea4:	bfb8      	it	lt
 8004ea6:	4618      	movlt	r0, r3
 8004ea8:	e731      	b.n	8004d0e <_printf_float+0xba>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	4652      	mov	r2, sl
 8004eae:	4631      	mov	r1, r6
 8004eb0:	4628      	mov	r0, r5
 8004eb2:	47b8      	blx	r7
 8004eb4:	3001      	adds	r0, #1
 8004eb6:	f43f af28 	beq.w	8004d0a <_printf_float+0xb6>
 8004eba:	f109 0901 	add.w	r9, r9, #1
 8004ebe:	e7e8      	b.n	8004e92 <_printf_float+0x23e>
 8004ec0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	dc38      	bgt.n	8004f38 <_printf_float+0x2e4>
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	4631      	mov	r1, r6
 8004eca:	4628      	mov	r0, r5
 8004ecc:	4a19      	ldr	r2, [pc, #100]	@ (8004f34 <_printf_float+0x2e0>)
 8004ece:	47b8      	blx	r7
 8004ed0:	3001      	adds	r0, #1
 8004ed2:	f43f af1a 	beq.w	8004d0a <_printf_float+0xb6>
 8004ed6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004eda:	ea59 0303 	orrs.w	r3, r9, r3
 8004ede:	d102      	bne.n	8004ee6 <_printf_float+0x292>
 8004ee0:	6823      	ldr	r3, [r4, #0]
 8004ee2:	07d9      	lsls	r1, r3, #31
 8004ee4:	d5d7      	bpl.n	8004e96 <_printf_float+0x242>
 8004ee6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004eea:	4631      	mov	r1, r6
 8004eec:	4628      	mov	r0, r5
 8004eee:	47b8      	blx	r7
 8004ef0:	3001      	adds	r0, #1
 8004ef2:	f43f af0a 	beq.w	8004d0a <_printf_float+0xb6>
 8004ef6:	f04f 0a00 	mov.w	sl, #0
 8004efa:	f104 0b1a 	add.w	fp, r4, #26
 8004efe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f00:	425b      	negs	r3, r3
 8004f02:	4553      	cmp	r3, sl
 8004f04:	dc01      	bgt.n	8004f0a <_printf_float+0x2b6>
 8004f06:	464b      	mov	r3, r9
 8004f08:	e793      	b.n	8004e32 <_printf_float+0x1de>
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	465a      	mov	r2, fp
 8004f0e:	4631      	mov	r1, r6
 8004f10:	4628      	mov	r0, r5
 8004f12:	47b8      	blx	r7
 8004f14:	3001      	adds	r0, #1
 8004f16:	f43f aef8 	beq.w	8004d0a <_printf_float+0xb6>
 8004f1a:	f10a 0a01 	add.w	sl, sl, #1
 8004f1e:	e7ee      	b.n	8004efe <_printf_float+0x2aa>
 8004f20:	7fefffff 	.word	0x7fefffff
 8004f24:	080092b2 	.word	0x080092b2
 8004f28:	080092b6 	.word	0x080092b6
 8004f2c:	080092ba 	.word	0x080092ba
 8004f30:	080092be 	.word	0x080092be
 8004f34:	080092c2 	.word	0x080092c2
 8004f38:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004f3a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004f3e:	4553      	cmp	r3, sl
 8004f40:	bfa8      	it	ge
 8004f42:	4653      	movge	r3, sl
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	4699      	mov	r9, r3
 8004f48:	dc36      	bgt.n	8004fb8 <_printf_float+0x364>
 8004f4a:	f04f 0b00 	mov.w	fp, #0
 8004f4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f52:	f104 021a 	add.w	r2, r4, #26
 8004f56:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004f58:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f5a:	eba3 0309 	sub.w	r3, r3, r9
 8004f5e:	455b      	cmp	r3, fp
 8004f60:	dc31      	bgt.n	8004fc6 <_printf_float+0x372>
 8004f62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f64:	459a      	cmp	sl, r3
 8004f66:	dc3a      	bgt.n	8004fde <_printf_float+0x38a>
 8004f68:	6823      	ldr	r3, [r4, #0]
 8004f6a:	07da      	lsls	r2, r3, #31
 8004f6c:	d437      	bmi.n	8004fde <_printf_float+0x38a>
 8004f6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f70:	ebaa 0903 	sub.w	r9, sl, r3
 8004f74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f76:	ebaa 0303 	sub.w	r3, sl, r3
 8004f7a:	4599      	cmp	r9, r3
 8004f7c:	bfa8      	it	ge
 8004f7e:	4699      	movge	r9, r3
 8004f80:	f1b9 0f00 	cmp.w	r9, #0
 8004f84:	dc33      	bgt.n	8004fee <_printf_float+0x39a>
 8004f86:	f04f 0800 	mov.w	r8, #0
 8004f8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f8e:	f104 0b1a 	add.w	fp, r4, #26
 8004f92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004f94:	ebaa 0303 	sub.w	r3, sl, r3
 8004f98:	eba3 0309 	sub.w	r3, r3, r9
 8004f9c:	4543      	cmp	r3, r8
 8004f9e:	f77f af7a 	ble.w	8004e96 <_printf_float+0x242>
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	465a      	mov	r2, fp
 8004fa6:	4631      	mov	r1, r6
 8004fa8:	4628      	mov	r0, r5
 8004faa:	47b8      	blx	r7
 8004fac:	3001      	adds	r0, #1
 8004fae:	f43f aeac 	beq.w	8004d0a <_printf_float+0xb6>
 8004fb2:	f108 0801 	add.w	r8, r8, #1
 8004fb6:	e7ec      	b.n	8004f92 <_printf_float+0x33e>
 8004fb8:	4642      	mov	r2, r8
 8004fba:	4631      	mov	r1, r6
 8004fbc:	4628      	mov	r0, r5
 8004fbe:	47b8      	blx	r7
 8004fc0:	3001      	adds	r0, #1
 8004fc2:	d1c2      	bne.n	8004f4a <_printf_float+0x2f6>
 8004fc4:	e6a1      	b.n	8004d0a <_printf_float+0xb6>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	4631      	mov	r1, r6
 8004fca:	4628      	mov	r0, r5
 8004fcc:	920a      	str	r2, [sp, #40]	@ 0x28
 8004fce:	47b8      	blx	r7
 8004fd0:	3001      	adds	r0, #1
 8004fd2:	f43f ae9a 	beq.w	8004d0a <_printf_float+0xb6>
 8004fd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004fd8:	f10b 0b01 	add.w	fp, fp, #1
 8004fdc:	e7bb      	b.n	8004f56 <_printf_float+0x302>
 8004fde:	4631      	mov	r1, r6
 8004fe0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	47b8      	blx	r7
 8004fe8:	3001      	adds	r0, #1
 8004fea:	d1c0      	bne.n	8004f6e <_printf_float+0x31a>
 8004fec:	e68d      	b.n	8004d0a <_printf_float+0xb6>
 8004fee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ff0:	464b      	mov	r3, r9
 8004ff2:	4631      	mov	r1, r6
 8004ff4:	4628      	mov	r0, r5
 8004ff6:	4442      	add	r2, r8
 8004ff8:	47b8      	blx	r7
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	d1c3      	bne.n	8004f86 <_printf_float+0x332>
 8004ffe:	e684      	b.n	8004d0a <_printf_float+0xb6>
 8005000:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005004:	f1ba 0f01 	cmp.w	sl, #1
 8005008:	dc01      	bgt.n	800500e <_printf_float+0x3ba>
 800500a:	07db      	lsls	r3, r3, #31
 800500c:	d536      	bpl.n	800507c <_printf_float+0x428>
 800500e:	2301      	movs	r3, #1
 8005010:	4642      	mov	r2, r8
 8005012:	4631      	mov	r1, r6
 8005014:	4628      	mov	r0, r5
 8005016:	47b8      	blx	r7
 8005018:	3001      	adds	r0, #1
 800501a:	f43f ae76 	beq.w	8004d0a <_printf_float+0xb6>
 800501e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005022:	4631      	mov	r1, r6
 8005024:	4628      	mov	r0, r5
 8005026:	47b8      	blx	r7
 8005028:	3001      	adds	r0, #1
 800502a:	f43f ae6e 	beq.w	8004d0a <_printf_float+0xb6>
 800502e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005032:	2200      	movs	r2, #0
 8005034:	2300      	movs	r3, #0
 8005036:	f10a 3aff 	add.w	sl, sl, #4294967295
 800503a:	f7fb fcb5 	bl	80009a8 <__aeabi_dcmpeq>
 800503e:	b9c0      	cbnz	r0, 8005072 <_printf_float+0x41e>
 8005040:	4653      	mov	r3, sl
 8005042:	f108 0201 	add.w	r2, r8, #1
 8005046:	4631      	mov	r1, r6
 8005048:	4628      	mov	r0, r5
 800504a:	47b8      	blx	r7
 800504c:	3001      	adds	r0, #1
 800504e:	d10c      	bne.n	800506a <_printf_float+0x416>
 8005050:	e65b      	b.n	8004d0a <_printf_float+0xb6>
 8005052:	2301      	movs	r3, #1
 8005054:	465a      	mov	r2, fp
 8005056:	4631      	mov	r1, r6
 8005058:	4628      	mov	r0, r5
 800505a:	47b8      	blx	r7
 800505c:	3001      	adds	r0, #1
 800505e:	f43f ae54 	beq.w	8004d0a <_printf_float+0xb6>
 8005062:	f108 0801 	add.w	r8, r8, #1
 8005066:	45d0      	cmp	r8, sl
 8005068:	dbf3      	blt.n	8005052 <_printf_float+0x3fe>
 800506a:	464b      	mov	r3, r9
 800506c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005070:	e6e0      	b.n	8004e34 <_printf_float+0x1e0>
 8005072:	f04f 0800 	mov.w	r8, #0
 8005076:	f104 0b1a 	add.w	fp, r4, #26
 800507a:	e7f4      	b.n	8005066 <_printf_float+0x412>
 800507c:	2301      	movs	r3, #1
 800507e:	4642      	mov	r2, r8
 8005080:	e7e1      	b.n	8005046 <_printf_float+0x3f2>
 8005082:	2301      	movs	r3, #1
 8005084:	464a      	mov	r2, r9
 8005086:	4631      	mov	r1, r6
 8005088:	4628      	mov	r0, r5
 800508a:	47b8      	blx	r7
 800508c:	3001      	adds	r0, #1
 800508e:	f43f ae3c 	beq.w	8004d0a <_printf_float+0xb6>
 8005092:	f108 0801 	add.w	r8, r8, #1
 8005096:	68e3      	ldr	r3, [r4, #12]
 8005098:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800509a:	1a5b      	subs	r3, r3, r1
 800509c:	4543      	cmp	r3, r8
 800509e:	dcf0      	bgt.n	8005082 <_printf_float+0x42e>
 80050a0:	e6fd      	b.n	8004e9e <_printf_float+0x24a>
 80050a2:	f04f 0800 	mov.w	r8, #0
 80050a6:	f104 0919 	add.w	r9, r4, #25
 80050aa:	e7f4      	b.n	8005096 <_printf_float+0x442>

080050ac <_printf_common>:
 80050ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050b0:	4616      	mov	r6, r2
 80050b2:	4698      	mov	r8, r3
 80050b4:	688a      	ldr	r2, [r1, #8]
 80050b6:	690b      	ldr	r3, [r1, #16]
 80050b8:	4607      	mov	r7, r0
 80050ba:	4293      	cmp	r3, r2
 80050bc:	bfb8      	it	lt
 80050be:	4613      	movlt	r3, r2
 80050c0:	6033      	str	r3, [r6, #0]
 80050c2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80050c6:	460c      	mov	r4, r1
 80050c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80050cc:	b10a      	cbz	r2, 80050d2 <_printf_common+0x26>
 80050ce:	3301      	adds	r3, #1
 80050d0:	6033      	str	r3, [r6, #0]
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	0699      	lsls	r1, r3, #26
 80050d6:	bf42      	ittt	mi
 80050d8:	6833      	ldrmi	r3, [r6, #0]
 80050da:	3302      	addmi	r3, #2
 80050dc:	6033      	strmi	r3, [r6, #0]
 80050de:	6825      	ldr	r5, [r4, #0]
 80050e0:	f015 0506 	ands.w	r5, r5, #6
 80050e4:	d106      	bne.n	80050f4 <_printf_common+0x48>
 80050e6:	f104 0a19 	add.w	sl, r4, #25
 80050ea:	68e3      	ldr	r3, [r4, #12]
 80050ec:	6832      	ldr	r2, [r6, #0]
 80050ee:	1a9b      	subs	r3, r3, r2
 80050f0:	42ab      	cmp	r3, r5
 80050f2:	dc2b      	bgt.n	800514c <_printf_common+0xa0>
 80050f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80050f8:	6822      	ldr	r2, [r4, #0]
 80050fa:	3b00      	subs	r3, #0
 80050fc:	bf18      	it	ne
 80050fe:	2301      	movne	r3, #1
 8005100:	0692      	lsls	r2, r2, #26
 8005102:	d430      	bmi.n	8005166 <_printf_common+0xba>
 8005104:	4641      	mov	r1, r8
 8005106:	4638      	mov	r0, r7
 8005108:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800510c:	47c8      	blx	r9
 800510e:	3001      	adds	r0, #1
 8005110:	d023      	beq.n	800515a <_printf_common+0xae>
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	6922      	ldr	r2, [r4, #16]
 8005116:	f003 0306 	and.w	r3, r3, #6
 800511a:	2b04      	cmp	r3, #4
 800511c:	bf14      	ite	ne
 800511e:	2500      	movne	r5, #0
 8005120:	6833      	ldreq	r3, [r6, #0]
 8005122:	f04f 0600 	mov.w	r6, #0
 8005126:	bf08      	it	eq
 8005128:	68e5      	ldreq	r5, [r4, #12]
 800512a:	f104 041a 	add.w	r4, r4, #26
 800512e:	bf08      	it	eq
 8005130:	1aed      	subeq	r5, r5, r3
 8005132:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005136:	bf08      	it	eq
 8005138:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800513c:	4293      	cmp	r3, r2
 800513e:	bfc4      	itt	gt
 8005140:	1a9b      	subgt	r3, r3, r2
 8005142:	18ed      	addgt	r5, r5, r3
 8005144:	42b5      	cmp	r5, r6
 8005146:	d11a      	bne.n	800517e <_printf_common+0xd2>
 8005148:	2000      	movs	r0, #0
 800514a:	e008      	b.n	800515e <_printf_common+0xb2>
 800514c:	2301      	movs	r3, #1
 800514e:	4652      	mov	r2, sl
 8005150:	4641      	mov	r1, r8
 8005152:	4638      	mov	r0, r7
 8005154:	47c8      	blx	r9
 8005156:	3001      	adds	r0, #1
 8005158:	d103      	bne.n	8005162 <_printf_common+0xb6>
 800515a:	f04f 30ff 	mov.w	r0, #4294967295
 800515e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005162:	3501      	adds	r5, #1
 8005164:	e7c1      	b.n	80050ea <_printf_common+0x3e>
 8005166:	2030      	movs	r0, #48	@ 0x30
 8005168:	18e1      	adds	r1, r4, r3
 800516a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800516e:	1c5a      	adds	r2, r3, #1
 8005170:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005174:	4422      	add	r2, r4
 8005176:	3302      	adds	r3, #2
 8005178:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800517c:	e7c2      	b.n	8005104 <_printf_common+0x58>
 800517e:	2301      	movs	r3, #1
 8005180:	4622      	mov	r2, r4
 8005182:	4641      	mov	r1, r8
 8005184:	4638      	mov	r0, r7
 8005186:	47c8      	blx	r9
 8005188:	3001      	adds	r0, #1
 800518a:	d0e6      	beq.n	800515a <_printf_common+0xae>
 800518c:	3601      	adds	r6, #1
 800518e:	e7d9      	b.n	8005144 <_printf_common+0x98>

08005190 <_printf_i>:
 8005190:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005194:	7e0f      	ldrb	r7, [r1, #24]
 8005196:	4691      	mov	r9, r2
 8005198:	2f78      	cmp	r7, #120	@ 0x78
 800519a:	4680      	mov	r8, r0
 800519c:	460c      	mov	r4, r1
 800519e:	469a      	mov	sl, r3
 80051a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80051a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80051a6:	d807      	bhi.n	80051b8 <_printf_i+0x28>
 80051a8:	2f62      	cmp	r7, #98	@ 0x62
 80051aa:	d80a      	bhi.n	80051c2 <_printf_i+0x32>
 80051ac:	2f00      	cmp	r7, #0
 80051ae:	f000 80d3 	beq.w	8005358 <_printf_i+0x1c8>
 80051b2:	2f58      	cmp	r7, #88	@ 0x58
 80051b4:	f000 80ba 	beq.w	800532c <_printf_i+0x19c>
 80051b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80051bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80051c0:	e03a      	b.n	8005238 <_printf_i+0xa8>
 80051c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80051c6:	2b15      	cmp	r3, #21
 80051c8:	d8f6      	bhi.n	80051b8 <_printf_i+0x28>
 80051ca:	a101      	add	r1, pc, #4	@ (adr r1, 80051d0 <_printf_i+0x40>)
 80051cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051d0:	08005229 	.word	0x08005229
 80051d4:	0800523d 	.word	0x0800523d
 80051d8:	080051b9 	.word	0x080051b9
 80051dc:	080051b9 	.word	0x080051b9
 80051e0:	080051b9 	.word	0x080051b9
 80051e4:	080051b9 	.word	0x080051b9
 80051e8:	0800523d 	.word	0x0800523d
 80051ec:	080051b9 	.word	0x080051b9
 80051f0:	080051b9 	.word	0x080051b9
 80051f4:	080051b9 	.word	0x080051b9
 80051f8:	080051b9 	.word	0x080051b9
 80051fc:	0800533f 	.word	0x0800533f
 8005200:	08005267 	.word	0x08005267
 8005204:	080052f9 	.word	0x080052f9
 8005208:	080051b9 	.word	0x080051b9
 800520c:	080051b9 	.word	0x080051b9
 8005210:	08005361 	.word	0x08005361
 8005214:	080051b9 	.word	0x080051b9
 8005218:	08005267 	.word	0x08005267
 800521c:	080051b9 	.word	0x080051b9
 8005220:	080051b9 	.word	0x080051b9
 8005224:	08005301 	.word	0x08005301
 8005228:	6833      	ldr	r3, [r6, #0]
 800522a:	1d1a      	adds	r2, r3, #4
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6032      	str	r2, [r6, #0]
 8005230:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005234:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005238:	2301      	movs	r3, #1
 800523a:	e09e      	b.n	800537a <_printf_i+0x1ea>
 800523c:	6833      	ldr	r3, [r6, #0]
 800523e:	6820      	ldr	r0, [r4, #0]
 8005240:	1d19      	adds	r1, r3, #4
 8005242:	6031      	str	r1, [r6, #0]
 8005244:	0606      	lsls	r6, r0, #24
 8005246:	d501      	bpl.n	800524c <_printf_i+0xbc>
 8005248:	681d      	ldr	r5, [r3, #0]
 800524a:	e003      	b.n	8005254 <_printf_i+0xc4>
 800524c:	0645      	lsls	r5, r0, #25
 800524e:	d5fb      	bpl.n	8005248 <_printf_i+0xb8>
 8005250:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005254:	2d00      	cmp	r5, #0
 8005256:	da03      	bge.n	8005260 <_printf_i+0xd0>
 8005258:	232d      	movs	r3, #45	@ 0x2d
 800525a:	426d      	negs	r5, r5
 800525c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005260:	230a      	movs	r3, #10
 8005262:	4859      	ldr	r0, [pc, #356]	@ (80053c8 <_printf_i+0x238>)
 8005264:	e011      	b.n	800528a <_printf_i+0xfa>
 8005266:	6821      	ldr	r1, [r4, #0]
 8005268:	6833      	ldr	r3, [r6, #0]
 800526a:	0608      	lsls	r0, r1, #24
 800526c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005270:	d402      	bmi.n	8005278 <_printf_i+0xe8>
 8005272:	0649      	lsls	r1, r1, #25
 8005274:	bf48      	it	mi
 8005276:	b2ad      	uxthmi	r5, r5
 8005278:	2f6f      	cmp	r7, #111	@ 0x6f
 800527a:	6033      	str	r3, [r6, #0]
 800527c:	bf14      	ite	ne
 800527e:	230a      	movne	r3, #10
 8005280:	2308      	moveq	r3, #8
 8005282:	4851      	ldr	r0, [pc, #324]	@ (80053c8 <_printf_i+0x238>)
 8005284:	2100      	movs	r1, #0
 8005286:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800528a:	6866      	ldr	r6, [r4, #4]
 800528c:	2e00      	cmp	r6, #0
 800528e:	bfa8      	it	ge
 8005290:	6821      	ldrge	r1, [r4, #0]
 8005292:	60a6      	str	r6, [r4, #8]
 8005294:	bfa4      	itt	ge
 8005296:	f021 0104 	bicge.w	r1, r1, #4
 800529a:	6021      	strge	r1, [r4, #0]
 800529c:	b90d      	cbnz	r5, 80052a2 <_printf_i+0x112>
 800529e:	2e00      	cmp	r6, #0
 80052a0:	d04b      	beq.n	800533a <_printf_i+0x1aa>
 80052a2:	4616      	mov	r6, r2
 80052a4:	fbb5 f1f3 	udiv	r1, r5, r3
 80052a8:	fb03 5711 	mls	r7, r3, r1, r5
 80052ac:	5dc7      	ldrb	r7, [r0, r7]
 80052ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052b2:	462f      	mov	r7, r5
 80052b4:	42bb      	cmp	r3, r7
 80052b6:	460d      	mov	r5, r1
 80052b8:	d9f4      	bls.n	80052a4 <_printf_i+0x114>
 80052ba:	2b08      	cmp	r3, #8
 80052bc:	d10b      	bne.n	80052d6 <_printf_i+0x146>
 80052be:	6823      	ldr	r3, [r4, #0]
 80052c0:	07df      	lsls	r7, r3, #31
 80052c2:	d508      	bpl.n	80052d6 <_printf_i+0x146>
 80052c4:	6923      	ldr	r3, [r4, #16]
 80052c6:	6861      	ldr	r1, [r4, #4]
 80052c8:	4299      	cmp	r1, r3
 80052ca:	bfde      	ittt	le
 80052cc:	2330      	movle	r3, #48	@ 0x30
 80052ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052d6:	1b92      	subs	r2, r2, r6
 80052d8:	6122      	str	r2, [r4, #16]
 80052da:	464b      	mov	r3, r9
 80052dc:	4621      	mov	r1, r4
 80052de:	4640      	mov	r0, r8
 80052e0:	f8cd a000 	str.w	sl, [sp]
 80052e4:	aa03      	add	r2, sp, #12
 80052e6:	f7ff fee1 	bl	80050ac <_printf_common>
 80052ea:	3001      	adds	r0, #1
 80052ec:	d14a      	bne.n	8005384 <_printf_i+0x1f4>
 80052ee:	f04f 30ff 	mov.w	r0, #4294967295
 80052f2:	b004      	add	sp, #16
 80052f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052f8:	6823      	ldr	r3, [r4, #0]
 80052fa:	f043 0320 	orr.w	r3, r3, #32
 80052fe:	6023      	str	r3, [r4, #0]
 8005300:	2778      	movs	r7, #120	@ 0x78
 8005302:	4832      	ldr	r0, [pc, #200]	@ (80053cc <_printf_i+0x23c>)
 8005304:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005308:	6823      	ldr	r3, [r4, #0]
 800530a:	6831      	ldr	r1, [r6, #0]
 800530c:	061f      	lsls	r7, r3, #24
 800530e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005312:	d402      	bmi.n	800531a <_printf_i+0x18a>
 8005314:	065f      	lsls	r7, r3, #25
 8005316:	bf48      	it	mi
 8005318:	b2ad      	uxthmi	r5, r5
 800531a:	6031      	str	r1, [r6, #0]
 800531c:	07d9      	lsls	r1, r3, #31
 800531e:	bf44      	itt	mi
 8005320:	f043 0320 	orrmi.w	r3, r3, #32
 8005324:	6023      	strmi	r3, [r4, #0]
 8005326:	b11d      	cbz	r5, 8005330 <_printf_i+0x1a0>
 8005328:	2310      	movs	r3, #16
 800532a:	e7ab      	b.n	8005284 <_printf_i+0xf4>
 800532c:	4826      	ldr	r0, [pc, #152]	@ (80053c8 <_printf_i+0x238>)
 800532e:	e7e9      	b.n	8005304 <_printf_i+0x174>
 8005330:	6823      	ldr	r3, [r4, #0]
 8005332:	f023 0320 	bic.w	r3, r3, #32
 8005336:	6023      	str	r3, [r4, #0]
 8005338:	e7f6      	b.n	8005328 <_printf_i+0x198>
 800533a:	4616      	mov	r6, r2
 800533c:	e7bd      	b.n	80052ba <_printf_i+0x12a>
 800533e:	6833      	ldr	r3, [r6, #0]
 8005340:	6825      	ldr	r5, [r4, #0]
 8005342:	1d18      	adds	r0, r3, #4
 8005344:	6961      	ldr	r1, [r4, #20]
 8005346:	6030      	str	r0, [r6, #0]
 8005348:	062e      	lsls	r6, r5, #24
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	d501      	bpl.n	8005352 <_printf_i+0x1c2>
 800534e:	6019      	str	r1, [r3, #0]
 8005350:	e002      	b.n	8005358 <_printf_i+0x1c8>
 8005352:	0668      	lsls	r0, r5, #25
 8005354:	d5fb      	bpl.n	800534e <_printf_i+0x1be>
 8005356:	8019      	strh	r1, [r3, #0]
 8005358:	2300      	movs	r3, #0
 800535a:	4616      	mov	r6, r2
 800535c:	6123      	str	r3, [r4, #16]
 800535e:	e7bc      	b.n	80052da <_printf_i+0x14a>
 8005360:	6833      	ldr	r3, [r6, #0]
 8005362:	2100      	movs	r1, #0
 8005364:	1d1a      	adds	r2, r3, #4
 8005366:	6032      	str	r2, [r6, #0]
 8005368:	681e      	ldr	r6, [r3, #0]
 800536a:	6862      	ldr	r2, [r4, #4]
 800536c:	4630      	mov	r0, r6
 800536e:	f000 fbe4 	bl	8005b3a <memchr>
 8005372:	b108      	cbz	r0, 8005378 <_printf_i+0x1e8>
 8005374:	1b80      	subs	r0, r0, r6
 8005376:	6060      	str	r0, [r4, #4]
 8005378:	6863      	ldr	r3, [r4, #4]
 800537a:	6123      	str	r3, [r4, #16]
 800537c:	2300      	movs	r3, #0
 800537e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005382:	e7aa      	b.n	80052da <_printf_i+0x14a>
 8005384:	4632      	mov	r2, r6
 8005386:	4649      	mov	r1, r9
 8005388:	4640      	mov	r0, r8
 800538a:	6923      	ldr	r3, [r4, #16]
 800538c:	47d0      	blx	sl
 800538e:	3001      	adds	r0, #1
 8005390:	d0ad      	beq.n	80052ee <_printf_i+0x15e>
 8005392:	6823      	ldr	r3, [r4, #0]
 8005394:	079b      	lsls	r3, r3, #30
 8005396:	d413      	bmi.n	80053c0 <_printf_i+0x230>
 8005398:	68e0      	ldr	r0, [r4, #12]
 800539a:	9b03      	ldr	r3, [sp, #12]
 800539c:	4298      	cmp	r0, r3
 800539e:	bfb8      	it	lt
 80053a0:	4618      	movlt	r0, r3
 80053a2:	e7a6      	b.n	80052f2 <_printf_i+0x162>
 80053a4:	2301      	movs	r3, #1
 80053a6:	4632      	mov	r2, r6
 80053a8:	4649      	mov	r1, r9
 80053aa:	4640      	mov	r0, r8
 80053ac:	47d0      	blx	sl
 80053ae:	3001      	adds	r0, #1
 80053b0:	d09d      	beq.n	80052ee <_printf_i+0x15e>
 80053b2:	3501      	adds	r5, #1
 80053b4:	68e3      	ldr	r3, [r4, #12]
 80053b6:	9903      	ldr	r1, [sp, #12]
 80053b8:	1a5b      	subs	r3, r3, r1
 80053ba:	42ab      	cmp	r3, r5
 80053bc:	dcf2      	bgt.n	80053a4 <_printf_i+0x214>
 80053be:	e7eb      	b.n	8005398 <_printf_i+0x208>
 80053c0:	2500      	movs	r5, #0
 80053c2:	f104 0619 	add.w	r6, r4, #25
 80053c6:	e7f5      	b.n	80053b4 <_printf_i+0x224>
 80053c8:	080092c4 	.word	0x080092c4
 80053cc:	080092d5 	.word	0x080092d5

080053d0 <_scanf_float>:
 80053d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053d4:	b087      	sub	sp, #28
 80053d6:	9303      	str	r3, [sp, #12]
 80053d8:	688b      	ldr	r3, [r1, #8]
 80053da:	4617      	mov	r7, r2
 80053dc:	1e5a      	subs	r2, r3, #1
 80053de:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80053e2:	bf82      	ittt	hi
 80053e4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80053e8:	eb03 0b05 	addhi.w	fp, r3, r5
 80053ec:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80053f0:	460a      	mov	r2, r1
 80053f2:	f04f 0500 	mov.w	r5, #0
 80053f6:	bf88      	it	hi
 80053f8:	608b      	strhi	r3, [r1, #8]
 80053fa:	680b      	ldr	r3, [r1, #0]
 80053fc:	4680      	mov	r8, r0
 80053fe:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005402:	f842 3b1c 	str.w	r3, [r2], #28
 8005406:	460c      	mov	r4, r1
 8005408:	bf98      	it	ls
 800540a:	f04f 0b00 	movls.w	fp, #0
 800540e:	4616      	mov	r6, r2
 8005410:	46aa      	mov	sl, r5
 8005412:	46a9      	mov	r9, r5
 8005414:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005418:	9201      	str	r2, [sp, #4]
 800541a:	9502      	str	r5, [sp, #8]
 800541c:	68a2      	ldr	r2, [r4, #8]
 800541e:	b152      	cbz	r2, 8005436 <_scanf_float+0x66>
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	2b4e      	cmp	r3, #78	@ 0x4e
 8005426:	d865      	bhi.n	80054f4 <_scanf_float+0x124>
 8005428:	2b40      	cmp	r3, #64	@ 0x40
 800542a:	d83d      	bhi.n	80054a8 <_scanf_float+0xd8>
 800542c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005430:	b2c8      	uxtb	r0, r1
 8005432:	280e      	cmp	r0, #14
 8005434:	d93b      	bls.n	80054ae <_scanf_float+0xde>
 8005436:	f1b9 0f00 	cmp.w	r9, #0
 800543a:	d003      	beq.n	8005444 <_scanf_float+0x74>
 800543c:	6823      	ldr	r3, [r4, #0]
 800543e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005442:	6023      	str	r3, [r4, #0]
 8005444:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005448:	f1ba 0f01 	cmp.w	sl, #1
 800544c:	f200 8118 	bhi.w	8005680 <_scanf_float+0x2b0>
 8005450:	9b01      	ldr	r3, [sp, #4]
 8005452:	429e      	cmp	r6, r3
 8005454:	f200 8109 	bhi.w	800566a <_scanf_float+0x29a>
 8005458:	2001      	movs	r0, #1
 800545a:	b007      	add	sp, #28
 800545c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005460:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005464:	2a0d      	cmp	r2, #13
 8005466:	d8e6      	bhi.n	8005436 <_scanf_float+0x66>
 8005468:	a101      	add	r1, pc, #4	@ (adr r1, 8005470 <_scanf_float+0xa0>)
 800546a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800546e:	bf00      	nop
 8005470:	080055b7 	.word	0x080055b7
 8005474:	08005437 	.word	0x08005437
 8005478:	08005437 	.word	0x08005437
 800547c:	08005437 	.word	0x08005437
 8005480:	08005617 	.word	0x08005617
 8005484:	080055ef 	.word	0x080055ef
 8005488:	08005437 	.word	0x08005437
 800548c:	08005437 	.word	0x08005437
 8005490:	080055c5 	.word	0x080055c5
 8005494:	08005437 	.word	0x08005437
 8005498:	08005437 	.word	0x08005437
 800549c:	08005437 	.word	0x08005437
 80054a0:	08005437 	.word	0x08005437
 80054a4:	0800557d 	.word	0x0800557d
 80054a8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80054ac:	e7da      	b.n	8005464 <_scanf_float+0x94>
 80054ae:	290e      	cmp	r1, #14
 80054b0:	d8c1      	bhi.n	8005436 <_scanf_float+0x66>
 80054b2:	a001      	add	r0, pc, #4	@ (adr r0, 80054b8 <_scanf_float+0xe8>)
 80054b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80054b8:	0800556d 	.word	0x0800556d
 80054bc:	08005437 	.word	0x08005437
 80054c0:	0800556d 	.word	0x0800556d
 80054c4:	08005603 	.word	0x08005603
 80054c8:	08005437 	.word	0x08005437
 80054cc:	08005515 	.word	0x08005515
 80054d0:	08005553 	.word	0x08005553
 80054d4:	08005553 	.word	0x08005553
 80054d8:	08005553 	.word	0x08005553
 80054dc:	08005553 	.word	0x08005553
 80054e0:	08005553 	.word	0x08005553
 80054e4:	08005553 	.word	0x08005553
 80054e8:	08005553 	.word	0x08005553
 80054ec:	08005553 	.word	0x08005553
 80054f0:	08005553 	.word	0x08005553
 80054f4:	2b6e      	cmp	r3, #110	@ 0x6e
 80054f6:	d809      	bhi.n	800550c <_scanf_float+0x13c>
 80054f8:	2b60      	cmp	r3, #96	@ 0x60
 80054fa:	d8b1      	bhi.n	8005460 <_scanf_float+0x90>
 80054fc:	2b54      	cmp	r3, #84	@ 0x54
 80054fe:	d07b      	beq.n	80055f8 <_scanf_float+0x228>
 8005500:	2b59      	cmp	r3, #89	@ 0x59
 8005502:	d198      	bne.n	8005436 <_scanf_float+0x66>
 8005504:	2d07      	cmp	r5, #7
 8005506:	d196      	bne.n	8005436 <_scanf_float+0x66>
 8005508:	2508      	movs	r5, #8
 800550a:	e02c      	b.n	8005566 <_scanf_float+0x196>
 800550c:	2b74      	cmp	r3, #116	@ 0x74
 800550e:	d073      	beq.n	80055f8 <_scanf_float+0x228>
 8005510:	2b79      	cmp	r3, #121	@ 0x79
 8005512:	e7f6      	b.n	8005502 <_scanf_float+0x132>
 8005514:	6821      	ldr	r1, [r4, #0]
 8005516:	05c8      	lsls	r0, r1, #23
 8005518:	d51b      	bpl.n	8005552 <_scanf_float+0x182>
 800551a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800551e:	6021      	str	r1, [r4, #0]
 8005520:	f109 0901 	add.w	r9, r9, #1
 8005524:	f1bb 0f00 	cmp.w	fp, #0
 8005528:	d003      	beq.n	8005532 <_scanf_float+0x162>
 800552a:	3201      	adds	r2, #1
 800552c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005530:	60a2      	str	r2, [r4, #8]
 8005532:	68a3      	ldr	r3, [r4, #8]
 8005534:	3b01      	subs	r3, #1
 8005536:	60a3      	str	r3, [r4, #8]
 8005538:	6923      	ldr	r3, [r4, #16]
 800553a:	3301      	adds	r3, #1
 800553c:	6123      	str	r3, [r4, #16]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	3b01      	subs	r3, #1
 8005542:	2b00      	cmp	r3, #0
 8005544:	607b      	str	r3, [r7, #4]
 8005546:	f340 8087 	ble.w	8005658 <_scanf_float+0x288>
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	3301      	adds	r3, #1
 800554e:	603b      	str	r3, [r7, #0]
 8005550:	e764      	b.n	800541c <_scanf_float+0x4c>
 8005552:	eb1a 0105 	adds.w	r1, sl, r5
 8005556:	f47f af6e 	bne.w	8005436 <_scanf_float+0x66>
 800555a:	460d      	mov	r5, r1
 800555c:	468a      	mov	sl, r1
 800555e:	6822      	ldr	r2, [r4, #0]
 8005560:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005564:	6022      	str	r2, [r4, #0]
 8005566:	f806 3b01 	strb.w	r3, [r6], #1
 800556a:	e7e2      	b.n	8005532 <_scanf_float+0x162>
 800556c:	6822      	ldr	r2, [r4, #0]
 800556e:	0610      	lsls	r0, r2, #24
 8005570:	f57f af61 	bpl.w	8005436 <_scanf_float+0x66>
 8005574:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005578:	6022      	str	r2, [r4, #0]
 800557a:	e7f4      	b.n	8005566 <_scanf_float+0x196>
 800557c:	f1ba 0f00 	cmp.w	sl, #0
 8005580:	d10e      	bne.n	80055a0 <_scanf_float+0x1d0>
 8005582:	f1b9 0f00 	cmp.w	r9, #0
 8005586:	d10e      	bne.n	80055a6 <_scanf_float+0x1d6>
 8005588:	6822      	ldr	r2, [r4, #0]
 800558a:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800558e:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005592:	d108      	bne.n	80055a6 <_scanf_float+0x1d6>
 8005594:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005598:	f04f 0a01 	mov.w	sl, #1
 800559c:	6022      	str	r2, [r4, #0]
 800559e:	e7e2      	b.n	8005566 <_scanf_float+0x196>
 80055a0:	f1ba 0f02 	cmp.w	sl, #2
 80055a4:	d055      	beq.n	8005652 <_scanf_float+0x282>
 80055a6:	2d01      	cmp	r5, #1
 80055a8:	d002      	beq.n	80055b0 <_scanf_float+0x1e0>
 80055aa:	2d04      	cmp	r5, #4
 80055ac:	f47f af43 	bne.w	8005436 <_scanf_float+0x66>
 80055b0:	3501      	adds	r5, #1
 80055b2:	b2ed      	uxtb	r5, r5
 80055b4:	e7d7      	b.n	8005566 <_scanf_float+0x196>
 80055b6:	f1ba 0f01 	cmp.w	sl, #1
 80055ba:	f47f af3c 	bne.w	8005436 <_scanf_float+0x66>
 80055be:	f04f 0a02 	mov.w	sl, #2
 80055c2:	e7d0      	b.n	8005566 <_scanf_float+0x196>
 80055c4:	b97d      	cbnz	r5, 80055e6 <_scanf_float+0x216>
 80055c6:	f1b9 0f00 	cmp.w	r9, #0
 80055ca:	f47f af37 	bne.w	800543c <_scanf_float+0x6c>
 80055ce:	6822      	ldr	r2, [r4, #0]
 80055d0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80055d4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80055d8:	f040 8103 	bne.w	80057e2 <_scanf_float+0x412>
 80055dc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80055e0:	2501      	movs	r5, #1
 80055e2:	6022      	str	r2, [r4, #0]
 80055e4:	e7bf      	b.n	8005566 <_scanf_float+0x196>
 80055e6:	2d03      	cmp	r5, #3
 80055e8:	d0e2      	beq.n	80055b0 <_scanf_float+0x1e0>
 80055ea:	2d05      	cmp	r5, #5
 80055ec:	e7de      	b.n	80055ac <_scanf_float+0x1dc>
 80055ee:	2d02      	cmp	r5, #2
 80055f0:	f47f af21 	bne.w	8005436 <_scanf_float+0x66>
 80055f4:	2503      	movs	r5, #3
 80055f6:	e7b6      	b.n	8005566 <_scanf_float+0x196>
 80055f8:	2d06      	cmp	r5, #6
 80055fa:	f47f af1c 	bne.w	8005436 <_scanf_float+0x66>
 80055fe:	2507      	movs	r5, #7
 8005600:	e7b1      	b.n	8005566 <_scanf_float+0x196>
 8005602:	6822      	ldr	r2, [r4, #0]
 8005604:	0591      	lsls	r1, r2, #22
 8005606:	f57f af16 	bpl.w	8005436 <_scanf_float+0x66>
 800560a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800560e:	6022      	str	r2, [r4, #0]
 8005610:	f8cd 9008 	str.w	r9, [sp, #8]
 8005614:	e7a7      	b.n	8005566 <_scanf_float+0x196>
 8005616:	6822      	ldr	r2, [r4, #0]
 8005618:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800561c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005620:	d006      	beq.n	8005630 <_scanf_float+0x260>
 8005622:	0550      	lsls	r0, r2, #21
 8005624:	f57f af07 	bpl.w	8005436 <_scanf_float+0x66>
 8005628:	f1b9 0f00 	cmp.w	r9, #0
 800562c:	f000 80d9 	beq.w	80057e2 <_scanf_float+0x412>
 8005630:	0591      	lsls	r1, r2, #22
 8005632:	bf58      	it	pl
 8005634:	9902      	ldrpl	r1, [sp, #8]
 8005636:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800563a:	bf58      	it	pl
 800563c:	eba9 0101 	subpl.w	r1, r9, r1
 8005640:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005644:	f04f 0900 	mov.w	r9, #0
 8005648:	bf58      	it	pl
 800564a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800564e:	6022      	str	r2, [r4, #0]
 8005650:	e789      	b.n	8005566 <_scanf_float+0x196>
 8005652:	f04f 0a03 	mov.w	sl, #3
 8005656:	e786      	b.n	8005566 <_scanf_float+0x196>
 8005658:	4639      	mov	r1, r7
 800565a:	4640      	mov	r0, r8
 800565c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005660:	4798      	blx	r3
 8005662:	2800      	cmp	r0, #0
 8005664:	f43f aeda 	beq.w	800541c <_scanf_float+0x4c>
 8005668:	e6e5      	b.n	8005436 <_scanf_float+0x66>
 800566a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800566e:	463a      	mov	r2, r7
 8005670:	4640      	mov	r0, r8
 8005672:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005676:	4798      	blx	r3
 8005678:	6923      	ldr	r3, [r4, #16]
 800567a:	3b01      	subs	r3, #1
 800567c:	6123      	str	r3, [r4, #16]
 800567e:	e6e7      	b.n	8005450 <_scanf_float+0x80>
 8005680:	1e6b      	subs	r3, r5, #1
 8005682:	2b06      	cmp	r3, #6
 8005684:	d824      	bhi.n	80056d0 <_scanf_float+0x300>
 8005686:	2d02      	cmp	r5, #2
 8005688:	d836      	bhi.n	80056f8 <_scanf_float+0x328>
 800568a:	9b01      	ldr	r3, [sp, #4]
 800568c:	429e      	cmp	r6, r3
 800568e:	f67f aee3 	bls.w	8005458 <_scanf_float+0x88>
 8005692:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005696:	463a      	mov	r2, r7
 8005698:	4640      	mov	r0, r8
 800569a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800569e:	4798      	blx	r3
 80056a0:	6923      	ldr	r3, [r4, #16]
 80056a2:	3b01      	subs	r3, #1
 80056a4:	6123      	str	r3, [r4, #16]
 80056a6:	e7f0      	b.n	800568a <_scanf_float+0x2ba>
 80056a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80056ac:	463a      	mov	r2, r7
 80056ae:	4640      	mov	r0, r8
 80056b0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80056b4:	4798      	blx	r3
 80056b6:	6923      	ldr	r3, [r4, #16]
 80056b8:	3b01      	subs	r3, #1
 80056ba:	6123      	str	r3, [r4, #16]
 80056bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056c0:	fa5f fa8a 	uxtb.w	sl, sl
 80056c4:	f1ba 0f02 	cmp.w	sl, #2
 80056c8:	d1ee      	bne.n	80056a8 <_scanf_float+0x2d8>
 80056ca:	3d03      	subs	r5, #3
 80056cc:	b2ed      	uxtb	r5, r5
 80056ce:	1b76      	subs	r6, r6, r5
 80056d0:	6823      	ldr	r3, [r4, #0]
 80056d2:	05da      	lsls	r2, r3, #23
 80056d4:	d530      	bpl.n	8005738 <_scanf_float+0x368>
 80056d6:	055b      	lsls	r3, r3, #21
 80056d8:	d511      	bpl.n	80056fe <_scanf_float+0x32e>
 80056da:	9b01      	ldr	r3, [sp, #4]
 80056dc:	429e      	cmp	r6, r3
 80056de:	f67f aebb 	bls.w	8005458 <_scanf_float+0x88>
 80056e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80056e6:	463a      	mov	r2, r7
 80056e8:	4640      	mov	r0, r8
 80056ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80056ee:	4798      	blx	r3
 80056f0:	6923      	ldr	r3, [r4, #16]
 80056f2:	3b01      	subs	r3, #1
 80056f4:	6123      	str	r3, [r4, #16]
 80056f6:	e7f0      	b.n	80056da <_scanf_float+0x30a>
 80056f8:	46aa      	mov	sl, r5
 80056fa:	46b3      	mov	fp, r6
 80056fc:	e7de      	b.n	80056bc <_scanf_float+0x2ec>
 80056fe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005702:	6923      	ldr	r3, [r4, #16]
 8005704:	2965      	cmp	r1, #101	@ 0x65
 8005706:	f103 33ff 	add.w	r3, r3, #4294967295
 800570a:	f106 35ff 	add.w	r5, r6, #4294967295
 800570e:	6123      	str	r3, [r4, #16]
 8005710:	d00c      	beq.n	800572c <_scanf_float+0x35c>
 8005712:	2945      	cmp	r1, #69	@ 0x45
 8005714:	d00a      	beq.n	800572c <_scanf_float+0x35c>
 8005716:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800571a:	463a      	mov	r2, r7
 800571c:	4640      	mov	r0, r8
 800571e:	4798      	blx	r3
 8005720:	6923      	ldr	r3, [r4, #16]
 8005722:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005726:	3b01      	subs	r3, #1
 8005728:	1eb5      	subs	r5, r6, #2
 800572a:	6123      	str	r3, [r4, #16]
 800572c:	463a      	mov	r2, r7
 800572e:	4640      	mov	r0, r8
 8005730:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005734:	4798      	blx	r3
 8005736:	462e      	mov	r6, r5
 8005738:	6822      	ldr	r2, [r4, #0]
 800573a:	f012 0210 	ands.w	r2, r2, #16
 800573e:	d001      	beq.n	8005744 <_scanf_float+0x374>
 8005740:	2000      	movs	r0, #0
 8005742:	e68a      	b.n	800545a <_scanf_float+0x8a>
 8005744:	7032      	strb	r2, [r6, #0]
 8005746:	6823      	ldr	r3, [r4, #0]
 8005748:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800574c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005750:	d11c      	bne.n	800578c <_scanf_float+0x3bc>
 8005752:	9b02      	ldr	r3, [sp, #8]
 8005754:	454b      	cmp	r3, r9
 8005756:	eba3 0209 	sub.w	r2, r3, r9
 800575a:	d123      	bne.n	80057a4 <_scanf_float+0x3d4>
 800575c:	2200      	movs	r2, #0
 800575e:	4640      	mov	r0, r8
 8005760:	9901      	ldr	r1, [sp, #4]
 8005762:	f002 fbed 	bl	8007f40 <_strtod_r>
 8005766:	9b03      	ldr	r3, [sp, #12]
 8005768:	6825      	ldr	r5, [r4, #0]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f015 0f02 	tst.w	r5, #2
 8005770:	4606      	mov	r6, r0
 8005772:	460f      	mov	r7, r1
 8005774:	f103 0204 	add.w	r2, r3, #4
 8005778:	d01f      	beq.n	80057ba <_scanf_float+0x3ea>
 800577a:	9903      	ldr	r1, [sp, #12]
 800577c:	600a      	str	r2, [r1, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	e9c3 6700 	strd	r6, r7, [r3]
 8005784:	68e3      	ldr	r3, [r4, #12]
 8005786:	3301      	adds	r3, #1
 8005788:	60e3      	str	r3, [r4, #12]
 800578a:	e7d9      	b.n	8005740 <_scanf_float+0x370>
 800578c:	9b04      	ldr	r3, [sp, #16]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d0e4      	beq.n	800575c <_scanf_float+0x38c>
 8005792:	9905      	ldr	r1, [sp, #20]
 8005794:	230a      	movs	r3, #10
 8005796:	4640      	mov	r0, r8
 8005798:	3101      	adds	r1, #1
 800579a:	f002 fc51 	bl	8008040 <_strtol_r>
 800579e:	9b04      	ldr	r3, [sp, #16]
 80057a0:	9e05      	ldr	r6, [sp, #20]
 80057a2:	1ac2      	subs	r2, r0, r3
 80057a4:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80057a8:	429e      	cmp	r6, r3
 80057aa:	bf28      	it	cs
 80057ac:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80057b0:	4630      	mov	r0, r6
 80057b2:	490d      	ldr	r1, [pc, #52]	@ (80057e8 <_scanf_float+0x418>)
 80057b4:	f000 f8de 	bl	8005974 <siprintf>
 80057b8:	e7d0      	b.n	800575c <_scanf_float+0x38c>
 80057ba:	076d      	lsls	r5, r5, #29
 80057bc:	d4dd      	bmi.n	800577a <_scanf_float+0x3aa>
 80057be:	9d03      	ldr	r5, [sp, #12]
 80057c0:	602a      	str	r2, [r5, #0]
 80057c2:	681d      	ldr	r5, [r3, #0]
 80057c4:	4602      	mov	r2, r0
 80057c6:	460b      	mov	r3, r1
 80057c8:	f7fb f920 	bl	8000a0c <__aeabi_dcmpun>
 80057cc:	b120      	cbz	r0, 80057d8 <_scanf_float+0x408>
 80057ce:	4807      	ldr	r0, [pc, #28]	@ (80057ec <_scanf_float+0x41c>)
 80057d0:	f000 f9c2 	bl	8005b58 <nanf>
 80057d4:	6028      	str	r0, [r5, #0]
 80057d6:	e7d5      	b.n	8005784 <_scanf_float+0x3b4>
 80057d8:	4630      	mov	r0, r6
 80057da:	4639      	mov	r1, r7
 80057dc:	f7fb f974 	bl	8000ac8 <__aeabi_d2f>
 80057e0:	e7f8      	b.n	80057d4 <_scanf_float+0x404>
 80057e2:	f04f 0900 	mov.w	r9, #0
 80057e6:	e62d      	b.n	8005444 <_scanf_float+0x74>
 80057e8:	080092e6 	.word	0x080092e6
 80057ec:	0800967d 	.word	0x0800967d

080057f0 <std>:
 80057f0:	2300      	movs	r3, #0
 80057f2:	b510      	push	{r4, lr}
 80057f4:	4604      	mov	r4, r0
 80057f6:	e9c0 3300 	strd	r3, r3, [r0]
 80057fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80057fe:	6083      	str	r3, [r0, #8]
 8005800:	8181      	strh	r1, [r0, #12]
 8005802:	6643      	str	r3, [r0, #100]	@ 0x64
 8005804:	81c2      	strh	r2, [r0, #14]
 8005806:	6183      	str	r3, [r0, #24]
 8005808:	4619      	mov	r1, r3
 800580a:	2208      	movs	r2, #8
 800580c:	305c      	adds	r0, #92	@ 0x5c
 800580e:	f000 f914 	bl	8005a3a <memset>
 8005812:	4b0d      	ldr	r3, [pc, #52]	@ (8005848 <std+0x58>)
 8005814:	6224      	str	r4, [r4, #32]
 8005816:	6263      	str	r3, [r4, #36]	@ 0x24
 8005818:	4b0c      	ldr	r3, [pc, #48]	@ (800584c <std+0x5c>)
 800581a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800581c:	4b0c      	ldr	r3, [pc, #48]	@ (8005850 <std+0x60>)
 800581e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005820:	4b0c      	ldr	r3, [pc, #48]	@ (8005854 <std+0x64>)
 8005822:	6323      	str	r3, [r4, #48]	@ 0x30
 8005824:	4b0c      	ldr	r3, [pc, #48]	@ (8005858 <std+0x68>)
 8005826:	429c      	cmp	r4, r3
 8005828:	d006      	beq.n	8005838 <std+0x48>
 800582a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800582e:	4294      	cmp	r4, r2
 8005830:	d002      	beq.n	8005838 <std+0x48>
 8005832:	33d0      	adds	r3, #208	@ 0xd0
 8005834:	429c      	cmp	r4, r3
 8005836:	d105      	bne.n	8005844 <std+0x54>
 8005838:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800583c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005840:	f000 b978 	b.w	8005b34 <__retarget_lock_init_recursive>
 8005844:	bd10      	pop	{r4, pc}
 8005846:	bf00      	nop
 8005848:	080059b5 	.word	0x080059b5
 800584c:	080059d7 	.word	0x080059d7
 8005850:	08005a0f 	.word	0x08005a0f
 8005854:	08005a33 	.word	0x08005a33
 8005858:	2000035c 	.word	0x2000035c

0800585c <stdio_exit_handler>:
 800585c:	4a02      	ldr	r2, [pc, #8]	@ (8005868 <stdio_exit_handler+0xc>)
 800585e:	4903      	ldr	r1, [pc, #12]	@ (800586c <stdio_exit_handler+0x10>)
 8005860:	4803      	ldr	r0, [pc, #12]	@ (8005870 <stdio_exit_handler+0x14>)
 8005862:	f000 b869 	b.w	8005938 <_fwalk_sglue>
 8005866:	bf00      	nop
 8005868:	2000000c 	.word	0x2000000c
 800586c:	080083f5 	.word	0x080083f5
 8005870:	2000001c 	.word	0x2000001c

08005874 <cleanup_stdio>:
 8005874:	6841      	ldr	r1, [r0, #4]
 8005876:	4b0c      	ldr	r3, [pc, #48]	@ (80058a8 <cleanup_stdio+0x34>)
 8005878:	b510      	push	{r4, lr}
 800587a:	4299      	cmp	r1, r3
 800587c:	4604      	mov	r4, r0
 800587e:	d001      	beq.n	8005884 <cleanup_stdio+0x10>
 8005880:	f002 fdb8 	bl	80083f4 <_fflush_r>
 8005884:	68a1      	ldr	r1, [r4, #8]
 8005886:	4b09      	ldr	r3, [pc, #36]	@ (80058ac <cleanup_stdio+0x38>)
 8005888:	4299      	cmp	r1, r3
 800588a:	d002      	beq.n	8005892 <cleanup_stdio+0x1e>
 800588c:	4620      	mov	r0, r4
 800588e:	f002 fdb1 	bl	80083f4 <_fflush_r>
 8005892:	68e1      	ldr	r1, [r4, #12]
 8005894:	4b06      	ldr	r3, [pc, #24]	@ (80058b0 <cleanup_stdio+0x3c>)
 8005896:	4299      	cmp	r1, r3
 8005898:	d004      	beq.n	80058a4 <cleanup_stdio+0x30>
 800589a:	4620      	mov	r0, r4
 800589c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058a0:	f002 bda8 	b.w	80083f4 <_fflush_r>
 80058a4:	bd10      	pop	{r4, pc}
 80058a6:	bf00      	nop
 80058a8:	2000035c 	.word	0x2000035c
 80058ac:	200003c4 	.word	0x200003c4
 80058b0:	2000042c 	.word	0x2000042c

080058b4 <global_stdio_init.part.0>:
 80058b4:	b510      	push	{r4, lr}
 80058b6:	4b0b      	ldr	r3, [pc, #44]	@ (80058e4 <global_stdio_init.part.0+0x30>)
 80058b8:	4c0b      	ldr	r4, [pc, #44]	@ (80058e8 <global_stdio_init.part.0+0x34>)
 80058ba:	4a0c      	ldr	r2, [pc, #48]	@ (80058ec <global_stdio_init.part.0+0x38>)
 80058bc:	4620      	mov	r0, r4
 80058be:	601a      	str	r2, [r3, #0]
 80058c0:	2104      	movs	r1, #4
 80058c2:	2200      	movs	r2, #0
 80058c4:	f7ff ff94 	bl	80057f0 <std>
 80058c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80058cc:	2201      	movs	r2, #1
 80058ce:	2109      	movs	r1, #9
 80058d0:	f7ff ff8e 	bl	80057f0 <std>
 80058d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80058d8:	2202      	movs	r2, #2
 80058da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058de:	2112      	movs	r1, #18
 80058e0:	f7ff bf86 	b.w	80057f0 <std>
 80058e4:	20000494 	.word	0x20000494
 80058e8:	2000035c 	.word	0x2000035c
 80058ec:	0800585d 	.word	0x0800585d

080058f0 <__sfp_lock_acquire>:
 80058f0:	4801      	ldr	r0, [pc, #4]	@ (80058f8 <__sfp_lock_acquire+0x8>)
 80058f2:	f000 b920 	b.w	8005b36 <__retarget_lock_acquire_recursive>
 80058f6:	bf00      	nop
 80058f8:	2000049d 	.word	0x2000049d

080058fc <__sfp_lock_release>:
 80058fc:	4801      	ldr	r0, [pc, #4]	@ (8005904 <__sfp_lock_release+0x8>)
 80058fe:	f000 b91b 	b.w	8005b38 <__retarget_lock_release_recursive>
 8005902:	bf00      	nop
 8005904:	2000049d 	.word	0x2000049d

08005908 <__sinit>:
 8005908:	b510      	push	{r4, lr}
 800590a:	4604      	mov	r4, r0
 800590c:	f7ff fff0 	bl	80058f0 <__sfp_lock_acquire>
 8005910:	6a23      	ldr	r3, [r4, #32]
 8005912:	b11b      	cbz	r3, 800591c <__sinit+0x14>
 8005914:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005918:	f7ff bff0 	b.w	80058fc <__sfp_lock_release>
 800591c:	4b04      	ldr	r3, [pc, #16]	@ (8005930 <__sinit+0x28>)
 800591e:	6223      	str	r3, [r4, #32]
 8005920:	4b04      	ldr	r3, [pc, #16]	@ (8005934 <__sinit+0x2c>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1f5      	bne.n	8005914 <__sinit+0xc>
 8005928:	f7ff ffc4 	bl	80058b4 <global_stdio_init.part.0>
 800592c:	e7f2      	b.n	8005914 <__sinit+0xc>
 800592e:	bf00      	nop
 8005930:	08005875 	.word	0x08005875
 8005934:	20000494 	.word	0x20000494

08005938 <_fwalk_sglue>:
 8005938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800593c:	4607      	mov	r7, r0
 800593e:	4688      	mov	r8, r1
 8005940:	4614      	mov	r4, r2
 8005942:	2600      	movs	r6, #0
 8005944:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005948:	f1b9 0901 	subs.w	r9, r9, #1
 800594c:	d505      	bpl.n	800595a <_fwalk_sglue+0x22>
 800594e:	6824      	ldr	r4, [r4, #0]
 8005950:	2c00      	cmp	r4, #0
 8005952:	d1f7      	bne.n	8005944 <_fwalk_sglue+0xc>
 8005954:	4630      	mov	r0, r6
 8005956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800595a:	89ab      	ldrh	r3, [r5, #12]
 800595c:	2b01      	cmp	r3, #1
 800595e:	d907      	bls.n	8005970 <_fwalk_sglue+0x38>
 8005960:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005964:	3301      	adds	r3, #1
 8005966:	d003      	beq.n	8005970 <_fwalk_sglue+0x38>
 8005968:	4629      	mov	r1, r5
 800596a:	4638      	mov	r0, r7
 800596c:	47c0      	blx	r8
 800596e:	4306      	orrs	r6, r0
 8005970:	3568      	adds	r5, #104	@ 0x68
 8005972:	e7e9      	b.n	8005948 <_fwalk_sglue+0x10>

08005974 <siprintf>:
 8005974:	b40e      	push	{r1, r2, r3}
 8005976:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800597a:	b500      	push	{lr}
 800597c:	b09c      	sub	sp, #112	@ 0x70
 800597e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005980:	9002      	str	r0, [sp, #8]
 8005982:	9006      	str	r0, [sp, #24]
 8005984:	9107      	str	r1, [sp, #28]
 8005986:	9104      	str	r1, [sp, #16]
 8005988:	4808      	ldr	r0, [pc, #32]	@ (80059ac <siprintf+0x38>)
 800598a:	4909      	ldr	r1, [pc, #36]	@ (80059b0 <siprintf+0x3c>)
 800598c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005990:	9105      	str	r1, [sp, #20]
 8005992:	6800      	ldr	r0, [r0, #0]
 8005994:	a902      	add	r1, sp, #8
 8005996:	9301      	str	r3, [sp, #4]
 8005998:	f002 fbb0 	bl	80080fc <_svfiprintf_r>
 800599c:	2200      	movs	r2, #0
 800599e:	9b02      	ldr	r3, [sp, #8]
 80059a0:	701a      	strb	r2, [r3, #0]
 80059a2:	b01c      	add	sp, #112	@ 0x70
 80059a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80059a8:	b003      	add	sp, #12
 80059aa:	4770      	bx	lr
 80059ac:	20000018 	.word	0x20000018
 80059b0:	ffff0208 	.word	0xffff0208

080059b4 <__sread>:
 80059b4:	b510      	push	{r4, lr}
 80059b6:	460c      	mov	r4, r1
 80059b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059bc:	f000 f86c 	bl	8005a98 <_read_r>
 80059c0:	2800      	cmp	r0, #0
 80059c2:	bfab      	itete	ge
 80059c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80059c6:	89a3      	ldrhlt	r3, [r4, #12]
 80059c8:	181b      	addge	r3, r3, r0
 80059ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80059ce:	bfac      	ite	ge
 80059d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80059d2:	81a3      	strhlt	r3, [r4, #12]
 80059d4:	bd10      	pop	{r4, pc}

080059d6 <__swrite>:
 80059d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059da:	461f      	mov	r7, r3
 80059dc:	898b      	ldrh	r3, [r1, #12]
 80059de:	4605      	mov	r5, r0
 80059e0:	05db      	lsls	r3, r3, #23
 80059e2:	460c      	mov	r4, r1
 80059e4:	4616      	mov	r6, r2
 80059e6:	d505      	bpl.n	80059f4 <__swrite+0x1e>
 80059e8:	2302      	movs	r3, #2
 80059ea:	2200      	movs	r2, #0
 80059ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059f0:	f000 f840 	bl	8005a74 <_lseek_r>
 80059f4:	89a3      	ldrh	r3, [r4, #12]
 80059f6:	4632      	mov	r2, r6
 80059f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059fc:	81a3      	strh	r3, [r4, #12]
 80059fe:	4628      	mov	r0, r5
 8005a00:	463b      	mov	r3, r7
 8005a02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a0a:	f000 b857 	b.w	8005abc <_write_r>

08005a0e <__sseek>:
 8005a0e:	b510      	push	{r4, lr}
 8005a10:	460c      	mov	r4, r1
 8005a12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a16:	f000 f82d 	bl	8005a74 <_lseek_r>
 8005a1a:	1c43      	adds	r3, r0, #1
 8005a1c:	89a3      	ldrh	r3, [r4, #12]
 8005a1e:	bf15      	itete	ne
 8005a20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005a22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005a26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005a2a:	81a3      	strheq	r3, [r4, #12]
 8005a2c:	bf18      	it	ne
 8005a2e:	81a3      	strhne	r3, [r4, #12]
 8005a30:	bd10      	pop	{r4, pc}

08005a32 <__sclose>:
 8005a32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a36:	f000 b80d 	b.w	8005a54 <_close_r>

08005a3a <memset>:
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	4402      	add	r2, r0
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d100      	bne.n	8005a44 <memset+0xa>
 8005a42:	4770      	bx	lr
 8005a44:	f803 1b01 	strb.w	r1, [r3], #1
 8005a48:	e7f9      	b.n	8005a3e <memset+0x4>
	...

08005a4c <_localeconv_r>:
 8005a4c:	4800      	ldr	r0, [pc, #0]	@ (8005a50 <_localeconv_r+0x4>)
 8005a4e:	4770      	bx	lr
 8005a50:	20000158 	.word	0x20000158

08005a54 <_close_r>:
 8005a54:	b538      	push	{r3, r4, r5, lr}
 8005a56:	2300      	movs	r3, #0
 8005a58:	4d05      	ldr	r5, [pc, #20]	@ (8005a70 <_close_r+0x1c>)
 8005a5a:	4604      	mov	r4, r0
 8005a5c:	4608      	mov	r0, r1
 8005a5e:	602b      	str	r3, [r5, #0]
 8005a60:	f7fb fe15 	bl	800168e <_close>
 8005a64:	1c43      	adds	r3, r0, #1
 8005a66:	d102      	bne.n	8005a6e <_close_r+0x1a>
 8005a68:	682b      	ldr	r3, [r5, #0]
 8005a6a:	b103      	cbz	r3, 8005a6e <_close_r+0x1a>
 8005a6c:	6023      	str	r3, [r4, #0]
 8005a6e:	bd38      	pop	{r3, r4, r5, pc}
 8005a70:	20000498 	.word	0x20000498

08005a74 <_lseek_r>:
 8005a74:	b538      	push	{r3, r4, r5, lr}
 8005a76:	4604      	mov	r4, r0
 8005a78:	4608      	mov	r0, r1
 8005a7a:	4611      	mov	r1, r2
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	4d05      	ldr	r5, [pc, #20]	@ (8005a94 <_lseek_r+0x20>)
 8005a80:	602a      	str	r2, [r5, #0]
 8005a82:	461a      	mov	r2, r3
 8005a84:	f7fb fe27 	bl	80016d6 <_lseek>
 8005a88:	1c43      	adds	r3, r0, #1
 8005a8a:	d102      	bne.n	8005a92 <_lseek_r+0x1e>
 8005a8c:	682b      	ldr	r3, [r5, #0]
 8005a8e:	b103      	cbz	r3, 8005a92 <_lseek_r+0x1e>
 8005a90:	6023      	str	r3, [r4, #0]
 8005a92:	bd38      	pop	{r3, r4, r5, pc}
 8005a94:	20000498 	.word	0x20000498

08005a98 <_read_r>:
 8005a98:	b538      	push	{r3, r4, r5, lr}
 8005a9a:	4604      	mov	r4, r0
 8005a9c:	4608      	mov	r0, r1
 8005a9e:	4611      	mov	r1, r2
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	4d05      	ldr	r5, [pc, #20]	@ (8005ab8 <_read_r+0x20>)
 8005aa4:	602a      	str	r2, [r5, #0]
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	f7fb fdb8 	bl	800161c <_read>
 8005aac:	1c43      	adds	r3, r0, #1
 8005aae:	d102      	bne.n	8005ab6 <_read_r+0x1e>
 8005ab0:	682b      	ldr	r3, [r5, #0]
 8005ab2:	b103      	cbz	r3, 8005ab6 <_read_r+0x1e>
 8005ab4:	6023      	str	r3, [r4, #0]
 8005ab6:	bd38      	pop	{r3, r4, r5, pc}
 8005ab8:	20000498 	.word	0x20000498

08005abc <_write_r>:
 8005abc:	b538      	push	{r3, r4, r5, lr}
 8005abe:	4604      	mov	r4, r0
 8005ac0:	4608      	mov	r0, r1
 8005ac2:	4611      	mov	r1, r2
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	4d05      	ldr	r5, [pc, #20]	@ (8005adc <_write_r+0x20>)
 8005ac8:	602a      	str	r2, [r5, #0]
 8005aca:	461a      	mov	r2, r3
 8005acc:	f7fb fdc3 	bl	8001656 <_write>
 8005ad0:	1c43      	adds	r3, r0, #1
 8005ad2:	d102      	bne.n	8005ada <_write_r+0x1e>
 8005ad4:	682b      	ldr	r3, [r5, #0]
 8005ad6:	b103      	cbz	r3, 8005ada <_write_r+0x1e>
 8005ad8:	6023      	str	r3, [r4, #0]
 8005ada:	bd38      	pop	{r3, r4, r5, pc}
 8005adc:	20000498 	.word	0x20000498

08005ae0 <__errno>:
 8005ae0:	4b01      	ldr	r3, [pc, #4]	@ (8005ae8 <__errno+0x8>)
 8005ae2:	6818      	ldr	r0, [r3, #0]
 8005ae4:	4770      	bx	lr
 8005ae6:	bf00      	nop
 8005ae8:	20000018 	.word	0x20000018

08005aec <__libc_init_array>:
 8005aec:	b570      	push	{r4, r5, r6, lr}
 8005aee:	2600      	movs	r6, #0
 8005af0:	4d0c      	ldr	r5, [pc, #48]	@ (8005b24 <__libc_init_array+0x38>)
 8005af2:	4c0d      	ldr	r4, [pc, #52]	@ (8005b28 <__libc_init_array+0x3c>)
 8005af4:	1b64      	subs	r4, r4, r5
 8005af6:	10a4      	asrs	r4, r4, #2
 8005af8:	42a6      	cmp	r6, r4
 8005afa:	d109      	bne.n	8005b10 <__libc_init_array+0x24>
 8005afc:	f003 fb98 	bl	8009230 <_init>
 8005b00:	2600      	movs	r6, #0
 8005b02:	4d0a      	ldr	r5, [pc, #40]	@ (8005b2c <__libc_init_array+0x40>)
 8005b04:	4c0a      	ldr	r4, [pc, #40]	@ (8005b30 <__libc_init_array+0x44>)
 8005b06:	1b64      	subs	r4, r4, r5
 8005b08:	10a4      	asrs	r4, r4, #2
 8005b0a:	42a6      	cmp	r6, r4
 8005b0c:	d105      	bne.n	8005b1a <__libc_init_array+0x2e>
 8005b0e:	bd70      	pop	{r4, r5, r6, pc}
 8005b10:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b14:	4798      	blx	r3
 8005b16:	3601      	adds	r6, #1
 8005b18:	e7ee      	b.n	8005af8 <__libc_init_array+0xc>
 8005b1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b1e:	4798      	blx	r3
 8005b20:	3601      	adds	r6, #1
 8005b22:	e7f2      	b.n	8005b0a <__libc_init_array+0x1e>
 8005b24:	080096e8 	.word	0x080096e8
 8005b28:	080096e8 	.word	0x080096e8
 8005b2c:	080096e8 	.word	0x080096e8
 8005b30:	080096ec 	.word	0x080096ec

08005b34 <__retarget_lock_init_recursive>:
 8005b34:	4770      	bx	lr

08005b36 <__retarget_lock_acquire_recursive>:
 8005b36:	4770      	bx	lr

08005b38 <__retarget_lock_release_recursive>:
 8005b38:	4770      	bx	lr

08005b3a <memchr>:
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	b510      	push	{r4, lr}
 8005b3e:	b2c9      	uxtb	r1, r1
 8005b40:	4402      	add	r2, r0
 8005b42:	4293      	cmp	r3, r2
 8005b44:	4618      	mov	r0, r3
 8005b46:	d101      	bne.n	8005b4c <memchr+0x12>
 8005b48:	2000      	movs	r0, #0
 8005b4a:	e003      	b.n	8005b54 <memchr+0x1a>
 8005b4c:	7804      	ldrb	r4, [r0, #0]
 8005b4e:	3301      	adds	r3, #1
 8005b50:	428c      	cmp	r4, r1
 8005b52:	d1f6      	bne.n	8005b42 <memchr+0x8>
 8005b54:	bd10      	pop	{r4, pc}
	...

08005b58 <nanf>:
 8005b58:	4800      	ldr	r0, [pc, #0]	@ (8005b5c <nanf+0x4>)
 8005b5a:	4770      	bx	lr
 8005b5c:	7fc00000 	.word	0x7fc00000

08005b60 <quorem>:
 8005b60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b64:	6903      	ldr	r3, [r0, #16]
 8005b66:	690c      	ldr	r4, [r1, #16]
 8005b68:	4607      	mov	r7, r0
 8005b6a:	42a3      	cmp	r3, r4
 8005b6c:	db7e      	blt.n	8005c6c <quorem+0x10c>
 8005b6e:	3c01      	subs	r4, #1
 8005b70:	00a3      	lsls	r3, r4, #2
 8005b72:	f100 0514 	add.w	r5, r0, #20
 8005b76:	f101 0814 	add.w	r8, r1, #20
 8005b7a:	9300      	str	r3, [sp, #0]
 8005b7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b80:	9301      	str	r3, [sp, #4]
 8005b82:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005b86:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	fbb2 f6f3 	udiv	r6, r2, r3
 8005b92:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005b96:	d32e      	bcc.n	8005bf6 <quorem+0x96>
 8005b98:	f04f 0a00 	mov.w	sl, #0
 8005b9c:	46c4      	mov	ip, r8
 8005b9e:	46ae      	mov	lr, r5
 8005ba0:	46d3      	mov	fp, sl
 8005ba2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005ba6:	b298      	uxth	r0, r3
 8005ba8:	fb06 a000 	mla	r0, r6, r0, sl
 8005bac:	0c1b      	lsrs	r3, r3, #16
 8005bae:	0c02      	lsrs	r2, r0, #16
 8005bb0:	fb06 2303 	mla	r3, r6, r3, r2
 8005bb4:	f8de 2000 	ldr.w	r2, [lr]
 8005bb8:	b280      	uxth	r0, r0
 8005bba:	b292      	uxth	r2, r2
 8005bbc:	1a12      	subs	r2, r2, r0
 8005bbe:	445a      	add	r2, fp
 8005bc0:	f8de 0000 	ldr.w	r0, [lr]
 8005bc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005bce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005bd2:	b292      	uxth	r2, r2
 8005bd4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005bd8:	45e1      	cmp	r9, ip
 8005bda:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005bde:	f84e 2b04 	str.w	r2, [lr], #4
 8005be2:	d2de      	bcs.n	8005ba2 <quorem+0x42>
 8005be4:	9b00      	ldr	r3, [sp, #0]
 8005be6:	58eb      	ldr	r3, [r5, r3]
 8005be8:	b92b      	cbnz	r3, 8005bf6 <quorem+0x96>
 8005bea:	9b01      	ldr	r3, [sp, #4]
 8005bec:	3b04      	subs	r3, #4
 8005bee:	429d      	cmp	r5, r3
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	d32f      	bcc.n	8005c54 <quorem+0xf4>
 8005bf4:	613c      	str	r4, [r7, #16]
 8005bf6:	4638      	mov	r0, r7
 8005bf8:	f001 f9c2 	bl	8006f80 <__mcmp>
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	db25      	blt.n	8005c4c <quorem+0xec>
 8005c00:	4629      	mov	r1, r5
 8005c02:	2000      	movs	r0, #0
 8005c04:	f858 2b04 	ldr.w	r2, [r8], #4
 8005c08:	f8d1 c000 	ldr.w	ip, [r1]
 8005c0c:	fa1f fe82 	uxth.w	lr, r2
 8005c10:	fa1f f38c 	uxth.w	r3, ip
 8005c14:	eba3 030e 	sub.w	r3, r3, lr
 8005c18:	4403      	add	r3, r0
 8005c1a:	0c12      	lsrs	r2, r2, #16
 8005c1c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005c20:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c2a:	45c1      	cmp	r9, r8
 8005c2c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005c30:	f841 3b04 	str.w	r3, [r1], #4
 8005c34:	d2e6      	bcs.n	8005c04 <quorem+0xa4>
 8005c36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c3e:	b922      	cbnz	r2, 8005c4a <quorem+0xea>
 8005c40:	3b04      	subs	r3, #4
 8005c42:	429d      	cmp	r5, r3
 8005c44:	461a      	mov	r2, r3
 8005c46:	d30b      	bcc.n	8005c60 <quorem+0x100>
 8005c48:	613c      	str	r4, [r7, #16]
 8005c4a:	3601      	adds	r6, #1
 8005c4c:	4630      	mov	r0, r6
 8005c4e:	b003      	add	sp, #12
 8005c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c54:	6812      	ldr	r2, [r2, #0]
 8005c56:	3b04      	subs	r3, #4
 8005c58:	2a00      	cmp	r2, #0
 8005c5a:	d1cb      	bne.n	8005bf4 <quorem+0x94>
 8005c5c:	3c01      	subs	r4, #1
 8005c5e:	e7c6      	b.n	8005bee <quorem+0x8e>
 8005c60:	6812      	ldr	r2, [r2, #0]
 8005c62:	3b04      	subs	r3, #4
 8005c64:	2a00      	cmp	r2, #0
 8005c66:	d1ef      	bne.n	8005c48 <quorem+0xe8>
 8005c68:	3c01      	subs	r4, #1
 8005c6a:	e7ea      	b.n	8005c42 <quorem+0xe2>
 8005c6c:	2000      	movs	r0, #0
 8005c6e:	e7ee      	b.n	8005c4e <quorem+0xee>

08005c70 <_dtoa_r>:
 8005c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c74:	4614      	mov	r4, r2
 8005c76:	461d      	mov	r5, r3
 8005c78:	69c7      	ldr	r7, [r0, #28]
 8005c7a:	b097      	sub	sp, #92	@ 0x5c
 8005c7c:	4683      	mov	fp, r0
 8005c7e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005c82:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005c84:	b97f      	cbnz	r7, 8005ca6 <_dtoa_r+0x36>
 8005c86:	2010      	movs	r0, #16
 8005c88:	f000 fe02 	bl	8006890 <malloc>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	f8cb 001c 	str.w	r0, [fp, #28]
 8005c92:	b920      	cbnz	r0, 8005c9e <_dtoa_r+0x2e>
 8005c94:	21ef      	movs	r1, #239	@ 0xef
 8005c96:	4ba8      	ldr	r3, [pc, #672]	@ (8005f38 <_dtoa_r+0x2c8>)
 8005c98:	48a8      	ldr	r0, [pc, #672]	@ (8005f3c <_dtoa_r+0x2cc>)
 8005c9a:	f002 fc23 	bl	80084e4 <__assert_func>
 8005c9e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005ca2:	6007      	str	r7, [r0, #0]
 8005ca4:	60c7      	str	r7, [r0, #12]
 8005ca6:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005caa:	6819      	ldr	r1, [r3, #0]
 8005cac:	b159      	cbz	r1, 8005cc6 <_dtoa_r+0x56>
 8005cae:	685a      	ldr	r2, [r3, #4]
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	4093      	lsls	r3, r2
 8005cb4:	604a      	str	r2, [r1, #4]
 8005cb6:	608b      	str	r3, [r1, #8]
 8005cb8:	4658      	mov	r0, fp
 8005cba:	f000 fedf 	bl	8006a7c <_Bfree>
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	1e2b      	subs	r3, r5, #0
 8005cc8:	bfaf      	iteee	ge
 8005cca:	2300      	movge	r3, #0
 8005ccc:	2201      	movlt	r2, #1
 8005cce:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005cd2:	9303      	strlt	r3, [sp, #12]
 8005cd4:	bfa8      	it	ge
 8005cd6:	6033      	strge	r3, [r6, #0]
 8005cd8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005cdc:	4b98      	ldr	r3, [pc, #608]	@ (8005f40 <_dtoa_r+0x2d0>)
 8005cde:	bfb8      	it	lt
 8005ce0:	6032      	strlt	r2, [r6, #0]
 8005ce2:	ea33 0308 	bics.w	r3, r3, r8
 8005ce6:	d112      	bne.n	8005d0e <_dtoa_r+0x9e>
 8005ce8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005cec:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005cee:	6013      	str	r3, [r2, #0]
 8005cf0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005cf4:	4323      	orrs	r3, r4
 8005cf6:	f000 8550 	beq.w	800679a <_dtoa_r+0xb2a>
 8005cfa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005cfc:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8005f44 <_dtoa_r+0x2d4>
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	f000 8552 	beq.w	80067aa <_dtoa_r+0xb3a>
 8005d06:	f10a 0303 	add.w	r3, sl, #3
 8005d0a:	f000 bd4c 	b.w	80067a6 <_dtoa_r+0xb36>
 8005d0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d12:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005d16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	f7fa fe43 	bl	80009a8 <__aeabi_dcmpeq>
 8005d22:	4607      	mov	r7, r0
 8005d24:	b158      	cbz	r0, 8005d3e <_dtoa_r+0xce>
 8005d26:	2301      	movs	r3, #1
 8005d28:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005d2a:	6013      	str	r3, [r2, #0]
 8005d2c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d2e:	b113      	cbz	r3, 8005d36 <_dtoa_r+0xc6>
 8005d30:	4b85      	ldr	r3, [pc, #532]	@ (8005f48 <_dtoa_r+0x2d8>)
 8005d32:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005d34:	6013      	str	r3, [r2, #0]
 8005d36:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8005f4c <_dtoa_r+0x2dc>
 8005d3a:	f000 bd36 	b.w	80067aa <_dtoa_r+0xb3a>
 8005d3e:	ab14      	add	r3, sp, #80	@ 0x50
 8005d40:	9301      	str	r3, [sp, #4]
 8005d42:	ab15      	add	r3, sp, #84	@ 0x54
 8005d44:	9300      	str	r3, [sp, #0]
 8005d46:	4658      	mov	r0, fp
 8005d48:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005d4c:	f001 fa30 	bl	80071b0 <__d2b>
 8005d50:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005d54:	4681      	mov	r9, r0
 8005d56:	2e00      	cmp	r6, #0
 8005d58:	d077      	beq.n	8005e4a <_dtoa_r+0x1da>
 8005d5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d60:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005d64:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d68:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005d6c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005d70:	9712      	str	r7, [sp, #72]	@ 0x48
 8005d72:	4619      	mov	r1, r3
 8005d74:	2200      	movs	r2, #0
 8005d76:	4b76      	ldr	r3, [pc, #472]	@ (8005f50 <_dtoa_r+0x2e0>)
 8005d78:	f7fa f9f6 	bl	8000168 <__aeabi_dsub>
 8005d7c:	a368      	add	r3, pc, #416	@ (adr r3, 8005f20 <_dtoa_r+0x2b0>)
 8005d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d82:	f7fa fba9 	bl	80004d8 <__aeabi_dmul>
 8005d86:	a368      	add	r3, pc, #416	@ (adr r3, 8005f28 <_dtoa_r+0x2b8>)
 8005d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d8c:	f7fa f9ee 	bl	800016c <__adddf3>
 8005d90:	4604      	mov	r4, r0
 8005d92:	4630      	mov	r0, r6
 8005d94:	460d      	mov	r5, r1
 8005d96:	f7fa fb35 	bl	8000404 <__aeabi_i2d>
 8005d9a:	a365      	add	r3, pc, #404	@ (adr r3, 8005f30 <_dtoa_r+0x2c0>)
 8005d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da0:	f7fa fb9a 	bl	80004d8 <__aeabi_dmul>
 8005da4:	4602      	mov	r2, r0
 8005da6:	460b      	mov	r3, r1
 8005da8:	4620      	mov	r0, r4
 8005daa:	4629      	mov	r1, r5
 8005dac:	f7fa f9de 	bl	800016c <__adddf3>
 8005db0:	4604      	mov	r4, r0
 8005db2:	460d      	mov	r5, r1
 8005db4:	f7fa fe40 	bl	8000a38 <__aeabi_d2iz>
 8005db8:	2200      	movs	r2, #0
 8005dba:	4607      	mov	r7, r0
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	4620      	mov	r0, r4
 8005dc0:	4629      	mov	r1, r5
 8005dc2:	f7fa fdfb 	bl	80009bc <__aeabi_dcmplt>
 8005dc6:	b140      	cbz	r0, 8005dda <_dtoa_r+0x16a>
 8005dc8:	4638      	mov	r0, r7
 8005dca:	f7fa fb1b 	bl	8000404 <__aeabi_i2d>
 8005dce:	4622      	mov	r2, r4
 8005dd0:	462b      	mov	r3, r5
 8005dd2:	f7fa fde9 	bl	80009a8 <__aeabi_dcmpeq>
 8005dd6:	b900      	cbnz	r0, 8005dda <_dtoa_r+0x16a>
 8005dd8:	3f01      	subs	r7, #1
 8005dda:	2f16      	cmp	r7, #22
 8005ddc:	d853      	bhi.n	8005e86 <_dtoa_r+0x216>
 8005dde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005de2:	4b5c      	ldr	r3, [pc, #368]	@ (8005f54 <_dtoa_r+0x2e4>)
 8005de4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dec:	f7fa fde6 	bl	80009bc <__aeabi_dcmplt>
 8005df0:	2800      	cmp	r0, #0
 8005df2:	d04a      	beq.n	8005e8a <_dtoa_r+0x21a>
 8005df4:	2300      	movs	r3, #0
 8005df6:	3f01      	subs	r7, #1
 8005df8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005dfa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005dfc:	1b9b      	subs	r3, r3, r6
 8005dfe:	1e5a      	subs	r2, r3, #1
 8005e00:	bf46      	itte	mi
 8005e02:	f1c3 0801 	rsbmi	r8, r3, #1
 8005e06:	2300      	movmi	r3, #0
 8005e08:	f04f 0800 	movpl.w	r8, #0
 8005e0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e0e:	bf48      	it	mi
 8005e10:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005e12:	2f00      	cmp	r7, #0
 8005e14:	db3b      	blt.n	8005e8e <_dtoa_r+0x21e>
 8005e16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e18:	970e      	str	r7, [sp, #56]	@ 0x38
 8005e1a:	443b      	add	r3, r7
 8005e1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e1e:	2300      	movs	r3, #0
 8005e20:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e22:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e24:	2b09      	cmp	r3, #9
 8005e26:	d866      	bhi.n	8005ef6 <_dtoa_r+0x286>
 8005e28:	2b05      	cmp	r3, #5
 8005e2a:	bfc4      	itt	gt
 8005e2c:	3b04      	subgt	r3, #4
 8005e2e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005e30:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e32:	bfc8      	it	gt
 8005e34:	2400      	movgt	r4, #0
 8005e36:	f1a3 0302 	sub.w	r3, r3, #2
 8005e3a:	bfd8      	it	le
 8005e3c:	2401      	movle	r4, #1
 8005e3e:	2b03      	cmp	r3, #3
 8005e40:	d864      	bhi.n	8005f0c <_dtoa_r+0x29c>
 8005e42:	e8df f003 	tbb	[pc, r3]
 8005e46:	382b      	.short	0x382b
 8005e48:	5636      	.short	0x5636
 8005e4a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005e4e:	441e      	add	r6, r3
 8005e50:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005e54:	2b20      	cmp	r3, #32
 8005e56:	bfc1      	itttt	gt
 8005e58:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005e5c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005e60:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005e64:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005e68:	bfd6      	itet	le
 8005e6a:	f1c3 0320 	rsble	r3, r3, #32
 8005e6e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005e72:	fa04 f003 	lslle.w	r0, r4, r3
 8005e76:	f7fa fab5 	bl	80003e4 <__aeabi_ui2d>
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005e80:	3e01      	subs	r6, #1
 8005e82:	9212      	str	r2, [sp, #72]	@ 0x48
 8005e84:	e775      	b.n	8005d72 <_dtoa_r+0x102>
 8005e86:	2301      	movs	r3, #1
 8005e88:	e7b6      	b.n	8005df8 <_dtoa_r+0x188>
 8005e8a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005e8c:	e7b5      	b.n	8005dfa <_dtoa_r+0x18a>
 8005e8e:	427b      	negs	r3, r7
 8005e90:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e92:	2300      	movs	r3, #0
 8005e94:	eba8 0807 	sub.w	r8, r8, r7
 8005e98:	930e      	str	r3, [sp, #56]	@ 0x38
 8005e9a:	e7c2      	b.n	8005e22 <_dtoa_r+0x1b2>
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ea0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	dc35      	bgt.n	8005f12 <_dtoa_r+0x2a2>
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005eae:	9221      	str	r2, [sp, #132]	@ 0x84
 8005eb0:	e00b      	b.n	8005eca <_dtoa_r+0x25a>
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	e7f3      	b.n	8005e9e <_dtoa_r+0x22e>
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005eba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ebc:	18fb      	adds	r3, r7, r3
 8005ebe:	9308      	str	r3, [sp, #32]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	9307      	str	r3, [sp, #28]
 8005ec6:	bfb8      	it	lt
 8005ec8:	2301      	movlt	r3, #1
 8005eca:	2100      	movs	r1, #0
 8005ecc:	2204      	movs	r2, #4
 8005ece:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005ed2:	f102 0514 	add.w	r5, r2, #20
 8005ed6:	429d      	cmp	r5, r3
 8005ed8:	d91f      	bls.n	8005f1a <_dtoa_r+0x2aa>
 8005eda:	6041      	str	r1, [r0, #4]
 8005edc:	4658      	mov	r0, fp
 8005ede:	f000 fd8d 	bl	80069fc <_Balloc>
 8005ee2:	4682      	mov	sl, r0
 8005ee4:	2800      	cmp	r0, #0
 8005ee6:	d139      	bne.n	8005f5c <_dtoa_r+0x2ec>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	f240 11af 	movw	r1, #431	@ 0x1af
 8005eee:	4b1a      	ldr	r3, [pc, #104]	@ (8005f58 <_dtoa_r+0x2e8>)
 8005ef0:	e6d2      	b.n	8005c98 <_dtoa_r+0x28>
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e7e0      	b.n	8005eb8 <_dtoa_r+0x248>
 8005ef6:	2401      	movs	r4, #1
 8005ef8:	2300      	movs	r3, #0
 8005efa:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005efc:	9320      	str	r3, [sp, #128]	@ 0x80
 8005efe:	f04f 33ff 	mov.w	r3, #4294967295
 8005f02:	2200      	movs	r2, #0
 8005f04:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005f08:	2312      	movs	r3, #18
 8005f0a:	e7d0      	b.n	8005eae <_dtoa_r+0x23e>
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f10:	e7f5      	b.n	8005efe <_dtoa_r+0x28e>
 8005f12:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f14:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005f18:	e7d7      	b.n	8005eca <_dtoa_r+0x25a>
 8005f1a:	3101      	adds	r1, #1
 8005f1c:	0052      	lsls	r2, r2, #1
 8005f1e:	e7d8      	b.n	8005ed2 <_dtoa_r+0x262>
 8005f20:	636f4361 	.word	0x636f4361
 8005f24:	3fd287a7 	.word	0x3fd287a7
 8005f28:	8b60c8b3 	.word	0x8b60c8b3
 8005f2c:	3fc68a28 	.word	0x3fc68a28
 8005f30:	509f79fb 	.word	0x509f79fb
 8005f34:	3fd34413 	.word	0x3fd34413
 8005f38:	080092f8 	.word	0x080092f8
 8005f3c:	0800930f 	.word	0x0800930f
 8005f40:	7ff00000 	.word	0x7ff00000
 8005f44:	080092f4 	.word	0x080092f4
 8005f48:	080092c3 	.word	0x080092c3
 8005f4c:	080092c2 	.word	0x080092c2
 8005f50:	3ff80000 	.word	0x3ff80000
 8005f54:	08009408 	.word	0x08009408
 8005f58:	08009367 	.word	0x08009367
 8005f5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005f60:	6018      	str	r0, [r3, #0]
 8005f62:	9b07      	ldr	r3, [sp, #28]
 8005f64:	2b0e      	cmp	r3, #14
 8005f66:	f200 80a4 	bhi.w	80060b2 <_dtoa_r+0x442>
 8005f6a:	2c00      	cmp	r4, #0
 8005f6c:	f000 80a1 	beq.w	80060b2 <_dtoa_r+0x442>
 8005f70:	2f00      	cmp	r7, #0
 8005f72:	dd33      	ble.n	8005fdc <_dtoa_r+0x36c>
 8005f74:	4b86      	ldr	r3, [pc, #536]	@ (8006190 <_dtoa_r+0x520>)
 8005f76:	f007 020f 	and.w	r2, r7, #15
 8005f7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f7e:	05f8      	lsls	r0, r7, #23
 8005f80:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f84:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005f88:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005f8c:	d516      	bpl.n	8005fbc <_dtoa_r+0x34c>
 8005f8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f92:	4b80      	ldr	r3, [pc, #512]	@ (8006194 <_dtoa_r+0x524>)
 8005f94:	2603      	movs	r6, #3
 8005f96:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f9a:	f7fa fbc7 	bl	800072c <__aeabi_ddiv>
 8005f9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fa2:	f004 040f 	and.w	r4, r4, #15
 8005fa6:	4d7b      	ldr	r5, [pc, #492]	@ (8006194 <_dtoa_r+0x524>)
 8005fa8:	b954      	cbnz	r4, 8005fc0 <_dtoa_r+0x350>
 8005faa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005fb2:	f7fa fbbb 	bl	800072c <__aeabi_ddiv>
 8005fb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fba:	e028      	b.n	800600e <_dtoa_r+0x39e>
 8005fbc:	2602      	movs	r6, #2
 8005fbe:	e7f2      	b.n	8005fa6 <_dtoa_r+0x336>
 8005fc0:	07e1      	lsls	r1, r4, #31
 8005fc2:	d508      	bpl.n	8005fd6 <_dtoa_r+0x366>
 8005fc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005fcc:	f7fa fa84 	bl	80004d8 <__aeabi_dmul>
 8005fd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fd4:	3601      	adds	r6, #1
 8005fd6:	1064      	asrs	r4, r4, #1
 8005fd8:	3508      	adds	r5, #8
 8005fda:	e7e5      	b.n	8005fa8 <_dtoa_r+0x338>
 8005fdc:	f000 80d2 	beq.w	8006184 <_dtoa_r+0x514>
 8005fe0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005fe4:	427c      	negs	r4, r7
 8005fe6:	4b6a      	ldr	r3, [pc, #424]	@ (8006190 <_dtoa_r+0x520>)
 8005fe8:	f004 020f 	and.w	r2, r4, #15
 8005fec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ff4:	f7fa fa70 	bl	80004d8 <__aeabi_dmul>
 8005ff8:	2602      	movs	r6, #2
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006000:	4d64      	ldr	r5, [pc, #400]	@ (8006194 <_dtoa_r+0x524>)
 8006002:	1124      	asrs	r4, r4, #4
 8006004:	2c00      	cmp	r4, #0
 8006006:	f040 80b2 	bne.w	800616e <_dtoa_r+0x4fe>
 800600a:	2b00      	cmp	r3, #0
 800600c:	d1d3      	bne.n	8005fb6 <_dtoa_r+0x346>
 800600e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006012:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006014:	2b00      	cmp	r3, #0
 8006016:	f000 80b7 	beq.w	8006188 <_dtoa_r+0x518>
 800601a:	2200      	movs	r2, #0
 800601c:	4620      	mov	r0, r4
 800601e:	4629      	mov	r1, r5
 8006020:	4b5d      	ldr	r3, [pc, #372]	@ (8006198 <_dtoa_r+0x528>)
 8006022:	f7fa fccb 	bl	80009bc <__aeabi_dcmplt>
 8006026:	2800      	cmp	r0, #0
 8006028:	f000 80ae 	beq.w	8006188 <_dtoa_r+0x518>
 800602c:	9b07      	ldr	r3, [sp, #28]
 800602e:	2b00      	cmp	r3, #0
 8006030:	f000 80aa 	beq.w	8006188 <_dtoa_r+0x518>
 8006034:	9b08      	ldr	r3, [sp, #32]
 8006036:	2b00      	cmp	r3, #0
 8006038:	dd37      	ble.n	80060aa <_dtoa_r+0x43a>
 800603a:	1e7b      	subs	r3, r7, #1
 800603c:	4620      	mov	r0, r4
 800603e:	9304      	str	r3, [sp, #16]
 8006040:	2200      	movs	r2, #0
 8006042:	4629      	mov	r1, r5
 8006044:	4b55      	ldr	r3, [pc, #340]	@ (800619c <_dtoa_r+0x52c>)
 8006046:	f7fa fa47 	bl	80004d8 <__aeabi_dmul>
 800604a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800604e:	9c08      	ldr	r4, [sp, #32]
 8006050:	3601      	adds	r6, #1
 8006052:	4630      	mov	r0, r6
 8006054:	f7fa f9d6 	bl	8000404 <__aeabi_i2d>
 8006058:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800605c:	f7fa fa3c 	bl	80004d8 <__aeabi_dmul>
 8006060:	2200      	movs	r2, #0
 8006062:	4b4f      	ldr	r3, [pc, #316]	@ (80061a0 <_dtoa_r+0x530>)
 8006064:	f7fa f882 	bl	800016c <__adddf3>
 8006068:	4605      	mov	r5, r0
 800606a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800606e:	2c00      	cmp	r4, #0
 8006070:	f040 809a 	bne.w	80061a8 <_dtoa_r+0x538>
 8006074:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006078:	2200      	movs	r2, #0
 800607a:	4b4a      	ldr	r3, [pc, #296]	@ (80061a4 <_dtoa_r+0x534>)
 800607c:	f7fa f874 	bl	8000168 <__aeabi_dsub>
 8006080:	4602      	mov	r2, r0
 8006082:	460b      	mov	r3, r1
 8006084:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006088:	462a      	mov	r2, r5
 800608a:	4633      	mov	r3, r6
 800608c:	f7fa fcb4 	bl	80009f8 <__aeabi_dcmpgt>
 8006090:	2800      	cmp	r0, #0
 8006092:	f040 828e 	bne.w	80065b2 <_dtoa_r+0x942>
 8006096:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800609a:	462a      	mov	r2, r5
 800609c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80060a0:	f7fa fc8c 	bl	80009bc <__aeabi_dcmplt>
 80060a4:	2800      	cmp	r0, #0
 80060a6:	f040 8127 	bne.w	80062f8 <_dtoa_r+0x688>
 80060aa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80060ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80060b2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	f2c0 8163 	blt.w	8006380 <_dtoa_r+0x710>
 80060ba:	2f0e      	cmp	r7, #14
 80060bc:	f300 8160 	bgt.w	8006380 <_dtoa_r+0x710>
 80060c0:	4b33      	ldr	r3, [pc, #204]	@ (8006190 <_dtoa_r+0x520>)
 80060c2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80060c6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80060ca:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80060ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	da03      	bge.n	80060dc <_dtoa_r+0x46c>
 80060d4:	9b07      	ldr	r3, [sp, #28]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	f340 8100 	ble.w	80062dc <_dtoa_r+0x66c>
 80060dc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80060e0:	4656      	mov	r6, sl
 80060e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060e6:	4620      	mov	r0, r4
 80060e8:	4629      	mov	r1, r5
 80060ea:	f7fa fb1f 	bl	800072c <__aeabi_ddiv>
 80060ee:	f7fa fca3 	bl	8000a38 <__aeabi_d2iz>
 80060f2:	4680      	mov	r8, r0
 80060f4:	f7fa f986 	bl	8000404 <__aeabi_i2d>
 80060f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060fc:	f7fa f9ec 	bl	80004d8 <__aeabi_dmul>
 8006100:	4602      	mov	r2, r0
 8006102:	460b      	mov	r3, r1
 8006104:	4620      	mov	r0, r4
 8006106:	4629      	mov	r1, r5
 8006108:	f7fa f82e 	bl	8000168 <__aeabi_dsub>
 800610c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006110:	9d07      	ldr	r5, [sp, #28]
 8006112:	f806 4b01 	strb.w	r4, [r6], #1
 8006116:	eba6 040a 	sub.w	r4, r6, sl
 800611a:	42a5      	cmp	r5, r4
 800611c:	4602      	mov	r2, r0
 800611e:	460b      	mov	r3, r1
 8006120:	f040 8116 	bne.w	8006350 <_dtoa_r+0x6e0>
 8006124:	f7fa f822 	bl	800016c <__adddf3>
 8006128:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800612c:	4604      	mov	r4, r0
 800612e:	460d      	mov	r5, r1
 8006130:	f7fa fc62 	bl	80009f8 <__aeabi_dcmpgt>
 8006134:	2800      	cmp	r0, #0
 8006136:	f040 80f8 	bne.w	800632a <_dtoa_r+0x6ba>
 800613a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800613e:	4620      	mov	r0, r4
 8006140:	4629      	mov	r1, r5
 8006142:	f7fa fc31 	bl	80009a8 <__aeabi_dcmpeq>
 8006146:	b118      	cbz	r0, 8006150 <_dtoa_r+0x4e0>
 8006148:	f018 0f01 	tst.w	r8, #1
 800614c:	f040 80ed 	bne.w	800632a <_dtoa_r+0x6ba>
 8006150:	4649      	mov	r1, r9
 8006152:	4658      	mov	r0, fp
 8006154:	f000 fc92 	bl	8006a7c <_Bfree>
 8006158:	2300      	movs	r3, #0
 800615a:	7033      	strb	r3, [r6, #0]
 800615c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800615e:	3701      	adds	r7, #1
 8006160:	601f      	str	r7, [r3, #0]
 8006162:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006164:	2b00      	cmp	r3, #0
 8006166:	f000 8320 	beq.w	80067aa <_dtoa_r+0xb3a>
 800616a:	601e      	str	r6, [r3, #0]
 800616c:	e31d      	b.n	80067aa <_dtoa_r+0xb3a>
 800616e:	07e2      	lsls	r2, r4, #31
 8006170:	d505      	bpl.n	800617e <_dtoa_r+0x50e>
 8006172:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006176:	f7fa f9af 	bl	80004d8 <__aeabi_dmul>
 800617a:	2301      	movs	r3, #1
 800617c:	3601      	adds	r6, #1
 800617e:	1064      	asrs	r4, r4, #1
 8006180:	3508      	adds	r5, #8
 8006182:	e73f      	b.n	8006004 <_dtoa_r+0x394>
 8006184:	2602      	movs	r6, #2
 8006186:	e742      	b.n	800600e <_dtoa_r+0x39e>
 8006188:	9c07      	ldr	r4, [sp, #28]
 800618a:	9704      	str	r7, [sp, #16]
 800618c:	e761      	b.n	8006052 <_dtoa_r+0x3e2>
 800618e:	bf00      	nop
 8006190:	08009408 	.word	0x08009408
 8006194:	080093e0 	.word	0x080093e0
 8006198:	3ff00000 	.word	0x3ff00000
 800619c:	40240000 	.word	0x40240000
 80061a0:	401c0000 	.word	0x401c0000
 80061a4:	40140000 	.word	0x40140000
 80061a8:	4b70      	ldr	r3, [pc, #448]	@ (800636c <_dtoa_r+0x6fc>)
 80061aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80061ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80061b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80061b4:	4454      	add	r4, sl
 80061b6:	2900      	cmp	r1, #0
 80061b8:	d045      	beq.n	8006246 <_dtoa_r+0x5d6>
 80061ba:	2000      	movs	r0, #0
 80061bc:	496c      	ldr	r1, [pc, #432]	@ (8006370 <_dtoa_r+0x700>)
 80061be:	f7fa fab5 	bl	800072c <__aeabi_ddiv>
 80061c2:	4633      	mov	r3, r6
 80061c4:	462a      	mov	r2, r5
 80061c6:	f7f9 ffcf 	bl	8000168 <__aeabi_dsub>
 80061ca:	4656      	mov	r6, sl
 80061cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80061d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061d4:	f7fa fc30 	bl	8000a38 <__aeabi_d2iz>
 80061d8:	4605      	mov	r5, r0
 80061da:	f7fa f913 	bl	8000404 <__aeabi_i2d>
 80061de:	4602      	mov	r2, r0
 80061e0:	460b      	mov	r3, r1
 80061e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80061e6:	f7f9 ffbf 	bl	8000168 <__aeabi_dsub>
 80061ea:	4602      	mov	r2, r0
 80061ec:	460b      	mov	r3, r1
 80061ee:	3530      	adds	r5, #48	@ 0x30
 80061f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80061f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80061f8:	f806 5b01 	strb.w	r5, [r6], #1
 80061fc:	f7fa fbde 	bl	80009bc <__aeabi_dcmplt>
 8006200:	2800      	cmp	r0, #0
 8006202:	d163      	bne.n	80062cc <_dtoa_r+0x65c>
 8006204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006208:	2000      	movs	r0, #0
 800620a:	495a      	ldr	r1, [pc, #360]	@ (8006374 <_dtoa_r+0x704>)
 800620c:	f7f9 ffac 	bl	8000168 <__aeabi_dsub>
 8006210:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006214:	f7fa fbd2 	bl	80009bc <__aeabi_dcmplt>
 8006218:	2800      	cmp	r0, #0
 800621a:	f040 8087 	bne.w	800632c <_dtoa_r+0x6bc>
 800621e:	42a6      	cmp	r6, r4
 8006220:	f43f af43 	beq.w	80060aa <_dtoa_r+0x43a>
 8006224:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006228:	2200      	movs	r2, #0
 800622a:	4b53      	ldr	r3, [pc, #332]	@ (8006378 <_dtoa_r+0x708>)
 800622c:	f7fa f954 	bl	80004d8 <__aeabi_dmul>
 8006230:	2200      	movs	r2, #0
 8006232:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006236:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800623a:	4b4f      	ldr	r3, [pc, #316]	@ (8006378 <_dtoa_r+0x708>)
 800623c:	f7fa f94c 	bl	80004d8 <__aeabi_dmul>
 8006240:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006244:	e7c4      	b.n	80061d0 <_dtoa_r+0x560>
 8006246:	4631      	mov	r1, r6
 8006248:	4628      	mov	r0, r5
 800624a:	f7fa f945 	bl	80004d8 <__aeabi_dmul>
 800624e:	4656      	mov	r6, sl
 8006250:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006254:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006256:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800625a:	f7fa fbed 	bl	8000a38 <__aeabi_d2iz>
 800625e:	4605      	mov	r5, r0
 8006260:	f7fa f8d0 	bl	8000404 <__aeabi_i2d>
 8006264:	4602      	mov	r2, r0
 8006266:	460b      	mov	r3, r1
 8006268:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800626c:	f7f9 ff7c 	bl	8000168 <__aeabi_dsub>
 8006270:	4602      	mov	r2, r0
 8006272:	460b      	mov	r3, r1
 8006274:	3530      	adds	r5, #48	@ 0x30
 8006276:	f806 5b01 	strb.w	r5, [r6], #1
 800627a:	42a6      	cmp	r6, r4
 800627c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006280:	f04f 0200 	mov.w	r2, #0
 8006284:	d124      	bne.n	80062d0 <_dtoa_r+0x660>
 8006286:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800628a:	4b39      	ldr	r3, [pc, #228]	@ (8006370 <_dtoa_r+0x700>)
 800628c:	f7f9 ff6e 	bl	800016c <__adddf3>
 8006290:	4602      	mov	r2, r0
 8006292:	460b      	mov	r3, r1
 8006294:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006298:	f7fa fbae 	bl	80009f8 <__aeabi_dcmpgt>
 800629c:	2800      	cmp	r0, #0
 800629e:	d145      	bne.n	800632c <_dtoa_r+0x6bc>
 80062a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062a4:	2000      	movs	r0, #0
 80062a6:	4932      	ldr	r1, [pc, #200]	@ (8006370 <_dtoa_r+0x700>)
 80062a8:	f7f9 ff5e 	bl	8000168 <__aeabi_dsub>
 80062ac:	4602      	mov	r2, r0
 80062ae:	460b      	mov	r3, r1
 80062b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80062b4:	f7fa fb82 	bl	80009bc <__aeabi_dcmplt>
 80062b8:	2800      	cmp	r0, #0
 80062ba:	f43f aef6 	beq.w	80060aa <_dtoa_r+0x43a>
 80062be:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80062c0:	1e73      	subs	r3, r6, #1
 80062c2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80062c4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80062c8:	2b30      	cmp	r3, #48	@ 0x30
 80062ca:	d0f8      	beq.n	80062be <_dtoa_r+0x64e>
 80062cc:	9f04      	ldr	r7, [sp, #16]
 80062ce:	e73f      	b.n	8006150 <_dtoa_r+0x4e0>
 80062d0:	4b29      	ldr	r3, [pc, #164]	@ (8006378 <_dtoa_r+0x708>)
 80062d2:	f7fa f901 	bl	80004d8 <__aeabi_dmul>
 80062d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062da:	e7bc      	b.n	8006256 <_dtoa_r+0x5e6>
 80062dc:	d10c      	bne.n	80062f8 <_dtoa_r+0x688>
 80062de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062e2:	2200      	movs	r2, #0
 80062e4:	4b25      	ldr	r3, [pc, #148]	@ (800637c <_dtoa_r+0x70c>)
 80062e6:	f7fa f8f7 	bl	80004d8 <__aeabi_dmul>
 80062ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062ee:	f7fa fb79 	bl	80009e4 <__aeabi_dcmpge>
 80062f2:	2800      	cmp	r0, #0
 80062f4:	f000 815b 	beq.w	80065ae <_dtoa_r+0x93e>
 80062f8:	2400      	movs	r4, #0
 80062fa:	4625      	mov	r5, r4
 80062fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80062fe:	4656      	mov	r6, sl
 8006300:	43db      	mvns	r3, r3
 8006302:	9304      	str	r3, [sp, #16]
 8006304:	2700      	movs	r7, #0
 8006306:	4621      	mov	r1, r4
 8006308:	4658      	mov	r0, fp
 800630a:	f000 fbb7 	bl	8006a7c <_Bfree>
 800630e:	2d00      	cmp	r5, #0
 8006310:	d0dc      	beq.n	80062cc <_dtoa_r+0x65c>
 8006312:	b12f      	cbz	r7, 8006320 <_dtoa_r+0x6b0>
 8006314:	42af      	cmp	r7, r5
 8006316:	d003      	beq.n	8006320 <_dtoa_r+0x6b0>
 8006318:	4639      	mov	r1, r7
 800631a:	4658      	mov	r0, fp
 800631c:	f000 fbae 	bl	8006a7c <_Bfree>
 8006320:	4629      	mov	r1, r5
 8006322:	4658      	mov	r0, fp
 8006324:	f000 fbaa 	bl	8006a7c <_Bfree>
 8006328:	e7d0      	b.n	80062cc <_dtoa_r+0x65c>
 800632a:	9704      	str	r7, [sp, #16]
 800632c:	4633      	mov	r3, r6
 800632e:	461e      	mov	r6, r3
 8006330:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006334:	2a39      	cmp	r2, #57	@ 0x39
 8006336:	d107      	bne.n	8006348 <_dtoa_r+0x6d8>
 8006338:	459a      	cmp	sl, r3
 800633a:	d1f8      	bne.n	800632e <_dtoa_r+0x6be>
 800633c:	9a04      	ldr	r2, [sp, #16]
 800633e:	3201      	adds	r2, #1
 8006340:	9204      	str	r2, [sp, #16]
 8006342:	2230      	movs	r2, #48	@ 0x30
 8006344:	f88a 2000 	strb.w	r2, [sl]
 8006348:	781a      	ldrb	r2, [r3, #0]
 800634a:	3201      	adds	r2, #1
 800634c:	701a      	strb	r2, [r3, #0]
 800634e:	e7bd      	b.n	80062cc <_dtoa_r+0x65c>
 8006350:	2200      	movs	r2, #0
 8006352:	4b09      	ldr	r3, [pc, #36]	@ (8006378 <_dtoa_r+0x708>)
 8006354:	f7fa f8c0 	bl	80004d8 <__aeabi_dmul>
 8006358:	2200      	movs	r2, #0
 800635a:	2300      	movs	r3, #0
 800635c:	4604      	mov	r4, r0
 800635e:	460d      	mov	r5, r1
 8006360:	f7fa fb22 	bl	80009a8 <__aeabi_dcmpeq>
 8006364:	2800      	cmp	r0, #0
 8006366:	f43f aebc 	beq.w	80060e2 <_dtoa_r+0x472>
 800636a:	e6f1      	b.n	8006150 <_dtoa_r+0x4e0>
 800636c:	08009408 	.word	0x08009408
 8006370:	3fe00000 	.word	0x3fe00000
 8006374:	3ff00000 	.word	0x3ff00000
 8006378:	40240000 	.word	0x40240000
 800637c:	40140000 	.word	0x40140000
 8006380:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006382:	2a00      	cmp	r2, #0
 8006384:	f000 80db 	beq.w	800653e <_dtoa_r+0x8ce>
 8006388:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800638a:	2a01      	cmp	r2, #1
 800638c:	f300 80bf 	bgt.w	800650e <_dtoa_r+0x89e>
 8006390:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006392:	2a00      	cmp	r2, #0
 8006394:	f000 80b7 	beq.w	8006506 <_dtoa_r+0x896>
 8006398:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800639c:	4646      	mov	r6, r8
 800639e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80063a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063a2:	2101      	movs	r1, #1
 80063a4:	441a      	add	r2, r3
 80063a6:	4658      	mov	r0, fp
 80063a8:	4498      	add	r8, r3
 80063aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80063ac:	f000 fc64 	bl	8006c78 <__i2b>
 80063b0:	4605      	mov	r5, r0
 80063b2:	b15e      	cbz	r6, 80063cc <_dtoa_r+0x75c>
 80063b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	dd08      	ble.n	80063cc <_dtoa_r+0x75c>
 80063ba:	42b3      	cmp	r3, r6
 80063bc:	bfa8      	it	ge
 80063be:	4633      	movge	r3, r6
 80063c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063c2:	eba8 0803 	sub.w	r8, r8, r3
 80063c6:	1af6      	subs	r6, r6, r3
 80063c8:	1ad3      	subs	r3, r2, r3
 80063ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80063cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063ce:	b1f3      	cbz	r3, 800640e <_dtoa_r+0x79e>
 80063d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	f000 80b7 	beq.w	8006546 <_dtoa_r+0x8d6>
 80063d8:	b18c      	cbz	r4, 80063fe <_dtoa_r+0x78e>
 80063da:	4629      	mov	r1, r5
 80063dc:	4622      	mov	r2, r4
 80063de:	4658      	mov	r0, fp
 80063e0:	f000 fd08 	bl	8006df4 <__pow5mult>
 80063e4:	464a      	mov	r2, r9
 80063e6:	4601      	mov	r1, r0
 80063e8:	4605      	mov	r5, r0
 80063ea:	4658      	mov	r0, fp
 80063ec:	f000 fc5a 	bl	8006ca4 <__multiply>
 80063f0:	4649      	mov	r1, r9
 80063f2:	9004      	str	r0, [sp, #16]
 80063f4:	4658      	mov	r0, fp
 80063f6:	f000 fb41 	bl	8006a7c <_Bfree>
 80063fa:	9b04      	ldr	r3, [sp, #16]
 80063fc:	4699      	mov	r9, r3
 80063fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006400:	1b1a      	subs	r2, r3, r4
 8006402:	d004      	beq.n	800640e <_dtoa_r+0x79e>
 8006404:	4649      	mov	r1, r9
 8006406:	4658      	mov	r0, fp
 8006408:	f000 fcf4 	bl	8006df4 <__pow5mult>
 800640c:	4681      	mov	r9, r0
 800640e:	2101      	movs	r1, #1
 8006410:	4658      	mov	r0, fp
 8006412:	f000 fc31 	bl	8006c78 <__i2b>
 8006416:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006418:	4604      	mov	r4, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	f000 81c9 	beq.w	80067b2 <_dtoa_r+0xb42>
 8006420:	461a      	mov	r2, r3
 8006422:	4601      	mov	r1, r0
 8006424:	4658      	mov	r0, fp
 8006426:	f000 fce5 	bl	8006df4 <__pow5mult>
 800642a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800642c:	4604      	mov	r4, r0
 800642e:	2b01      	cmp	r3, #1
 8006430:	f300 808f 	bgt.w	8006552 <_dtoa_r+0x8e2>
 8006434:	9b02      	ldr	r3, [sp, #8]
 8006436:	2b00      	cmp	r3, #0
 8006438:	f040 8087 	bne.w	800654a <_dtoa_r+0x8da>
 800643c:	9b03      	ldr	r3, [sp, #12]
 800643e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006442:	2b00      	cmp	r3, #0
 8006444:	f040 8083 	bne.w	800654e <_dtoa_r+0x8de>
 8006448:	9b03      	ldr	r3, [sp, #12]
 800644a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800644e:	0d1b      	lsrs	r3, r3, #20
 8006450:	051b      	lsls	r3, r3, #20
 8006452:	b12b      	cbz	r3, 8006460 <_dtoa_r+0x7f0>
 8006454:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006456:	f108 0801 	add.w	r8, r8, #1
 800645a:	3301      	adds	r3, #1
 800645c:	9309      	str	r3, [sp, #36]	@ 0x24
 800645e:	2301      	movs	r3, #1
 8006460:	930a      	str	r3, [sp, #40]	@ 0x28
 8006462:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006464:	2b00      	cmp	r3, #0
 8006466:	f000 81aa 	beq.w	80067be <_dtoa_r+0xb4e>
 800646a:	6923      	ldr	r3, [r4, #16]
 800646c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006470:	6918      	ldr	r0, [r3, #16]
 8006472:	f000 fbb5 	bl	8006be0 <__hi0bits>
 8006476:	f1c0 0020 	rsb	r0, r0, #32
 800647a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800647c:	4418      	add	r0, r3
 800647e:	f010 001f 	ands.w	r0, r0, #31
 8006482:	d071      	beq.n	8006568 <_dtoa_r+0x8f8>
 8006484:	f1c0 0320 	rsb	r3, r0, #32
 8006488:	2b04      	cmp	r3, #4
 800648a:	dd65      	ble.n	8006558 <_dtoa_r+0x8e8>
 800648c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800648e:	f1c0 001c 	rsb	r0, r0, #28
 8006492:	4403      	add	r3, r0
 8006494:	4480      	add	r8, r0
 8006496:	4406      	add	r6, r0
 8006498:	9309      	str	r3, [sp, #36]	@ 0x24
 800649a:	f1b8 0f00 	cmp.w	r8, #0
 800649e:	dd05      	ble.n	80064ac <_dtoa_r+0x83c>
 80064a0:	4649      	mov	r1, r9
 80064a2:	4642      	mov	r2, r8
 80064a4:	4658      	mov	r0, fp
 80064a6:	f000 fcff 	bl	8006ea8 <__lshift>
 80064aa:	4681      	mov	r9, r0
 80064ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	dd05      	ble.n	80064be <_dtoa_r+0x84e>
 80064b2:	4621      	mov	r1, r4
 80064b4:	461a      	mov	r2, r3
 80064b6:	4658      	mov	r0, fp
 80064b8:	f000 fcf6 	bl	8006ea8 <__lshift>
 80064bc:	4604      	mov	r4, r0
 80064be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d053      	beq.n	800656c <_dtoa_r+0x8fc>
 80064c4:	4621      	mov	r1, r4
 80064c6:	4648      	mov	r0, r9
 80064c8:	f000 fd5a 	bl	8006f80 <__mcmp>
 80064cc:	2800      	cmp	r0, #0
 80064ce:	da4d      	bge.n	800656c <_dtoa_r+0x8fc>
 80064d0:	1e7b      	subs	r3, r7, #1
 80064d2:	4649      	mov	r1, r9
 80064d4:	9304      	str	r3, [sp, #16]
 80064d6:	220a      	movs	r2, #10
 80064d8:	2300      	movs	r3, #0
 80064da:	4658      	mov	r0, fp
 80064dc:	f000 faf0 	bl	8006ac0 <__multadd>
 80064e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80064e2:	4681      	mov	r9, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f000 816c 	beq.w	80067c2 <_dtoa_r+0xb52>
 80064ea:	2300      	movs	r3, #0
 80064ec:	4629      	mov	r1, r5
 80064ee:	220a      	movs	r2, #10
 80064f0:	4658      	mov	r0, fp
 80064f2:	f000 fae5 	bl	8006ac0 <__multadd>
 80064f6:	9b08      	ldr	r3, [sp, #32]
 80064f8:	4605      	mov	r5, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	dc61      	bgt.n	80065c2 <_dtoa_r+0x952>
 80064fe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006500:	2b02      	cmp	r3, #2
 8006502:	dc3b      	bgt.n	800657c <_dtoa_r+0x90c>
 8006504:	e05d      	b.n	80065c2 <_dtoa_r+0x952>
 8006506:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006508:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800650c:	e746      	b.n	800639c <_dtoa_r+0x72c>
 800650e:	9b07      	ldr	r3, [sp, #28]
 8006510:	1e5c      	subs	r4, r3, #1
 8006512:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006514:	42a3      	cmp	r3, r4
 8006516:	bfbf      	itttt	lt
 8006518:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800651a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800651c:	1ae3      	sublt	r3, r4, r3
 800651e:	18d2      	addlt	r2, r2, r3
 8006520:	bfa8      	it	ge
 8006522:	1b1c      	subge	r4, r3, r4
 8006524:	9b07      	ldr	r3, [sp, #28]
 8006526:	bfbe      	ittt	lt
 8006528:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800652a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800652c:	2400      	movlt	r4, #0
 800652e:	2b00      	cmp	r3, #0
 8006530:	bfb5      	itete	lt
 8006532:	eba8 0603 	sublt.w	r6, r8, r3
 8006536:	4646      	movge	r6, r8
 8006538:	2300      	movlt	r3, #0
 800653a:	9b07      	ldrge	r3, [sp, #28]
 800653c:	e730      	b.n	80063a0 <_dtoa_r+0x730>
 800653e:	4646      	mov	r6, r8
 8006540:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006542:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006544:	e735      	b.n	80063b2 <_dtoa_r+0x742>
 8006546:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006548:	e75c      	b.n	8006404 <_dtoa_r+0x794>
 800654a:	2300      	movs	r3, #0
 800654c:	e788      	b.n	8006460 <_dtoa_r+0x7f0>
 800654e:	9b02      	ldr	r3, [sp, #8]
 8006550:	e786      	b.n	8006460 <_dtoa_r+0x7f0>
 8006552:	2300      	movs	r3, #0
 8006554:	930a      	str	r3, [sp, #40]	@ 0x28
 8006556:	e788      	b.n	800646a <_dtoa_r+0x7fa>
 8006558:	d09f      	beq.n	800649a <_dtoa_r+0x82a>
 800655a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800655c:	331c      	adds	r3, #28
 800655e:	441a      	add	r2, r3
 8006560:	4498      	add	r8, r3
 8006562:	441e      	add	r6, r3
 8006564:	9209      	str	r2, [sp, #36]	@ 0x24
 8006566:	e798      	b.n	800649a <_dtoa_r+0x82a>
 8006568:	4603      	mov	r3, r0
 800656a:	e7f6      	b.n	800655a <_dtoa_r+0x8ea>
 800656c:	9b07      	ldr	r3, [sp, #28]
 800656e:	9704      	str	r7, [sp, #16]
 8006570:	2b00      	cmp	r3, #0
 8006572:	dc20      	bgt.n	80065b6 <_dtoa_r+0x946>
 8006574:	9308      	str	r3, [sp, #32]
 8006576:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006578:	2b02      	cmp	r3, #2
 800657a:	dd1e      	ble.n	80065ba <_dtoa_r+0x94a>
 800657c:	9b08      	ldr	r3, [sp, #32]
 800657e:	2b00      	cmp	r3, #0
 8006580:	f47f aebc 	bne.w	80062fc <_dtoa_r+0x68c>
 8006584:	4621      	mov	r1, r4
 8006586:	2205      	movs	r2, #5
 8006588:	4658      	mov	r0, fp
 800658a:	f000 fa99 	bl	8006ac0 <__multadd>
 800658e:	4601      	mov	r1, r0
 8006590:	4604      	mov	r4, r0
 8006592:	4648      	mov	r0, r9
 8006594:	f000 fcf4 	bl	8006f80 <__mcmp>
 8006598:	2800      	cmp	r0, #0
 800659a:	f77f aeaf 	ble.w	80062fc <_dtoa_r+0x68c>
 800659e:	2331      	movs	r3, #49	@ 0x31
 80065a0:	4656      	mov	r6, sl
 80065a2:	f806 3b01 	strb.w	r3, [r6], #1
 80065a6:	9b04      	ldr	r3, [sp, #16]
 80065a8:	3301      	adds	r3, #1
 80065aa:	9304      	str	r3, [sp, #16]
 80065ac:	e6aa      	b.n	8006304 <_dtoa_r+0x694>
 80065ae:	9c07      	ldr	r4, [sp, #28]
 80065b0:	9704      	str	r7, [sp, #16]
 80065b2:	4625      	mov	r5, r4
 80065b4:	e7f3      	b.n	800659e <_dtoa_r+0x92e>
 80065b6:	9b07      	ldr	r3, [sp, #28]
 80065b8:	9308      	str	r3, [sp, #32]
 80065ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065bc:	2b00      	cmp	r3, #0
 80065be:	f000 8104 	beq.w	80067ca <_dtoa_r+0xb5a>
 80065c2:	2e00      	cmp	r6, #0
 80065c4:	dd05      	ble.n	80065d2 <_dtoa_r+0x962>
 80065c6:	4629      	mov	r1, r5
 80065c8:	4632      	mov	r2, r6
 80065ca:	4658      	mov	r0, fp
 80065cc:	f000 fc6c 	bl	8006ea8 <__lshift>
 80065d0:	4605      	mov	r5, r0
 80065d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d05a      	beq.n	800668e <_dtoa_r+0xa1e>
 80065d8:	4658      	mov	r0, fp
 80065da:	6869      	ldr	r1, [r5, #4]
 80065dc:	f000 fa0e 	bl	80069fc <_Balloc>
 80065e0:	4606      	mov	r6, r0
 80065e2:	b928      	cbnz	r0, 80065f0 <_dtoa_r+0x980>
 80065e4:	4602      	mov	r2, r0
 80065e6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80065ea:	4b83      	ldr	r3, [pc, #524]	@ (80067f8 <_dtoa_r+0xb88>)
 80065ec:	f7ff bb54 	b.w	8005c98 <_dtoa_r+0x28>
 80065f0:	692a      	ldr	r2, [r5, #16]
 80065f2:	f105 010c 	add.w	r1, r5, #12
 80065f6:	3202      	adds	r2, #2
 80065f8:	0092      	lsls	r2, r2, #2
 80065fa:	300c      	adds	r0, #12
 80065fc:	f001 ff5e 	bl	80084bc <memcpy>
 8006600:	2201      	movs	r2, #1
 8006602:	4631      	mov	r1, r6
 8006604:	4658      	mov	r0, fp
 8006606:	f000 fc4f 	bl	8006ea8 <__lshift>
 800660a:	462f      	mov	r7, r5
 800660c:	4605      	mov	r5, r0
 800660e:	f10a 0301 	add.w	r3, sl, #1
 8006612:	9307      	str	r3, [sp, #28]
 8006614:	9b08      	ldr	r3, [sp, #32]
 8006616:	4453      	add	r3, sl
 8006618:	930b      	str	r3, [sp, #44]	@ 0x2c
 800661a:	9b02      	ldr	r3, [sp, #8]
 800661c:	f003 0301 	and.w	r3, r3, #1
 8006620:	930a      	str	r3, [sp, #40]	@ 0x28
 8006622:	9b07      	ldr	r3, [sp, #28]
 8006624:	4621      	mov	r1, r4
 8006626:	3b01      	subs	r3, #1
 8006628:	4648      	mov	r0, r9
 800662a:	9302      	str	r3, [sp, #8]
 800662c:	f7ff fa98 	bl	8005b60 <quorem>
 8006630:	4639      	mov	r1, r7
 8006632:	9008      	str	r0, [sp, #32]
 8006634:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006638:	4648      	mov	r0, r9
 800663a:	f000 fca1 	bl	8006f80 <__mcmp>
 800663e:	462a      	mov	r2, r5
 8006640:	9009      	str	r0, [sp, #36]	@ 0x24
 8006642:	4621      	mov	r1, r4
 8006644:	4658      	mov	r0, fp
 8006646:	f000 fcb7 	bl	8006fb8 <__mdiff>
 800664a:	68c2      	ldr	r2, [r0, #12]
 800664c:	4606      	mov	r6, r0
 800664e:	bb02      	cbnz	r2, 8006692 <_dtoa_r+0xa22>
 8006650:	4601      	mov	r1, r0
 8006652:	4648      	mov	r0, r9
 8006654:	f000 fc94 	bl	8006f80 <__mcmp>
 8006658:	4602      	mov	r2, r0
 800665a:	4631      	mov	r1, r6
 800665c:	4658      	mov	r0, fp
 800665e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006660:	f000 fa0c 	bl	8006a7c <_Bfree>
 8006664:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006666:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006668:	9e07      	ldr	r6, [sp, #28]
 800666a:	ea43 0102 	orr.w	r1, r3, r2
 800666e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006670:	4319      	orrs	r1, r3
 8006672:	d110      	bne.n	8006696 <_dtoa_r+0xa26>
 8006674:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006678:	d029      	beq.n	80066ce <_dtoa_r+0xa5e>
 800667a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800667c:	2b00      	cmp	r3, #0
 800667e:	dd02      	ble.n	8006686 <_dtoa_r+0xa16>
 8006680:	9b08      	ldr	r3, [sp, #32]
 8006682:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006686:	9b02      	ldr	r3, [sp, #8]
 8006688:	f883 8000 	strb.w	r8, [r3]
 800668c:	e63b      	b.n	8006306 <_dtoa_r+0x696>
 800668e:	4628      	mov	r0, r5
 8006690:	e7bb      	b.n	800660a <_dtoa_r+0x99a>
 8006692:	2201      	movs	r2, #1
 8006694:	e7e1      	b.n	800665a <_dtoa_r+0x9ea>
 8006696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006698:	2b00      	cmp	r3, #0
 800669a:	db04      	blt.n	80066a6 <_dtoa_r+0xa36>
 800669c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800669e:	430b      	orrs	r3, r1
 80066a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80066a2:	430b      	orrs	r3, r1
 80066a4:	d120      	bne.n	80066e8 <_dtoa_r+0xa78>
 80066a6:	2a00      	cmp	r2, #0
 80066a8:	dded      	ble.n	8006686 <_dtoa_r+0xa16>
 80066aa:	4649      	mov	r1, r9
 80066ac:	2201      	movs	r2, #1
 80066ae:	4658      	mov	r0, fp
 80066b0:	f000 fbfa 	bl	8006ea8 <__lshift>
 80066b4:	4621      	mov	r1, r4
 80066b6:	4681      	mov	r9, r0
 80066b8:	f000 fc62 	bl	8006f80 <__mcmp>
 80066bc:	2800      	cmp	r0, #0
 80066be:	dc03      	bgt.n	80066c8 <_dtoa_r+0xa58>
 80066c0:	d1e1      	bne.n	8006686 <_dtoa_r+0xa16>
 80066c2:	f018 0f01 	tst.w	r8, #1
 80066c6:	d0de      	beq.n	8006686 <_dtoa_r+0xa16>
 80066c8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80066cc:	d1d8      	bne.n	8006680 <_dtoa_r+0xa10>
 80066ce:	2339      	movs	r3, #57	@ 0x39
 80066d0:	9a02      	ldr	r2, [sp, #8]
 80066d2:	7013      	strb	r3, [r2, #0]
 80066d4:	4633      	mov	r3, r6
 80066d6:	461e      	mov	r6, r3
 80066d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80066dc:	3b01      	subs	r3, #1
 80066de:	2a39      	cmp	r2, #57	@ 0x39
 80066e0:	d052      	beq.n	8006788 <_dtoa_r+0xb18>
 80066e2:	3201      	adds	r2, #1
 80066e4:	701a      	strb	r2, [r3, #0]
 80066e6:	e60e      	b.n	8006306 <_dtoa_r+0x696>
 80066e8:	2a00      	cmp	r2, #0
 80066ea:	dd07      	ble.n	80066fc <_dtoa_r+0xa8c>
 80066ec:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80066f0:	d0ed      	beq.n	80066ce <_dtoa_r+0xa5e>
 80066f2:	9a02      	ldr	r2, [sp, #8]
 80066f4:	f108 0301 	add.w	r3, r8, #1
 80066f8:	7013      	strb	r3, [r2, #0]
 80066fa:	e604      	b.n	8006306 <_dtoa_r+0x696>
 80066fc:	9b07      	ldr	r3, [sp, #28]
 80066fe:	9a07      	ldr	r2, [sp, #28]
 8006700:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006704:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006706:	4293      	cmp	r3, r2
 8006708:	d028      	beq.n	800675c <_dtoa_r+0xaec>
 800670a:	4649      	mov	r1, r9
 800670c:	2300      	movs	r3, #0
 800670e:	220a      	movs	r2, #10
 8006710:	4658      	mov	r0, fp
 8006712:	f000 f9d5 	bl	8006ac0 <__multadd>
 8006716:	42af      	cmp	r7, r5
 8006718:	4681      	mov	r9, r0
 800671a:	f04f 0300 	mov.w	r3, #0
 800671e:	f04f 020a 	mov.w	r2, #10
 8006722:	4639      	mov	r1, r7
 8006724:	4658      	mov	r0, fp
 8006726:	d107      	bne.n	8006738 <_dtoa_r+0xac8>
 8006728:	f000 f9ca 	bl	8006ac0 <__multadd>
 800672c:	4607      	mov	r7, r0
 800672e:	4605      	mov	r5, r0
 8006730:	9b07      	ldr	r3, [sp, #28]
 8006732:	3301      	adds	r3, #1
 8006734:	9307      	str	r3, [sp, #28]
 8006736:	e774      	b.n	8006622 <_dtoa_r+0x9b2>
 8006738:	f000 f9c2 	bl	8006ac0 <__multadd>
 800673c:	4629      	mov	r1, r5
 800673e:	4607      	mov	r7, r0
 8006740:	2300      	movs	r3, #0
 8006742:	220a      	movs	r2, #10
 8006744:	4658      	mov	r0, fp
 8006746:	f000 f9bb 	bl	8006ac0 <__multadd>
 800674a:	4605      	mov	r5, r0
 800674c:	e7f0      	b.n	8006730 <_dtoa_r+0xac0>
 800674e:	9b08      	ldr	r3, [sp, #32]
 8006750:	2700      	movs	r7, #0
 8006752:	2b00      	cmp	r3, #0
 8006754:	bfcc      	ite	gt
 8006756:	461e      	movgt	r6, r3
 8006758:	2601      	movle	r6, #1
 800675a:	4456      	add	r6, sl
 800675c:	4649      	mov	r1, r9
 800675e:	2201      	movs	r2, #1
 8006760:	4658      	mov	r0, fp
 8006762:	f000 fba1 	bl	8006ea8 <__lshift>
 8006766:	4621      	mov	r1, r4
 8006768:	4681      	mov	r9, r0
 800676a:	f000 fc09 	bl	8006f80 <__mcmp>
 800676e:	2800      	cmp	r0, #0
 8006770:	dcb0      	bgt.n	80066d4 <_dtoa_r+0xa64>
 8006772:	d102      	bne.n	800677a <_dtoa_r+0xb0a>
 8006774:	f018 0f01 	tst.w	r8, #1
 8006778:	d1ac      	bne.n	80066d4 <_dtoa_r+0xa64>
 800677a:	4633      	mov	r3, r6
 800677c:	461e      	mov	r6, r3
 800677e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006782:	2a30      	cmp	r2, #48	@ 0x30
 8006784:	d0fa      	beq.n	800677c <_dtoa_r+0xb0c>
 8006786:	e5be      	b.n	8006306 <_dtoa_r+0x696>
 8006788:	459a      	cmp	sl, r3
 800678a:	d1a4      	bne.n	80066d6 <_dtoa_r+0xa66>
 800678c:	9b04      	ldr	r3, [sp, #16]
 800678e:	3301      	adds	r3, #1
 8006790:	9304      	str	r3, [sp, #16]
 8006792:	2331      	movs	r3, #49	@ 0x31
 8006794:	f88a 3000 	strb.w	r3, [sl]
 8006798:	e5b5      	b.n	8006306 <_dtoa_r+0x696>
 800679a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800679c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80067fc <_dtoa_r+0xb8c>
 80067a0:	b11b      	cbz	r3, 80067aa <_dtoa_r+0xb3a>
 80067a2:	f10a 0308 	add.w	r3, sl, #8
 80067a6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80067a8:	6013      	str	r3, [r2, #0]
 80067aa:	4650      	mov	r0, sl
 80067ac:	b017      	add	sp, #92	@ 0x5c
 80067ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	f77f ae3d 	ble.w	8006434 <_dtoa_r+0x7c4>
 80067ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80067be:	2001      	movs	r0, #1
 80067c0:	e65b      	b.n	800647a <_dtoa_r+0x80a>
 80067c2:	9b08      	ldr	r3, [sp, #32]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f77f aed6 	ble.w	8006576 <_dtoa_r+0x906>
 80067ca:	4656      	mov	r6, sl
 80067cc:	4621      	mov	r1, r4
 80067ce:	4648      	mov	r0, r9
 80067d0:	f7ff f9c6 	bl	8005b60 <quorem>
 80067d4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80067d8:	9b08      	ldr	r3, [sp, #32]
 80067da:	f806 8b01 	strb.w	r8, [r6], #1
 80067de:	eba6 020a 	sub.w	r2, r6, sl
 80067e2:	4293      	cmp	r3, r2
 80067e4:	ddb3      	ble.n	800674e <_dtoa_r+0xade>
 80067e6:	4649      	mov	r1, r9
 80067e8:	2300      	movs	r3, #0
 80067ea:	220a      	movs	r2, #10
 80067ec:	4658      	mov	r0, fp
 80067ee:	f000 f967 	bl	8006ac0 <__multadd>
 80067f2:	4681      	mov	r9, r0
 80067f4:	e7ea      	b.n	80067cc <_dtoa_r+0xb5c>
 80067f6:	bf00      	nop
 80067f8:	08009367 	.word	0x08009367
 80067fc:	080092eb 	.word	0x080092eb

08006800 <_free_r>:
 8006800:	b538      	push	{r3, r4, r5, lr}
 8006802:	4605      	mov	r5, r0
 8006804:	2900      	cmp	r1, #0
 8006806:	d040      	beq.n	800688a <_free_r+0x8a>
 8006808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800680c:	1f0c      	subs	r4, r1, #4
 800680e:	2b00      	cmp	r3, #0
 8006810:	bfb8      	it	lt
 8006812:	18e4      	addlt	r4, r4, r3
 8006814:	f000 f8e6 	bl	80069e4 <__malloc_lock>
 8006818:	4a1c      	ldr	r2, [pc, #112]	@ (800688c <_free_r+0x8c>)
 800681a:	6813      	ldr	r3, [r2, #0]
 800681c:	b933      	cbnz	r3, 800682c <_free_r+0x2c>
 800681e:	6063      	str	r3, [r4, #4]
 8006820:	6014      	str	r4, [r2, #0]
 8006822:	4628      	mov	r0, r5
 8006824:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006828:	f000 b8e2 	b.w	80069f0 <__malloc_unlock>
 800682c:	42a3      	cmp	r3, r4
 800682e:	d908      	bls.n	8006842 <_free_r+0x42>
 8006830:	6820      	ldr	r0, [r4, #0]
 8006832:	1821      	adds	r1, r4, r0
 8006834:	428b      	cmp	r3, r1
 8006836:	bf01      	itttt	eq
 8006838:	6819      	ldreq	r1, [r3, #0]
 800683a:	685b      	ldreq	r3, [r3, #4]
 800683c:	1809      	addeq	r1, r1, r0
 800683e:	6021      	streq	r1, [r4, #0]
 8006840:	e7ed      	b.n	800681e <_free_r+0x1e>
 8006842:	461a      	mov	r2, r3
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	b10b      	cbz	r3, 800684c <_free_r+0x4c>
 8006848:	42a3      	cmp	r3, r4
 800684a:	d9fa      	bls.n	8006842 <_free_r+0x42>
 800684c:	6811      	ldr	r1, [r2, #0]
 800684e:	1850      	adds	r0, r2, r1
 8006850:	42a0      	cmp	r0, r4
 8006852:	d10b      	bne.n	800686c <_free_r+0x6c>
 8006854:	6820      	ldr	r0, [r4, #0]
 8006856:	4401      	add	r1, r0
 8006858:	1850      	adds	r0, r2, r1
 800685a:	4283      	cmp	r3, r0
 800685c:	6011      	str	r1, [r2, #0]
 800685e:	d1e0      	bne.n	8006822 <_free_r+0x22>
 8006860:	6818      	ldr	r0, [r3, #0]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	4408      	add	r0, r1
 8006866:	6010      	str	r0, [r2, #0]
 8006868:	6053      	str	r3, [r2, #4]
 800686a:	e7da      	b.n	8006822 <_free_r+0x22>
 800686c:	d902      	bls.n	8006874 <_free_r+0x74>
 800686e:	230c      	movs	r3, #12
 8006870:	602b      	str	r3, [r5, #0]
 8006872:	e7d6      	b.n	8006822 <_free_r+0x22>
 8006874:	6820      	ldr	r0, [r4, #0]
 8006876:	1821      	adds	r1, r4, r0
 8006878:	428b      	cmp	r3, r1
 800687a:	bf01      	itttt	eq
 800687c:	6819      	ldreq	r1, [r3, #0]
 800687e:	685b      	ldreq	r3, [r3, #4]
 8006880:	1809      	addeq	r1, r1, r0
 8006882:	6021      	streq	r1, [r4, #0]
 8006884:	6063      	str	r3, [r4, #4]
 8006886:	6054      	str	r4, [r2, #4]
 8006888:	e7cb      	b.n	8006822 <_free_r+0x22>
 800688a:	bd38      	pop	{r3, r4, r5, pc}
 800688c:	200004a4 	.word	0x200004a4

08006890 <malloc>:
 8006890:	4b02      	ldr	r3, [pc, #8]	@ (800689c <malloc+0xc>)
 8006892:	4601      	mov	r1, r0
 8006894:	6818      	ldr	r0, [r3, #0]
 8006896:	f000 b825 	b.w	80068e4 <_malloc_r>
 800689a:	bf00      	nop
 800689c:	20000018 	.word	0x20000018

080068a0 <sbrk_aligned>:
 80068a0:	b570      	push	{r4, r5, r6, lr}
 80068a2:	4e0f      	ldr	r6, [pc, #60]	@ (80068e0 <sbrk_aligned+0x40>)
 80068a4:	460c      	mov	r4, r1
 80068a6:	6831      	ldr	r1, [r6, #0]
 80068a8:	4605      	mov	r5, r0
 80068aa:	b911      	cbnz	r1, 80068b2 <sbrk_aligned+0x12>
 80068ac:	f001 fdf6 	bl	800849c <_sbrk_r>
 80068b0:	6030      	str	r0, [r6, #0]
 80068b2:	4621      	mov	r1, r4
 80068b4:	4628      	mov	r0, r5
 80068b6:	f001 fdf1 	bl	800849c <_sbrk_r>
 80068ba:	1c43      	adds	r3, r0, #1
 80068bc:	d103      	bne.n	80068c6 <sbrk_aligned+0x26>
 80068be:	f04f 34ff 	mov.w	r4, #4294967295
 80068c2:	4620      	mov	r0, r4
 80068c4:	bd70      	pop	{r4, r5, r6, pc}
 80068c6:	1cc4      	adds	r4, r0, #3
 80068c8:	f024 0403 	bic.w	r4, r4, #3
 80068cc:	42a0      	cmp	r0, r4
 80068ce:	d0f8      	beq.n	80068c2 <sbrk_aligned+0x22>
 80068d0:	1a21      	subs	r1, r4, r0
 80068d2:	4628      	mov	r0, r5
 80068d4:	f001 fde2 	bl	800849c <_sbrk_r>
 80068d8:	3001      	adds	r0, #1
 80068da:	d1f2      	bne.n	80068c2 <sbrk_aligned+0x22>
 80068dc:	e7ef      	b.n	80068be <sbrk_aligned+0x1e>
 80068de:	bf00      	nop
 80068e0:	200004a0 	.word	0x200004a0

080068e4 <_malloc_r>:
 80068e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068e8:	1ccd      	adds	r5, r1, #3
 80068ea:	f025 0503 	bic.w	r5, r5, #3
 80068ee:	3508      	adds	r5, #8
 80068f0:	2d0c      	cmp	r5, #12
 80068f2:	bf38      	it	cc
 80068f4:	250c      	movcc	r5, #12
 80068f6:	2d00      	cmp	r5, #0
 80068f8:	4606      	mov	r6, r0
 80068fa:	db01      	blt.n	8006900 <_malloc_r+0x1c>
 80068fc:	42a9      	cmp	r1, r5
 80068fe:	d904      	bls.n	800690a <_malloc_r+0x26>
 8006900:	230c      	movs	r3, #12
 8006902:	6033      	str	r3, [r6, #0]
 8006904:	2000      	movs	r0, #0
 8006906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800690a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80069e0 <_malloc_r+0xfc>
 800690e:	f000 f869 	bl	80069e4 <__malloc_lock>
 8006912:	f8d8 3000 	ldr.w	r3, [r8]
 8006916:	461c      	mov	r4, r3
 8006918:	bb44      	cbnz	r4, 800696c <_malloc_r+0x88>
 800691a:	4629      	mov	r1, r5
 800691c:	4630      	mov	r0, r6
 800691e:	f7ff ffbf 	bl	80068a0 <sbrk_aligned>
 8006922:	1c43      	adds	r3, r0, #1
 8006924:	4604      	mov	r4, r0
 8006926:	d158      	bne.n	80069da <_malloc_r+0xf6>
 8006928:	f8d8 4000 	ldr.w	r4, [r8]
 800692c:	4627      	mov	r7, r4
 800692e:	2f00      	cmp	r7, #0
 8006930:	d143      	bne.n	80069ba <_malloc_r+0xd6>
 8006932:	2c00      	cmp	r4, #0
 8006934:	d04b      	beq.n	80069ce <_malloc_r+0xea>
 8006936:	6823      	ldr	r3, [r4, #0]
 8006938:	4639      	mov	r1, r7
 800693a:	4630      	mov	r0, r6
 800693c:	eb04 0903 	add.w	r9, r4, r3
 8006940:	f001 fdac 	bl	800849c <_sbrk_r>
 8006944:	4581      	cmp	r9, r0
 8006946:	d142      	bne.n	80069ce <_malloc_r+0xea>
 8006948:	6821      	ldr	r1, [r4, #0]
 800694a:	4630      	mov	r0, r6
 800694c:	1a6d      	subs	r5, r5, r1
 800694e:	4629      	mov	r1, r5
 8006950:	f7ff ffa6 	bl	80068a0 <sbrk_aligned>
 8006954:	3001      	adds	r0, #1
 8006956:	d03a      	beq.n	80069ce <_malloc_r+0xea>
 8006958:	6823      	ldr	r3, [r4, #0]
 800695a:	442b      	add	r3, r5
 800695c:	6023      	str	r3, [r4, #0]
 800695e:	f8d8 3000 	ldr.w	r3, [r8]
 8006962:	685a      	ldr	r2, [r3, #4]
 8006964:	bb62      	cbnz	r2, 80069c0 <_malloc_r+0xdc>
 8006966:	f8c8 7000 	str.w	r7, [r8]
 800696a:	e00f      	b.n	800698c <_malloc_r+0xa8>
 800696c:	6822      	ldr	r2, [r4, #0]
 800696e:	1b52      	subs	r2, r2, r5
 8006970:	d420      	bmi.n	80069b4 <_malloc_r+0xd0>
 8006972:	2a0b      	cmp	r2, #11
 8006974:	d917      	bls.n	80069a6 <_malloc_r+0xc2>
 8006976:	1961      	adds	r1, r4, r5
 8006978:	42a3      	cmp	r3, r4
 800697a:	6025      	str	r5, [r4, #0]
 800697c:	bf18      	it	ne
 800697e:	6059      	strne	r1, [r3, #4]
 8006980:	6863      	ldr	r3, [r4, #4]
 8006982:	bf08      	it	eq
 8006984:	f8c8 1000 	streq.w	r1, [r8]
 8006988:	5162      	str	r2, [r4, r5]
 800698a:	604b      	str	r3, [r1, #4]
 800698c:	4630      	mov	r0, r6
 800698e:	f000 f82f 	bl	80069f0 <__malloc_unlock>
 8006992:	f104 000b 	add.w	r0, r4, #11
 8006996:	1d23      	adds	r3, r4, #4
 8006998:	f020 0007 	bic.w	r0, r0, #7
 800699c:	1ac2      	subs	r2, r0, r3
 800699e:	bf1c      	itt	ne
 80069a0:	1a1b      	subne	r3, r3, r0
 80069a2:	50a3      	strne	r3, [r4, r2]
 80069a4:	e7af      	b.n	8006906 <_malloc_r+0x22>
 80069a6:	6862      	ldr	r2, [r4, #4]
 80069a8:	42a3      	cmp	r3, r4
 80069aa:	bf0c      	ite	eq
 80069ac:	f8c8 2000 	streq.w	r2, [r8]
 80069b0:	605a      	strne	r2, [r3, #4]
 80069b2:	e7eb      	b.n	800698c <_malloc_r+0xa8>
 80069b4:	4623      	mov	r3, r4
 80069b6:	6864      	ldr	r4, [r4, #4]
 80069b8:	e7ae      	b.n	8006918 <_malloc_r+0x34>
 80069ba:	463c      	mov	r4, r7
 80069bc:	687f      	ldr	r7, [r7, #4]
 80069be:	e7b6      	b.n	800692e <_malloc_r+0x4a>
 80069c0:	461a      	mov	r2, r3
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	42a3      	cmp	r3, r4
 80069c6:	d1fb      	bne.n	80069c0 <_malloc_r+0xdc>
 80069c8:	2300      	movs	r3, #0
 80069ca:	6053      	str	r3, [r2, #4]
 80069cc:	e7de      	b.n	800698c <_malloc_r+0xa8>
 80069ce:	230c      	movs	r3, #12
 80069d0:	4630      	mov	r0, r6
 80069d2:	6033      	str	r3, [r6, #0]
 80069d4:	f000 f80c 	bl	80069f0 <__malloc_unlock>
 80069d8:	e794      	b.n	8006904 <_malloc_r+0x20>
 80069da:	6005      	str	r5, [r0, #0]
 80069dc:	e7d6      	b.n	800698c <_malloc_r+0xa8>
 80069de:	bf00      	nop
 80069e0:	200004a4 	.word	0x200004a4

080069e4 <__malloc_lock>:
 80069e4:	4801      	ldr	r0, [pc, #4]	@ (80069ec <__malloc_lock+0x8>)
 80069e6:	f7ff b8a6 	b.w	8005b36 <__retarget_lock_acquire_recursive>
 80069ea:	bf00      	nop
 80069ec:	2000049c 	.word	0x2000049c

080069f0 <__malloc_unlock>:
 80069f0:	4801      	ldr	r0, [pc, #4]	@ (80069f8 <__malloc_unlock+0x8>)
 80069f2:	f7ff b8a1 	b.w	8005b38 <__retarget_lock_release_recursive>
 80069f6:	bf00      	nop
 80069f8:	2000049c 	.word	0x2000049c

080069fc <_Balloc>:
 80069fc:	b570      	push	{r4, r5, r6, lr}
 80069fe:	69c6      	ldr	r6, [r0, #28]
 8006a00:	4604      	mov	r4, r0
 8006a02:	460d      	mov	r5, r1
 8006a04:	b976      	cbnz	r6, 8006a24 <_Balloc+0x28>
 8006a06:	2010      	movs	r0, #16
 8006a08:	f7ff ff42 	bl	8006890 <malloc>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	61e0      	str	r0, [r4, #28]
 8006a10:	b920      	cbnz	r0, 8006a1c <_Balloc+0x20>
 8006a12:	216b      	movs	r1, #107	@ 0x6b
 8006a14:	4b17      	ldr	r3, [pc, #92]	@ (8006a74 <_Balloc+0x78>)
 8006a16:	4818      	ldr	r0, [pc, #96]	@ (8006a78 <_Balloc+0x7c>)
 8006a18:	f001 fd64 	bl	80084e4 <__assert_func>
 8006a1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a20:	6006      	str	r6, [r0, #0]
 8006a22:	60c6      	str	r6, [r0, #12]
 8006a24:	69e6      	ldr	r6, [r4, #28]
 8006a26:	68f3      	ldr	r3, [r6, #12]
 8006a28:	b183      	cbz	r3, 8006a4c <_Balloc+0x50>
 8006a2a:	69e3      	ldr	r3, [r4, #28]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a32:	b9b8      	cbnz	r0, 8006a64 <_Balloc+0x68>
 8006a34:	2101      	movs	r1, #1
 8006a36:	fa01 f605 	lsl.w	r6, r1, r5
 8006a3a:	1d72      	adds	r2, r6, #5
 8006a3c:	4620      	mov	r0, r4
 8006a3e:	0092      	lsls	r2, r2, #2
 8006a40:	f001 fd6e 	bl	8008520 <_calloc_r>
 8006a44:	b160      	cbz	r0, 8006a60 <_Balloc+0x64>
 8006a46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a4a:	e00e      	b.n	8006a6a <_Balloc+0x6e>
 8006a4c:	2221      	movs	r2, #33	@ 0x21
 8006a4e:	2104      	movs	r1, #4
 8006a50:	4620      	mov	r0, r4
 8006a52:	f001 fd65 	bl	8008520 <_calloc_r>
 8006a56:	69e3      	ldr	r3, [r4, #28]
 8006a58:	60f0      	str	r0, [r6, #12]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d1e4      	bne.n	8006a2a <_Balloc+0x2e>
 8006a60:	2000      	movs	r0, #0
 8006a62:	bd70      	pop	{r4, r5, r6, pc}
 8006a64:	6802      	ldr	r2, [r0, #0]
 8006a66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a70:	e7f7      	b.n	8006a62 <_Balloc+0x66>
 8006a72:	bf00      	nop
 8006a74:	080092f8 	.word	0x080092f8
 8006a78:	08009378 	.word	0x08009378

08006a7c <_Bfree>:
 8006a7c:	b570      	push	{r4, r5, r6, lr}
 8006a7e:	69c6      	ldr	r6, [r0, #28]
 8006a80:	4605      	mov	r5, r0
 8006a82:	460c      	mov	r4, r1
 8006a84:	b976      	cbnz	r6, 8006aa4 <_Bfree+0x28>
 8006a86:	2010      	movs	r0, #16
 8006a88:	f7ff ff02 	bl	8006890 <malloc>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	61e8      	str	r0, [r5, #28]
 8006a90:	b920      	cbnz	r0, 8006a9c <_Bfree+0x20>
 8006a92:	218f      	movs	r1, #143	@ 0x8f
 8006a94:	4b08      	ldr	r3, [pc, #32]	@ (8006ab8 <_Bfree+0x3c>)
 8006a96:	4809      	ldr	r0, [pc, #36]	@ (8006abc <_Bfree+0x40>)
 8006a98:	f001 fd24 	bl	80084e4 <__assert_func>
 8006a9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006aa0:	6006      	str	r6, [r0, #0]
 8006aa2:	60c6      	str	r6, [r0, #12]
 8006aa4:	b13c      	cbz	r4, 8006ab6 <_Bfree+0x3a>
 8006aa6:	69eb      	ldr	r3, [r5, #28]
 8006aa8:	6862      	ldr	r2, [r4, #4]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ab0:	6021      	str	r1, [r4, #0]
 8006ab2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ab6:	bd70      	pop	{r4, r5, r6, pc}
 8006ab8:	080092f8 	.word	0x080092f8
 8006abc:	08009378 	.word	0x08009378

08006ac0 <__multadd>:
 8006ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ac4:	4607      	mov	r7, r0
 8006ac6:	460c      	mov	r4, r1
 8006ac8:	461e      	mov	r6, r3
 8006aca:	2000      	movs	r0, #0
 8006acc:	690d      	ldr	r5, [r1, #16]
 8006ace:	f101 0c14 	add.w	ip, r1, #20
 8006ad2:	f8dc 3000 	ldr.w	r3, [ip]
 8006ad6:	3001      	adds	r0, #1
 8006ad8:	b299      	uxth	r1, r3
 8006ada:	fb02 6101 	mla	r1, r2, r1, r6
 8006ade:	0c1e      	lsrs	r6, r3, #16
 8006ae0:	0c0b      	lsrs	r3, r1, #16
 8006ae2:	fb02 3306 	mla	r3, r2, r6, r3
 8006ae6:	b289      	uxth	r1, r1
 8006ae8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006aec:	4285      	cmp	r5, r0
 8006aee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006af2:	f84c 1b04 	str.w	r1, [ip], #4
 8006af6:	dcec      	bgt.n	8006ad2 <__multadd+0x12>
 8006af8:	b30e      	cbz	r6, 8006b3e <__multadd+0x7e>
 8006afa:	68a3      	ldr	r3, [r4, #8]
 8006afc:	42ab      	cmp	r3, r5
 8006afe:	dc19      	bgt.n	8006b34 <__multadd+0x74>
 8006b00:	6861      	ldr	r1, [r4, #4]
 8006b02:	4638      	mov	r0, r7
 8006b04:	3101      	adds	r1, #1
 8006b06:	f7ff ff79 	bl	80069fc <_Balloc>
 8006b0a:	4680      	mov	r8, r0
 8006b0c:	b928      	cbnz	r0, 8006b1a <__multadd+0x5a>
 8006b0e:	4602      	mov	r2, r0
 8006b10:	21ba      	movs	r1, #186	@ 0xba
 8006b12:	4b0c      	ldr	r3, [pc, #48]	@ (8006b44 <__multadd+0x84>)
 8006b14:	480c      	ldr	r0, [pc, #48]	@ (8006b48 <__multadd+0x88>)
 8006b16:	f001 fce5 	bl	80084e4 <__assert_func>
 8006b1a:	6922      	ldr	r2, [r4, #16]
 8006b1c:	f104 010c 	add.w	r1, r4, #12
 8006b20:	3202      	adds	r2, #2
 8006b22:	0092      	lsls	r2, r2, #2
 8006b24:	300c      	adds	r0, #12
 8006b26:	f001 fcc9 	bl	80084bc <memcpy>
 8006b2a:	4621      	mov	r1, r4
 8006b2c:	4638      	mov	r0, r7
 8006b2e:	f7ff ffa5 	bl	8006a7c <_Bfree>
 8006b32:	4644      	mov	r4, r8
 8006b34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006b38:	3501      	adds	r5, #1
 8006b3a:	615e      	str	r6, [r3, #20]
 8006b3c:	6125      	str	r5, [r4, #16]
 8006b3e:	4620      	mov	r0, r4
 8006b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b44:	08009367 	.word	0x08009367
 8006b48:	08009378 	.word	0x08009378

08006b4c <__s2b>:
 8006b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b50:	4615      	mov	r5, r2
 8006b52:	2209      	movs	r2, #9
 8006b54:	461f      	mov	r7, r3
 8006b56:	3308      	adds	r3, #8
 8006b58:	460c      	mov	r4, r1
 8006b5a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b5e:	4606      	mov	r6, r0
 8006b60:	2201      	movs	r2, #1
 8006b62:	2100      	movs	r1, #0
 8006b64:	429a      	cmp	r2, r3
 8006b66:	db09      	blt.n	8006b7c <__s2b+0x30>
 8006b68:	4630      	mov	r0, r6
 8006b6a:	f7ff ff47 	bl	80069fc <_Balloc>
 8006b6e:	b940      	cbnz	r0, 8006b82 <__s2b+0x36>
 8006b70:	4602      	mov	r2, r0
 8006b72:	21d3      	movs	r1, #211	@ 0xd3
 8006b74:	4b18      	ldr	r3, [pc, #96]	@ (8006bd8 <__s2b+0x8c>)
 8006b76:	4819      	ldr	r0, [pc, #100]	@ (8006bdc <__s2b+0x90>)
 8006b78:	f001 fcb4 	bl	80084e4 <__assert_func>
 8006b7c:	0052      	lsls	r2, r2, #1
 8006b7e:	3101      	adds	r1, #1
 8006b80:	e7f0      	b.n	8006b64 <__s2b+0x18>
 8006b82:	9b08      	ldr	r3, [sp, #32]
 8006b84:	2d09      	cmp	r5, #9
 8006b86:	6143      	str	r3, [r0, #20]
 8006b88:	f04f 0301 	mov.w	r3, #1
 8006b8c:	6103      	str	r3, [r0, #16]
 8006b8e:	dd16      	ble.n	8006bbe <__s2b+0x72>
 8006b90:	f104 0909 	add.w	r9, r4, #9
 8006b94:	46c8      	mov	r8, r9
 8006b96:	442c      	add	r4, r5
 8006b98:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006b9c:	4601      	mov	r1, r0
 8006b9e:	220a      	movs	r2, #10
 8006ba0:	4630      	mov	r0, r6
 8006ba2:	3b30      	subs	r3, #48	@ 0x30
 8006ba4:	f7ff ff8c 	bl	8006ac0 <__multadd>
 8006ba8:	45a0      	cmp	r8, r4
 8006baa:	d1f5      	bne.n	8006b98 <__s2b+0x4c>
 8006bac:	f1a5 0408 	sub.w	r4, r5, #8
 8006bb0:	444c      	add	r4, r9
 8006bb2:	1b2d      	subs	r5, r5, r4
 8006bb4:	1963      	adds	r3, r4, r5
 8006bb6:	42bb      	cmp	r3, r7
 8006bb8:	db04      	blt.n	8006bc4 <__s2b+0x78>
 8006bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bbe:	2509      	movs	r5, #9
 8006bc0:	340a      	adds	r4, #10
 8006bc2:	e7f6      	b.n	8006bb2 <__s2b+0x66>
 8006bc4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006bc8:	4601      	mov	r1, r0
 8006bca:	220a      	movs	r2, #10
 8006bcc:	4630      	mov	r0, r6
 8006bce:	3b30      	subs	r3, #48	@ 0x30
 8006bd0:	f7ff ff76 	bl	8006ac0 <__multadd>
 8006bd4:	e7ee      	b.n	8006bb4 <__s2b+0x68>
 8006bd6:	bf00      	nop
 8006bd8:	08009367 	.word	0x08009367
 8006bdc:	08009378 	.word	0x08009378

08006be0 <__hi0bits>:
 8006be0:	4603      	mov	r3, r0
 8006be2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006be6:	bf3a      	itte	cc
 8006be8:	0403      	lslcc	r3, r0, #16
 8006bea:	2010      	movcc	r0, #16
 8006bec:	2000      	movcs	r0, #0
 8006bee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bf2:	bf3c      	itt	cc
 8006bf4:	021b      	lslcc	r3, r3, #8
 8006bf6:	3008      	addcc	r0, #8
 8006bf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bfc:	bf3c      	itt	cc
 8006bfe:	011b      	lslcc	r3, r3, #4
 8006c00:	3004      	addcc	r0, #4
 8006c02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c06:	bf3c      	itt	cc
 8006c08:	009b      	lslcc	r3, r3, #2
 8006c0a:	3002      	addcc	r0, #2
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	db05      	blt.n	8006c1c <__hi0bits+0x3c>
 8006c10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006c14:	f100 0001 	add.w	r0, r0, #1
 8006c18:	bf08      	it	eq
 8006c1a:	2020      	moveq	r0, #32
 8006c1c:	4770      	bx	lr

08006c1e <__lo0bits>:
 8006c1e:	6803      	ldr	r3, [r0, #0]
 8006c20:	4602      	mov	r2, r0
 8006c22:	f013 0007 	ands.w	r0, r3, #7
 8006c26:	d00b      	beq.n	8006c40 <__lo0bits+0x22>
 8006c28:	07d9      	lsls	r1, r3, #31
 8006c2a:	d421      	bmi.n	8006c70 <__lo0bits+0x52>
 8006c2c:	0798      	lsls	r0, r3, #30
 8006c2e:	bf49      	itett	mi
 8006c30:	085b      	lsrmi	r3, r3, #1
 8006c32:	089b      	lsrpl	r3, r3, #2
 8006c34:	2001      	movmi	r0, #1
 8006c36:	6013      	strmi	r3, [r2, #0]
 8006c38:	bf5c      	itt	pl
 8006c3a:	2002      	movpl	r0, #2
 8006c3c:	6013      	strpl	r3, [r2, #0]
 8006c3e:	4770      	bx	lr
 8006c40:	b299      	uxth	r1, r3
 8006c42:	b909      	cbnz	r1, 8006c48 <__lo0bits+0x2a>
 8006c44:	2010      	movs	r0, #16
 8006c46:	0c1b      	lsrs	r3, r3, #16
 8006c48:	b2d9      	uxtb	r1, r3
 8006c4a:	b909      	cbnz	r1, 8006c50 <__lo0bits+0x32>
 8006c4c:	3008      	adds	r0, #8
 8006c4e:	0a1b      	lsrs	r3, r3, #8
 8006c50:	0719      	lsls	r1, r3, #28
 8006c52:	bf04      	itt	eq
 8006c54:	091b      	lsreq	r3, r3, #4
 8006c56:	3004      	addeq	r0, #4
 8006c58:	0799      	lsls	r1, r3, #30
 8006c5a:	bf04      	itt	eq
 8006c5c:	089b      	lsreq	r3, r3, #2
 8006c5e:	3002      	addeq	r0, #2
 8006c60:	07d9      	lsls	r1, r3, #31
 8006c62:	d403      	bmi.n	8006c6c <__lo0bits+0x4e>
 8006c64:	085b      	lsrs	r3, r3, #1
 8006c66:	f100 0001 	add.w	r0, r0, #1
 8006c6a:	d003      	beq.n	8006c74 <__lo0bits+0x56>
 8006c6c:	6013      	str	r3, [r2, #0]
 8006c6e:	4770      	bx	lr
 8006c70:	2000      	movs	r0, #0
 8006c72:	4770      	bx	lr
 8006c74:	2020      	movs	r0, #32
 8006c76:	4770      	bx	lr

08006c78 <__i2b>:
 8006c78:	b510      	push	{r4, lr}
 8006c7a:	460c      	mov	r4, r1
 8006c7c:	2101      	movs	r1, #1
 8006c7e:	f7ff febd 	bl	80069fc <_Balloc>
 8006c82:	4602      	mov	r2, r0
 8006c84:	b928      	cbnz	r0, 8006c92 <__i2b+0x1a>
 8006c86:	f240 1145 	movw	r1, #325	@ 0x145
 8006c8a:	4b04      	ldr	r3, [pc, #16]	@ (8006c9c <__i2b+0x24>)
 8006c8c:	4804      	ldr	r0, [pc, #16]	@ (8006ca0 <__i2b+0x28>)
 8006c8e:	f001 fc29 	bl	80084e4 <__assert_func>
 8006c92:	2301      	movs	r3, #1
 8006c94:	6144      	str	r4, [r0, #20]
 8006c96:	6103      	str	r3, [r0, #16]
 8006c98:	bd10      	pop	{r4, pc}
 8006c9a:	bf00      	nop
 8006c9c:	08009367 	.word	0x08009367
 8006ca0:	08009378 	.word	0x08009378

08006ca4 <__multiply>:
 8006ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca8:	4614      	mov	r4, r2
 8006caa:	690a      	ldr	r2, [r1, #16]
 8006cac:	6923      	ldr	r3, [r4, #16]
 8006cae:	460f      	mov	r7, r1
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	bfa2      	ittt	ge
 8006cb4:	4623      	movge	r3, r4
 8006cb6:	460c      	movge	r4, r1
 8006cb8:	461f      	movge	r7, r3
 8006cba:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006cbe:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006cc2:	68a3      	ldr	r3, [r4, #8]
 8006cc4:	6861      	ldr	r1, [r4, #4]
 8006cc6:	eb0a 0609 	add.w	r6, sl, r9
 8006cca:	42b3      	cmp	r3, r6
 8006ccc:	b085      	sub	sp, #20
 8006cce:	bfb8      	it	lt
 8006cd0:	3101      	addlt	r1, #1
 8006cd2:	f7ff fe93 	bl	80069fc <_Balloc>
 8006cd6:	b930      	cbnz	r0, 8006ce6 <__multiply+0x42>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006cde:	4b43      	ldr	r3, [pc, #268]	@ (8006dec <__multiply+0x148>)
 8006ce0:	4843      	ldr	r0, [pc, #268]	@ (8006df0 <__multiply+0x14c>)
 8006ce2:	f001 fbff 	bl	80084e4 <__assert_func>
 8006ce6:	f100 0514 	add.w	r5, r0, #20
 8006cea:	462b      	mov	r3, r5
 8006cec:	2200      	movs	r2, #0
 8006cee:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006cf2:	4543      	cmp	r3, r8
 8006cf4:	d321      	bcc.n	8006d3a <__multiply+0x96>
 8006cf6:	f107 0114 	add.w	r1, r7, #20
 8006cfa:	f104 0214 	add.w	r2, r4, #20
 8006cfe:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006d02:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006d06:	9302      	str	r3, [sp, #8]
 8006d08:	1b13      	subs	r3, r2, r4
 8006d0a:	3b15      	subs	r3, #21
 8006d0c:	f023 0303 	bic.w	r3, r3, #3
 8006d10:	3304      	adds	r3, #4
 8006d12:	f104 0715 	add.w	r7, r4, #21
 8006d16:	42ba      	cmp	r2, r7
 8006d18:	bf38      	it	cc
 8006d1a:	2304      	movcc	r3, #4
 8006d1c:	9301      	str	r3, [sp, #4]
 8006d1e:	9b02      	ldr	r3, [sp, #8]
 8006d20:	9103      	str	r1, [sp, #12]
 8006d22:	428b      	cmp	r3, r1
 8006d24:	d80c      	bhi.n	8006d40 <__multiply+0x9c>
 8006d26:	2e00      	cmp	r6, #0
 8006d28:	dd03      	ble.n	8006d32 <__multiply+0x8e>
 8006d2a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d05a      	beq.n	8006de8 <__multiply+0x144>
 8006d32:	6106      	str	r6, [r0, #16]
 8006d34:	b005      	add	sp, #20
 8006d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d3a:	f843 2b04 	str.w	r2, [r3], #4
 8006d3e:	e7d8      	b.n	8006cf2 <__multiply+0x4e>
 8006d40:	f8b1 a000 	ldrh.w	sl, [r1]
 8006d44:	f1ba 0f00 	cmp.w	sl, #0
 8006d48:	d023      	beq.n	8006d92 <__multiply+0xee>
 8006d4a:	46a9      	mov	r9, r5
 8006d4c:	f04f 0c00 	mov.w	ip, #0
 8006d50:	f104 0e14 	add.w	lr, r4, #20
 8006d54:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006d58:	f8d9 3000 	ldr.w	r3, [r9]
 8006d5c:	fa1f fb87 	uxth.w	fp, r7
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	fb0a 330b 	mla	r3, sl, fp, r3
 8006d66:	4463      	add	r3, ip
 8006d68:	f8d9 c000 	ldr.w	ip, [r9]
 8006d6c:	0c3f      	lsrs	r7, r7, #16
 8006d6e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006d72:	fb0a c707 	mla	r7, sl, r7, ip
 8006d76:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006d80:	4572      	cmp	r2, lr
 8006d82:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006d86:	f849 3b04 	str.w	r3, [r9], #4
 8006d8a:	d8e3      	bhi.n	8006d54 <__multiply+0xb0>
 8006d8c:	9b01      	ldr	r3, [sp, #4]
 8006d8e:	f845 c003 	str.w	ip, [r5, r3]
 8006d92:	9b03      	ldr	r3, [sp, #12]
 8006d94:	3104      	adds	r1, #4
 8006d96:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006d9a:	f1b9 0f00 	cmp.w	r9, #0
 8006d9e:	d021      	beq.n	8006de4 <__multiply+0x140>
 8006da0:	46ae      	mov	lr, r5
 8006da2:	f04f 0a00 	mov.w	sl, #0
 8006da6:	682b      	ldr	r3, [r5, #0]
 8006da8:	f104 0c14 	add.w	ip, r4, #20
 8006dac:	f8bc b000 	ldrh.w	fp, [ip]
 8006db0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006db4:	b29b      	uxth	r3, r3
 8006db6:	fb09 770b 	mla	r7, r9, fp, r7
 8006dba:	4457      	add	r7, sl
 8006dbc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006dc0:	f84e 3b04 	str.w	r3, [lr], #4
 8006dc4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006dc8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006dcc:	f8be 3000 	ldrh.w	r3, [lr]
 8006dd0:	4562      	cmp	r2, ip
 8006dd2:	fb09 330a 	mla	r3, r9, sl, r3
 8006dd6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006dda:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006dde:	d8e5      	bhi.n	8006dac <__multiply+0x108>
 8006de0:	9f01      	ldr	r7, [sp, #4]
 8006de2:	51eb      	str	r3, [r5, r7]
 8006de4:	3504      	adds	r5, #4
 8006de6:	e79a      	b.n	8006d1e <__multiply+0x7a>
 8006de8:	3e01      	subs	r6, #1
 8006dea:	e79c      	b.n	8006d26 <__multiply+0x82>
 8006dec:	08009367 	.word	0x08009367
 8006df0:	08009378 	.word	0x08009378

08006df4 <__pow5mult>:
 8006df4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006df8:	4615      	mov	r5, r2
 8006dfa:	f012 0203 	ands.w	r2, r2, #3
 8006dfe:	4607      	mov	r7, r0
 8006e00:	460e      	mov	r6, r1
 8006e02:	d007      	beq.n	8006e14 <__pow5mult+0x20>
 8006e04:	4c25      	ldr	r4, [pc, #148]	@ (8006e9c <__pow5mult+0xa8>)
 8006e06:	3a01      	subs	r2, #1
 8006e08:	2300      	movs	r3, #0
 8006e0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006e0e:	f7ff fe57 	bl	8006ac0 <__multadd>
 8006e12:	4606      	mov	r6, r0
 8006e14:	10ad      	asrs	r5, r5, #2
 8006e16:	d03d      	beq.n	8006e94 <__pow5mult+0xa0>
 8006e18:	69fc      	ldr	r4, [r7, #28]
 8006e1a:	b97c      	cbnz	r4, 8006e3c <__pow5mult+0x48>
 8006e1c:	2010      	movs	r0, #16
 8006e1e:	f7ff fd37 	bl	8006890 <malloc>
 8006e22:	4602      	mov	r2, r0
 8006e24:	61f8      	str	r0, [r7, #28]
 8006e26:	b928      	cbnz	r0, 8006e34 <__pow5mult+0x40>
 8006e28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006e2c:	4b1c      	ldr	r3, [pc, #112]	@ (8006ea0 <__pow5mult+0xac>)
 8006e2e:	481d      	ldr	r0, [pc, #116]	@ (8006ea4 <__pow5mult+0xb0>)
 8006e30:	f001 fb58 	bl	80084e4 <__assert_func>
 8006e34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e38:	6004      	str	r4, [r0, #0]
 8006e3a:	60c4      	str	r4, [r0, #12]
 8006e3c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006e40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e44:	b94c      	cbnz	r4, 8006e5a <__pow5mult+0x66>
 8006e46:	f240 2171 	movw	r1, #625	@ 0x271
 8006e4a:	4638      	mov	r0, r7
 8006e4c:	f7ff ff14 	bl	8006c78 <__i2b>
 8006e50:	2300      	movs	r3, #0
 8006e52:	4604      	mov	r4, r0
 8006e54:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e58:	6003      	str	r3, [r0, #0]
 8006e5a:	f04f 0900 	mov.w	r9, #0
 8006e5e:	07eb      	lsls	r3, r5, #31
 8006e60:	d50a      	bpl.n	8006e78 <__pow5mult+0x84>
 8006e62:	4631      	mov	r1, r6
 8006e64:	4622      	mov	r2, r4
 8006e66:	4638      	mov	r0, r7
 8006e68:	f7ff ff1c 	bl	8006ca4 <__multiply>
 8006e6c:	4680      	mov	r8, r0
 8006e6e:	4631      	mov	r1, r6
 8006e70:	4638      	mov	r0, r7
 8006e72:	f7ff fe03 	bl	8006a7c <_Bfree>
 8006e76:	4646      	mov	r6, r8
 8006e78:	106d      	asrs	r5, r5, #1
 8006e7a:	d00b      	beq.n	8006e94 <__pow5mult+0xa0>
 8006e7c:	6820      	ldr	r0, [r4, #0]
 8006e7e:	b938      	cbnz	r0, 8006e90 <__pow5mult+0x9c>
 8006e80:	4622      	mov	r2, r4
 8006e82:	4621      	mov	r1, r4
 8006e84:	4638      	mov	r0, r7
 8006e86:	f7ff ff0d 	bl	8006ca4 <__multiply>
 8006e8a:	6020      	str	r0, [r4, #0]
 8006e8c:	f8c0 9000 	str.w	r9, [r0]
 8006e90:	4604      	mov	r4, r0
 8006e92:	e7e4      	b.n	8006e5e <__pow5mult+0x6a>
 8006e94:	4630      	mov	r0, r6
 8006e96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e9a:	bf00      	nop
 8006e9c:	080093d4 	.word	0x080093d4
 8006ea0:	080092f8 	.word	0x080092f8
 8006ea4:	08009378 	.word	0x08009378

08006ea8 <__lshift>:
 8006ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006eac:	460c      	mov	r4, r1
 8006eae:	4607      	mov	r7, r0
 8006eb0:	4691      	mov	r9, r2
 8006eb2:	6923      	ldr	r3, [r4, #16]
 8006eb4:	6849      	ldr	r1, [r1, #4]
 8006eb6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006eba:	68a3      	ldr	r3, [r4, #8]
 8006ebc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006ec0:	f108 0601 	add.w	r6, r8, #1
 8006ec4:	42b3      	cmp	r3, r6
 8006ec6:	db0b      	blt.n	8006ee0 <__lshift+0x38>
 8006ec8:	4638      	mov	r0, r7
 8006eca:	f7ff fd97 	bl	80069fc <_Balloc>
 8006ece:	4605      	mov	r5, r0
 8006ed0:	b948      	cbnz	r0, 8006ee6 <__lshift+0x3e>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006ed8:	4b27      	ldr	r3, [pc, #156]	@ (8006f78 <__lshift+0xd0>)
 8006eda:	4828      	ldr	r0, [pc, #160]	@ (8006f7c <__lshift+0xd4>)
 8006edc:	f001 fb02 	bl	80084e4 <__assert_func>
 8006ee0:	3101      	adds	r1, #1
 8006ee2:	005b      	lsls	r3, r3, #1
 8006ee4:	e7ee      	b.n	8006ec4 <__lshift+0x1c>
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	f100 0114 	add.w	r1, r0, #20
 8006eec:	f100 0210 	add.w	r2, r0, #16
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	4553      	cmp	r3, sl
 8006ef4:	db33      	blt.n	8006f5e <__lshift+0xb6>
 8006ef6:	6920      	ldr	r0, [r4, #16]
 8006ef8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006efc:	f104 0314 	add.w	r3, r4, #20
 8006f00:	f019 091f 	ands.w	r9, r9, #31
 8006f04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006f08:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006f0c:	d02b      	beq.n	8006f66 <__lshift+0xbe>
 8006f0e:	468a      	mov	sl, r1
 8006f10:	2200      	movs	r2, #0
 8006f12:	f1c9 0e20 	rsb	lr, r9, #32
 8006f16:	6818      	ldr	r0, [r3, #0]
 8006f18:	fa00 f009 	lsl.w	r0, r0, r9
 8006f1c:	4310      	orrs	r0, r2
 8006f1e:	f84a 0b04 	str.w	r0, [sl], #4
 8006f22:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f26:	459c      	cmp	ip, r3
 8006f28:	fa22 f20e 	lsr.w	r2, r2, lr
 8006f2c:	d8f3      	bhi.n	8006f16 <__lshift+0x6e>
 8006f2e:	ebac 0304 	sub.w	r3, ip, r4
 8006f32:	3b15      	subs	r3, #21
 8006f34:	f023 0303 	bic.w	r3, r3, #3
 8006f38:	3304      	adds	r3, #4
 8006f3a:	f104 0015 	add.w	r0, r4, #21
 8006f3e:	4584      	cmp	ip, r0
 8006f40:	bf38      	it	cc
 8006f42:	2304      	movcc	r3, #4
 8006f44:	50ca      	str	r2, [r1, r3]
 8006f46:	b10a      	cbz	r2, 8006f4c <__lshift+0xa4>
 8006f48:	f108 0602 	add.w	r6, r8, #2
 8006f4c:	3e01      	subs	r6, #1
 8006f4e:	4638      	mov	r0, r7
 8006f50:	4621      	mov	r1, r4
 8006f52:	612e      	str	r6, [r5, #16]
 8006f54:	f7ff fd92 	bl	8006a7c <_Bfree>
 8006f58:	4628      	mov	r0, r5
 8006f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f62:	3301      	adds	r3, #1
 8006f64:	e7c5      	b.n	8006ef2 <__lshift+0x4a>
 8006f66:	3904      	subs	r1, #4
 8006f68:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f6c:	459c      	cmp	ip, r3
 8006f6e:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f72:	d8f9      	bhi.n	8006f68 <__lshift+0xc0>
 8006f74:	e7ea      	b.n	8006f4c <__lshift+0xa4>
 8006f76:	bf00      	nop
 8006f78:	08009367 	.word	0x08009367
 8006f7c:	08009378 	.word	0x08009378

08006f80 <__mcmp>:
 8006f80:	4603      	mov	r3, r0
 8006f82:	690a      	ldr	r2, [r1, #16]
 8006f84:	6900      	ldr	r0, [r0, #16]
 8006f86:	b530      	push	{r4, r5, lr}
 8006f88:	1a80      	subs	r0, r0, r2
 8006f8a:	d10e      	bne.n	8006faa <__mcmp+0x2a>
 8006f8c:	3314      	adds	r3, #20
 8006f8e:	3114      	adds	r1, #20
 8006f90:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006f94:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006f98:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006f9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006fa0:	4295      	cmp	r5, r2
 8006fa2:	d003      	beq.n	8006fac <__mcmp+0x2c>
 8006fa4:	d205      	bcs.n	8006fb2 <__mcmp+0x32>
 8006fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8006faa:	bd30      	pop	{r4, r5, pc}
 8006fac:	42a3      	cmp	r3, r4
 8006fae:	d3f3      	bcc.n	8006f98 <__mcmp+0x18>
 8006fb0:	e7fb      	b.n	8006faa <__mcmp+0x2a>
 8006fb2:	2001      	movs	r0, #1
 8006fb4:	e7f9      	b.n	8006faa <__mcmp+0x2a>
	...

08006fb8 <__mdiff>:
 8006fb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fbc:	4689      	mov	r9, r1
 8006fbe:	4606      	mov	r6, r0
 8006fc0:	4611      	mov	r1, r2
 8006fc2:	4648      	mov	r0, r9
 8006fc4:	4614      	mov	r4, r2
 8006fc6:	f7ff ffdb 	bl	8006f80 <__mcmp>
 8006fca:	1e05      	subs	r5, r0, #0
 8006fcc:	d112      	bne.n	8006ff4 <__mdiff+0x3c>
 8006fce:	4629      	mov	r1, r5
 8006fd0:	4630      	mov	r0, r6
 8006fd2:	f7ff fd13 	bl	80069fc <_Balloc>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	b928      	cbnz	r0, 8006fe6 <__mdiff+0x2e>
 8006fda:	f240 2137 	movw	r1, #567	@ 0x237
 8006fde:	4b3e      	ldr	r3, [pc, #248]	@ (80070d8 <__mdiff+0x120>)
 8006fe0:	483e      	ldr	r0, [pc, #248]	@ (80070dc <__mdiff+0x124>)
 8006fe2:	f001 fa7f 	bl	80084e4 <__assert_func>
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006fec:	4610      	mov	r0, r2
 8006fee:	b003      	add	sp, #12
 8006ff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ff4:	bfbc      	itt	lt
 8006ff6:	464b      	movlt	r3, r9
 8006ff8:	46a1      	movlt	r9, r4
 8006ffa:	4630      	mov	r0, r6
 8006ffc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007000:	bfba      	itte	lt
 8007002:	461c      	movlt	r4, r3
 8007004:	2501      	movlt	r5, #1
 8007006:	2500      	movge	r5, #0
 8007008:	f7ff fcf8 	bl	80069fc <_Balloc>
 800700c:	4602      	mov	r2, r0
 800700e:	b918      	cbnz	r0, 8007018 <__mdiff+0x60>
 8007010:	f240 2145 	movw	r1, #581	@ 0x245
 8007014:	4b30      	ldr	r3, [pc, #192]	@ (80070d8 <__mdiff+0x120>)
 8007016:	e7e3      	b.n	8006fe0 <__mdiff+0x28>
 8007018:	f100 0b14 	add.w	fp, r0, #20
 800701c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007020:	f109 0310 	add.w	r3, r9, #16
 8007024:	60c5      	str	r5, [r0, #12]
 8007026:	f04f 0c00 	mov.w	ip, #0
 800702a:	f109 0514 	add.w	r5, r9, #20
 800702e:	46d9      	mov	r9, fp
 8007030:	6926      	ldr	r6, [r4, #16]
 8007032:	f104 0e14 	add.w	lr, r4, #20
 8007036:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800703a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800703e:	9301      	str	r3, [sp, #4]
 8007040:	9b01      	ldr	r3, [sp, #4]
 8007042:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007046:	f853 af04 	ldr.w	sl, [r3, #4]!
 800704a:	b281      	uxth	r1, r0
 800704c:	9301      	str	r3, [sp, #4]
 800704e:	fa1f f38a 	uxth.w	r3, sl
 8007052:	1a5b      	subs	r3, r3, r1
 8007054:	0c00      	lsrs	r0, r0, #16
 8007056:	4463      	add	r3, ip
 8007058:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800705c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007060:	b29b      	uxth	r3, r3
 8007062:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007066:	4576      	cmp	r6, lr
 8007068:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800706c:	f849 3b04 	str.w	r3, [r9], #4
 8007070:	d8e6      	bhi.n	8007040 <__mdiff+0x88>
 8007072:	1b33      	subs	r3, r6, r4
 8007074:	3b15      	subs	r3, #21
 8007076:	f023 0303 	bic.w	r3, r3, #3
 800707a:	3415      	adds	r4, #21
 800707c:	3304      	adds	r3, #4
 800707e:	42a6      	cmp	r6, r4
 8007080:	bf38      	it	cc
 8007082:	2304      	movcc	r3, #4
 8007084:	441d      	add	r5, r3
 8007086:	445b      	add	r3, fp
 8007088:	461e      	mov	r6, r3
 800708a:	462c      	mov	r4, r5
 800708c:	4544      	cmp	r4, r8
 800708e:	d30e      	bcc.n	80070ae <__mdiff+0xf6>
 8007090:	f108 0103 	add.w	r1, r8, #3
 8007094:	1b49      	subs	r1, r1, r5
 8007096:	f021 0103 	bic.w	r1, r1, #3
 800709a:	3d03      	subs	r5, #3
 800709c:	45a8      	cmp	r8, r5
 800709e:	bf38      	it	cc
 80070a0:	2100      	movcc	r1, #0
 80070a2:	440b      	add	r3, r1
 80070a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80070a8:	b199      	cbz	r1, 80070d2 <__mdiff+0x11a>
 80070aa:	6117      	str	r7, [r2, #16]
 80070ac:	e79e      	b.n	8006fec <__mdiff+0x34>
 80070ae:	46e6      	mov	lr, ip
 80070b0:	f854 1b04 	ldr.w	r1, [r4], #4
 80070b4:	fa1f fc81 	uxth.w	ip, r1
 80070b8:	44f4      	add	ip, lr
 80070ba:	0c08      	lsrs	r0, r1, #16
 80070bc:	4471      	add	r1, lr
 80070be:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80070c2:	b289      	uxth	r1, r1
 80070c4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80070c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80070cc:	f846 1b04 	str.w	r1, [r6], #4
 80070d0:	e7dc      	b.n	800708c <__mdiff+0xd4>
 80070d2:	3f01      	subs	r7, #1
 80070d4:	e7e6      	b.n	80070a4 <__mdiff+0xec>
 80070d6:	bf00      	nop
 80070d8:	08009367 	.word	0x08009367
 80070dc:	08009378 	.word	0x08009378

080070e0 <__ulp>:
 80070e0:	4b0e      	ldr	r3, [pc, #56]	@ (800711c <__ulp+0x3c>)
 80070e2:	400b      	ands	r3, r1
 80070e4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	dc08      	bgt.n	80070fe <__ulp+0x1e>
 80070ec:	425b      	negs	r3, r3
 80070ee:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80070f2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80070f6:	da04      	bge.n	8007102 <__ulp+0x22>
 80070f8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80070fc:	4113      	asrs	r3, r2
 80070fe:	2200      	movs	r2, #0
 8007100:	e008      	b.n	8007114 <__ulp+0x34>
 8007102:	f1a2 0314 	sub.w	r3, r2, #20
 8007106:	2b1e      	cmp	r3, #30
 8007108:	bfd6      	itet	le
 800710a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800710e:	2201      	movgt	r2, #1
 8007110:	40da      	lsrle	r2, r3
 8007112:	2300      	movs	r3, #0
 8007114:	4619      	mov	r1, r3
 8007116:	4610      	mov	r0, r2
 8007118:	4770      	bx	lr
 800711a:	bf00      	nop
 800711c:	7ff00000 	.word	0x7ff00000

08007120 <__b2d>:
 8007120:	6902      	ldr	r2, [r0, #16]
 8007122:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007124:	f100 0614 	add.w	r6, r0, #20
 8007128:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800712c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007130:	4f1e      	ldr	r7, [pc, #120]	@ (80071ac <__b2d+0x8c>)
 8007132:	4620      	mov	r0, r4
 8007134:	f7ff fd54 	bl	8006be0 <__hi0bits>
 8007138:	4603      	mov	r3, r0
 800713a:	f1c0 0020 	rsb	r0, r0, #32
 800713e:	2b0a      	cmp	r3, #10
 8007140:	f1a2 0504 	sub.w	r5, r2, #4
 8007144:	6008      	str	r0, [r1, #0]
 8007146:	dc12      	bgt.n	800716e <__b2d+0x4e>
 8007148:	42ae      	cmp	r6, r5
 800714a:	bf2c      	ite	cs
 800714c:	2200      	movcs	r2, #0
 800714e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007152:	f1c3 0c0b 	rsb	ip, r3, #11
 8007156:	3315      	adds	r3, #21
 8007158:	fa24 fe0c 	lsr.w	lr, r4, ip
 800715c:	fa04 f303 	lsl.w	r3, r4, r3
 8007160:	fa22 f20c 	lsr.w	r2, r2, ip
 8007164:	ea4e 0107 	orr.w	r1, lr, r7
 8007168:	431a      	orrs	r2, r3
 800716a:	4610      	mov	r0, r2
 800716c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800716e:	42ae      	cmp	r6, r5
 8007170:	bf36      	itet	cc
 8007172:	f1a2 0508 	subcc.w	r5, r2, #8
 8007176:	2200      	movcs	r2, #0
 8007178:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800717c:	3b0b      	subs	r3, #11
 800717e:	d012      	beq.n	80071a6 <__b2d+0x86>
 8007180:	f1c3 0720 	rsb	r7, r3, #32
 8007184:	fa22 f107 	lsr.w	r1, r2, r7
 8007188:	409c      	lsls	r4, r3
 800718a:	430c      	orrs	r4, r1
 800718c:	42b5      	cmp	r5, r6
 800718e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007192:	bf94      	ite	ls
 8007194:	2400      	movls	r4, #0
 8007196:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800719a:	409a      	lsls	r2, r3
 800719c:	40fc      	lsrs	r4, r7
 800719e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80071a2:	4322      	orrs	r2, r4
 80071a4:	e7e1      	b.n	800716a <__b2d+0x4a>
 80071a6:	ea44 0107 	orr.w	r1, r4, r7
 80071aa:	e7de      	b.n	800716a <__b2d+0x4a>
 80071ac:	3ff00000 	.word	0x3ff00000

080071b0 <__d2b>:
 80071b0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80071b4:	2101      	movs	r1, #1
 80071b6:	4690      	mov	r8, r2
 80071b8:	4699      	mov	r9, r3
 80071ba:	9e08      	ldr	r6, [sp, #32]
 80071bc:	f7ff fc1e 	bl	80069fc <_Balloc>
 80071c0:	4604      	mov	r4, r0
 80071c2:	b930      	cbnz	r0, 80071d2 <__d2b+0x22>
 80071c4:	4602      	mov	r2, r0
 80071c6:	f240 310f 	movw	r1, #783	@ 0x30f
 80071ca:	4b23      	ldr	r3, [pc, #140]	@ (8007258 <__d2b+0xa8>)
 80071cc:	4823      	ldr	r0, [pc, #140]	@ (800725c <__d2b+0xac>)
 80071ce:	f001 f989 	bl	80084e4 <__assert_func>
 80071d2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80071d6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071da:	b10d      	cbz	r5, 80071e0 <__d2b+0x30>
 80071dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80071e0:	9301      	str	r3, [sp, #4]
 80071e2:	f1b8 0300 	subs.w	r3, r8, #0
 80071e6:	d024      	beq.n	8007232 <__d2b+0x82>
 80071e8:	4668      	mov	r0, sp
 80071ea:	9300      	str	r3, [sp, #0]
 80071ec:	f7ff fd17 	bl	8006c1e <__lo0bits>
 80071f0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80071f4:	b1d8      	cbz	r0, 800722e <__d2b+0x7e>
 80071f6:	f1c0 0320 	rsb	r3, r0, #32
 80071fa:	fa02 f303 	lsl.w	r3, r2, r3
 80071fe:	430b      	orrs	r3, r1
 8007200:	40c2      	lsrs	r2, r0
 8007202:	6163      	str	r3, [r4, #20]
 8007204:	9201      	str	r2, [sp, #4]
 8007206:	9b01      	ldr	r3, [sp, #4]
 8007208:	2b00      	cmp	r3, #0
 800720a:	bf0c      	ite	eq
 800720c:	2201      	moveq	r2, #1
 800720e:	2202      	movne	r2, #2
 8007210:	61a3      	str	r3, [r4, #24]
 8007212:	6122      	str	r2, [r4, #16]
 8007214:	b1ad      	cbz	r5, 8007242 <__d2b+0x92>
 8007216:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800721a:	4405      	add	r5, r0
 800721c:	6035      	str	r5, [r6, #0]
 800721e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007224:	6018      	str	r0, [r3, #0]
 8007226:	4620      	mov	r0, r4
 8007228:	b002      	add	sp, #8
 800722a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800722e:	6161      	str	r1, [r4, #20]
 8007230:	e7e9      	b.n	8007206 <__d2b+0x56>
 8007232:	a801      	add	r0, sp, #4
 8007234:	f7ff fcf3 	bl	8006c1e <__lo0bits>
 8007238:	9b01      	ldr	r3, [sp, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	6163      	str	r3, [r4, #20]
 800723e:	3020      	adds	r0, #32
 8007240:	e7e7      	b.n	8007212 <__d2b+0x62>
 8007242:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007246:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800724a:	6030      	str	r0, [r6, #0]
 800724c:	6918      	ldr	r0, [r3, #16]
 800724e:	f7ff fcc7 	bl	8006be0 <__hi0bits>
 8007252:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007256:	e7e4      	b.n	8007222 <__d2b+0x72>
 8007258:	08009367 	.word	0x08009367
 800725c:	08009378 	.word	0x08009378

08007260 <__ratio>:
 8007260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007264:	b085      	sub	sp, #20
 8007266:	e9cd 1000 	strd	r1, r0, [sp]
 800726a:	a902      	add	r1, sp, #8
 800726c:	f7ff ff58 	bl	8007120 <__b2d>
 8007270:	468b      	mov	fp, r1
 8007272:	4606      	mov	r6, r0
 8007274:	460f      	mov	r7, r1
 8007276:	9800      	ldr	r0, [sp, #0]
 8007278:	a903      	add	r1, sp, #12
 800727a:	f7ff ff51 	bl	8007120 <__b2d>
 800727e:	460d      	mov	r5, r1
 8007280:	9b01      	ldr	r3, [sp, #4]
 8007282:	4689      	mov	r9, r1
 8007284:	6919      	ldr	r1, [r3, #16]
 8007286:	9b00      	ldr	r3, [sp, #0]
 8007288:	4604      	mov	r4, r0
 800728a:	691b      	ldr	r3, [r3, #16]
 800728c:	4630      	mov	r0, r6
 800728e:	1ac9      	subs	r1, r1, r3
 8007290:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007294:	1a9b      	subs	r3, r3, r2
 8007296:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800729a:	2b00      	cmp	r3, #0
 800729c:	bfcd      	iteet	gt
 800729e:	463a      	movgt	r2, r7
 80072a0:	462a      	movle	r2, r5
 80072a2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80072a6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80072aa:	bfd8      	it	le
 80072ac:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80072b0:	464b      	mov	r3, r9
 80072b2:	4622      	mov	r2, r4
 80072b4:	4659      	mov	r1, fp
 80072b6:	f7f9 fa39 	bl	800072c <__aeabi_ddiv>
 80072ba:	b005      	add	sp, #20
 80072bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080072c0 <__copybits>:
 80072c0:	3901      	subs	r1, #1
 80072c2:	b570      	push	{r4, r5, r6, lr}
 80072c4:	1149      	asrs	r1, r1, #5
 80072c6:	6914      	ldr	r4, [r2, #16]
 80072c8:	3101      	adds	r1, #1
 80072ca:	f102 0314 	add.w	r3, r2, #20
 80072ce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80072d2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80072d6:	1f05      	subs	r5, r0, #4
 80072d8:	42a3      	cmp	r3, r4
 80072da:	d30c      	bcc.n	80072f6 <__copybits+0x36>
 80072dc:	1aa3      	subs	r3, r4, r2
 80072de:	3b11      	subs	r3, #17
 80072e0:	f023 0303 	bic.w	r3, r3, #3
 80072e4:	3211      	adds	r2, #17
 80072e6:	42a2      	cmp	r2, r4
 80072e8:	bf88      	it	hi
 80072ea:	2300      	movhi	r3, #0
 80072ec:	4418      	add	r0, r3
 80072ee:	2300      	movs	r3, #0
 80072f0:	4288      	cmp	r0, r1
 80072f2:	d305      	bcc.n	8007300 <__copybits+0x40>
 80072f4:	bd70      	pop	{r4, r5, r6, pc}
 80072f6:	f853 6b04 	ldr.w	r6, [r3], #4
 80072fa:	f845 6f04 	str.w	r6, [r5, #4]!
 80072fe:	e7eb      	b.n	80072d8 <__copybits+0x18>
 8007300:	f840 3b04 	str.w	r3, [r0], #4
 8007304:	e7f4      	b.n	80072f0 <__copybits+0x30>

08007306 <__any_on>:
 8007306:	f100 0214 	add.w	r2, r0, #20
 800730a:	6900      	ldr	r0, [r0, #16]
 800730c:	114b      	asrs	r3, r1, #5
 800730e:	4298      	cmp	r0, r3
 8007310:	b510      	push	{r4, lr}
 8007312:	db11      	blt.n	8007338 <__any_on+0x32>
 8007314:	dd0a      	ble.n	800732c <__any_on+0x26>
 8007316:	f011 011f 	ands.w	r1, r1, #31
 800731a:	d007      	beq.n	800732c <__any_on+0x26>
 800731c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007320:	fa24 f001 	lsr.w	r0, r4, r1
 8007324:	fa00 f101 	lsl.w	r1, r0, r1
 8007328:	428c      	cmp	r4, r1
 800732a:	d10b      	bne.n	8007344 <__any_on+0x3e>
 800732c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007330:	4293      	cmp	r3, r2
 8007332:	d803      	bhi.n	800733c <__any_on+0x36>
 8007334:	2000      	movs	r0, #0
 8007336:	bd10      	pop	{r4, pc}
 8007338:	4603      	mov	r3, r0
 800733a:	e7f7      	b.n	800732c <__any_on+0x26>
 800733c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007340:	2900      	cmp	r1, #0
 8007342:	d0f5      	beq.n	8007330 <__any_on+0x2a>
 8007344:	2001      	movs	r0, #1
 8007346:	e7f6      	b.n	8007336 <__any_on+0x30>

08007348 <sulp>:
 8007348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800734c:	460f      	mov	r7, r1
 800734e:	4690      	mov	r8, r2
 8007350:	f7ff fec6 	bl	80070e0 <__ulp>
 8007354:	4604      	mov	r4, r0
 8007356:	460d      	mov	r5, r1
 8007358:	f1b8 0f00 	cmp.w	r8, #0
 800735c:	d011      	beq.n	8007382 <sulp+0x3a>
 800735e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007362:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007366:	2b00      	cmp	r3, #0
 8007368:	dd0b      	ble.n	8007382 <sulp+0x3a>
 800736a:	2400      	movs	r4, #0
 800736c:	051b      	lsls	r3, r3, #20
 800736e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007372:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007376:	4622      	mov	r2, r4
 8007378:	462b      	mov	r3, r5
 800737a:	f7f9 f8ad 	bl	80004d8 <__aeabi_dmul>
 800737e:	4604      	mov	r4, r0
 8007380:	460d      	mov	r5, r1
 8007382:	4620      	mov	r0, r4
 8007384:	4629      	mov	r1, r5
 8007386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800738a:	0000      	movs	r0, r0
 800738c:	0000      	movs	r0, r0
	...

08007390 <_strtod_l>:
 8007390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007394:	b09f      	sub	sp, #124	@ 0x7c
 8007396:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007398:	2200      	movs	r2, #0
 800739a:	460c      	mov	r4, r1
 800739c:	921a      	str	r2, [sp, #104]	@ 0x68
 800739e:	f04f 0a00 	mov.w	sl, #0
 80073a2:	f04f 0b00 	mov.w	fp, #0
 80073a6:	460a      	mov	r2, r1
 80073a8:	9005      	str	r0, [sp, #20]
 80073aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80073ac:	7811      	ldrb	r1, [r2, #0]
 80073ae:	292b      	cmp	r1, #43	@ 0x2b
 80073b0:	d048      	beq.n	8007444 <_strtod_l+0xb4>
 80073b2:	d836      	bhi.n	8007422 <_strtod_l+0x92>
 80073b4:	290d      	cmp	r1, #13
 80073b6:	d830      	bhi.n	800741a <_strtod_l+0x8a>
 80073b8:	2908      	cmp	r1, #8
 80073ba:	d830      	bhi.n	800741e <_strtod_l+0x8e>
 80073bc:	2900      	cmp	r1, #0
 80073be:	d039      	beq.n	8007434 <_strtod_l+0xa4>
 80073c0:	2200      	movs	r2, #0
 80073c2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80073c4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80073c6:	782a      	ldrb	r2, [r5, #0]
 80073c8:	2a30      	cmp	r2, #48	@ 0x30
 80073ca:	f040 80b1 	bne.w	8007530 <_strtod_l+0x1a0>
 80073ce:	786a      	ldrb	r2, [r5, #1]
 80073d0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80073d4:	2a58      	cmp	r2, #88	@ 0x58
 80073d6:	d16c      	bne.n	80074b2 <_strtod_l+0x122>
 80073d8:	9302      	str	r3, [sp, #8]
 80073da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073dc:	4a8e      	ldr	r2, [pc, #568]	@ (8007618 <_strtod_l+0x288>)
 80073de:	9301      	str	r3, [sp, #4]
 80073e0:	ab1a      	add	r3, sp, #104	@ 0x68
 80073e2:	9300      	str	r3, [sp, #0]
 80073e4:	9805      	ldr	r0, [sp, #20]
 80073e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80073e8:	a919      	add	r1, sp, #100	@ 0x64
 80073ea:	f001 f915 	bl	8008618 <__gethex>
 80073ee:	f010 060f 	ands.w	r6, r0, #15
 80073f2:	4604      	mov	r4, r0
 80073f4:	d005      	beq.n	8007402 <_strtod_l+0x72>
 80073f6:	2e06      	cmp	r6, #6
 80073f8:	d126      	bne.n	8007448 <_strtod_l+0xb8>
 80073fa:	2300      	movs	r3, #0
 80073fc:	3501      	adds	r5, #1
 80073fe:	9519      	str	r5, [sp, #100]	@ 0x64
 8007400:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007402:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007404:	2b00      	cmp	r3, #0
 8007406:	f040 8584 	bne.w	8007f12 <_strtod_l+0xb82>
 800740a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800740c:	b1bb      	cbz	r3, 800743e <_strtod_l+0xae>
 800740e:	4650      	mov	r0, sl
 8007410:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8007414:	b01f      	add	sp, #124	@ 0x7c
 8007416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800741a:	2920      	cmp	r1, #32
 800741c:	d1d0      	bne.n	80073c0 <_strtod_l+0x30>
 800741e:	3201      	adds	r2, #1
 8007420:	e7c3      	b.n	80073aa <_strtod_l+0x1a>
 8007422:	292d      	cmp	r1, #45	@ 0x2d
 8007424:	d1cc      	bne.n	80073c0 <_strtod_l+0x30>
 8007426:	2101      	movs	r1, #1
 8007428:	910b      	str	r1, [sp, #44]	@ 0x2c
 800742a:	1c51      	adds	r1, r2, #1
 800742c:	9119      	str	r1, [sp, #100]	@ 0x64
 800742e:	7852      	ldrb	r2, [r2, #1]
 8007430:	2a00      	cmp	r2, #0
 8007432:	d1c7      	bne.n	80073c4 <_strtod_l+0x34>
 8007434:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007436:	9419      	str	r4, [sp, #100]	@ 0x64
 8007438:	2b00      	cmp	r3, #0
 800743a:	f040 8568 	bne.w	8007f0e <_strtod_l+0xb7e>
 800743e:	4650      	mov	r0, sl
 8007440:	4659      	mov	r1, fp
 8007442:	e7e7      	b.n	8007414 <_strtod_l+0x84>
 8007444:	2100      	movs	r1, #0
 8007446:	e7ef      	b.n	8007428 <_strtod_l+0x98>
 8007448:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800744a:	b13a      	cbz	r2, 800745c <_strtod_l+0xcc>
 800744c:	2135      	movs	r1, #53	@ 0x35
 800744e:	a81c      	add	r0, sp, #112	@ 0x70
 8007450:	f7ff ff36 	bl	80072c0 <__copybits>
 8007454:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007456:	9805      	ldr	r0, [sp, #20]
 8007458:	f7ff fb10 	bl	8006a7c <_Bfree>
 800745c:	3e01      	subs	r6, #1
 800745e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007460:	2e04      	cmp	r6, #4
 8007462:	d806      	bhi.n	8007472 <_strtod_l+0xe2>
 8007464:	e8df f006 	tbb	[pc, r6]
 8007468:	201d0314 	.word	0x201d0314
 800746c:	14          	.byte	0x14
 800746d:	00          	.byte	0x00
 800746e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007472:	05e1      	lsls	r1, r4, #23
 8007474:	bf48      	it	mi
 8007476:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800747a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800747e:	0d1b      	lsrs	r3, r3, #20
 8007480:	051b      	lsls	r3, r3, #20
 8007482:	2b00      	cmp	r3, #0
 8007484:	d1bd      	bne.n	8007402 <_strtod_l+0x72>
 8007486:	f7fe fb2b 	bl	8005ae0 <__errno>
 800748a:	2322      	movs	r3, #34	@ 0x22
 800748c:	6003      	str	r3, [r0, #0]
 800748e:	e7b8      	b.n	8007402 <_strtod_l+0x72>
 8007490:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007494:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007498:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800749c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80074a0:	e7e7      	b.n	8007472 <_strtod_l+0xe2>
 80074a2:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800761c <_strtod_l+0x28c>
 80074a6:	e7e4      	b.n	8007472 <_strtod_l+0xe2>
 80074a8:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80074ac:	f04f 3aff 	mov.w	sl, #4294967295
 80074b0:	e7df      	b.n	8007472 <_strtod_l+0xe2>
 80074b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074b4:	1c5a      	adds	r2, r3, #1
 80074b6:	9219      	str	r2, [sp, #100]	@ 0x64
 80074b8:	785b      	ldrb	r3, [r3, #1]
 80074ba:	2b30      	cmp	r3, #48	@ 0x30
 80074bc:	d0f9      	beq.n	80074b2 <_strtod_l+0x122>
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d09f      	beq.n	8007402 <_strtod_l+0x72>
 80074c2:	2301      	movs	r3, #1
 80074c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80074c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80074c8:	220a      	movs	r2, #10
 80074ca:	930c      	str	r3, [sp, #48]	@ 0x30
 80074cc:	2300      	movs	r3, #0
 80074ce:	461f      	mov	r7, r3
 80074d0:	9308      	str	r3, [sp, #32]
 80074d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80074d4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80074d6:	7805      	ldrb	r5, [r0, #0]
 80074d8:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80074dc:	b2d9      	uxtb	r1, r3
 80074de:	2909      	cmp	r1, #9
 80074e0:	d928      	bls.n	8007534 <_strtod_l+0x1a4>
 80074e2:	2201      	movs	r2, #1
 80074e4:	494e      	ldr	r1, [pc, #312]	@ (8007620 <_strtod_l+0x290>)
 80074e6:	f000 ffc7 	bl	8008478 <strncmp>
 80074ea:	2800      	cmp	r0, #0
 80074ec:	d032      	beq.n	8007554 <_strtod_l+0x1c4>
 80074ee:	2000      	movs	r0, #0
 80074f0:	462a      	mov	r2, r5
 80074f2:	4681      	mov	r9, r0
 80074f4:	463d      	mov	r5, r7
 80074f6:	4603      	mov	r3, r0
 80074f8:	2a65      	cmp	r2, #101	@ 0x65
 80074fa:	d001      	beq.n	8007500 <_strtod_l+0x170>
 80074fc:	2a45      	cmp	r2, #69	@ 0x45
 80074fe:	d114      	bne.n	800752a <_strtod_l+0x19a>
 8007500:	b91d      	cbnz	r5, 800750a <_strtod_l+0x17a>
 8007502:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007504:	4302      	orrs	r2, r0
 8007506:	d095      	beq.n	8007434 <_strtod_l+0xa4>
 8007508:	2500      	movs	r5, #0
 800750a:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800750c:	1c62      	adds	r2, r4, #1
 800750e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007510:	7862      	ldrb	r2, [r4, #1]
 8007512:	2a2b      	cmp	r2, #43	@ 0x2b
 8007514:	d077      	beq.n	8007606 <_strtod_l+0x276>
 8007516:	2a2d      	cmp	r2, #45	@ 0x2d
 8007518:	d07b      	beq.n	8007612 <_strtod_l+0x282>
 800751a:	f04f 0c00 	mov.w	ip, #0
 800751e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007522:	2909      	cmp	r1, #9
 8007524:	f240 8082 	bls.w	800762c <_strtod_l+0x29c>
 8007528:	9419      	str	r4, [sp, #100]	@ 0x64
 800752a:	f04f 0800 	mov.w	r8, #0
 800752e:	e0a2      	b.n	8007676 <_strtod_l+0x2e6>
 8007530:	2300      	movs	r3, #0
 8007532:	e7c7      	b.n	80074c4 <_strtod_l+0x134>
 8007534:	2f08      	cmp	r7, #8
 8007536:	bfd5      	itete	le
 8007538:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800753a:	9908      	ldrgt	r1, [sp, #32]
 800753c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007540:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007544:	f100 0001 	add.w	r0, r0, #1
 8007548:	bfd4      	ite	le
 800754a:	930a      	strle	r3, [sp, #40]	@ 0x28
 800754c:	9308      	strgt	r3, [sp, #32]
 800754e:	3701      	adds	r7, #1
 8007550:	9019      	str	r0, [sp, #100]	@ 0x64
 8007552:	e7bf      	b.n	80074d4 <_strtod_l+0x144>
 8007554:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007556:	1c5a      	adds	r2, r3, #1
 8007558:	9219      	str	r2, [sp, #100]	@ 0x64
 800755a:	785a      	ldrb	r2, [r3, #1]
 800755c:	b37f      	cbz	r7, 80075be <_strtod_l+0x22e>
 800755e:	4681      	mov	r9, r0
 8007560:	463d      	mov	r5, r7
 8007562:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007566:	2b09      	cmp	r3, #9
 8007568:	d912      	bls.n	8007590 <_strtod_l+0x200>
 800756a:	2301      	movs	r3, #1
 800756c:	e7c4      	b.n	80074f8 <_strtod_l+0x168>
 800756e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007570:	3001      	adds	r0, #1
 8007572:	1c5a      	adds	r2, r3, #1
 8007574:	9219      	str	r2, [sp, #100]	@ 0x64
 8007576:	785a      	ldrb	r2, [r3, #1]
 8007578:	2a30      	cmp	r2, #48	@ 0x30
 800757a:	d0f8      	beq.n	800756e <_strtod_l+0x1de>
 800757c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007580:	2b08      	cmp	r3, #8
 8007582:	f200 84cb 	bhi.w	8007f1c <_strtod_l+0xb8c>
 8007586:	4681      	mov	r9, r0
 8007588:	2000      	movs	r0, #0
 800758a:	4605      	mov	r5, r0
 800758c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800758e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007590:	3a30      	subs	r2, #48	@ 0x30
 8007592:	f100 0301 	add.w	r3, r0, #1
 8007596:	d02a      	beq.n	80075ee <_strtod_l+0x25e>
 8007598:	4499      	add	r9, r3
 800759a:	210a      	movs	r1, #10
 800759c:	462b      	mov	r3, r5
 800759e:	eb00 0c05 	add.w	ip, r0, r5
 80075a2:	4563      	cmp	r3, ip
 80075a4:	d10d      	bne.n	80075c2 <_strtod_l+0x232>
 80075a6:	1c69      	adds	r1, r5, #1
 80075a8:	4401      	add	r1, r0
 80075aa:	4428      	add	r0, r5
 80075ac:	2808      	cmp	r0, #8
 80075ae:	dc16      	bgt.n	80075de <_strtod_l+0x24e>
 80075b0:	230a      	movs	r3, #10
 80075b2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80075b4:	fb03 2300 	mla	r3, r3, r0, r2
 80075b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80075ba:	2300      	movs	r3, #0
 80075bc:	e018      	b.n	80075f0 <_strtod_l+0x260>
 80075be:	4638      	mov	r0, r7
 80075c0:	e7da      	b.n	8007578 <_strtod_l+0x1e8>
 80075c2:	2b08      	cmp	r3, #8
 80075c4:	f103 0301 	add.w	r3, r3, #1
 80075c8:	dc03      	bgt.n	80075d2 <_strtod_l+0x242>
 80075ca:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80075cc:	434e      	muls	r6, r1
 80075ce:	960a      	str	r6, [sp, #40]	@ 0x28
 80075d0:	e7e7      	b.n	80075a2 <_strtod_l+0x212>
 80075d2:	2b10      	cmp	r3, #16
 80075d4:	bfde      	ittt	le
 80075d6:	9e08      	ldrle	r6, [sp, #32]
 80075d8:	434e      	mulle	r6, r1
 80075da:	9608      	strle	r6, [sp, #32]
 80075dc:	e7e1      	b.n	80075a2 <_strtod_l+0x212>
 80075de:	280f      	cmp	r0, #15
 80075e0:	dceb      	bgt.n	80075ba <_strtod_l+0x22a>
 80075e2:	230a      	movs	r3, #10
 80075e4:	9808      	ldr	r0, [sp, #32]
 80075e6:	fb03 2300 	mla	r3, r3, r0, r2
 80075ea:	9308      	str	r3, [sp, #32]
 80075ec:	e7e5      	b.n	80075ba <_strtod_l+0x22a>
 80075ee:	4629      	mov	r1, r5
 80075f0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80075f2:	460d      	mov	r5, r1
 80075f4:	1c50      	adds	r0, r2, #1
 80075f6:	9019      	str	r0, [sp, #100]	@ 0x64
 80075f8:	7852      	ldrb	r2, [r2, #1]
 80075fa:	4618      	mov	r0, r3
 80075fc:	e7b1      	b.n	8007562 <_strtod_l+0x1d2>
 80075fe:	f04f 0900 	mov.w	r9, #0
 8007602:	2301      	movs	r3, #1
 8007604:	e77d      	b.n	8007502 <_strtod_l+0x172>
 8007606:	f04f 0c00 	mov.w	ip, #0
 800760a:	1ca2      	adds	r2, r4, #2
 800760c:	9219      	str	r2, [sp, #100]	@ 0x64
 800760e:	78a2      	ldrb	r2, [r4, #2]
 8007610:	e785      	b.n	800751e <_strtod_l+0x18e>
 8007612:	f04f 0c01 	mov.w	ip, #1
 8007616:	e7f8      	b.n	800760a <_strtod_l+0x27a>
 8007618:	080094e8 	.word	0x080094e8
 800761c:	7ff00000 	.word	0x7ff00000
 8007620:	080094d0 	.word	0x080094d0
 8007624:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007626:	1c51      	adds	r1, r2, #1
 8007628:	9119      	str	r1, [sp, #100]	@ 0x64
 800762a:	7852      	ldrb	r2, [r2, #1]
 800762c:	2a30      	cmp	r2, #48	@ 0x30
 800762e:	d0f9      	beq.n	8007624 <_strtod_l+0x294>
 8007630:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007634:	2908      	cmp	r1, #8
 8007636:	f63f af78 	bhi.w	800752a <_strtod_l+0x19a>
 800763a:	f04f 080a 	mov.w	r8, #10
 800763e:	3a30      	subs	r2, #48	@ 0x30
 8007640:	920e      	str	r2, [sp, #56]	@ 0x38
 8007642:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007644:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007646:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007648:	1c56      	adds	r6, r2, #1
 800764a:	9619      	str	r6, [sp, #100]	@ 0x64
 800764c:	7852      	ldrb	r2, [r2, #1]
 800764e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007652:	f1be 0f09 	cmp.w	lr, #9
 8007656:	d939      	bls.n	80076cc <_strtod_l+0x33c>
 8007658:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800765a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800765e:	1a76      	subs	r6, r6, r1
 8007660:	2e08      	cmp	r6, #8
 8007662:	dc03      	bgt.n	800766c <_strtod_l+0x2dc>
 8007664:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007666:	4588      	cmp	r8, r1
 8007668:	bfa8      	it	ge
 800766a:	4688      	movge	r8, r1
 800766c:	f1bc 0f00 	cmp.w	ip, #0
 8007670:	d001      	beq.n	8007676 <_strtod_l+0x2e6>
 8007672:	f1c8 0800 	rsb	r8, r8, #0
 8007676:	2d00      	cmp	r5, #0
 8007678:	d14e      	bne.n	8007718 <_strtod_l+0x388>
 800767a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800767c:	4308      	orrs	r0, r1
 800767e:	f47f aec0 	bne.w	8007402 <_strtod_l+0x72>
 8007682:	2b00      	cmp	r3, #0
 8007684:	f47f aed6 	bne.w	8007434 <_strtod_l+0xa4>
 8007688:	2a69      	cmp	r2, #105	@ 0x69
 800768a:	d028      	beq.n	80076de <_strtod_l+0x34e>
 800768c:	dc25      	bgt.n	80076da <_strtod_l+0x34a>
 800768e:	2a49      	cmp	r2, #73	@ 0x49
 8007690:	d025      	beq.n	80076de <_strtod_l+0x34e>
 8007692:	2a4e      	cmp	r2, #78	@ 0x4e
 8007694:	f47f aece 	bne.w	8007434 <_strtod_l+0xa4>
 8007698:	499a      	ldr	r1, [pc, #616]	@ (8007904 <_strtod_l+0x574>)
 800769a:	a819      	add	r0, sp, #100	@ 0x64
 800769c:	f001 f9de 	bl	8008a5c <__match>
 80076a0:	2800      	cmp	r0, #0
 80076a2:	f43f aec7 	beq.w	8007434 <_strtod_l+0xa4>
 80076a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	2b28      	cmp	r3, #40	@ 0x28
 80076ac:	d12e      	bne.n	800770c <_strtod_l+0x37c>
 80076ae:	4996      	ldr	r1, [pc, #600]	@ (8007908 <_strtod_l+0x578>)
 80076b0:	aa1c      	add	r2, sp, #112	@ 0x70
 80076b2:	a819      	add	r0, sp, #100	@ 0x64
 80076b4:	f001 f9e6 	bl	8008a84 <__hexnan>
 80076b8:	2805      	cmp	r0, #5
 80076ba:	d127      	bne.n	800770c <_strtod_l+0x37c>
 80076bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80076be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80076c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80076c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80076ca:	e69a      	b.n	8007402 <_strtod_l+0x72>
 80076cc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80076ce:	fb08 2101 	mla	r1, r8, r1, r2
 80076d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80076d6:	920e      	str	r2, [sp, #56]	@ 0x38
 80076d8:	e7b5      	b.n	8007646 <_strtod_l+0x2b6>
 80076da:	2a6e      	cmp	r2, #110	@ 0x6e
 80076dc:	e7da      	b.n	8007694 <_strtod_l+0x304>
 80076de:	498b      	ldr	r1, [pc, #556]	@ (800790c <_strtod_l+0x57c>)
 80076e0:	a819      	add	r0, sp, #100	@ 0x64
 80076e2:	f001 f9bb 	bl	8008a5c <__match>
 80076e6:	2800      	cmp	r0, #0
 80076e8:	f43f aea4 	beq.w	8007434 <_strtod_l+0xa4>
 80076ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076ee:	4988      	ldr	r1, [pc, #544]	@ (8007910 <_strtod_l+0x580>)
 80076f0:	3b01      	subs	r3, #1
 80076f2:	a819      	add	r0, sp, #100	@ 0x64
 80076f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80076f6:	f001 f9b1 	bl	8008a5c <__match>
 80076fa:	b910      	cbnz	r0, 8007702 <_strtod_l+0x372>
 80076fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80076fe:	3301      	adds	r3, #1
 8007700:	9319      	str	r3, [sp, #100]	@ 0x64
 8007702:	f04f 0a00 	mov.w	sl, #0
 8007706:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8007914 <_strtod_l+0x584>
 800770a:	e67a      	b.n	8007402 <_strtod_l+0x72>
 800770c:	4882      	ldr	r0, [pc, #520]	@ (8007918 <_strtod_l+0x588>)
 800770e:	f000 fee3 	bl	80084d8 <nan>
 8007712:	4682      	mov	sl, r0
 8007714:	468b      	mov	fp, r1
 8007716:	e674      	b.n	8007402 <_strtod_l+0x72>
 8007718:	eba8 0309 	sub.w	r3, r8, r9
 800771c:	2f00      	cmp	r7, #0
 800771e:	bf08      	it	eq
 8007720:	462f      	moveq	r7, r5
 8007722:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007724:	2d10      	cmp	r5, #16
 8007726:	462c      	mov	r4, r5
 8007728:	9309      	str	r3, [sp, #36]	@ 0x24
 800772a:	bfa8      	it	ge
 800772c:	2410      	movge	r4, #16
 800772e:	f7f8 fe59 	bl	80003e4 <__aeabi_ui2d>
 8007732:	2d09      	cmp	r5, #9
 8007734:	4682      	mov	sl, r0
 8007736:	468b      	mov	fp, r1
 8007738:	dc11      	bgt.n	800775e <_strtod_l+0x3ce>
 800773a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800773c:	2b00      	cmp	r3, #0
 800773e:	f43f ae60 	beq.w	8007402 <_strtod_l+0x72>
 8007742:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007744:	dd76      	ble.n	8007834 <_strtod_l+0x4a4>
 8007746:	2b16      	cmp	r3, #22
 8007748:	dc5d      	bgt.n	8007806 <_strtod_l+0x476>
 800774a:	4974      	ldr	r1, [pc, #464]	@ (800791c <_strtod_l+0x58c>)
 800774c:	4652      	mov	r2, sl
 800774e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007752:	465b      	mov	r3, fp
 8007754:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007758:	f7f8 febe 	bl	80004d8 <__aeabi_dmul>
 800775c:	e7d9      	b.n	8007712 <_strtod_l+0x382>
 800775e:	4b6f      	ldr	r3, [pc, #444]	@ (800791c <_strtod_l+0x58c>)
 8007760:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007764:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007768:	f7f8 feb6 	bl	80004d8 <__aeabi_dmul>
 800776c:	4682      	mov	sl, r0
 800776e:	9808      	ldr	r0, [sp, #32]
 8007770:	468b      	mov	fp, r1
 8007772:	f7f8 fe37 	bl	80003e4 <__aeabi_ui2d>
 8007776:	4602      	mov	r2, r0
 8007778:	460b      	mov	r3, r1
 800777a:	4650      	mov	r0, sl
 800777c:	4659      	mov	r1, fp
 800777e:	f7f8 fcf5 	bl	800016c <__adddf3>
 8007782:	2d0f      	cmp	r5, #15
 8007784:	4682      	mov	sl, r0
 8007786:	468b      	mov	fp, r1
 8007788:	ddd7      	ble.n	800773a <_strtod_l+0x3aa>
 800778a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800778c:	1b2c      	subs	r4, r5, r4
 800778e:	441c      	add	r4, r3
 8007790:	2c00      	cmp	r4, #0
 8007792:	f340 8096 	ble.w	80078c2 <_strtod_l+0x532>
 8007796:	f014 030f 	ands.w	r3, r4, #15
 800779a:	d00a      	beq.n	80077b2 <_strtod_l+0x422>
 800779c:	495f      	ldr	r1, [pc, #380]	@ (800791c <_strtod_l+0x58c>)
 800779e:	4652      	mov	r2, sl
 80077a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80077a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077a8:	465b      	mov	r3, fp
 80077aa:	f7f8 fe95 	bl	80004d8 <__aeabi_dmul>
 80077ae:	4682      	mov	sl, r0
 80077b0:	468b      	mov	fp, r1
 80077b2:	f034 040f 	bics.w	r4, r4, #15
 80077b6:	d073      	beq.n	80078a0 <_strtod_l+0x510>
 80077b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80077bc:	dd48      	ble.n	8007850 <_strtod_l+0x4c0>
 80077be:	2400      	movs	r4, #0
 80077c0:	46a0      	mov	r8, r4
 80077c2:	46a1      	mov	r9, r4
 80077c4:	940a      	str	r4, [sp, #40]	@ 0x28
 80077c6:	2322      	movs	r3, #34	@ 0x22
 80077c8:	f04f 0a00 	mov.w	sl, #0
 80077cc:	9a05      	ldr	r2, [sp, #20]
 80077ce:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8007914 <_strtod_l+0x584>
 80077d2:	6013      	str	r3, [r2, #0]
 80077d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	f43f ae13 	beq.w	8007402 <_strtod_l+0x72>
 80077dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80077de:	9805      	ldr	r0, [sp, #20]
 80077e0:	f7ff f94c 	bl	8006a7c <_Bfree>
 80077e4:	4649      	mov	r1, r9
 80077e6:	9805      	ldr	r0, [sp, #20]
 80077e8:	f7ff f948 	bl	8006a7c <_Bfree>
 80077ec:	4641      	mov	r1, r8
 80077ee:	9805      	ldr	r0, [sp, #20]
 80077f0:	f7ff f944 	bl	8006a7c <_Bfree>
 80077f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80077f6:	9805      	ldr	r0, [sp, #20]
 80077f8:	f7ff f940 	bl	8006a7c <_Bfree>
 80077fc:	4621      	mov	r1, r4
 80077fe:	9805      	ldr	r0, [sp, #20]
 8007800:	f7ff f93c 	bl	8006a7c <_Bfree>
 8007804:	e5fd      	b.n	8007402 <_strtod_l+0x72>
 8007806:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007808:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800780c:	4293      	cmp	r3, r2
 800780e:	dbbc      	blt.n	800778a <_strtod_l+0x3fa>
 8007810:	4c42      	ldr	r4, [pc, #264]	@ (800791c <_strtod_l+0x58c>)
 8007812:	f1c5 050f 	rsb	r5, r5, #15
 8007816:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800781a:	4652      	mov	r2, sl
 800781c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007820:	465b      	mov	r3, fp
 8007822:	f7f8 fe59 	bl	80004d8 <__aeabi_dmul>
 8007826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007828:	1b5d      	subs	r5, r3, r5
 800782a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800782e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007832:	e791      	b.n	8007758 <_strtod_l+0x3c8>
 8007834:	3316      	adds	r3, #22
 8007836:	dba8      	blt.n	800778a <_strtod_l+0x3fa>
 8007838:	4b38      	ldr	r3, [pc, #224]	@ (800791c <_strtod_l+0x58c>)
 800783a:	eba9 0808 	sub.w	r8, r9, r8
 800783e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007842:	4650      	mov	r0, sl
 8007844:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007848:	4659      	mov	r1, fp
 800784a:	f7f8 ff6f 	bl	800072c <__aeabi_ddiv>
 800784e:	e760      	b.n	8007712 <_strtod_l+0x382>
 8007850:	4b33      	ldr	r3, [pc, #204]	@ (8007920 <_strtod_l+0x590>)
 8007852:	4650      	mov	r0, sl
 8007854:	9308      	str	r3, [sp, #32]
 8007856:	2300      	movs	r3, #0
 8007858:	4659      	mov	r1, fp
 800785a:	461e      	mov	r6, r3
 800785c:	1124      	asrs	r4, r4, #4
 800785e:	2c01      	cmp	r4, #1
 8007860:	dc21      	bgt.n	80078a6 <_strtod_l+0x516>
 8007862:	b10b      	cbz	r3, 8007868 <_strtod_l+0x4d8>
 8007864:	4682      	mov	sl, r0
 8007866:	468b      	mov	fp, r1
 8007868:	492d      	ldr	r1, [pc, #180]	@ (8007920 <_strtod_l+0x590>)
 800786a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800786e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007872:	4652      	mov	r2, sl
 8007874:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007878:	465b      	mov	r3, fp
 800787a:	f7f8 fe2d 	bl	80004d8 <__aeabi_dmul>
 800787e:	4b25      	ldr	r3, [pc, #148]	@ (8007914 <_strtod_l+0x584>)
 8007880:	460a      	mov	r2, r1
 8007882:	400b      	ands	r3, r1
 8007884:	4927      	ldr	r1, [pc, #156]	@ (8007924 <_strtod_l+0x594>)
 8007886:	4682      	mov	sl, r0
 8007888:	428b      	cmp	r3, r1
 800788a:	d898      	bhi.n	80077be <_strtod_l+0x42e>
 800788c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007890:	428b      	cmp	r3, r1
 8007892:	bf86      	itte	hi
 8007894:	f04f 3aff 	movhi.w	sl, #4294967295
 8007898:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8007928 <_strtod_l+0x598>
 800789c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80078a0:	2300      	movs	r3, #0
 80078a2:	9308      	str	r3, [sp, #32]
 80078a4:	e07a      	b.n	800799c <_strtod_l+0x60c>
 80078a6:	07e2      	lsls	r2, r4, #31
 80078a8:	d505      	bpl.n	80078b6 <_strtod_l+0x526>
 80078aa:	9b08      	ldr	r3, [sp, #32]
 80078ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b0:	f7f8 fe12 	bl	80004d8 <__aeabi_dmul>
 80078b4:	2301      	movs	r3, #1
 80078b6:	9a08      	ldr	r2, [sp, #32]
 80078b8:	3601      	adds	r6, #1
 80078ba:	3208      	adds	r2, #8
 80078bc:	1064      	asrs	r4, r4, #1
 80078be:	9208      	str	r2, [sp, #32]
 80078c0:	e7cd      	b.n	800785e <_strtod_l+0x4ce>
 80078c2:	d0ed      	beq.n	80078a0 <_strtod_l+0x510>
 80078c4:	4264      	negs	r4, r4
 80078c6:	f014 020f 	ands.w	r2, r4, #15
 80078ca:	d00a      	beq.n	80078e2 <_strtod_l+0x552>
 80078cc:	4b13      	ldr	r3, [pc, #76]	@ (800791c <_strtod_l+0x58c>)
 80078ce:	4650      	mov	r0, sl
 80078d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078d4:	4659      	mov	r1, fp
 80078d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078da:	f7f8 ff27 	bl	800072c <__aeabi_ddiv>
 80078de:	4682      	mov	sl, r0
 80078e0:	468b      	mov	fp, r1
 80078e2:	1124      	asrs	r4, r4, #4
 80078e4:	d0dc      	beq.n	80078a0 <_strtod_l+0x510>
 80078e6:	2c1f      	cmp	r4, #31
 80078e8:	dd20      	ble.n	800792c <_strtod_l+0x59c>
 80078ea:	2400      	movs	r4, #0
 80078ec:	46a0      	mov	r8, r4
 80078ee:	46a1      	mov	r9, r4
 80078f0:	940a      	str	r4, [sp, #40]	@ 0x28
 80078f2:	2322      	movs	r3, #34	@ 0x22
 80078f4:	9a05      	ldr	r2, [sp, #20]
 80078f6:	f04f 0a00 	mov.w	sl, #0
 80078fa:	f04f 0b00 	mov.w	fp, #0
 80078fe:	6013      	str	r3, [r2, #0]
 8007900:	e768      	b.n	80077d4 <_strtod_l+0x444>
 8007902:	bf00      	nop
 8007904:	080092bf 	.word	0x080092bf
 8007908:	080094d4 	.word	0x080094d4
 800790c:	080092b7 	.word	0x080092b7
 8007910:	080092ee 	.word	0x080092ee
 8007914:	7ff00000 	.word	0x7ff00000
 8007918:	0800967d 	.word	0x0800967d
 800791c:	08009408 	.word	0x08009408
 8007920:	080093e0 	.word	0x080093e0
 8007924:	7ca00000 	.word	0x7ca00000
 8007928:	7fefffff 	.word	0x7fefffff
 800792c:	f014 0310 	ands.w	r3, r4, #16
 8007930:	bf18      	it	ne
 8007932:	236a      	movne	r3, #106	@ 0x6a
 8007934:	4650      	mov	r0, sl
 8007936:	9308      	str	r3, [sp, #32]
 8007938:	4659      	mov	r1, fp
 800793a:	2300      	movs	r3, #0
 800793c:	4ea9      	ldr	r6, [pc, #676]	@ (8007be4 <_strtod_l+0x854>)
 800793e:	07e2      	lsls	r2, r4, #31
 8007940:	d504      	bpl.n	800794c <_strtod_l+0x5bc>
 8007942:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007946:	f7f8 fdc7 	bl	80004d8 <__aeabi_dmul>
 800794a:	2301      	movs	r3, #1
 800794c:	1064      	asrs	r4, r4, #1
 800794e:	f106 0608 	add.w	r6, r6, #8
 8007952:	d1f4      	bne.n	800793e <_strtod_l+0x5ae>
 8007954:	b10b      	cbz	r3, 800795a <_strtod_l+0x5ca>
 8007956:	4682      	mov	sl, r0
 8007958:	468b      	mov	fp, r1
 800795a:	9b08      	ldr	r3, [sp, #32]
 800795c:	b1b3      	cbz	r3, 800798c <_strtod_l+0x5fc>
 800795e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007962:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8007966:	2b00      	cmp	r3, #0
 8007968:	4659      	mov	r1, fp
 800796a:	dd0f      	ble.n	800798c <_strtod_l+0x5fc>
 800796c:	2b1f      	cmp	r3, #31
 800796e:	dd57      	ble.n	8007a20 <_strtod_l+0x690>
 8007970:	2b34      	cmp	r3, #52	@ 0x34
 8007972:	bfd8      	it	le
 8007974:	f04f 33ff 	movle.w	r3, #4294967295
 8007978:	f04f 0a00 	mov.w	sl, #0
 800797c:	bfcf      	iteee	gt
 800797e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007982:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007986:	4093      	lslle	r3, r2
 8007988:	ea03 0b01 	andle.w	fp, r3, r1
 800798c:	2200      	movs	r2, #0
 800798e:	2300      	movs	r3, #0
 8007990:	4650      	mov	r0, sl
 8007992:	4659      	mov	r1, fp
 8007994:	f7f9 f808 	bl	80009a8 <__aeabi_dcmpeq>
 8007998:	2800      	cmp	r0, #0
 800799a:	d1a6      	bne.n	80078ea <_strtod_l+0x55a>
 800799c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800799e:	463a      	mov	r2, r7
 80079a0:	9300      	str	r3, [sp, #0]
 80079a2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80079a4:	462b      	mov	r3, r5
 80079a6:	9805      	ldr	r0, [sp, #20]
 80079a8:	f7ff f8d0 	bl	8006b4c <__s2b>
 80079ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80079ae:	2800      	cmp	r0, #0
 80079b0:	f43f af05 	beq.w	80077be <_strtod_l+0x42e>
 80079b4:	2400      	movs	r4, #0
 80079b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079b8:	eba9 0308 	sub.w	r3, r9, r8
 80079bc:	2a00      	cmp	r2, #0
 80079be:	bfa8      	it	ge
 80079c0:	2300      	movge	r3, #0
 80079c2:	46a0      	mov	r8, r4
 80079c4:	9312      	str	r3, [sp, #72]	@ 0x48
 80079c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80079ca:	9316      	str	r3, [sp, #88]	@ 0x58
 80079cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079ce:	9805      	ldr	r0, [sp, #20]
 80079d0:	6859      	ldr	r1, [r3, #4]
 80079d2:	f7ff f813 	bl	80069fc <_Balloc>
 80079d6:	4681      	mov	r9, r0
 80079d8:	2800      	cmp	r0, #0
 80079da:	f43f aef4 	beq.w	80077c6 <_strtod_l+0x436>
 80079de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80079e0:	300c      	adds	r0, #12
 80079e2:	691a      	ldr	r2, [r3, #16]
 80079e4:	f103 010c 	add.w	r1, r3, #12
 80079e8:	3202      	adds	r2, #2
 80079ea:	0092      	lsls	r2, r2, #2
 80079ec:	f000 fd66 	bl	80084bc <memcpy>
 80079f0:	ab1c      	add	r3, sp, #112	@ 0x70
 80079f2:	9301      	str	r3, [sp, #4]
 80079f4:	ab1b      	add	r3, sp, #108	@ 0x6c
 80079f6:	9300      	str	r3, [sp, #0]
 80079f8:	4652      	mov	r2, sl
 80079fa:	465b      	mov	r3, fp
 80079fc:	9805      	ldr	r0, [sp, #20]
 80079fe:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8007a02:	f7ff fbd5 	bl	80071b0 <__d2b>
 8007a06:	901a      	str	r0, [sp, #104]	@ 0x68
 8007a08:	2800      	cmp	r0, #0
 8007a0a:	f43f aedc 	beq.w	80077c6 <_strtod_l+0x436>
 8007a0e:	2101      	movs	r1, #1
 8007a10:	9805      	ldr	r0, [sp, #20]
 8007a12:	f7ff f931 	bl	8006c78 <__i2b>
 8007a16:	4680      	mov	r8, r0
 8007a18:	b948      	cbnz	r0, 8007a2e <_strtod_l+0x69e>
 8007a1a:	f04f 0800 	mov.w	r8, #0
 8007a1e:	e6d2      	b.n	80077c6 <_strtod_l+0x436>
 8007a20:	f04f 32ff 	mov.w	r2, #4294967295
 8007a24:	fa02 f303 	lsl.w	r3, r2, r3
 8007a28:	ea03 0a0a 	and.w	sl, r3, sl
 8007a2c:	e7ae      	b.n	800798c <_strtod_l+0x5fc>
 8007a2e:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007a30:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007a32:	2d00      	cmp	r5, #0
 8007a34:	bfab      	itete	ge
 8007a36:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007a38:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007a3a:	18ef      	addge	r7, r5, r3
 8007a3c:	1b5e      	sublt	r6, r3, r5
 8007a3e:	9b08      	ldr	r3, [sp, #32]
 8007a40:	bfa8      	it	ge
 8007a42:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007a44:	eba5 0503 	sub.w	r5, r5, r3
 8007a48:	4415      	add	r5, r2
 8007a4a:	4b67      	ldr	r3, [pc, #412]	@ (8007be8 <_strtod_l+0x858>)
 8007a4c:	f105 35ff 	add.w	r5, r5, #4294967295
 8007a50:	bfb8      	it	lt
 8007a52:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007a54:	429d      	cmp	r5, r3
 8007a56:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007a5a:	da50      	bge.n	8007afe <_strtod_l+0x76e>
 8007a5c:	1b5b      	subs	r3, r3, r5
 8007a5e:	2b1f      	cmp	r3, #31
 8007a60:	f04f 0101 	mov.w	r1, #1
 8007a64:	eba2 0203 	sub.w	r2, r2, r3
 8007a68:	dc3d      	bgt.n	8007ae6 <_strtod_l+0x756>
 8007a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8007a6e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a70:	2300      	movs	r3, #0
 8007a72:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a74:	18bd      	adds	r5, r7, r2
 8007a76:	9b08      	ldr	r3, [sp, #32]
 8007a78:	42af      	cmp	r7, r5
 8007a7a:	4416      	add	r6, r2
 8007a7c:	441e      	add	r6, r3
 8007a7e:	463b      	mov	r3, r7
 8007a80:	bfa8      	it	ge
 8007a82:	462b      	movge	r3, r5
 8007a84:	42b3      	cmp	r3, r6
 8007a86:	bfa8      	it	ge
 8007a88:	4633      	movge	r3, r6
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	bfc2      	ittt	gt
 8007a8e:	1aed      	subgt	r5, r5, r3
 8007a90:	1af6      	subgt	r6, r6, r3
 8007a92:	1aff      	subgt	r7, r7, r3
 8007a94:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	dd16      	ble.n	8007ac8 <_strtod_l+0x738>
 8007a9a:	4641      	mov	r1, r8
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	9805      	ldr	r0, [sp, #20]
 8007aa0:	f7ff f9a8 	bl	8006df4 <__pow5mult>
 8007aa4:	4680      	mov	r8, r0
 8007aa6:	2800      	cmp	r0, #0
 8007aa8:	d0b7      	beq.n	8007a1a <_strtod_l+0x68a>
 8007aaa:	4601      	mov	r1, r0
 8007aac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007aae:	9805      	ldr	r0, [sp, #20]
 8007ab0:	f7ff f8f8 	bl	8006ca4 <__multiply>
 8007ab4:	900e      	str	r0, [sp, #56]	@ 0x38
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f43f ae85 	beq.w	80077c6 <_strtod_l+0x436>
 8007abc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007abe:	9805      	ldr	r0, [sp, #20]
 8007ac0:	f7fe ffdc 	bl	8006a7c <_Bfree>
 8007ac4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ac6:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ac8:	2d00      	cmp	r5, #0
 8007aca:	dc1d      	bgt.n	8007b08 <_strtod_l+0x778>
 8007acc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	dd23      	ble.n	8007b1a <_strtod_l+0x78a>
 8007ad2:	4649      	mov	r1, r9
 8007ad4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007ad6:	9805      	ldr	r0, [sp, #20]
 8007ad8:	f7ff f98c 	bl	8006df4 <__pow5mult>
 8007adc:	4681      	mov	r9, r0
 8007ade:	b9e0      	cbnz	r0, 8007b1a <_strtod_l+0x78a>
 8007ae0:	f04f 0900 	mov.w	r9, #0
 8007ae4:	e66f      	b.n	80077c6 <_strtod_l+0x436>
 8007ae6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007aea:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007aee:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8007af2:	35e2      	adds	r5, #226	@ 0xe2
 8007af4:	fa01 f305 	lsl.w	r3, r1, r5
 8007af8:	9310      	str	r3, [sp, #64]	@ 0x40
 8007afa:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007afc:	e7ba      	b.n	8007a74 <_strtod_l+0x6e4>
 8007afe:	2300      	movs	r3, #0
 8007b00:	9310      	str	r3, [sp, #64]	@ 0x40
 8007b02:	2301      	movs	r3, #1
 8007b04:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007b06:	e7b5      	b.n	8007a74 <_strtod_l+0x6e4>
 8007b08:	462a      	mov	r2, r5
 8007b0a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b0c:	9805      	ldr	r0, [sp, #20]
 8007b0e:	f7ff f9cb 	bl	8006ea8 <__lshift>
 8007b12:	901a      	str	r0, [sp, #104]	@ 0x68
 8007b14:	2800      	cmp	r0, #0
 8007b16:	d1d9      	bne.n	8007acc <_strtod_l+0x73c>
 8007b18:	e655      	b.n	80077c6 <_strtod_l+0x436>
 8007b1a:	2e00      	cmp	r6, #0
 8007b1c:	dd07      	ble.n	8007b2e <_strtod_l+0x79e>
 8007b1e:	4649      	mov	r1, r9
 8007b20:	4632      	mov	r2, r6
 8007b22:	9805      	ldr	r0, [sp, #20]
 8007b24:	f7ff f9c0 	bl	8006ea8 <__lshift>
 8007b28:	4681      	mov	r9, r0
 8007b2a:	2800      	cmp	r0, #0
 8007b2c:	d0d8      	beq.n	8007ae0 <_strtod_l+0x750>
 8007b2e:	2f00      	cmp	r7, #0
 8007b30:	dd08      	ble.n	8007b44 <_strtod_l+0x7b4>
 8007b32:	4641      	mov	r1, r8
 8007b34:	463a      	mov	r2, r7
 8007b36:	9805      	ldr	r0, [sp, #20]
 8007b38:	f7ff f9b6 	bl	8006ea8 <__lshift>
 8007b3c:	4680      	mov	r8, r0
 8007b3e:	2800      	cmp	r0, #0
 8007b40:	f43f ae41 	beq.w	80077c6 <_strtod_l+0x436>
 8007b44:	464a      	mov	r2, r9
 8007b46:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007b48:	9805      	ldr	r0, [sp, #20]
 8007b4a:	f7ff fa35 	bl	8006fb8 <__mdiff>
 8007b4e:	4604      	mov	r4, r0
 8007b50:	2800      	cmp	r0, #0
 8007b52:	f43f ae38 	beq.w	80077c6 <_strtod_l+0x436>
 8007b56:	68c3      	ldr	r3, [r0, #12]
 8007b58:	4641      	mov	r1, r8
 8007b5a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	60c3      	str	r3, [r0, #12]
 8007b60:	f7ff fa0e 	bl	8006f80 <__mcmp>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	da45      	bge.n	8007bf4 <_strtod_l+0x864>
 8007b68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b6a:	ea53 030a 	orrs.w	r3, r3, sl
 8007b6e:	d16b      	bne.n	8007c48 <_strtod_l+0x8b8>
 8007b70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d167      	bne.n	8007c48 <_strtod_l+0x8b8>
 8007b78:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007b7c:	0d1b      	lsrs	r3, r3, #20
 8007b7e:	051b      	lsls	r3, r3, #20
 8007b80:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007b84:	d960      	bls.n	8007c48 <_strtod_l+0x8b8>
 8007b86:	6963      	ldr	r3, [r4, #20]
 8007b88:	b913      	cbnz	r3, 8007b90 <_strtod_l+0x800>
 8007b8a:	6923      	ldr	r3, [r4, #16]
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	dd5b      	ble.n	8007c48 <_strtod_l+0x8b8>
 8007b90:	4621      	mov	r1, r4
 8007b92:	2201      	movs	r2, #1
 8007b94:	9805      	ldr	r0, [sp, #20]
 8007b96:	f7ff f987 	bl	8006ea8 <__lshift>
 8007b9a:	4641      	mov	r1, r8
 8007b9c:	4604      	mov	r4, r0
 8007b9e:	f7ff f9ef 	bl	8006f80 <__mcmp>
 8007ba2:	2800      	cmp	r0, #0
 8007ba4:	dd50      	ble.n	8007c48 <_strtod_l+0x8b8>
 8007ba6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007baa:	9a08      	ldr	r2, [sp, #32]
 8007bac:	0d1b      	lsrs	r3, r3, #20
 8007bae:	051b      	lsls	r3, r3, #20
 8007bb0:	2a00      	cmp	r2, #0
 8007bb2:	d06a      	beq.n	8007c8a <_strtod_l+0x8fa>
 8007bb4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007bb8:	d867      	bhi.n	8007c8a <_strtod_l+0x8fa>
 8007bba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007bbe:	f67f ae98 	bls.w	80078f2 <_strtod_l+0x562>
 8007bc2:	4650      	mov	r0, sl
 8007bc4:	4659      	mov	r1, fp
 8007bc6:	4b09      	ldr	r3, [pc, #36]	@ (8007bec <_strtod_l+0x85c>)
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f7f8 fc85 	bl	80004d8 <__aeabi_dmul>
 8007bce:	4b08      	ldr	r3, [pc, #32]	@ (8007bf0 <_strtod_l+0x860>)
 8007bd0:	4682      	mov	sl, r0
 8007bd2:	400b      	ands	r3, r1
 8007bd4:	468b      	mov	fp, r1
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	f47f ae00 	bne.w	80077dc <_strtod_l+0x44c>
 8007bdc:	2322      	movs	r3, #34	@ 0x22
 8007bde:	9a05      	ldr	r2, [sp, #20]
 8007be0:	6013      	str	r3, [r2, #0]
 8007be2:	e5fb      	b.n	80077dc <_strtod_l+0x44c>
 8007be4:	08009500 	.word	0x08009500
 8007be8:	fffffc02 	.word	0xfffffc02
 8007bec:	39500000 	.word	0x39500000
 8007bf0:	7ff00000 	.word	0x7ff00000
 8007bf4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007bf8:	d165      	bne.n	8007cc6 <_strtod_l+0x936>
 8007bfa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007bfc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007c00:	b35a      	cbz	r2, 8007c5a <_strtod_l+0x8ca>
 8007c02:	4a99      	ldr	r2, [pc, #612]	@ (8007e68 <_strtod_l+0xad8>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d12b      	bne.n	8007c60 <_strtod_l+0x8d0>
 8007c08:	9b08      	ldr	r3, [sp, #32]
 8007c0a:	4651      	mov	r1, sl
 8007c0c:	b303      	cbz	r3, 8007c50 <_strtod_l+0x8c0>
 8007c0e:	465a      	mov	r2, fp
 8007c10:	4b96      	ldr	r3, [pc, #600]	@ (8007e6c <_strtod_l+0xadc>)
 8007c12:	4013      	ands	r3, r2
 8007c14:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007c18:	f04f 32ff 	mov.w	r2, #4294967295
 8007c1c:	d81b      	bhi.n	8007c56 <_strtod_l+0x8c6>
 8007c1e:	0d1b      	lsrs	r3, r3, #20
 8007c20:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007c24:	fa02 f303 	lsl.w	r3, r2, r3
 8007c28:	4299      	cmp	r1, r3
 8007c2a:	d119      	bne.n	8007c60 <_strtod_l+0x8d0>
 8007c2c:	4b90      	ldr	r3, [pc, #576]	@ (8007e70 <_strtod_l+0xae0>)
 8007c2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c30:	429a      	cmp	r2, r3
 8007c32:	d102      	bne.n	8007c3a <_strtod_l+0x8aa>
 8007c34:	3101      	adds	r1, #1
 8007c36:	f43f adc6 	beq.w	80077c6 <_strtod_l+0x436>
 8007c3a:	f04f 0a00 	mov.w	sl, #0
 8007c3e:	4b8b      	ldr	r3, [pc, #556]	@ (8007e6c <_strtod_l+0xadc>)
 8007c40:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c42:	401a      	ands	r2, r3
 8007c44:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007c48:	9b08      	ldr	r3, [sp, #32]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d1b9      	bne.n	8007bc2 <_strtod_l+0x832>
 8007c4e:	e5c5      	b.n	80077dc <_strtod_l+0x44c>
 8007c50:	f04f 33ff 	mov.w	r3, #4294967295
 8007c54:	e7e8      	b.n	8007c28 <_strtod_l+0x898>
 8007c56:	4613      	mov	r3, r2
 8007c58:	e7e6      	b.n	8007c28 <_strtod_l+0x898>
 8007c5a:	ea53 030a 	orrs.w	r3, r3, sl
 8007c5e:	d0a2      	beq.n	8007ba6 <_strtod_l+0x816>
 8007c60:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007c62:	b1db      	cbz	r3, 8007c9c <_strtod_l+0x90c>
 8007c64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c66:	4213      	tst	r3, r2
 8007c68:	d0ee      	beq.n	8007c48 <_strtod_l+0x8b8>
 8007c6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c6c:	4650      	mov	r0, sl
 8007c6e:	4659      	mov	r1, fp
 8007c70:	9a08      	ldr	r2, [sp, #32]
 8007c72:	b1bb      	cbz	r3, 8007ca4 <_strtod_l+0x914>
 8007c74:	f7ff fb68 	bl	8007348 <sulp>
 8007c78:	4602      	mov	r2, r0
 8007c7a:	460b      	mov	r3, r1
 8007c7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c80:	f7f8 fa74 	bl	800016c <__adddf3>
 8007c84:	4682      	mov	sl, r0
 8007c86:	468b      	mov	fp, r1
 8007c88:	e7de      	b.n	8007c48 <_strtod_l+0x8b8>
 8007c8a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007c8e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007c92:	f04f 3aff 	mov.w	sl, #4294967295
 8007c96:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007c9a:	e7d5      	b.n	8007c48 <_strtod_l+0x8b8>
 8007c9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007c9e:	ea13 0f0a 	tst.w	r3, sl
 8007ca2:	e7e1      	b.n	8007c68 <_strtod_l+0x8d8>
 8007ca4:	f7ff fb50 	bl	8007348 <sulp>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	460b      	mov	r3, r1
 8007cac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007cb0:	f7f8 fa5a 	bl	8000168 <__aeabi_dsub>
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	4682      	mov	sl, r0
 8007cba:	468b      	mov	fp, r1
 8007cbc:	f7f8 fe74 	bl	80009a8 <__aeabi_dcmpeq>
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	d0c1      	beq.n	8007c48 <_strtod_l+0x8b8>
 8007cc4:	e615      	b.n	80078f2 <_strtod_l+0x562>
 8007cc6:	4641      	mov	r1, r8
 8007cc8:	4620      	mov	r0, r4
 8007cca:	f7ff fac9 	bl	8007260 <__ratio>
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007cd4:	4606      	mov	r6, r0
 8007cd6:	460f      	mov	r7, r1
 8007cd8:	f7f8 fe7a 	bl	80009d0 <__aeabi_dcmple>
 8007cdc:	2800      	cmp	r0, #0
 8007cde:	d06d      	beq.n	8007dbc <_strtod_l+0xa2c>
 8007ce0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d178      	bne.n	8007dd8 <_strtod_l+0xa48>
 8007ce6:	f1ba 0f00 	cmp.w	sl, #0
 8007cea:	d156      	bne.n	8007d9a <_strtod_l+0xa0a>
 8007cec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007cee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d158      	bne.n	8007da8 <_strtod_l+0xa18>
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	4630      	mov	r0, r6
 8007cfa:	4639      	mov	r1, r7
 8007cfc:	4b5d      	ldr	r3, [pc, #372]	@ (8007e74 <_strtod_l+0xae4>)
 8007cfe:	f7f8 fe5d 	bl	80009bc <__aeabi_dcmplt>
 8007d02:	2800      	cmp	r0, #0
 8007d04:	d157      	bne.n	8007db6 <_strtod_l+0xa26>
 8007d06:	4630      	mov	r0, r6
 8007d08:	4639      	mov	r1, r7
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	4b5a      	ldr	r3, [pc, #360]	@ (8007e78 <_strtod_l+0xae8>)
 8007d0e:	f7f8 fbe3 	bl	80004d8 <__aeabi_dmul>
 8007d12:	4606      	mov	r6, r0
 8007d14:	460f      	mov	r7, r1
 8007d16:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007d1a:	9606      	str	r6, [sp, #24]
 8007d1c:	9307      	str	r3, [sp, #28]
 8007d1e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d22:	4d52      	ldr	r5, [pc, #328]	@ (8007e6c <_strtod_l+0xadc>)
 8007d24:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007d28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d2a:	401d      	ands	r5, r3
 8007d2c:	4b53      	ldr	r3, [pc, #332]	@ (8007e7c <_strtod_l+0xaec>)
 8007d2e:	429d      	cmp	r5, r3
 8007d30:	f040 80aa 	bne.w	8007e88 <_strtod_l+0xaf8>
 8007d34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d36:	4650      	mov	r0, sl
 8007d38:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007d3c:	4659      	mov	r1, fp
 8007d3e:	f7ff f9cf 	bl	80070e0 <__ulp>
 8007d42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d46:	f7f8 fbc7 	bl	80004d8 <__aeabi_dmul>
 8007d4a:	4652      	mov	r2, sl
 8007d4c:	465b      	mov	r3, fp
 8007d4e:	f7f8 fa0d 	bl	800016c <__adddf3>
 8007d52:	460b      	mov	r3, r1
 8007d54:	4945      	ldr	r1, [pc, #276]	@ (8007e6c <_strtod_l+0xadc>)
 8007d56:	4a4a      	ldr	r2, [pc, #296]	@ (8007e80 <_strtod_l+0xaf0>)
 8007d58:	4019      	ands	r1, r3
 8007d5a:	4291      	cmp	r1, r2
 8007d5c:	4682      	mov	sl, r0
 8007d5e:	d942      	bls.n	8007de6 <_strtod_l+0xa56>
 8007d60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d62:	4b43      	ldr	r3, [pc, #268]	@ (8007e70 <_strtod_l+0xae0>)
 8007d64:	429a      	cmp	r2, r3
 8007d66:	d103      	bne.n	8007d70 <_strtod_l+0x9e0>
 8007d68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	f43f ad2b 	beq.w	80077c6 <_strtod_l+0x436>
 8007d70:	f04f 3aff 	mov.w	sl, #4294967295
 8007d74:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8007e70 <_strtod_l+0xae0>
 8007d78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d7a:	9805      	ldr	r0, [sp, #20]
 8007d7c:	f7fe fe7e 	bl	8006a7c <_Bfree>
 8007d80:	4649      	mov	r1, r9
 8007d82:	9805      	ldr	r0, [sp, #20]
 8007d84:	f7fe fe7a 	bl	8006a7c <_Bfree>
 8007d88:	4641      	mov	r1, r8
 8007d8a:	9805      	ldr	r0, [sp, #20]
 8007d8c:	f7fe fe76 	bl	8006a7c <_Bfree>
 8007d90:	4621      	mov	r1, r4
 8007d92:	9805      	ldr	r0, [sp, #20]
 8007d94:	f7fe fe72 	bl	8006a7c <_Bfree>
 8007d98:	e618      	b.n	80079cc <_strtod_l+0x63c>
 8007d9a:	f1ba 0f01 	cmp.w	sl, #1
 8007d9e:	d103      	bne.n	8007da8 <_strtod_l+0xa18>
 8007da0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	f43f ada5 	beq.w	80078f2 <_strtod_l+0x562>
 8007da8:	2200      	movs	r2, #0
 8007daa:	4b36      	ldr	r3, [pc, #216]	@ (8007e84 <_strtod_l+0xaf4>)
 8007dac:	2600      	movs	r6, #0
 8007dae:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007db2:	4f30      	ldr	r7, [pc, #192]	@ (8007e74 <_strtod_l+0xae4>)
 8007db4:	e7b3      	b.n	8007d1e <_strtod_l+0x98e>
 8007db6:	2600      	movs	r6, #0
 8007db8:	4f2f      	ldr	r7, [pc, #188]	@ (8007e78 <_strtod_l+0xae8>)
 8007dba:	e7ac      	b.n	8007d16 <_strtod_l+0x986>
 8007dbc:	4630      	mov	r0, r6
 8007dbe:	4639      	mov	r1, r7
 8007dc0:	4b2d      	ldr	r3, [pc, #180]	@ (8007e78 <_strtod_l+0xae8>)
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f7f8 fb88 	bl	80004d8 <__aeabi_dmul>
 8007dc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dca:	4606      	mov	r6, r0
 8007dcc:	460f      	mov	r7, r1
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d0a1      	beq.n	8007d16 <_strtod_l+0x986>
 8007dd2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007dd6:	e7a2      	b.n	8007d1e <_strtod_l+0x98e>
 8007dd8:	2200      	movs	r2, #0
 8007dda:	4b26      	ldr	r3, [pc, #152]	@ (8007e74 <_strtod_l+0xae4>)
 8007ddc:	4616      	mov	r6, r2
 8007dde:	461f      	mov	r7, r3
 8007de0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007de4:	e79b      	b.n	8007d1e <_strtod_l+0x98e>
 8007de6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007dea:	9b08      	ldr	r3, [sp, #32]
 8007dec:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1c1      	bne.n	8007d78 <_strtod_l+0x9e8>
 8007df4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007df8:	0d1b      	lsrs	r3, r3, #20
 8007dfa:	051b      	lsls	r3, r3, #20
 8007dfc:	429d      	cmp	r5, r3
 8007dfe:	d1bb      	bne.n	8007d78 <_strtod_l+0x9e8>
 8007e00:	4630      	mov	r0, r6
 8007e02:	4639      	mov	r1, r7
 8007e04:	f7f8 feb0 	bl	8000b68 <__aeabi_d2lz>
 8007e08:	f7f8 fb38 	bl	800047c <__aeabi_l2d>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	460b      	mov	r3, r1
 8007e10:	4630      	mov	r0, r6
 8007e12:	4639      	mov	r1, r7
 8007e14:	f7f8 f9a8 	bl	8000168 <__aeabi_dsub>
 8007e18:	460b      	mov	r3, r1
 8007e1a:	4602      	mov	r2, r0
 8007e1c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007e20:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007e24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e26:	ea46 060a 	orr.w	r6, r6, sl
 8007e2a:	431e      	orrs	r6, r3
 8007e2c:	d069      	beq.n	8007f02 <_strtod_l+0xb72>
 8007e2e:	a30a      	add	r3, pc, #40	@ (adr r3, 8007e58 <_strtod_l+0xac8>)
 8007e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e34:	f7f8 fdc2 	bl	80009bc <__aeabi_dcmplt>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	f47f accf 	bne.w	80077dc <_strtod_l+0x44c>
 8007e3e:	a308      	add	r3, pc, #32	@ (adr r3, 8007e60 <_strtod_l+0xad0>)
 8007e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e48:	f7f8 fdd6 	bl	80009f8 <__aeabi_dcmpgt>
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	d093      	beq.n	8007d78 <_strtod_l+0x9e8>
 8007e50:	e4c4      	b.n	80077dc <_strtod_l+0x44c>
 8007e52:	bf00      	nop
 8007e54:	f3af 8000 	nop.w
 8007e58:	94a03595 	.word	0x94a03595
 8007e5c:	3fdfffff 	.word	0x3fdfffff
 8007e60:	35afe535 	.word	0x35afe535
 8007e64:	3fe00000 	.word	0x3fe00000
 8007e68:	000fffff 	.word	0x000fffff
 8007e6c:	7ff00000 	.word	0x7ff00000
 8007e70:	7fefffff 	.word	0x7fefffff
 8007e74:	3ff00000 	.word	0x3ff00000
 8007e78:	3fe00000 	.word	0x3fe00000
 8007e7c:	7fe00000 	.word	0x7fe00000
 8007e80:	7c9fffff 	.word	0x7c9fffff
 8007e84:	bff00000 	.word	0xbff00000
 8007e88:	9b08      	ldr	r3, [sp, #32]
 8007e8a:	b323      	cbz	r3, 8007ed6 <_strtod_l+0xb46>
 8007e8c:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007e90:	d821      	bhi.n	8007ed6 <_strtod_l+0xb46>
 8007e92:	a327      	add	r3, pc, #156	@ (adr r3, 8007f30 <_strtod_l+0xba0>)
 8007e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e98:	4630      	mov	r0, r6
 8007e9a:	4639      	mov	r1, r7
 8007e9c:	f7f8 fd98 	bl	80009d0 <__aeabi_dcmple>
 8007ea0:	b1a0      	cbz	r0, 8007ecc <_strtod_l+0xb3c>
 8007ea2:	4639      	mov	r1, r7
 8007ea4:	4630      	mov	r0, r6
 8007ea6:	f7f8 fdef 	bl	8000a88 <__aeabi_d2uiz>
 8007eaa:	2801      	cmp	r0, #1
 8007eac:	bf38      	it	cc
 8007eae:	2001      	movcc	r0, #1
 8007eb0:	f7f8 fa98 	bl	80003e4 <__aeabi_ui2d>
 8007eb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007eb6:	4606      	mov	r6, r0
 8007eb8:	460f      	mov	r7, r1
 8007eba:	b9fb      	cbnz	r3, 8007efc <_strtod_l+0xb6c>
 8007ebc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007ec0:	9014      	str	r0, [sp, #80]	@ 0x50
 8007ec2:	9315      	str	r3, [sp, #84]	@ 0x54
 8007ec4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007ec8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007ecc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ece:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007ed2:	1b5b      	subs	r3, r3, r5
 8007ed4:	9311      	str	r3, [sp, #68]	@ 0x44
 8007ed6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007eda:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007ede:	f7ff f8ff 	bl	80070e0 <__ulp>
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	4650      	mov	r0, sl
 8007ee8:	4659      	mov	r1, fp
 8007eea:	f7f8 faf5 	bl	80004d8 <__aeabi_dmul>
 8007eee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007ef2:	f7f8 f93b 	bl	800016c <__adddf3>
 8007ef6:	4682      	mov	sl, r0
 8007ef8:	468b      	mov	fp, r1
 8007efa:	e776      	b.n	8007dea <_strtod_l+0xa5a>
 8007efc:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007f00:	e7e0      	b.n	8007ec4 <_strtod_l+0xb34>
 8007f02:	a30d      	add	r3, pc, #52	@ (adr r3, 8007f38 <_strtod_l+0xba8>)
 8007f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f08:	f7f8 fd58 	bl	80009bc <__aeabi_dcmplt>
 8007f0c:	e79e      	b.n	8007e4c <_strtod_l+0xabc>
 8007f0e:	2300      	movs	r3, #0
 8007f10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f12:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f14:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007f16:	6013      	str	r3, [r2, #0]
 8007f18:	f7ff ba77 	b.w	800740a <_strtod_l+0x7a>
 8007f1c:	2a65      	cmp	r2, #101	@ 0x65
 8007f1e:	f43f ab6e 	beq.w	80075fe <_strtod_l+0x26e>
 8007f22:	2a45      	cmp	r2, #69	@ 0x45
 8007f24:	f43f ab6b 	beq.w	80075fe <_strtod_l+0x26e>
 8007f28:	2301      	movs	r3, #1
 8007f2a:	f7ff bba6 	b.w	800767a <_strtod_l+0x2ea>
 8007f2e:	bf00      	nop
 8007f30:	ffc00000 	.word	0xffc00000
 8007f34:	41dfffff 	.word	0x41dfffff
 8007f38:	94a03595 	.word	0x94a03595
 8007f3c:	3fcfffff 	.word	0x3fcfffff

08007f40 <_strtod_r>:
 8007f40:	4b01      	ldr	r3, [pc, #4]	@ (8007f48 <_strtod_r+0x8>)
 8007f42:	f7ff ba25 	b.w	8007390 <_strtod_l>
 8007f46:	bf00      	nop
 8007f48:	20000068 	.word	0x20000068

08007f4c <_strtol_l.constprop.0>:
 8007f4c:	2b24      	cmp	r3, #36	@ 0x24
 8007f4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f52:	4686      	mov	lr, r0
 8007f54:	4690      	mov	r8, r2
 8007f56:	d801      	bhi.n	8007f5c <_strtol_l.constprop.0+0x10>
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d106      	bne.n	8007f6a <_strtol_l.constprop.0+0x1e>
 8007f5c:	f7fd fdc0 	bl	8005ae0 <__errno>
 8007f60:	2316      	movs	r3, #22
 8007f62:	6003      	str	r3, [r0, #0]
 8007f64:	2000      	movs	r0, #0
 8007f66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f6a:	460d      	mov	r5, r1
 8007f6c:	4833      	ldr	r0, [pc, #204]	@ (800803c <_strtol_l.constprop.0+0xf0>)
 8007f6e:	462a      	mov	r2, r5
 8007f70:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f74:	5d06      	ldrb	r6, [r0, r4]
 8007f76:	f016 0608 	ands.w	r6, r6, #8
 8007f7a:	d1f8      	bne.n	8007f6e <_strtol_l.constprop.0+0x22>
 8007f7c:	2c2d      	cmp	r4, #45	@ 0x2d
 8007f7e:	d12d      	bne.n	8007fdc <_strtol_l.constprop.0+0x90>
 8007f80:	2601      	movs	r6, #1
 8007f82:	782c      	ldrb	r4, [r5, #0]
 8007f84:	1c95      	adds	r5, r2, #2
 8007f86:	f033 0210 	bics.w	r2, r3, #16
 8007f8a:	d109      	bne.n	8007fa0 <_strtol_l.constprop.0+0x54>
 8007f8c:	2c30      	cmp	r4, #48	@ 0x30
 8007f8e:	d12a      	bne.n	8007fe6 <_strtol_l.constprop.0+0x9a>
 8007f90:	782a      	ldrb	r2, [r5, #0]
 8007f92:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007f96:	2a58      	cmp	r2, #88	@ 0x58
 8007f98:	d125      	bne.n	8007fe6 <_strtol_l.constprop.0+0x9a>
 8007f9a:	2310      	movs	r3, #16
 8007f9c:	786c      	ldrb	r4, [r5, #1]
 8007f9e:	3502      	adds	r5, #2
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007fa6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007faa:	fbbc f9f3 	udiv	r9, ip, r3
 8007fae:	4610      	mov	r0, r2
 8007fb0:	fb03 ca19 	mls	sl, r3, r9, ip
 8007fb4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007fb8:	2f09      	cmp	r7, #9
 8007fba:	d81b      	bhi.n	8007ff4 <_strtol_l.constprop.0+0xa8>
 8007fbc:	463c      	mov	r4, r7
 8007fbe:	42a3      	cmp	r3, r4
 8007fc0:	dd27      	ble.n	8008012 <_strtol_l.constprop.0+0xc6>
 8007fc2:	1c57      	adds	r7, r2, #1
 8007fc4:	d007      	beq.n	8007fd6 <_strtol_l.constprop.0+0x8a>
 8007fc6:	4581      	cmp	r9, r0
 8007fc8:	d320      	bcc.n	800800c <_strtol_l.constprop.0+0xc0>
 8007fca:	d101      	bne.n	8007fd0 <_strtol_l.constprop.0+0x84>
 8007fcc:	45a2      	cmp	sl, r4
 8007fce:	db1d      	blt.n	800800c <_strtol_l.constprop.0+0xc0>
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	fb00 4003 	mla	r0, r0, r3, r4
 8007fd6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007fda:	e7eb      	b.n	8007fb4 <_strtol_l.constprop.0+0x68>
 8007fdc:	2c2b      	cmp	r4, #43	@ 0x2b
 8007fde:	bf04      	itt	eq
 8007fe0:	782c      	ldrbeq	r4, [r5, #0]
 8007fe2:	1c95      	addeq	r5, r2, #2
 8007fe4:	e7cf      	b.n	8007f86 <_strtol_l.constprop.0+0x3a>
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d1da      	bne.n	8007fa0 <_strtol_l.constprop.0+0x54>
 8007fea:	2c30      	cmp	r4, #48	@ 0x30
 8007fec:	bf0c      	ite	eq
 8007fee:	2308      	moveq	r3, #8
 8007ff0:	230a      	movne	r3, #10
 8007ff2:	e7d5      	b.n	8007fa0 <_strtol_l.constprop.0+0x54>
 8007ff4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007ff8:	2f19      	cmp	r7, #25
 8007ffa:	d801      	bhi.n	8008000 <_strtol_l.constprop.0+0xb4>
 8007ffc:	3c37      	subs	r4, #55	@ 0x37
 8007ffe:	e7de      	b.n	8007fbe <_strtol_l.constprop.0+0x72>
 8008000:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008004:	2f19      	cmp	r7, #25
 8008006:	d804      	bhi.n	8008012 <_strtol_l.constprop.0+0xc6>
 8008008:	3c57      	subs	r4, #87	@ 0x57
 800800a:	e7d8      	b.n	8007fbe <_strtol_l.constprop.0+0x72>
 800800c:	f04f 32ff 	mov.w	r2, #4294967295
 8008010:	e7e1      	b.n	8007fd6 <_strtol_l.constprop.0+0x8a>
 8008012:	1c53      	adds	r3, r2, #1
 8008014:	d108      	bne.n	8008028 <_strtol_l.constprop.0+0xdc>
 8008016:	2322      	movs	r3, #34	@ 0x22
 8008018:	4660      	mov	r0, ip
 800801a:	f8ce 3000 	str.w	r3, [lr]
 800801e:	f1b8 0f00 	cmp.w	r8, #0
 8008022:	d0a0      	beq.n	8007f66 <_strtol_l.constprop.0+0x1a>
 8008024:	1e69      	subs	r1, r5, #1
 8008026:	e006      	b.n	8008036 <_strtol_l.constprop.0+0xea>
 8008028:	b106      	cbz	r6, 800802c <_strtol_l.constprop.0+0xe0>
 800802a:	4240      	negs	r0, r0
 800802c:	f1b8 0f00 	cmp.w	r8, #0
 8008030:	d099      	beq.n	8007f66 <_strtol_l.constprop.0+0x1a>
 8008032:	2a00      	cmp	r2, #0
 8008034:	d1f6      	bne.n	8008024 <_strtol_l.constprop.0+0xd8>
 8008036:	f8c8 1000 	str.w	r1, [r8]
 800803a:	e794      	b.n	8007f66 <_strtol_l.constprop.0+0x1a>
 800803c:	08009529 	.word	0x08009529

08008040 <_strtol_r>:
 8008040:	f7ff bf84 	b.w	8007f4c <_strtol_l.constprop.0>

08008044 <__ssputs_r>:
 8008044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008048:	461f      	mov	r7, r3
 800804a:	688e      	ldr	r6, [r1, #8]
 800804c:	4682      	mov	sl, r0
 800804e:	42be      	cmp	r6, r7
 8008050:	460c      	mov	r4, r1
 8008052:	4690      	mov	r8, r2
 8008054:	680b      	ldr	r3, [r1, #0]
 8008056:	d82d      	bhi.n	80080b4 <__ssputs_r+0x70>
 8008058:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800805c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008060:	d026      	beq.n	80080b0 <__ssputs_r+0x6c>
 8008062:	6965      	ldr	r5, [r4, #20]
 8008064:	6909      	ldr	r1, [r1, #16]
 8008066:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800806a:	eba3 0901 	sub.w	r9, r3, r1
 800806e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008072:	1c7b      	adds	r3, r7, #1
 8008074:	444b      	add	r3, r9
 8008076:	106d      	asrs	r5, r5, #1
 8008078:	429d      	cmp	r5, r3
 800807a:	bf38      	it	cc
 800807c:	461d      	movcc	r5, r3
 800807e:	0553      	lsls	r3, r2, #21
 8008080:	d527      	bpl.n	80080d2 <__ssputs_r+0x8e>
 8008082:	4629      	mov	r1, r5
 8008084:	f7fe fc2e 	bl	80068e4 <_malloc_r>
 8008088:	4606      	mov	r6, r0
 800808a:	b360      	cbz	r0, 80080e6 <__ssputs_r+0xa2>
 800808c:	464a      	mov	r2, r9
 800808e:	6921      	ldr	r1, [r4, #16]
 8008090:	f000 fa14 	bl	80084bc <memcpy>
 8008094:	89a3      	ldrh	r3, [r4, #12]
 8008096:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800809a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800809e:	81a3      	strh	r3, [r4, #12]
 80080a0:	6126      	str	r6, [r4, #16]
 80080a2:	444e      	add	r6, r9
 80080a4:	6026      	str	r6, [r4, #0]
 80080a6:	463e      	mov	r6, r7
 80080a8:	6165      	str	r5, [r4, #20]
 80080aa:	eba5 0509 	sub.w	r5, r5, r9
 80080ae:	60a5      	str	r5, [r4, #8]
 80080b0:	42be      	cmp	r6, r7
 80080b2:	d900      	bls.n	80080b6 <__ssputs_r+0x72>
 80080b4:	463e      	mov	r6, r7
 80080b6:	4632      	mov	r2, r6
 80080b8:	4641      	mov	r1, r8
 80080ba:	6820      	ldr	r0, [r4, #0]
 80080bc:	f000 f9c2 	bl	8008444 <memmove>
 80080c0:	2000      	movs	r0, #0
 80080c2:	68a3      	ldr	r3, [r4, #8]
 80080c4:	1b9b      	subs	r3, r3, r6
 80080c6:	60a3      	str	r3, [r4, #8]
 80080c8:	6823      	ldr	r3, [r4, #0]
 80080ca:	4433      	add	r3, r6
 80080cc:	6023      	str	r3, [r4, #0]
 80080ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080d2:	462a      	mov	r2, r5
 80080d4:	f000 fd83 	bl	8008bde <_realloc_r>
 80080d8:	4606      	mov	r6, r0
 80080da:	2800      	cmp	r0, #0
 80080dc:	d1e0      	bne.n	80080a0 <__ssputs_r+0x5c>
 80080de:	4650      	mov	r0, sl
 80080e0:	6921      	ldr	r1, [r4, #16]
 80080e2:	f7fe fb8d 	bl	8006800 <_free_r>
 80080e6:	230c      	movs	r3, #12
 80080e8:	f8ca 3000 	str.w	r3, [sl]
 80080ec:	89a3      	ldrh	r3, [r4, #12]
 80080ee:	f04f 30ff 	mov.w	r0, #4294967295
 80080f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080f6:	81a3      	strh	r3, [r4, #12]
 80080f8:	e7e9      	b.n	80080ce <__ssputs_r+0x8a>
	...

080080fc <_svfiprintf_r>:
 80080fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008100:	4698      	mov	r8, r3
 8008102:	898b      	ldrh	r3, [r1, #12]
 8008104:	4607      	mov	r7, r0
 8008106:	061b      	lsls	r3, r3, #24
 8008108:	460d      	mov	r5, r1
 800810a:	4614      	mov	r4, r2
 800810c:	b09d      	sub	sp, #116	@ 0x74
 800810e:	d510      	bpl.n	8008132 <_svfiprintf_r+0x36>
 8008110:	690b      	ldr	r3, [r1, #16]
 8008112:	b973      	cbnz	r3, 8008132 <_svfiprintf_r+0x36>
 8008114:	2140      	movs	r1, #64	@ 0x40
 8008116:	f7fe fbe5 	bl	80068e4 <_malloc_r>
 800811a:	6028      	str	r0, [r5, #0]
 800811c:	6128      	str	r0, [r5, #16]
 800811e:	b930      	cbnz	r0, 800812e <_svfiprintf_r+0x32>
 8008120:	230c      	movs	r3, #12
 8008122:	603b      	str	r3, [r7, #0]
 8008124:	f04f 30ff 	mov.w	r0, #4294967295
 8008128:	b01d      	add	sp, #116	@ 0x74
 800812a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800812e:	2340      	movs	r3, #64	@ 0x40
 8008130:	616b      	str	r3, [r5, #20]
 8008132:	2300      	movs	r3, #0
 8008134:	9309      	str	r3, [sp, #36]	@ 0x24
 8008136:	2320      	movs	r3, #32
 8008138:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800813c:	2330      	movs	r3, #48	@ 0x30
 800813e:	f04f 0901 	mov.w	r9, #1
 8008142:	f8cd 800c 	str.w	r8, [sp, #12]
 8008146:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80082e0 <_svfiprintf_r+0x1e4>
 800814a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800814e:	4623      	mov	r3, r4
 8008150:	469a      	mov	sl, r3
 8008152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008156:	b10a      	cbz	r2, 800815c <_svfiprintf_r+0x60>
 8008158:	2a25      	cmp	r2, #37	@ 0x25
 800815a:	d1f9      	bne.n	8008150 <_svfiprintf_r+0x54>
 800815c:	ebba 0b04 	subs.w	fp, sl, r4
 8008160:	d00b      	beq.n	800817a <_svfiprintf_r+0x7e>
 8008162:	465b      	mov	r3, fp
 8008164:	4622      	mov	r2, r4
 8008166:	4629      	mov	r1, r5
 8008168:	4638      	mov	r0, r7
 800816a:	f7ff ff6b 	bl	8008044 <__ssputs_r>
 800816e:	3001      	adds	r0, #1
 8008170:	f000 80a7 	beq.w	80082c2 <_svfiprintf_r+0x1c6>
 8008174:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008176:	445a      	add	r2, fp
 8008178:	9209      	str	r2, [sp, #36]	@ 0x24
 800817a:	f89a 3000 	ldrb.w	r3, [sl]
 800817e:	2b00      	cmp	r3, #0
 8008180:	f000 809f 	beq.w	80082c2 <_svfiprintf_r+0x1c6>
 8008184:	2300      	movs	r3, #0
 8008186:	f04f 32ff 	mov.w	r2, #4294967295
 800818a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800818e:	f10a 0a01 	add.w	sl, sl, #1
 8008192:	9304      	str	r3, [sp, #16]
 8008194:	9307      	str	r3, [sp, #28]
 8008196:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800819a:	931a      	str	r3, [sp, #104]	@ 0x68
 800819c:	4654      	mov	r4, sl
 800819e:	2205      	movs	r2, #5
 80081a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081a4:	484e      	ldr	r0, [pc, #312]	@ (80082e0 <_svfiprintf_r+0x1e4>)
 80081a6:	f7fd fcc8 	bl	8005b3a <memchr>
 80081aa:	9a04      	ldr	r2, [sp, #16]
 80081ac:	b9d8      	cbnz	r0, 80081e6 <_svfiprintf_r+0xea>
 80081ae:	06d0      	lsls	r0, r2, #27
 80081b0:	bf44      	itt	mi
 80081b2:	2320      	movmi	r3, #32
 80081b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081b8:	0711      	lsls	r1, r2, #28
 80081ba:	bf44      	itt	mi
 80081bc:	232b      	movmi	r3, #43	@ 0x2b
 80081be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081c2:	f89a 3000 	ldrb.w	r3, [sl]
 80081c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80081c8:	d015      	beq.n	80081f6 <_svfiprintf_r+0xfa>
 80081ca:	4654      	mov	r4, sl
 80081cc:	2000      	movs	r0, #0
 80081ce:	f04f 0c0a 	mov.w	ip, #10
 80081d2:	9a07      	ldr	r2, [sp, #28]
 80081d4:	4621      	mov	r1, r4
 80081d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081da:	3b30      	subs	r3, #48	@ 0x30
 80081dc:	2b09      	cmp	r3, #9
 80081de:	d94b      	bls.n	8008278 <_svfiprintf_r+0x17c>
 80081e0:	b1b0      	cbz	r0, 8008210 <_svfiprintf_r+0x114>
 80081e2:	9207      	str	r2, [sp, #28]
 80081e4:	e014      	b.n	8008210 <_svfiprintf_r+0x114>
 80081e6:	eba0 0308 	sub.w	r3, r0, r8
 80081ea:	fa09 f303 	lsl.w	r3, r9, r3
 80081ee:	4313      	orrs	r3, r2
 80081f0:	46a2      	mov	sl, r4
 80081f2:	9304      	str	r3, [sp, #16]
 80081f4:	e7d2      	b.n	800819c <_svfiprintf_r+0xa0>
 80081f6:	9b03      	ldr	r3, [sp, #12]
 80081f8:	1d19      	adds	r1, r3, #4
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	9103      	str	r1, [sp, #12]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	bfbb      	ittet	lt
 8008202:	425b      	neglt	r3, r3
 8008204:	f042 0202 	orrlt.w	r2, r2, #2
 8008208:	9307      	strge	r3, [sp, #28]
 800820a:	9307      	strlt	r3, [sp, #28]
 800820c:	bfb8      	it	lt
 800820e:	9204      	strlt	r2, [sp, #16]
 8008210:	7823      	ldrb	r3, [r4, #0]
 8008212:	2b2e      	cmp	r3, #46	@ 0x2e
 8008214:	d10a      	bne.n	800822c <_svfiprintf_r+0x130>
 8008216:	7863      	ldrb	r3, [r4, #1]
 8008218:	2b2a      	cmp	r3, #42	@ 0x2a
 800821a:	d132      	bne.n	8008282 <_svfiprintf_r+0x186>
 800821c:	9b03      	ldr	r3, [sp, #12]
 800821e:	3402      	adds	r4, #2
 8008220:	1d1a      	adds	r2, r3, #4
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	9203      	str	r2, [sp, #12]
 8008226:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800822a:	9305      	str	r3, [sp, #20]
 800822c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80082e4 <_svfiprintf_r+0x1e8>
 8008230:	2203      	movs	r2, #3
 8008232:	4650      	mov	r0, sl
 8008234:	7821      	ldrb	r1, [r4, #0]
 8008236:	f7fd fc80 	bl	8005b3a <memchr>
 800823a:	b138      	cbz	r0, 800824c <_svfiprintf_r+0x150>
 800823c:	2240      	movs	r2, #64	@ 0x40
 800823e:	9b04      	ldr	r3, [sp, #16]
 8008240:	eba0 000a 	sub.w	r0, r0, sl
 8008244:	4082      	lsls	r2, r0
 8008246:	4313      	orrs	r3, r2
 8008248:	3401      	adds	r4, #1
 800824a:	9304      	str	r3, [sp, #16]
 800824c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008250:	2206      	movs	r2, #6
 8008252:	4825      	ldr	r0, [pc, #148]	@ (80082e8 <_svfiprintf_r+0x1ec>)
 8008254:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008258:	f7fd fc6f 	bl	8005b3a <memchr>
 800825c:	2800      	cmp	r0, #0
 800825e:	d036      	beq.n	80082ce <_svfiprintf_r+0x1d2>
 8008260:	4b22      	ldr	r3, [pc, #136]	@ (80082ec <_svfiprintf_r+0x1f0>)
 8008262:	bb1b      	cbnz	r3, 80082ac <_svfiprintf_r+0x1b0>
 8008264:	9b03      	ldr	r3, [sp, #12]
 8008266:	3307      	adds	r3, #7
 8008268:	f023 0307 	bic.w	r3, r3, #7
 800826c:	3308      	adds	r3, #8
 800826e:	9303      	str	r3, [sp, #12]
 8008270:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008272:	4433      	add	r3, r6
 8008274:	9309      	str	r3, [sp, #36]	@ 0x24
 8008276:	e76a      	b.n	800814e <_svfiprintf_r+0x52>
 8008278:	460c      	mov	r4, r1
 800827a:	2001      	movs	r0, #1
 800827c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008280:	e7a8      	b.n	80081d4 <_svfiprintf_r+0xd8>
 8008282:	2300      	movs	r3, #0
 8008284:	f04f 0c0a 	mov.w	ip, #10
 8008288:	4619      	mov	r1, r3
 800828a:	3401      	adds	r4, #1
 800828c:	9305      	str	r3, [sp, #20]
 800828e:	4620      	mov	r0, r4
 8008290:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008294:	3a30      	subs	r2, #48	@ 0x30
 8008296:	2a09      	cmp	r2, #9
 8008298:	d903      	bls.n	80082a2 <_svfiprintf_r+0x1a6>
 800829a:	2b00      	cmp	r3, #0
 800829c:	d0c6      	beq.n	800822c <_svfiprintf_r+0x130>
 800829e:	9105      	str	r1, [sp, #20]
 80082a0:	e7c4      	b.n	800822c <_svfiprintf_r+0x130>
 80082a2:	4604      	mov	r4, r0
 80082a4:	2301      	movs	r3, #1
 80082a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80082aa:	e7f0      	b.n	800828e <_svfiprintf_r+0x192>
 80082ac:	ab03      	add	r3, sp, #12
 80082ae:	9300      	str	r3, [sp, #0]
 80082b0:	462a      	mov	r2, r5
 80082b2:	4638      	mov	r0, r7
 80082b4:	4b0e      	ldr	r3, [pc, #56]	@ (80082f0 <_svfiprintf_r+0x1f4>)
 80082b6:	a904      	add	r1, sp, #16
 80082b8:	f7fc fccc 	bl	8004c54 <_printf_float>
 80082bc:	1c42      	adds	r2, r0, #1
 80082be:	4606      	mov	r6, r0
 80082c0:	d1d6      	bne.n	8008270 <_svfiprintf_r+0x174>
 80082c2:	89ab      	ldrh	r3, [r5, #12]
 80082c4:	065b      	lsls	r3, r3, #25
 80082c6:	f53f af2d 	bmi.w	8008124 <_svfiprintf_r+0x28>
 80082ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082cc:	e72c      	b.n	8008128 <_svfiprintf_r+0x2c>
 80082ce:	ab03      	add	r3, sp, #12
 80082d0:	9300      	str	r3, [sp, #0]
 80082d2:	462a      	mov	r2, r5
 80082d4:	4638      	mov	r0, r7
 80082d6:	4b06      	ldr	r3, [pc, #24]	@ (80082f0 <_svfiprintf_r+0x1f4>)
 80082d8:	a904      	add	r1, sp, #16
 80082da:	f7fc ff59 	bl	8005190 <_printf_i>
 80082de:	e7ed      	b.n	80082bc <_svfiprintf_r+0x1c0>
 80082e0:	08009629 	.word	0x08009629
 80082e4:	0800962f 	.word	0x0800962f
 80082e8:	08009633 	.word	0x08009633
 80082ec:	08004c55 	.word	0x08004c55
 80082f0:	08008045 	.word	0x08008045

080082f4 <__sflush_r>:
 80082f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80082f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082fa:	0716      	lsls	r6, r2, #28
 80082fc:	4605      	mov	r5, r0
 80082fe:	460c      	mov	r4, r1
 8008300:	d454      	bmi.n	80083ac <__sflush_r+0xb8>
 8008302:	684b      	ldr	r3, [r1, #4]
 8008304:	2b00      	cmp	r3, #0
 8008306:	dc02      	bgt.n	800830e <__sflush_r+0x1a>
 8008308:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800830a:	2b00      	cmp	r3, #0
 800830c:	dd48      	ble.n	80083a0 <__sflush_r+0xac>
 800830e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008310:	2e00      	cmp	r6, #0
 8008312:	d045      	beq.n	80083a0 <__sflush_r+0xac>
 8008314:	2300      	movs	r3, #0
 8008316:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800831a:	682f      	ldr	r7, [r5, #0]
 800831c:	6a21      	ldr	r1, [r4, #32]
 800831e:	602b      	str	r3, [r5, #0]
 8008320:	d030      	beq.n	8008384 <__sflush_r+0x90>
 8008322:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008324:	89a3      	ldrh	r3, [r4, #12]
 8008326:	0759      	lsls	r1, r3, #29
 8008328:	d505      	bpl.n	8008336 <__sflush_r+0x42>
 800832a:	6863      	ldr	r3, [r4, #4]
 800832c:	1ad2      	subs	r2, r2, r3
 800832e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008330:	b10b      	cbz	r3, 8008336 <__sflush_r+0x42>
 8008332:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008334:	1ad2      	subs	r2, r2, r3
 8008336:	2300      	movs	r3, #0
 8008338:	4628      	mov	r0, r5
 800833a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800833c:	6a21      	ldr	r1, [r4, #32]
 800833e:	47b0      	blx	r6
 8008340:	1c43      	adds	r3, r0, #1
 8008342:	89a3      	ldrh	r3, [r4, #12]
 8008344:	d106      	bne.n	8008354 <__sflush_r+0x60>
 8008346:	6829      	ldr	r1, [r5, #0]
 8008348:	291d      	cmp	r1, #29
 800834a:	d82b      	bhi.n	80083a4 <__sflush_r+0xb0>
 800834c:	4a28      	ldr	r2, [pc, #160]	@ (80083f0 <__sflush_r+0xfc>)
 800834e:	410a      	asrs	r2, r1
 8008350:	07d6      	lsls	r6, r2, #31
 8008352:	d427      	bmi.n	80083a4 <__sflush_r+0xb0>
 8008354:	2200      	movs	r2, #0
 8008356:	6062      	str	r2, [r4, #4]
 8008358:	6922      	ldr	r2, [r4, #16]
 800835a:	04d9      	lsls	r1, r3, #19
 800835c:	6022      	str	r2, [r4, #0]
 800835e:	d504      	bpl.n	800836a <__sflush_r+0x76>
 8008360:	1c42      	adds	r2, r0, #1
 8008362:	d101      	bne.n	8008368 <__sflush_r+0x74>
 8008364:	682b      	ldr	r3, [r5, #0]
 8008366:	b903      	cbnz	r3, 800836a <__sflush_r+0x76>
 8008368:	6560      	str	r0, [r4, #84]	@ 0x54
 800836a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800836c:	602f      	str	r7, [r5, #0]
 800836e:	b1b9      	cbz	r1, 80083a0 <__sflush_r+0xac>
 8008370:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008374:	4299      	cmp	r1, r3
 8008376:	d002      	beq.n	800837e <__sflush_r+0x8a>
 8008378:	4628      	mov	r0, r5
 800837a:	f7fe fa41 	bl	8006800 <_free_r>
 800837e:	2300      	movs	r3, #0
 8008380:	6363      	str	r3, [r4, #52]	@ 0x34
 8008382:	e00d      	b.n	80083a0 <__sflush_r+0xac>
 8008384:	2301      	movs	r3, #1
 8008386:	4628      	mov	r0, r5
 8008388:	47b0      	blx	r6
 800838a:	4602      	mov	r2, r0
 800838c:	1c50      	adds	r0, r2, #1
 800838e:	d1c9      	bne.n	8008324 <__sflush_r+0x30>
 8008390:	682b      	ldr	r3, [r5, #0]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d0c6      	beq.n	8008324 <__sflush_r+0x30>
 8008396:	2b1d      	cmp	r3, #29
 8008398:	d001      	beq.n	800839e <__sflush_r+0xaa>
 800839a:	2b16      	cmp	r3, #22
 800839c:	d11d      	bne.n	80083da <__sflush_r+0xe6>
 800839e:	602f      	str	r7, [r5, #0]
 80083a0:	2000      	movs	r0, #0
 80083a2:	e021      	b.n	80083e8 <__sflush_r+0xf4>
 80083a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083a8:	b21b      	sxth	r3, r3
 80083aa:	e01a      	b.n	80083e2 <__sflush_r+0xee>
 80083ac:	690f      	ldr	r7, [r1, #16]
 80083ae:	2f00      	cmp	r7, #0
 80083b0:	d0f6      	beq.n	80083a0 <__sflush_r+0xac>
 80083b2:	0793      	lsls	r3, r2, #30
 80083b4:	bf18      	it	ne
 80083b6:	2300      	movne	r3, #0
 80083b8:	680e      	ldr	r6, [r1, #0]
 80083ba:	bf08      	it	eq
 80083bc:	694b      	ldreq	r3, [r1, #20]
 80083be:	1bf6      	subs	r6, r6, r7
 80083c0:	600f      	str	r7, [r1, #0]
 80083c2:	608b      	str	r3, [r1, #8]
 80083c4:	2e00      	cmp	r6, #0
 80083c6:	ddeb      	ble.n	80083a0 <__sflush_r+0xac>
 80083c8:	4633      	mov	r3, r6
 80083ca:	463a      	mov	r2, r7
 80083cc:	4628      	mov	r0, r5
 80083ce:	6a21      	ldr	r1, [r4, #32]
 80083d0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80083d4:	47e0      	blx	ip
 80083d6:	2800      	cmp	r0, #0
 80083d8:	dc07      	bgt.n	80083ea <__sflush_r+0xf6>
 80083da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083e2:	f04f 30ff 	mov.w	r0, #4294967295
 80083e6:	81a3      	strh	r3, [r4, #12]
 80083e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083ea:	4407      	add	r7, r0
 80083ec:	1a36      	subs	r6, r6, r0
 80083ee:	e7e9      	b.n	80083c4 <__sflush_r+0xd0>
 80083f0:	dfbffffe 	.word	0xdfbffffe

080083f4 <_fflush_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	690b      	ldr	r3, [r1, #16]
 80083f8:	4605      	mov	r5, r0
 80083fa:	460c      	mov	r4, r1
 80083fc:	b913      	cbnz	r3, 8008404 <_fflush_r+0x10>
 80083fe:	2500      	movs	r5, #0
 8008400:	4628      	mov	r0, r5
 8008402:	bd38      	pop	{r3, r4, r5, pc}
 8008404:	b118      	cbz	r0, 800840e <_fflush_r+0x1a>
 8008406:	6a03      	ldr	r3, [r0, #32]
 8008408:	b90b      	cbnz	r3, 800840e <_fflush_r+0x1a>
 800840a:	f7fd fa7d 	bl	8005908 <__sinit>
 800840e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d0f3      	beq.n	80083fe <_fflush_r+0xa>
 8008416:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008418:	07d0      	lsls	r0, r2, #31
 800841a:	d404      	bmi.n	8008426 <_fflush_r+0x32>
 800841c:	0599      	lsls	r1, r3, #22
 800841e:	d402      	bmi.n	8008426 <_fflush_r+0x32>
 8008420:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008422:	f7fd fb88 	bl	8005b36 <__retarget_lock_acquire_recursive>
 8008426:	4628      	mov	r0, r5
 8008428:	4621      	mov	r1, r4
 800842a:	f7ff ff63 	bl	80082f4 <__sflush_r>
 800842e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008430:	4605      	mov	r5, r0
 8008432:	07da      	lsls	r2, r3, #31
 8008434:	d4e4      	bmi.n	8008400 <_fflush_r+0xc>
 8008436:	89a3      	ldrh	r3, [r4, #12]
 8008438:	059b      	lsls	r3, r3, #22
 800843a:	d4e1      	bmi.n	8008400 <_fflush_r+0xc>
 800843c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800843e:	f7fd fb7b 	bl	8005b38 <__retarget_lock_release_recursive>
 8008442:	e7dd      	b.n	8008400 <_fflush_r+0xc>

08008444 <memmove>:
 8008444:	4288      	cmp	r0, r1
 8008446:	b510      	push	{r4, lr}
 8008448:	eb01 0402 	add.w	r4, r1, r2
 800844c:	d902      	bls.n	8008454 <memmove+0x10>
 800844e:	4284      	cmp	r4, r0
 8008450:	4623      	mov	r3, r4
 8008452:	d807      	bhi.n	8008464 <memmove+0x20>
 8008454:	1e43      	subs	r3, r0, #1
 8008456:	42a1      	cmp	r1, r4
 8008458:	d008      	beq.n	800846c <memmove+0x28>
 800845a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800845e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008462:	e7f8      	b.n	8008456 <memmove+0x12>
 8008464:	4601      	mov	r1, r0
 8008466:	4402      	add	r2, r0
 8008468:	428a      	cmp	r2, r1
 800846a:	d100      	bne.n	800846e <memmove+0x2a>
 800846c:	bd10      	pop	{r4, pc}
 800846e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008472:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008476:	e7f7      	b.n	8008468 <memmove+0x24>

08008478 <strncmp>:
 8008478:	b510      	push	{r4, lr}
 800847a:	b16a      	cbz	r2, 8008498 <strncmp+0x20>
 800847c:	3901      	subs	r1, #1
 800847e:	1884      	adds	r4, r0, r2
 8008480:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008484:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008488:	429a      	cmp	r2, r3
 800848a:	d103      	bne.n	8008494 <strncmp+0x1c>
 800848c:	42a0      	cmp	r0, r4
 800848e:	d001      	beq.n	8008494 <strncmp+0x1c>
 8008490:	2a00      	cmp	r2, #0
 8008492:	d1f5      	bne.n	8008480 <strncmp+0x8>
 8008494:	1ad0      	subs	r0, r2, r3
 8008496:	bd10      	pop	{r4, pc}
 8008498:	4610      	mov	r0, r2
 800849a:	e7fc      	b.n	8008496 <strncmp+0x1e>

0800849c <_sbrk_r>:
 800849c:	b538      	push	{r3, r4, r5, lr}
 800849e:	2300      	movs	r3, #0
 80084a0:	4d05      	ldr	r5, [pc, #20]	@ (80084b8 <_sbrk_r+0x1c>)
 80084a2:	4604      	mov	r4, r0
 80084a4:	4608      	mov	r0, r1
 80084a6:	602b      	str	r3, [r5, #0]
 80084a8:	f7f9 f922 	bl	80016f0 <_sbrk>
 80084ac:	1c43      	adds	r3, r0, #1
 80084ae:	d102      	bne.n	80084b6 <_sbrk_r+0x1a>
 80084b0:	682b      	ldr	r3, [r5, #0]
 80084b2:	b103      	cbz	r3, 80084b6 <_sbrk_r+0x1a>
 80084b4:	6023      	str	r3, [r4, #0]
 80084b6:	bd38      	pop	{r3, r4, r5, pc}
 80084b8:	20000498 	.word	0x20000498

080084bc <memcpy>:
 80084bc:	440a      	add	r2, r1
 80084be:	4291      	cmp	r1, r2
 80084c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80084c4:	d100      	bne.n	80084c8 <memcpy+0xc>
 80084c6:	4770      	bx	lr
 80084c8:	b510      	push	{r4, lr}
 80084ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084ce:	4291      	cmp	r1, r2
 80084d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80084d4:	d1f9      	bne.n	80084ca <memcpy+0xe>
 80084d6:	bd10      	pop	{r4, pc}

080084d8 <nan>:
 80084d8:	2000      	movs	r0, #0
 80084da:	4901      	ldr	r1, [pc, #4]	@ (80084e0 <nan+0x8>)
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop
 80084e0:	7ff80000 	.word	0x7ff80000

080084e4 <__assert_func>:
 80084e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80084e6:	4614      	mov	r4, r2
 80084e8:	461a      	mov	r2, r3
 80084ea:	4b09      	ldr	r3, [pc, #36]	@ (8008510 <__assert_func+0x2c>)
 80084ec:	4605      	mov	r5, r0
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	68d8      	ldr	r0, [r3, #12]
 80084f2:	b954      	cbnz	r4, 800850a <__assert_func+0x26>
 80084f4:	4b07      	ldr	r3, [pc, #28]	@ (8008514 <__assert_func+0x30>)
 80084f6:	461c      	mov	r4, r3
 80084f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80084fc:	9100      	str	r1, [sp, #0]
 80084fe:	462b      	mov	r3, r5
 8008500:	4905      	ldr	r1, [pc, #20]	@ (8008518 <__assert_func+0x34>)
 8008502:	f000 fba7 	bl	8008c54 <fiprintf>
 8008506:	f000 fbb7 	bl	8008c78 <abort>
 800850a:	4b04      	ldr	r3, [pc, #16]	@ (800851c <__assert_func+0x38>)
 800850c:	e7f4      	b.n	80084f8 <__assert_func+0x14>
 800850e:	bf00      	nop
 8008510:	20000018 	.word	0x20000018
 8008514:	0800967d 	.word	0x0800967d
 8008518:	0800964f 	.word	0x0800964f
 800851c:	08009642 	.word	0x08009642

08008520 <_calloc_r>:
 8008520:	b570      	push	{r4, r5, r6, lr}
 8008522:	fba1 5402 	umull	r5, r4, r1, r2
 8008526:	b93c      	cbnz	r4, 8008538 <_calloc_r+0x18>
 8008528:	4629      	mov	r1, r5
 800852a:	f7fe f9db 	bl	80068e4 <_malloc_r>
 800852e:	4606      	mov	r6, r0
 8008530:	b928      	cbnz	r0, 800853e <_calloc_r+0x1e>
 8008532:	2600      	movs	r6, #0
 8008534:	4630      	mov	r0, r6
 8008536:	bd70      	pop	{r4, r5, r6, pc}
 8008538:	220c      	movs	r2, #12
 800853a:	6002      	str	r2, [r0, #0]
 800853c:	e7f9      	b.n	8008532 <_calloc_r+0x12>
 800853e:	462a      	mov	r2, r5
 8008540:	4621      	mov	r1, r4
 8008542:	f7fd fa7a 	bl	8005a3a <memset>
 8008546:	e7f5      	b.n	8008534 <_calloc_r+0x14>

08008548 <rshift>:
 8008548:	6903      	ldr	r3, [r0, #16]
 800854a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800854e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008552:	f100 0414 	add.w	r4, r0, #20
 8008556:	ea4f 1261 	mov.w	r2, r1, asr #5
 800855a:	dd46      	ble.n	80085ea <rshift+0xa2>
 800855c:	f011 011f 	ands.w	r1, r1, #31
 8008560:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008564:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008568:	d10c      	bne.n	8008584 <rshift+0x3c>
 800856a:	4629      	mov	r1, r5
 800856c:	f100 0710 	add.w	r7, r0, #16
 8008570:	42b1      	cmp	r1, r6
 8008572:	d335      	bcc.n	80085e0 <rshift+0x98>
 8008574:	1a9b      	subs	r3, r3, r2
 8008576:	009b      	lsls	r3, r3, #2
 8008578:	1eea      	subs	r2, r5, #3
 800857a:	4296      	cmp	r6, r2
 800857c:	bf38      	it	cc
 800857e:	2300      	movcc	r3, #0
 8008580:	4423      	add	r3, r4
 8008582:	e015      	b.n	80085b0 <rshift+0x68>
 8008584:	46a1      	mov	r9, r4
 8008586:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800858a:	f1c1 0820 	rsb	r8, r1, #32
 800858e:	40cf      	lsrs	r7, r1
 8008590:	f105 0e04 	add.w	lr, r5, #4
 8008594:	4576      	cmp	r6, lr
 8008596:	46f4      	mov	ip, lr
 8008598:	d816      	bhi.n	80085c8 <rshift+0x80>
 800859a:	1a9a      	subs	r2, r3, r2
 800859c:	0092      	lsls	r2, r2, #2
 800859e:	3a04      	subs	r2, #4
 80085a0:	3501      	adds	r5, #1
 80085a2:	42ae      	cmp	r6, r5
 80085a4:	bf38      	it	cc
 80085a6:	2200      	movcc	r2, #0
 80085a8:	18a3      	adds	r3, r4, r2
 80085aa:	50a7      	str	r7, [r4, r2]
 80085ac:	b107      	cbz	r7, 80085b0 <rshift+0x68>
 80085ae:	3304      	adds	r3, #4
 80085b0:	42a3      	cmp	r3, r4
 80085b2:	eba3 0204 	sub.w	r2, r3, r4
 80085b6:	bf08      	it	eq
 80085b8:	2300      	moveq	r3, #0
 80085ba:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80085be:	6102      	str	r2, [r0, #16]
 80085c0:	bf08      	it	eq
 80085c2:	6143      	streq	r3, [r0, #20]
 80085c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085c8:	f8dc c000 	ldr.w	ip, [ip]
 80085cc:	fa0c fc08 	lsl.w	ip, ip, r8
 80085d0:	ea4c 0707 	orr.w	r7, ip, r7
 80085d4:	f849 7b04 	str.w	r7, [r9], #4
 80085d8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80085dc:	40cf      	lsrs	r7, r1
 80085de:	e7d9      	b.n	8008594 <rshift+0x4c>
 80085e0:	f851 cb04 	ldr.w	ip, [r1], #4
 80085e4:	f847 cf04 	str.w	ip, [r7, #4]!
 80085e8:	e7c2      	b.n	8008570 <rshift+0x28>
 80085ea:	4623      	mov	r3, r4
 80085ec:	e7e0      	b.n	80085b0 <rshift+0x68>

080085ee <__hexdig_fun>:
 80085ee:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80085f2:	2b09      	cmp	r3, #9
 80085f4:	d802      	bhi.n	80085fc <__hexdig_fun+0xe>
 80085f6:	3820      	subs	r0, #32
 80085f8:	b2c0      	uxtb	r0, r0
 80085fa:	4770      	bx	lr
 80085fc:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008600:	2b05      	cmp	r3, #5
 8008602:	d801      	bhi.n	8008608 <__hexdig_fun+0x1a>
 8008604:	3847      	subs	r0, #71	@ 0x47
 8008606:	e7f7      	b.n	80085f8 <__hexdig_fun+0xa>
 8008608:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800860c:	2b05      	cmp	r3, #5
 800860e:	d801      	bhi.n	8008614 <__hexdig_fun+0x26>
 8008610:	3827      	subs	r0, #39	@ 0x27
 8008612:	e7f1      	b.n	80085f8 <__hexdig_fun+0xa>
 8008614:	2000      	movs	r0, #0
 8008616:	4770      	bx	lr

08008618 <__gethex>:
 8008618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800861c:	468a      	mov	sl, r1
 800861e:	4690      	mov	r8, r2
 8008620:	b085      	sub	sp, #20
 8008622:	9302      	str	r3, [sp, #8]
 8008624:	680b      	ldr	r3, [r1, #0]
 8008626:	9001      	str	r0, [sp, #4]
 8008628:	1c9c      	adds	r4, r3, #2
 800862a:	46a1      	mov	r9, r4
 800862c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008630:	2830      	cmp	r0, #48	@ 0x30
 8008632:	d0fa      	beq.n	800862a <__gethex+0x12>
 8008634:	eba9 0303 	sub.w	r3, r9, r3
 8008638:	f1a3 0b02 	sub.w	fp, r3, #2
 800863c:	f7ff ffd7 	bl	80085ee <__hexdig_fun>
 8008640:	4605      	mov	r5, r0
 8008642:	2800      	cmp	r0, #0
 8008644:	d168      	bne.n	8008718 <__gethex+0x100>
 8008646:	2201      	movs	r2, #1
 8008648:	4648      	mov	r0, r9
 800864a:	499f      	ldr	r1, [pc, #636]	@ (80088c8 <__gethex+0x2b0>)
 800864c:	f7ff ff14 	bl	8008478 <strncmp>
 8008650:	4607      	mov	r7, r0
 8008652:	2800      	cmp	r0, #0
 8008654:	d167      	bne.n	8008726 <__gethex+0x10e>
 8008656:	f899 0001 	ldrb.w	r0, [r9, #1]
 800865a:	4626      	mov	r6, r4
 800865c:	f7ff ffc7 	bl	80085ee <__hexdig_fun>
 8008660:	2800      	cmp	r0, #0
 8008662:	d062      	beq.n	800872a <__gethex+0x112>
 8008664:	4623      	mov	r3, r4
 8008666:	7818      	ldrb	r0, [r3, #0]
 8008668:	4699      	mov	r9, r3
 800866a:	2830      	cmp	r0, #48	@ 0x30
 800866c:	f103 0301 	add.w	r3, r3, #1
 8008670:	d0f9      	beq.n	8008666 <__gethex+0x4e>
 8008672:	f7ff ffbc 	bl	80085ee <__hexdig_fun>
 8008676:	fab0 f580 	clz	r5, r0
 800867a:	f04f 0b01 	mov.w	fp, #1
 800867e:	096d      	lsrs	r5, r5, #5
 8008680:	464a      	mov	r2, r9
 8008682:	4616      	mov	r6, r2
 8008684:	7830      	ldrb	r0, [r6, #0]
 8008686:	3201      	adds	r2, #1
 8008688:	f7ff ffb1 	bl	80085ee <__hexdig_fun>
 800868c:	2800      	cmp	r0, #0
 800868e:	d1f8      	bne.n	8008682 <__gethex+0x6a>
 8008690:	2201      	movs	r2, #1
 8008692:	4630      	mov	r0, r6
 8008694:	498c      	ldr	r1, [pc, #560]	@ (80088c8 <__gethex+0x2b0>)
 8008696:	f7ff feef 	bl	8008478 <strncmp>
 800869a:	2800      	cmp	r0, #0
 800869c:	d13f      	bne.n	800871e <__gethex+0x106>
 800869e:	b944      	cbnz	r4, 80086b2 <__gethex+0x9a>
 80086a0:	1c74      	adds	r4, r6, #1
 80086a2:	4622      	mov	r2, r4
 80086a4:	4616      	mov	r6, r2
 80086a6:	7830      	ldrb	r0, [r6, #0]
 80086a8:	3201      	adds	r2, #1
 80086aa:	f7ff ffa0 	bl	80085ee <__hexdig_fun>
 80086ae:	2800      	cmp	r0, #0
 80086b0:	d1f8      	bne.n	80086a4 <__gethex+0x8c>
 80086b2:	1ba4      	subs	r4, r4, r6
 80086b4:	00a7      	lsls	r7, r4, #2
 80086b6:	7833      	ldrb	r3, [r6, #0]
 80086b8:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80086bc:	2b50      	cmp	r3, #80	@ 0x50
 80086be:	d13e      	bne.n	800873e <__gethex+0x126>
 80086c0:	7873      	ldrb	r3, [r6, #1]
 80086c2:	2b2b      	cmp	r3, #43	@ 0x2b
 80086c4:	d033      	beq.n	800872e <__gethex+0x116>
 80086c6:	2b2d      	cmp	r3, #45	@ 0x2d
 80086c8:	d034      	beq.n	8008734 <__gethex+0x11c>
 80086ca:	2400      	movs	r4, #0
 80086cc:	1c71      	adds	r1, r6, #1
 80086ce:	7808      	ldrb	r0, [r1, #0]
 80086d0:	f7ff ff8d 	bl	80085ee <__hexdig_fun>
 80086d4:	1e43      	subs	r3, r0, #1
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	2b18      	cmp	r3, #24
 80086da:	d830      	bhi.n	800873e <__gethex+0x126>
 80086dc:	f1a0 0210 	sub.w	r2, r0, #16
 80086e0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80086e4:	f7ff ff83 	bl	80085ee <__hexdig_fun>
 80086e8:	f100 3cff 	add.w	ip, r0, #4294967295
 80086ec:	fa5f fc8c 	uxtb.w	ip, ip
 80086f0:	f1bc 0f18 	cmp.w	ip, #24
 80086f4:	f04f 030a 	mov.w	r3, #10
 80086f8:	d91e      	bls.n	8008738 <__gethex+0x120>
 80086fa:	b104      	cbz	r4, 80086fe <__gethex+0xe6>
 80086fc:	4252      	negs	r2, r2
 80086fe:	4417      	add	r7, r2
 8008700:	f8ca 1000 	str.w	r1, [sl]
 8008704:	b1ed      	cbz	r5, 8008742 <__gethex+0x12a>
 8008706:	f1bb 0f00 	cmp.w	fp, #0
 800870a:	bf0c      	ite	eq
 800870c:	2506      	moveq	r5, #6
 800870e:	2500      	movne	r5, #0
 8008710:	4628      	mov	r0, r5
 8008712:	b005      	add	sp, #20
 8008714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008718:	2500      	movs	r5, #0
 800871a:	462c      	mov	r4, r5
 800871c:	e7b0      	b.n	8008680 <__gethex+0x68>
 800871e:	2c00      	cmp	r4, #0
 8008720:	d1c7      	bne.n	80086b2 <__gethex+0x9a>
 8008722:	4627      	mov	r7, r4
 8008724:	e7c7      	b.n	80086b6 <__gethex+0x9e>
 8008726:	464e      	mov	r6, r9
 8008728:	462f      	mov	r7, r5
 800872a:	2501      	movs	r5, #1
 800872c:	e7c3      	b.n	80086b6 <__gethex+0x9e>
 800872e:	2400      	movs	r4, #0
 8008730:	1cb1      	adds	r1, r6, #2
 8008732:	e7cc      	b.n	80086ce <__gethex+0xb6>
 8008734:	2401      	movs	r4, #1
 8008736:	e7fb      	b.n	8008730 <__gethex+0x118>
 8008738:	fb03 0002 	mla	r0, r3, r2, r0
 800873c:	e7ce      	b.n	80086dc <__gethex+0xc4>
 800873e:	4631      	mov	r1, r6
 8008740:	e7de      	b.n	8008700 <__gethex+0xe8>
 8008742:	4629      	mov	r1, r5
 8008744:	eba6 0309 	sub.w	r3, r6, r9
 8008748:	3b01      	subs	r3, #1
 800874a:	2b07      	cmp	r3, #7
 800874c:	dc0a      	bgt.n	8008764 <__gethex+0x14c>
 800874e:	9801      	ldr	r0, [sp, #4]
 8008750:	f7fe f954 	bl	80069fc <_Balloc>
 8008754:	4604      	mov	r4, r0
 8008756:	b940      	cbnz	r0, 800876a <__gethex+0x152>
 8008758:	4602      	mov	r2, r0
 800875a:	21e4      	movs	r1, #228	@ 0xe4
 800875c:	4b5b      	ldr	r3, [pc, #364]	@ (80088cc <__gethex+0x2b4>)
 800875e:	485c      	ldr	r0, [pc, #368]	@ (80088d0 <__gethex+0x2b8>)
 8008760:	f7ff fec0 	bl	80084e4 <__assert_func>
 8008764:	3101      	adds	r1, #1
 8008766:	105b      	asrs	r3, r3, #1
 8008768:	e7ef      	b.n	800874a <__gethex+0x132>
 800876a:	2300      	movs	r3, #0
 800876c:	f100 0a14 	add.w	sl, r0, #20
 8008770:	4655      	mov	r5, sl
 8008772:	469b      	mov	fp, r3
 8008774:	45b1      	cmp	r9, r6
 8008776:	d337      	bcc.n	80087e8 <__gethex+0x1d0>
 8008778:	f845 bb04 	str.w	fp, [r5], #4
 800877c:	eba5 050a 	sub.w	r5, r5, sl
 8008780:	10ad      	asrs	r5, r5, #2
 8008782:	6125      	str	r5, [r4, #16]
 8008784:	4658      	mov	r0, fp
 8008786:	f7fe fa2b 	bl	8006be0 <__hi0bits>
 800878a:	016d      	lsls	r5, r5, #5
 800878c:	f8d8 6000 	ldr.w	r6, [r8]
 8008790:	1a2d      	subs	r5, r5, r0
 8008792:	42b5      	cmp	r5, r6
 8008794:	dd54      	ble.n	8008840 <__gethex+0x228>
 8008796:	1bad      	subs	r5, r5, r6
 8008798:	4629      	mov	r1, r5
 800879a:	4620      	mov	r0, r4
 800879c:	f7fe fdb3 	bl	8007306 <__any_on>
 80087a0:	4681      	mov	r9, r0
 80087a2:	b178      	cbz	r0, 80087c4 <__gethex+0x1ac>
 80087a4:	f04f 0901 	mov.w	r9, #1
 80087a8:	1e6b      	subs	r3, r5, #1
 80087aa:	1159      	asrs	r1, r3, #5
 80087ac:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80087b0:	f003 021f 	and.w	r2, r3, #31
 80087b4:	fa09 f202 	lsl.w	r2, r9, r2
 80087b8:	420a      	tst	r2, r1
 80087ba:	d003      	beq.n	80087c4 <__gethex+0x1ac>
 80087bc:	454b      	cmp	r3, r9
 80087be:	dc36      	bgt.n	800882e <__gethex+0x216>
 80087c0:	f04f 0902 	mov.w	r9, #2
 80087c4:	4629      	mov	r1, r5
 80087c6:	4620      	mov	r0, r4
 80087c8:	f7ff febe 	bl	8008548 <rshift>
 80087cc:	442f      	add	r7, r5
 80087ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80087d2:	42bb      	cmp	r3, r7
 80087d4:	da42      	bge.n	800885c <__gethex+0x244>
 80087d6:	4621      	mov	r1, r4
 80087d8:	9801      	ldr	r0, [sp, #4]
 80087da:	f7fe f94f 	bl	8006a7c <_Bfree>
 80087de:	2300      	movs	r3, #0
 80087e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087e2:	25a3      	movs	r5, #163	@ 0xa3
 80087e4:	6013      	str	r3, [r2, #0]
 80087e6:	e793      	b.n	8008710 <__gethex+0xf8>
 80087e8:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80087ec:	2a2e      	cmp	r2, #46	@ 0x2e
 80087ee:	d012      	beq.n	8008816 <__gethex+0x1fe>
 80087f0:	2b20      	cmp	r3, #32
 80087f2:	d104      	bne.n	80087fe <__gethex+0x1e6>
 80087f4:	f845 bb04 	str.w	fp, [r5], #4
 80087f8:	f04f 0b00 	mov.w	fp, #0
 80087fc:	465b      	mov	r3, fp
 80087fe:	7830      	ldrb	r0, [r6, #0]
 8008800:	9303      	str	r3, [sp, #12]
 8008802:	f7ff fef4 	bl	80085ee <__hexdig_fun>
 8008806:	9b03      	ldr	r3, [sp, #12]
 8008808:	f000 000f 	and.w	r0, r0, #15
 800880c:	4098      	lsls	r0, r3
 800880e:	ea4b 0b00 	orr.w	fp, fp, r0
 8008812:	3304      	adds	r3, #4
 8008814:	e7ae      	b.n	8008774 <__gethex+0x15c>
 8008816:	45b1      	cmp	r9, r6
 8008818:	d8ea      	bhi.n	80087f0 <__gethex+0x1d8>
 800881a:	2201      	movs	r2, #1
 800881c:	4630      	mov	r0, r6
 800881e:	492a      	ldr	r1, [pc, #168]	@ (80088c8 <__gethex+0x2b0>)
 8008820:	9303      	str	r3, [sp, #12]
 8008822:	f7ff fe29 	bl	8008478 <strncmp>
 8008826:	9b03      	ldr	r3, [sp, #12]
 8008828:	2800      	cmp	r0, #0
 800882a:	d1e1      	bne.n	80087f0 <__gethex+0x1d8>
 800882c:	e7a2      	b.n	8008774 <__gethex+0x15c>
 800882e:	4620      	mov	r0, r4
 8008830:	1ea9      	subs	r1, r5, #2
 8008832:	f7fe fd68 	bl	8007306 <__any_on>
 8008836:	2800      	cmp	r0, #0
 8008838:	d0c2      	beq.n	80087c0 <__gethex+0x1a8>
 800883a:	f04f 0903 	mov.w	r9, #3
 800883e:	e7c1      	b.n	80087c4 <__gethex+0x1ac>
 8008840:	da09      	bge.n	8008856 <__gethex+0x23e>
 8008842:	1b75      	subs	r5, r6, r5
 8008844:	4621      	mov	r1, r4
 8008846:	462a      	mov	r2, r5
 8008848:	9801      	ldr	r0, [sp, #4]
 800884a:	f7fe fb2d 	bl	8006ea8 <__lshift>
 800884e:	4604      	mov	r4, r0
 8008850:	1b7f      	subs	r7, r7, r5
 8008852:	f100 0a14 	add.w	sl, r0, #20
 8008856:	f04f 0900 	mov.w	r9, #0
 800885a:	e7b8      	b.n	80087ce <__gethex+0x1b6>
 800885c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008860:	42bd      	cmp	r5, r7
 8008862:	dd6f      	ble.n	8008944 <__gethex+0x32c>
 8008864:	1bed      	subs	r5, r5, r7
 8008866:	42ae      	cmp	r6, r5
 8008868:	dc34      	bgt.n	80088d4 <__gethex+0x2bc>
 800886a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800886e:	2b02      	cmp	r3, #2
 8008870:	d022      	beq.n	80088b8 <__gethex+0x2a0>
 8008872:	2b03      	cmp	r3, #3
 8008874:	d024      	beq.n	80088c0 <__gethex+0x2a8>
 8008876:	2b01      	cmp	r3, #1
 8008878:	d115      	bne.n	80088a6 <__gethex+0x28e>
 800887a:	42ae      	cmp	r6, r5
 800887c:	d113      	bne.n	80088a6 <__gethex+0x28e>
 800887e:	2e01      	cmp	r6, #1
 8008880:	d10b      	bne.n	800889a <__gethex+0x282>
 8008882:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008886:	9a02      	ldr	r2, [sp, #8]
 8008888:	2562      	movs	r5, #98	@ 0x62
 800888a:	6013      	str	r3, [r2, #0]
 800888c:	2301      	movs	r3, #1
 800888e:	6123      	str	r3, [r4, #16]
 8008890:	f8ca 3000 	str.w	r3, [sl]
 8008894:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008896:	601c      	str	r4, [r3, #0]
 8008898:	e73a      	b.n	8008710 <__gethex+0xf8>
 800889a:	4620      	mov	r0, r4
 800889c:	1e71      	subs	r1, r6, #1
 800889e:	f7fe fd32 	bl	8007306 <__any_on>
 80088a2:	2800      	cmp	r0, #0
 80088a4:	d1ed      	bne.n	8008882 <__gethex+0x26a>
 80088a6:	4621      	mov	r1, r4
 80088a8:	9801      	ldr	r0, [sp, #4]
 80088aa:	f7fe f8e7 	bl	8006a7c <_Bfree>
 80088ae:	2300      	movs	r3, #0
 80088b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80088b2:	2550      	movs	r5, #80	@ 0x50
 80088b4:	6013      	str	r3, [r2, #0]
 80088b6:	e72b      	b.n	8008710 <__gethex+0xf8>
 80088b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1f3      	bne.n	80088a6 <__gethex+0x28e>
 80088be:	e7e0      	b.n	8008882 <__gethex+0x26a>
 80088c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d1dd      	bne.n	8008882 <__gethex+0x26a>
 80088c6:	e7ee      	b.n	80088a6 <__gethex+0x28e>
 80088c8:	080094d0 	.word	0x080094d0
 80088cc:	08009367 	.word	0x08009367
 80088d0:	0800967e 	.word	0x0800967e
 80088d4:	1e6f      	subs	r7, r5, #1
 80088d6:	f1b9 0f00 	cmp.w	r9, #0
 80088da:	d130      	bne.n	800893e <__gethex+0x326>
 80088dc:	b127      	cbz	r7, 80088e8 <__gethex+0x2d0>
 80088de:	4639      	mov	r1, r7
 80088e0:	4620      	mov	r0, r4
 80088e2:	f7fe fd10 	bl	8007306 <__any_on>
 80088e6:	4681      	mov	r9, r0
 80088e8:	2301      	movs	r3, #1
 80088ea:	4629      	mov	r1, r5
 80088ec:	1b76      	subs	r6, r6, r5
 80088ee:	2502      	movs	r5, #2
 80088f0:	117a      	asrs	r2, r7, #5
 80088f2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80088f6:	f007 071f 	and.w	r7, r7, #31
 80088fa:	40bb      	lsls	r3, r7
 80088fc:	4213      	tst	r3, r2
 80088fe:	4620      	mov	r0, r4
 8008900:	bf18      	it	ne
 8008902:	f049 0902 	orrne.w	r9, r9, #2
 8008906:	f7ff fe1f 	bl	8008548 <rshift>
 800890a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800890e:	f1b9 0f00 	cmp.w	r9, #0
 8008912:	d047      	beq.n	80089a4 <__gethex+0x38c>
 8008914:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008918:	2b02      	cmp	r3, #2
 800891a:	d015      	beq.n	8008948 <__gethex+0x330>
 800891c:	2b03      	cmp	r3, #3
 800891e:	d017      	beq.n	8008950 <__gethex+0x338>
 8008920:	2b01      	cmp	r3, #1
 8008922:	d109      	bne.n	8008938 <__gethex+0x320>
 8008924:	f019 0f02 	tst.w	r9, #2
 8008928:	d006      	beq.n	8008938 <__gethex+0x320>
 800892a:	f8da 3000 	ldr.w	r3, [sl]
 800892e:	ea49 0903 	orr.w	r9, r9, r3
 8008932:	f019 0f01 	tst.w	r9, #1
 8008936:	d10e      	bne.n	8008956 <__gethex+0x33e>
 8008938:	f045 0510 	orr.w	r5, r5, #16
 800893c:	e032      	b.n	80089a4 <__gethex+0x38c>
 800893e:	f04f 0901 	mov.w	r9, #1
 8008942:	e7d1      	b.n	80088e8 <__gethex+0x2d0>
 8008944:	2501      	movs	r5, #1
 8008946:	e7e2      	b.n	800890e <__gethex+0x2f6>
 8008948:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800894a:	f1c3 0301 	rsb	r3, r3, #1
 800894e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008950:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008952:	2b00      	cmp	r3, #0
 8008954:	d0f0      	beq.n	8008938 <__gethex+0x320>
 8008956:	f04f 0c00 	mov.w	ip, #0
 800895a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800895e:	f104 0314 	add.w	r3, r4, #20
 8008962:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008966:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800896a:	4618      	mov	r0, r3
 800896c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008970:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008974:	d01b      	beq.n	80089ae <__gethex+0x396>
 8008976:	3201      	adds	r2, #1
 8008978:	6002      	str	r2, [r0, #0]
 800897a:	2d02      	cmp	r5, #2
 800897c:	f104 0314 	add.w	r3, r4, #20
 8008980:	d13c      	bne.n	80089fc <__gethex+0x3e4>
 8008982:	f8d8 2000 	ldr.w	r2, [r8]
 8008986:	3a01      	subs	r2, #1
 8008988:	42b2      	cmp	r2, r6
 800898a:	d109      	bne.n	80089a0 <__gethex+0x388>
 800898c:	2201      	movs	r2, #1
 800898e:	1171      	asrs	r1, r6, #5
 8008990:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008994:	f006 061f 	and.w	r6, r6, #31
 8008998:	fa02 f606 	lsl.w	r6, r2, r6
 800899c:	421e      	tst	r6, r3
 800899e:	d13a      	bne.n	8008a16 <__gethex+0x3fe>
 80089a0:	f045 0520 	orr.w	r5, r5, #32
 80089a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089a6:	601c      	str	r4, [r3, #0]
 80089a8:	9b02      	ldr	r3, [sp, #8]
 80089aa:	601f      	str	r7, [r3, #0]
 80089ac:	e6b0      	b.n	8008710 <__gethex+0xf8>
 80089ae:	4299      	cmp	r1, r3
 80089b0:	f843 cc04 	str.w	ip, [r3, #-4]
 80089b4:	d8d9      	bhi.n	800896a <__gethex+0x352>
 80089b6:	68a3      	ldr	r3, [r4, #8]
 80089b8:	459b      	cmp	fp, r3
 80089ba:	db17      	blt.n	80089ec <__gethex+0x3d4>
 80089bc:	6861      	ldr	r1, [r4, #4]
 80089be:	9801      	ldr	r0, [sp, #4]
 80089c0:	3101      	adds	r1, #1
 80089c2:	f7fe f81b 	bl	80069fc <_Balloc>
 80089c6:	4681      	mov	r9, r0
 80089c8:	b918      	cbnz	r0, 80089d2 <__gethex+0x3ba>
 80089ca:	4602      	mov	r2, r0
 80089cc:	2184      	movs	r1, #132	@ 0x84
 80089ce:	4b19      	ldr	r3, [pc, #100]	@ (8008a34 <__gethex+0x41c>)
 80089d0:	e6c5      	b.n	800875e <__gethex+0x146>
 80089d2:	6922      	ldr	r2, [r4, #16]
 80089d4:	f104 010c 	add.w	r1, r4, #12
 80089d8:	3202      	adds	r2, #2
 80089da:	0092      	lsls	r2, r2, #2
 80089dc:	300c      	adds	r0, #12
 80089de:	f7ff fd6d 	bl	80084bc <memcpy>
 80089e2:	4621      	mov	r1, r4
 80089e4:	9801      	ldr	r0, [sp, #4]
 80089e6:	f7fe f849 	bl	8006a7c <_Bfree>
 80089ea:	464c      	mov	r4, r9
 80089ec:	6923      	ldr	r3, [r4, #16]
 80089ee:	1c5a      	adds	r2, r3, #1
 80089f0:	6122      	str	r2, [r4, #16]
 80089f2:	2201      	movs	r2, #1
 80089f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80089f8:	615a      	str	r2, [r3, #20]
 80089fa:	e7be      	b.n	800897a <__gethex+0x362>
 80089fc:	6922      	ldr	r2, [r4, #16]
 80089fe:	455a      	cmp	r2, fp
 8008a00:	dd0b      	ble.n	8008a1a <__gethex+0x402>
 8008a02:	2101      	movs	r1, #1
 8008a04:	4620      	mov	r0, r4
 8008a06:	f7ff fd9f 	bl	8008548 <rshift>
 8008a0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008a0e:	3701      	adds	r7, #1
 8008a10:	42bb      	cmp	r3, r7
 8008a12:	f6ff aee0 	blt.w	80087d6 <__gethex+0x1be>
 8008a16:	2501      	movs	r5, #1
 8008a18:	e7c2      	b.n	80089a0 <__gethex+0x388>
 8008a1a:	f016 061f 	ands.w	r6, r6, #31
 8008a1e:	d0fa      	beq.n	8008a16 <__gethex+0x3fe>
 8008a20:	4453      	add	r3, sl
 8008a22:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008a26:	f7fe f8db 	bl	8006be0 <__hi0bits>
 8008a2a:	f1c6 0620 	rsb	r6, r6, #32
 8008a2e:	42b0      	cmp	r0, r6
 8008a30:	dbe7      	blt.n	8008a02 <__gethex+0x3ea>
 8008a32:	e7f0      	b.n	8008a16 <__gethex+0x3fe>
 8008a34:	08009367 	.word	0x08009367

08008a38 <L_shift>:
 8008a38:	f1c2 0208 	rsb	r2, r2, #8
 8008a3c:	0092      	lsls	r2, r2, #2
 8008a3e:	b570      	push	{r4, r5, r6, lr}
 8008a40:	f1c2 0620 	rsb	r6, r2, #32
 8008a44:	6843      	ldr	r3, [r0, #4]
 8008a46:	6804      	ldr	r4, [r0, #0]
 8008a48:	fa03 f506 	lsl.w	r5, r3, r6
 8008a4c:	432c      	orrs	r4, r5
 8008a4e:	40d3      	lsrs	r3, r2
 8008a50:	6004      	str	r4, [r0, #0]
 8008a52:	f840 3f04 	str.w	r3, [r0, #4]!
 8008a56:	4288      	cmp	r0, r1
 8008a58:	d3f4      	bcc.n	8008a44 <L_shift+0xc>
 8008a5a:	bd70      	pop	{r4, r5, r6, pc}

08008a5c <__match>:
 8008a5c:	b530      	push	{r4, r5, lr}
 8008a5e:	6803      	ldr	r3, [r0, #0]
 8008a60:	3301      	adds	r3, #1
 8008a62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a66:	b914      	cbnz	r4, 8008a6e <__match+0x12>
 8008a68:	6003      	str	r3, [r0, #0]
 8008a6a:	2001      	movs	r0, #1
 8008a6c:	bd30      	pop	{r4, r5, pc}
 8008a6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a72:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008a76:	2d19      	cmp	r5, #25
 8008a78:	bf98      	it	ls
 8008a7a:	3220      	addls	r2, #32
 8008a7c:	42a2      	cmp	r2, r4
 8008a7e:	d0f0      	beq.n	8008a62 <__match+0x6>
 8008a80:	2000      	movs	r0, #0
 8008a82:	e7f3      	b.n	8008a6c <__match+0x10>

08008a84 <__hexnan>:
 8008a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a88:	2500      	movs	r5, #0
 8008a8a:	680b      	ldr	r3, [r1, #0]
 8008a8c:	4682      	mov	sl, r0
 8008a8e:	115e      	asrs	r6, r3, #5
 8008a90:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008a94:	f013 031f 	ands.w	r3, r3, #31
 8008a98:	bf18      	it	ne
 8008a9a:	3604      	addne	r6, #4
 8008a9c:	1f37      	subs	r7, r6, #4
 8008a9e:	4690      	mov	r8, r2
 8008aa0:	46b9      	mov	r9, r7
 8008aa2:	463c      	mov	r4, r7
 8008aa4:	46ab      	mov	fp, r5
 8008aa6:	b087      	sub	sp, #28
 8008aa8:	6801      	ldr	r1, [r0, #0]
 8008aaa:	9301      	str	r3, [sp, #4]
 8008aac:	f846 5c04 	str.w	r5, [r6, #-4]
 8008ab0:	9502      	str	r5, [sp, #8]
 8008ab2:	784a      	ldrb	r2, [r1, #1]
 8008ab4:	1c4b      	adds	r3, r1, #1
 8008ab6:	9303      	str	r3, [sp, #12]
 8008ab8:	b342      	cbz	r2, 8008b0c <__hexnan+0x88>
 8008aba:	4610      	mov	r0, r2
 8008abc:	9105      	str	r1, [sp, #20]
 8008abe:	9204      	str	r2, [sp, #16]
 8008ac0:	f7ff fd95 	bl	80085ee <__hexdig_fun>
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	d151      	bne.n	8008b6c <__hexnan+0xe8>
 8008ac8:	9a04      	ldr	r2, [sp, #16]
 8008aca:	9905      	ldr	r1, [sp, #20]
 8008acc:	2a20      	cmp	r2, #32
 8008ace:	d818      	bhi.n	8008b02 <__hexnan+0x7e>
 8008ad0:	9b02      	ldr	r3, [sp, #8]
 8008ad2:	459b      	cmp	fp, r3
 8008ad4:	dd13      	ble.n	8008afe <__hexnan+0x7a>
 8008ad6:	454c      	cmp	r4, r9
 8008ad8:	d206      	bcs.n	8008ae8 <__hexnan+0x64>
 8008ada:	2d07      	cmp	r5, #7
 8008adc:	dc04      	bgt.n	8008ae8 <__hexnan+0x64>
 8008ade:	462a      	mov	r2, r5
 8008ae0:	4649      	mov	r1, r9
 8008ae2:	4620      	mov	r0, r4
 8008ae4:	f7ff ffa8 	bl	8008a38 <L_shift>
 8008ae8:	4544      	cmp	r4, r8
 8008aea:	d952      	bls.n	8008b92 <__hexnan+0x10e>
 8008aec:	2300      	movs	r3, #0
 8008aee:	f1a4 0904 	sub.w	r9, r4, #4
 8008af2:	f844 3c04 	str.w	r3, [r4, #-4]
 8008af6:	461d      	mov	r5, r3
 8008af8:	464c      	mov	r4, r9
 8008afa:	f8cd b008 	str.w	fp, [sp, #8]
 8008afe:	9903      	ldr	r1, [sp, #12]
 8008b00:	e7d7      	b.n	8008ab2 <__hexnan+0x2e>
 8008b02:	2a29      	cmp	r2, #41	@ 0x29
 8008b04:	d157      	bne.n	8008bb6 <__hexnan+0x132>
 8008b06:	3102      	adds	r1, #2
 8008b08:	f8ca 1000 	str.w	r1, [sl]
 8008b0c:	f1bb 0f00 	cmp.w	fp, #0
 8008b10:	d051      	beq.n	8008bb6 <__hexnan+0x132>
 8008b12:	454c      	cmp	r4, r9
 8008b14:	d206      	bcs.n	8008b24 <__hexnan+0xa0>
 8008b16:	2d07      	cmp	r5, #7
 8008b18:	dc04      	bgt.n	8008b24 <__hexnan+0xa0>
 8008b1a:	462a      	mov	r2, r5
 8008b1c:	4649      	mov	r1, r9
 8008b1e:	4620      	mov	r0, r4
 8008b20:	f7ff ff8a 	bl	8008a38 <L_shift>
 8008b24:	4544      	cmp	r4, r8
 8008b26:	d936      	bls.n	8008b96 <__hexnan+0x112>
 8008b28:	4623      	mov	r3, r4
 8008b2a:	f1a8 0204 	sub.w	r2, r8, #4
 8008b2e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008b32:	429f      	cmp	r7, r3
 8008b34:	f842 1f04 	str.w	r1, [r2, #4]!
 8008b38:	d2f9      	bcs.n	8008b2e <__hexnan+0xaa>
 8008b3a:	1b3b      	subs	r3, r7, r4
 8008b3c:	f023 0303 	bic.w	r3, r3, #3
 8008b40:	3304      	adds	r3, #4
 8008b42:	3401      	adds	r4, #1
 8008b44:	3e03      	subs	r6, #3
 8008b46:	42b4      	cmp	r4, r6
 8008b48:	bf88      	it	hi
 8008b4a:	2304      	movhi	r3, #4
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	4443      	add	r3, r8
 8008b50:	f843 2b04 	str.w	r2, [r3], #4
 8008b54:	429f      	cmp	r7, r3
 8008b56:	d2fb      	bcs.n	8008b50 <__hexnan+0xcc>
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	b91b      	cbnz	r3, 8008b64 <__hexnan+0xe0>
 8008b5c:	4547      	cmp	r7, r8
 8008b5e:	d128      	bne.n	8008bb2 <__hexnan+0x12e>
 8008b60:	2301      	movs	r3, #1
 8008b62:	603b      	str	r3, [r7, #0]
 8008b64:	2005      	movs	r0, #5
 8008b66:	b007      	add	sp, #28
 8008b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b6c:	3501      	adds	r5, #1
 8008b6e:	2d08      	cmp	r5, #8
 8008b70:	f10b 0b01 	add.w	fp, fp, #1
 8008b74:	dd06      	ble.n	8008b84 <__hexnan+0x100>
 8008b76:	4544      	cmp	r4, r8
 8008b78:	d9c1      	bls.n	8008afe <__hexnan+0x7a>
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	2501      	movs	r5, #1
 8008b7e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b82:	3c04      	subs	r4, #4
 8008b84:	6822      	ldr	r2, [r4, #0]
 8008b86:	f000 000f 	and.w	r0, r0, #15
 8008b8a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008b8e:	6020      	str	r0, [r4, #0]
 8008b90:	e7b5      	b.n	8008afe <__hexnan+0x7a>
 8008b92:	2508      	movs	r5, #8
 8008b94:	e7b3      	b.n	8008afe <__hexnan+0x7a>
 8008b96:	9b01      	ldr	r3, [sp, #4]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d0dd      	beq.n	8008b58 <__hexnan+0xd4>
 8008b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8008ba0:	f1c3 0320 	rsb	r3, r3, #32
 8008ba4:	40da      	lsrs	r2, r3
 8008ba6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008baa:	4013      	ands	r3, r2
 8008bac:	f846 3c04 	str.w	r3, [r6, #-4]
 8008bb0:	e7d2      	b.n	8008b58 <__hexnan+0xd4>
 8008bb2:	3f04      	subs	r7, #4
 8008bb4:	e7d0      	b.n	8008b58 <__hexnan+0xd4>
 8008bb6:	2004      	movs	r0, #4
 8008bb8:	e7d5      	b.n	8008b66 <__hexnan+0xe2>

08008bba <__ascii_mbtowc>:
 8008bba:	b082      	sub	sp, #8
 8008bbc:	b901      	cbnz	r1, 8008bc0 <__ascii_mbtowc+0x6>
 8008bbe:	a901      	add	r1, sp, #4
 8008bc0:	b142      	cbz	r2, 8008bd4 <__ascii_mbtowc+0x1a>
 8008bc2:	b14b      	cbz	r3, 8008bd8 <__ascii_mbtowc+0x1e>
 8008bc4:	7813      	ldrb	r3, [r2, #0]
 8008bc6:	600b      	str	r3, [r1, #0]
 8008bc8:	7812      	ldrb	r2, [r2, #0]
 8008bca:	1e10      	subs	r0, r2, #0
 8008bcc:	bf18      	it	ne
 8008bce:	2001      	movne	r0, #1
 8008bd0:	b002      	add	sp, #8
 8008bd2:	4770      	bx	lr
 8008bd4:	4610      	mov	r0, r2
 8008bd6:	e7fb      	b.n	8008bd0 <__ascii_mbtowc+0x16>
 8008bd8:	f06f 0001 	mvn.w	r0, #1
 8008bdc:	e7f8      	b.n	8008bd0 <__ascii_mbtowc+0x16>

08008bde <_realloc_r>:
 8008bde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008be2:	4680      	mov	r8, r0
 8008be4:	4615      	mov	r5, r2
 8008be6:	460c      	mov	r4, r1
 8008be8:	b921      	cbnz	r1, 8008bf4 <_realloc_r+0x16>
 8008bea:	4611      	mov	r1, r2
 8008bec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bf0:	f7fd be78 	b.w	80068e4 <_malloc_r>
 8008bf4:	b92a      	cbnz	r2, 8008c02 <_realloc_r+0x24>
 8008bf6:	f7fd fe03 	bl	8006800 <_free_r>
 8008bfa:	2400      	movs	r4, #0
 8008bfc:	4620      	mov	r0, r4
 8008bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c02:	f000 f840 	bl	8008c86 <_malloc_usable_size_r>
 8008c06:	4285      	cmp	r5, r0
 8008c08:	4606      	mov	r6, r0
 8008c0a:	d802      	bhi.n	8008c12 <_realloc_r+0x34>
 8008c0c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008c10:	d8f4      	bhi.n	8008bfc <_realloc_r+0x1e>
 8008c12:	4629      	mov	r1, r5
 8008c14:	4640      	mov	r0, r8
 8008c16:	f7fd fe65 	bl	80068e4 <_malloc_r>
 8008c1a:	4607      	mov	r7, r0
 8008c1c:	2800      	cmp	r0, #0
 8008c1e:	d0ec      	beq.n	8008bfa <_realloc_r+0x1c>
 8008c20:	42b5      	cmp	r5, r6
 8008c22:	462a      	mov	r2, r5
 8008c24:	4621      	mov	r1, r4
 8008c26:	bf28      	it	cs
 8008c28:	4632      	movcs	r2, r6
 8008c2a:	f7ff fc47 	bl	80084bc <memcpy>
 8008c2e:	4621      	mov	r1, r4
 8008c30:	4640      	mov	r0, r8
 8008c32:	f7fd fde5 	bl	8006800 <_free_r>
 8008c36:	463c      	mov	r4, r7
 8008c38:	e7e0      	b.n	8008bfc <_realloc_r+0x1e>

08008c3a <__ascii_wctomb>:
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	4608      	mov	r0, r1
 8008c3e:	b141      	cbz	r1, 8008c52 <__ascii_wctomb+0x18>
 8008c40:	2aff      	cmp	r2, #255	@ 0xff
 8008c42:	d904      	bls.n	8008c4e <__ascii_wctomb+0x14>
 8008c44:	228a      	movs	r2, #138	@ 0x8a
 8008c46:	f04f 30ff 	mov.w	r0, #4294967295
 8008c4a:	601a      	str	r2, [r3, #0]
 8008c4c:	4770      	bx	lr
 8008c4e:	2001      	movs	r0, #1
 8008c50:	700a      	strb	r2, [r1, #0]
 8008c52:	4770      	bx	lr

08008c54 <fiprintf>:
 8008c54:	b40e      	push	{r1, r2, r3}
 8008c56:	b503      	push	{r0, r1, lr}
 8008c58:	4601      	mov	r1, r0
 8008c5a:	ab03      	add	r3, sp, #12
 8008c5c:	4805      	ldr	r0, [pc, #20]	@ (8008c74 <fiprintf+0x20>)
 8008c5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c62:	6800      	ldr	r0, [r0, #0]
 8008c64:	9301      	str	r3, [sp, #4]
 8008c66:	f000 f83d 	bl	8008ce4 <_vfiprintf_r>
 8008c6a:	b002      	add	sp, #8
 8008c6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c70:	b003      	add	sp, #12
 8008c72:	4770      	bx	lr
 8008c74:	20000018 	.word	0x20000018

08008c78 <abort>:
 8008c78:	2006      	movs	r0, #6
 8008c7a:	b508      	push	{r3, lr}
 8008c7c:	f000 fa06 	bl	800908c <raise>
 8008c80:	2001      	movs	r0, #1
 8008c82:	f7f8 fcc0 	bl	8001606 <_exit>

08008c86 <_malloc_usable_size_r>:
 8008c86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c8a:	1f18      	subs	r0, r3, #4
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	bfbc      	itt	lt
 8008c90:	580b      	ldrlt	r3, [r1, r0]
 8008c92:	18c0      	addlt	r0, r0, r3
 8008c94:	4770      	bx	lr

08008c96 <__sfputc_r>:
 8008c96:	6893      	ldr	r3, [r2, #8]
 8008c98:	b410      	push	{r4}
 8008c9a:	3b01      	subs	r3, #1
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	6093      	str	r3, [r2, #8]
 8008ca0:	da07      	bge.n	8008cb2 <__sfputc_r+0x1c>
 8008ca2:	6994      	ldr	r4, [r2, #24]
 8008ca4:	42a3      	cmp	r3, r4
 8008ca6:	db01      	blt.n	8008cac <__sfputc_r+0x16>
 8008ca8:	290a      	cmp	r1, #10
 8008caa:	d102      	bne.n	8008cb2 <__sfputc_r+0x1c>
 8008cac:	bc10      	pop	{r4}
 8008cae:	f000 b931 	b.w	8008f14 <__swbuf_r>
 8008cb2:	6813      	ldr	r3, [r2, #0]
 8008cb4:	1c58      	adds	r0, r3, #1
 8008cb6:	6010      	str	r0, [r2, #0]
 8008cb8:	7019      	strb	r1, [r3, #0]
 8008cba:	4608      	mov	r0, r1
 8008cbc:	bc10      	pop	{r4}
 8008cbe:	4770      	bx	lr

08008cc0 <__sfputs_r>:
 8008cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cc2:	4606      	mov	r6, r0
 8008cc4:	460f      	mov	r7, r1
 8008cc6:	4614      	mov	r4, r2
 8008cc8:	18d5      	adds	r5, r2, r3
 8008cca:	42ac      	cmp	r4, r5
 8008ccc:	d101      	bne.n	8008cd2 <__sfputs_r+0x12>
 8008cce:	2000      	movs	r0, #0
 8008cd0:	e007      	b.n	8008ce2 <__sfputs_r+0x22>
 8008cd2:	463a      	mov	r2, r7
 8008cd4:	4630      	mov	r0, r6
 8008cd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cda:	f7ff ffdc 	bl	8008c96 <__sfputc_r>
 8008cde:	1c43      	adds	r3, r0, #1
 8008ce0:	d1f3      	bne.n	8008cca <__sfputs_r+0xa>
 8008ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ce4 <_vfiprintf_r>:
 8008ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ce8:	460d      	mov	r5, r1
 8008cea:	4614      	mov	r4, r2
 8008cec:	4698      	mov	r8, r3
 8008cee:	4606      	mov	r6, r0
 8008cf0:	b09d      	sub	sp, #116	@ 0x74
 8008cf2:	b118      	cbz	r0, 8008cfc <_vfiprintf_r+0x18>
 8008cf4:	6a03      	ldr	r3, [r0, #32]
 8008cf6:	b90b      	cbnz	r3, 8008cfc <_vfiprintf_r+0x18>
 8008cf8:	f7fc fe06 	bl	8005908 <__sinit>
 8008cfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008cfe:	07d9      	lsls	r1, r3, #31
 8008d00:	d405      	bmi.n	8008d0e <_vfiprintf_r+0x2a>
 8008d02:	89ab      	ldrh	r3, [r5, #12]
 8008d04:	059a      	lsls	r2, r3, #22
 8008d06:	d402      	bmi.n	8008d0e <_vfiprintf_r+0x2a>
 8008d08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d0a:	f7fc ff14 	bl	8005b36 <__retarget_lock_acquire_recursive>
 8008d0e:	89ab      	ldrh	r3, [r5, #12]
 8008d10:	071b      	lsls	r3, r3, #28
 8008d12:	d501      	bpl.n	8008d18 <_vfiprintf_r+0x34>
 8008d14:	692b      	ldr	r3, [r5, #16]
 8008d16:	b99b      	cbnz	r3, 8008d40 <_vfiprintf_r+0x5c>
 8008d18:	4629      	mov	r1, r5
 8008d1a:	4630      	mov	r0, r6
 8008d1c:	f000 f938 	bl	8008f90 <__swsetup_r>
 8008d20:	b170      	cbz	r0, 8008d40 <_vfiprintf_r+0x5c>
 8008d22:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d24:	07dc      	lsls	r4, r3, #31
 8008d26:	d504      	bpl.n	8008d32 <_vfiprintf_r+0x4e>
 8008d28:	f04f 30ff 	mov.w	r0, #4294967295
 8008d2c:	b01d      	add	sp, #116	@ 0x74
 8008d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d32:	89ab      	ldrh	r3, [r5, #12]
 8008d34:	0598      	lsls	r0, r3, #22
 8008d36:	d4f7      	bmi.n	8008d28 <_vfiprintf_r+0x44>
 8008d38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d3a:	f7fc fefd 	bl	8005b38 <__retarget_lock_release_recursive>
 8008d3e:	e7f3      	b.n	8008d28 <_vfiprintf_r+0x44>
 8008d40:	2300      	movs	r3, #0
 8008d42:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d44:	2320      	movs	r3, #32
 8008d46:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008d4a:	2330      	movs	r3, #48	@ 0x30
 8008d4c:	f04f 0901 	mov.w	r9, #1
 8008d50:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d54:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008f00 <_vfiprintf_r+0x21c>
 8008d58:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d5c:	4623      	mov	r3, r4
 8008d5e:	469a      	mov	sl, r3
 8008d60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d64:	b10a      	cbz	r2, 8008d6a <_vfiprintf_r+0x86>
 8008d66:	2a25      	cmp	r2, #37	@ 0x25
 8008d68:	d1f9      	bne.n	8008d5e <_vfiprintf_r+0x7a>
 8008d6a:	ebba 0b04 	subs.w	fp, sl, r4
 8008d6e:	d00b      	beq.n	8008d88 <_vfiprintf_r+0xa4>
 8008d70:	465b      	mov	r3, fp
 8008d72:	4622      	mov	r2, r4
 8008d74:	4629      	mov	r1, r5
 8008d76:	4630      	mov	r0, r6
 8008d78:	f7ff ffa2 	bl	8008cc0 <__sfputs_r>
 8008d7c:	3001      	adds	r0, #1
 8008d7e:	f000 80a7 	beq.w	8008ed0 <_vfiprintf_r+0x1ec>
 8008d82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d84:	445a      	add	r2, fp
 8008d86:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d88:	f89a 3000 	ldrb.w	r3, [sl]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	f000 809f 	beq.w	8008ed0 <_vfiprintf_r+0x1ec>
 8008d92:	2300      	movs	r3, #0
 8008d94:	f04f 32ff 	mov.w	r2, #4294967295
 8008d98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d9c:	f10a 0a01 	add.w	sl, sl, #1
 8008da0:	9304      	str	r3, [sp, #16]
 8008da2:	9307      	str	r3, [sp, #28]
 8008da4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008da8:	931a      	str	r3, [sp, #104]	@ 0x68
 8008daa:	4654      	mov	r4, sl
 8008dac:	2205      	movs	r2, #5
 8008dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008db2:	4853      	ldr	r0, [pc, #332]	@ (8008f00 <_vfiprintf_r+0x21c>)
 8008db4:	f7fc fec1 	bl	8005b3a <memchr>
 8008db8:	9a04      	ldr	r2, [sp, #16]
 8008dba:	b9d8      	cbnz	r0, 8008df4 <_vfiprintf_r+0x110>
 8008dbc:	06d1      	lsls	r1, r2, #27
 8008dbe:	bf44      	itt	mi
 8008dc0:	2320      	movmi	r3, #32
 8008dc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dc6:	0713      	lsls	r3, r2, #28
 8008dc8:	bf44      	itt	mi
 8008dca:	232b      	movmi	r3, #43	@ 0x2b
 8008dcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dd0:	f89a 3000 	ldrb.w	r3, [sl]
 8008dd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dd6:	d015      	beq.n	8008e04 <_vfiprintf_r+0x120>
 8008dd8:	4654      	mov	r4, sl
 8008dda:	2000      	movs	r0, #0
 8008ddc:	f04f 0c0a 	mov.w	ip, #10
 8008de0:	9a07      	ldr	r2, [sp, #28]
 8008de2:	4621      	mov	r1, r4
 8008de4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008de8:	3b30      	subs	r3, #48	@ 0x30
 8008dea:	2b09      	cmp	r3, #9
 8008dec:	d94b      	bls.n	8008e86 <_vfiprintf_r+0x1a2>
 8008dee:	b1b0      	cbz	r0, 8008e1e <_vfiprintf_r+0x13a>
 8008df0:	9207      	str	r2, [sp, #28]
 8008df2:	e014      	b.n	8008e1e <_vfiprintf_r+0x13a>
 8008df4:	eba0 0308 	sub.w	r3, r0, r8
 8008df8:	fa09 f303 	lsl.w	r3, r9, r3
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	46a2      	mov	sl, r4
 8008e00:	9304      	str	r3, [sp, #16]
 8008e02:	e7d2      	b.n	8008daa <_vfiprintf_r+0xc6>
 8008e04:	9b03      	ldr	r3, [sp, #12]
 8008e06:	1d19      	adds	r1, r3, #4
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	9103      	str	r1, [sp, #12]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	bfbb      	ittet	lt
 8008e10:	425b      	neglt	r3, r3
 8008e12:	f042 0202 	orrlt.w	r2, r2, #2
 8008e16:	9307      	strge	r3, [sp, #28]
 8008e18:	9307      	strlt	r3, [sp, #28]
 8008e1a:	bfb8      	it	lt
 8008e1c:	9204      	strlt	r2, [sp, #16]
 8008e1e:	7823      	ldrb	r3, [r4, #0]
 8008e20:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e22:	d10a      	bne.n	8008e3a <_vfiprintf_r+0x156>
 8008e24:	7863      	ldrb	r3, [r4, #1]
 8008e26:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e28:	d132      	bne.n	8008e90 <_vfiprintf_r+0x1ac>
 8008e2a:	9b03      	ldr	r3, [sp, #12]
 8008e2c:	3402      	adds	r4, #2
 8008e2e:	1d1a      	adds	r2, r3, #4
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	9203      	str	r2, [sp, #12]
 8008e34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008e38:	9305      	str	r3, [sp, #20]
 8008e3a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008f04 <_vfiprintf_r+0x220>
 8008e3e:	2203      	movs	r2, #3
 8008e40:	4650      	mov	r0, sl
 8008e42:	7821      	ldrb	r1, [r4, #0]
 8008e44:	f7fc fe79 	bl	8005b3a <memchr>
 8008e48:	b138      	cbz	r0, 8008e5a <_vfiprintf_r+0x176>
 8008e4a:	2240      	movs	r2, #64	@ 0x40
 8008e4c:	9b04      	ldr	r3, [sp, #16]
 8008e4e:	eba0 000a 	sub.w	r0, r0, sl
 8008e52:	4082      	lsls	r2, r0
 8008e54:	4313      	orrs	r3, r2
 8008e56:	3401      	adds	r4, #1
 8008e58:	9304      	str	r3, [sp, #16]
 8008e5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e5e:	2206      	movs	r2, #6
 8008e60:	4829      	ldr	r0, [pc, #164]	@ (8008f08 <_vfiprintf_r+0x224>)
 8008e62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e66:	f7fc fe68 	bl	8005b3a <memchr>
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	d03f      	beq.n	8008eee <_vfiprintf_r+0x20a>
 8008e6e:	4b27      	ldr	r3, [pc, #156]	@ (8008f0c <_vfiprintf_r+0x228>)
 8008e70:	bb1b      	cbnz	r3, 8008eba <_vfiprintf_r+0x1d6>
 8008e72:	9b03      	ldr	r3, [sp, #12]
 8008e74:	3307      	adds	r3, #7
 8008e76:	f023 0307 	bic.w	r3, r3, #7
 8008e7a:	3308      	adds	r3, #8
 8008e7c:	9303      	str	r3, [sp, #12]
 8008e7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e80:	443b      	add	r3, r7
 8008e82:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e84:	e76a      	b.n	8008d5c <_vfiprintf_r+0x78>
 8008e86:	460c      	mov	r4, r1
 8008e88:	2001      	movs	r0, #1
 8008e8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e8e:	e7a8      	b.n	8008de2 <_vfiprintf_r+0xfe>
 8008e90:	2300      	movs	r3, #0
 8008e92:	f04f 0c0a 	mov.w	ip, #10
 8008e96:	4619      	mov	r1, r3
 8008e98:	3401      	adds	r4, #1
 8008e9a:	9305      	str	r3, [sp, #20]
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ea2:	3a30      	subs	r2, #48	@ 0x30
 8008ea4:	2a09      	cmp	r2, #9
 8008ea6:	d903      	bls.n	8008eb0 <_vfiprintf_r+0x1cc>
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d0c6      	beq.n	8008e3a <_vfiprintf_r+0x156>
 8008eac:	9105      	str	r1, [sp, #20]
 8008eae:	e7c4      	b.n	8008e3a <_vfiprintf_r+0x156>
 8008eb0:	4604      	mov	r4, r0
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008eb8:	e7f0      	b.n	8008e9c <_vfiprintf_r+0x1b8>
 8008eba:	ab03      	add	r3, sp, #12
 8008ebc:	9300      	str	r3, [sp, #0]
 8008ebe:	462a      	mov	r2, r5
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	4b13      	ldr	r3, [pc, #76]	@ (8008f10 <_vfiprintf_r+0x22c>)
 8008ec4:	a904      	add	r1, sp, #16
 8008ec6:	f7fb fec5 	bl	8004c54 <_printf_float>
 8008eca:	4607      	mov	r7, r0
 8008ecc:	1c78      	adds	r0, r7, #1
 8008ece:	d1d6      	bne.n	8008e7e <_vfiprintf_r+0x19a>
 8008ed0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ed2:	07d9      	lsls	r1, r3, #31
 8008ed4:	d405      	bmi.n	8008ee2 <_vfiprintf_r+0x1fe>
 8008ed6:	89ab      	ldrh	r3, [r5, #12]
 8008ed8:	059a      	lsls	r2, r3, #22
 8008eda:	d402      	bmi.n	8008ee2 <_vfiprintf_r+0x1fe>
 8008edc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ede:	f7fc fe2b 	bl	8005b38 <__retarget_lock_release_recursive>
 8008ee2:	89ab      	ldrh	r3, [r5, #12]
 8008ee4:	065b      	lsls	r3, r3, #25
 8008ee6:	f53f af1f 	bmi.w	8008d28 <_vfiprintf_r+0x44>
 8008eea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008eec:	e71e      	b.n	8008d2c <_vfiprintf_r+0x48>
 8008eee:	ab03      	add	r3, sp, #12
 8008ef0:	9300      	str	r3, [sp, #0]
 8008ef2:	462a      	mov	r2, r5
 8008ef4:	4630      	mov	r0, r6
 8008ef6:	4b06      	ldr	r3, [pc, #24]	@ (8008f10 <_vfiprintf_r+0x22c>)
 8008ef8:	a904      	add	r1, sp, #16
 8008efa:	f7fc f949 	bl	8005190 <_printf_i>
 8008efe:	e7e4      	b.n	8008eca <_vfiprintf_r+0x1e6>
 8008f00:	08009629 	.word	0x08009629
 8008f04:	0800962f 	.word	0x0800962f
 8008f08:	08009633 	.word	0x08009633
 8008f0c:	08004c55 	.word	0x08004c55
 8008f10:	08008cc1 	.word	0x08008cc1

08008f14 <__swbuf_r>:
 8008f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f16:	460e      	mov	r6, r1
 8008f18:	4614      	mov	r4, r2
 8008f1a:	4605      	mov	r5, r0
 8008f1c:	b118      	cbz	r0, 8008f26 <__swbuf_r+0x12>
 8008f1e:	6a03      	ldr	r3, [r0, #32]
 8008f20:	b90b      	cbnz	r3, 8008f26 <__swbuf_r+0x12>
 8008f22:	f7fc fcf1 	bl	8005908 <__sinit>
 8008f26:	69a3      	ldr	r3, [r4, #24]
 8008f28:	60a3      	str	r3, [r4, #8]
 8008f2a:	89a3      	ldrh	r3, [r4, #12]
 8008f2c:	071a      	lsls	r2, r3, #28
 8008f2e:	d501      	bpl.n	8008f34 <__swbuf_r+0x20>
 8008f30:	6923      	ldr	r3, [r4, #16]
 8008f32:	b943      	cbnz	r3, 8008f46 <__swbuf_r+0x32>
 8008f34:	4621      	mov	r1, r4
 8008f36:	4628      	mov	r0, r5
 8008f38:	f000 f82a 	bl	8008f90 <__swsetup_r>
 8008f3c:	b118      	cbz	r0, 8008f46 <__swbuf_r+0x32>
 8008f3e:	f04f 37ff 	mov.w	r7, #4294967295
 8008f42:	4638      	mov	r0, r7
 8008f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f46:	6823      	ldr	r3, [r4, #0]
 8008f48:	6922      	ldr	r2, [r4, #16]
 8008f4a:	b2f6      	uxtb	r6, r6
 8008f4c:	1a98      	subs	r0, r3, r2
 8008f4e:	6963      	ldr	r3, [r4, #20]
 8008f50:	4637      	mov	r7, r6
 8008f52:	4283      	cmp	r3, r0
 8008f54:	dc05      	bgt.n	8008f62 <__swbuf_r+0x4e>
 8008f56:	4621      	mov	r1, r4
 8008f58:	4628      	mov	r0, r5
 8008f5a:	f7ff fa4b 	bl	80083f4 <_fflush_r>
 8008f5e:	2800      	cmp	r0, #0
 8008f60:	d1ed      	bne.n	8008f3e <__swbuf_r+0x2a>
 8008f62:	68a3      	ldr	r3, [r4, #8]
 8008f64:	3b01      	subs	r3, #1
 8008f66:	60a3      	str	r3, [r4, #8]
 8008f68:	6823      	ldr	r3, [r4, #0]
 8008f6a:	1c5a      	adds	r2, r3, #1
 8008f6c:	6022      	str	r2, [r4, #0]
 8008f6e:	701e      	strb	r6, [r3, #0]
 8008f70:	6962      	ldr	r2, [r4, #20]
 8008f72:	1c43      	adds	r3, r0, #1
 8008f74:	429a      	cmp	r2, r3
 8008f76:	d004      	beq.n	8008f82 <__swbuf_r+0x6e>
 8008f78:	89a3      	ldrh	r3, [r4, #12]
 8008f7a:	07db      	lsls	r3, r3, #31
 8008f7c:	d5e1      	bpl.n	8008f42 <__swbuf_r+0x2e>
 8008f7e:	2e0a      	cmp	r6, #10
 8008f80:	d1df      	bne.n	8008f42 <__swbuf_r+0x2e>
 8008f82:	4621      	mov	r1, r4
 8008f84:	4628      	mov	r0, r5
 8008f86:	f7ff fa35 	bl	80083f4 <_fflush_r>
 8008f8a:	2800      	cmp	r0, #0
 8008f8c:	d0d9      	beq.n	8008f42 <__swbuf_r+0x2e>
 8008f8e:	e7d6      	b.n	8008f3e <__swbuf_r+0x2a>

08008f90 <__swsetup_r>:
 8008f90:	b538      	push	{r3, r4, r5, lr}
 8008f92:	4b29      	ldr	r3, [pc, #164]	@ (8009038 <__swsetup_r+0xa8>)
 8008f94:	4605      	mov	r5, r0
 8008f96:	6818      	ldr	r0, [r3, #0]
 8008f98:	460c      	mov	r4, r1
 8008f9a:	b118      	cbz	r0, 8008fa4 <__swsetup_r+0x14>
 8008f9c:	6a03      	ldr	r3, [r0, #32]
 8008f9e:	b90b      	cbnz	r3, 8008fa4 <__swsetup_r+0x14>
 8008fa0:	f7fc fcb2 	bl	8005908 <__sinit>
 8008fa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fa8:	0719      	lsls	r1, r3, #28
 8008faa:	d422      	bmi.n	8008ff2 <__swsetup_r+0x62>
 8008fac:	06da      	lsls	r2, r3, #27
 8008fae:	d407      	bmi.n	8008fc0 <__swsetup_r+0x30>
 8008fb0:	2209      	movs	r2, #9
 8008fb2:	602a      	str	r2, [r5, #0]
 8008fb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fbc:	81a3      	strh	r3, [r4, #12]
 8008fbe:	e033      	b.n	8009028 <__swsetup_r+0x98>
 8008fc0:	0758      	lsls	r0, r3, #29
 8008fc2:	d512      	bpl.n	8008fea <__swsetup_r+0x5a>
 8008fc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008fc6:	b141      	cbz	r1, 8008fda <__swsetup_r+0x4a>
 8008fc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008fcc:	4299      	cmp	r1, r3
 8008fce:	d002      	beq.n	8008fd6 <__swsetup_r+0x46>
 8008fd0:	4628      	mov	r0, r5
 8008fd2:	f7fd fc15 	bl	8006800 <_free_r>
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	6363      	str	r3, [r4, #52]	@ 0x34
 8008fda:	89a3      	ldrh	r3, [r4, #12]
 8008fdc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008fe0:	81a3      	strh	r3, [r4, #12]
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	6063      	str	r3, [r4, #4]
 8008fe6:	6923      	ldr	r3, [r4, #16]
 8008fe8:	6023      	str	r3, [r4, #0]
 8008fea:	89a3      	ldrh	r3, [r4, #12]
 8008fec:	f043 0308 	orr.w	r3, r3, #8
 8008ff0:	81a3      	strh	r3, [r4, #12]
 8008ff2:	6923      	ldr	r3, [r4, #16]
 8008ff4:	b94b      	cbnz	r3, 800900a <__swsetup_r+0x7a>
 8008ff6:	89a3      	ldrh	r3, [r4, #12]
 8008ff8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ffc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009000:	d003      	beq.n	800900a <__swsetup_r+0x7a>
 8009002:	4621      	mov	r1, r4
 8009004:	4628      	mov	r0, r5
 8009006:	f000 f882 	bl	800910e <__smakebuf_r>
 800900a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800900e:	f013 0201 	ands.w	r2, r3, #1
 8009012:	d00a      	beq.n	800902a <__swsetup_r+0x9a>
 8009014:	2200      	movs	r2, #0
 8009016:	60a2      	str	r2, [r4, #8]
 8009018:	6962      	ldr	r2, [r4, #20]
 800901a:	4252      	negs	r2, r2
 800901c:	61a2      	str	r2, [r4, #24]
 800901e:	6922      	ldr	r2, [r4, #16]
 8009020:	b942      	cbnz	r2, 8009034 <__swsetup_r+0xa4>
 8009022:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009026:	d1c5      	bne.n	8008fb4 <__swsetup_r+0x24>
 8009028:	bd38      	pop	{r3, r4, r5, pc}
 800902a:	0799      	lsls	r1, r3, #30
 800902c:	bf58      	it	pl
 800902e:	6962      	ldrpl	r2, [r4, #20]
 8009030:	60a2      	str	r2, [r4, #8]
 8009032:	e7f4      	b.n	800901e <__swsetup_r+0x8e>
 8009034:	2000      	movs	r0, #0
 8009036:	e7f7      	b.n	8009028 <__swsetup_r+0x98>
 8009038:	20000018 	.word	0x20000018

0800903c <_raise_r>:
 800903c:	291f      	cmp	r1, #31
 800903e:	b538      	push	{r3, r4, r5, lr}
 8009040:	4605      	mov	r5, r0
 8009042:	460c      	mov	r4, r1
 8009044:	d904      	bls.n	8009050 <_raise_r+0x14>
 8009046:	2316      	movs	r3, #22
 8009048:	6003      	str	r3, [r0, #0]
 800904a:	f04f 30ff 	mov.w	r0, #4294967295
 800904e:	bd38      	pop	{r3, r4, r5, pc}
 8009050:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009052:	b112      	cbz	r2, 800905a <_raise_r+0x1e>
 8009054:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009058:	b94b      	cbnz	r3, 800906e <_raise_r+0x32>
 800905a:	4628      	mov	r0, r5
 800905c:	f000 f830 	bl	80090c0 <_getpid_r>
 8009060:	4622      	mov	r2, r4
 8009062:	4601      	mov	r1, r0
 8009064:	4628      	mov	r0, r5
 8009066:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800906a:	f000 b817 	b.w	800909c <_kill_r>
 800906e:	2b01      	cmp	r3, #1
 8009070:	d00a      	beq.n	8009088 <_raise_r+0x4c>
 8009072:	1c59      	adds	r1, r3, #1
 8009074:	d103      	bne.n	800907e <_raise_r+0x42>
 8009076:	2316      	movs	r3, #22
 8009078:	6003      	str	r3, [r0, #0]
 800907a:	2001      	movs	r0, #1
 800907c:	e7e7      	b.n	800904e <_raise_r+0x12>
 800907e:	2100      	movs	r1, #0
 8009080:	4620      	mov	r0, r4
 8009082:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009086:	4798      	blx	r3
 8009088:	2000      	movs	r0, #0
 800908a:	e7e0      	b.n	800904e <_raise_r+0x12>

0800908c <raise>:
 800908c:	4b02      	ldr	r3, [pc, #8]	@ (8009098 <raise+0xc>)
 800908e:	4601      	mov	r1, r0
 8009090:	6818      	ldr	r0, [r3, #0]
 8009092:	f7ff bfd3 	b.w	800903c <_raise_r>
 8009096:	bf00      	nop
 8009098:	20000018 	.word	0x20000018

0800909c <_kill_r>:
 800909c:	b538      	push	{r3, r4, r5, lr}
 800909e:	2300      	movs	r3, #0
 80090a0:	4d06      	ldr	r5, [pc, #24]	@ (80090bc <_kill_r+0x20>)
 80090a2:	4604      	mov	r4, r0
 80090a4:	4608      	mov	r0, r1
 80090a6:	4611      	mov	r1, r2
 80090a8:	602b      	str	r3, [r5, #0]
 80090aa:	f7f8 fa9c 	bl	80015e6 <_kill>
 80090ae:	1c43      	adds	r3, r0, #1
 80090b0:	d102      	bne.n	80090b8 <_kill_r+0x1c>
 80090b2:	682b      	ldr	r3, [r5, #0]
 80090b4:	b103      	cbz	r3, 80090b8 <_kill_r+0x1c>
 80090b6:	6023      	str	r3, [r4, #0]
 80090b8:	bd38      	pop	{r3, r4, r5, pc}
 80090ba:	bf00      	nop
 80090bc:	20000498 	.word	0x20000498

080090c0 <_getpid_r>:
 80090c0:	f7f8 ba8a 	b.w	80015d8 <_getpid>

080090c4 <__swhatbuf_r>:
 80090c4:	b570      	push	{r4, r5, r6, lr}
 80090c6:	460c      	mov	r4, r1
 80090c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090cc:	4615      	mov	r5, r2
 80090ce:	2900      	cmp	r1, #0
 80090d0:	461e      	mov	r6, r3
 80090d2:	b096      	sub	sp, #88	@ 0x58
 80090d4:	da0c      	bge.n	80090f0 <__swhatbuf_r+0x2c>
 80090d6:	89a3      	ldrh	r3, [r4, #12]
 80090d8:	2100      	movs	r1, #0
 80090da:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80090de:	bf14      	ite	ne
 80090e0:	2340      	movne	r3, #64	@ 0x40
 80090e2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80090e6:	2000      	movs	r0, #0
 80090e8:	6031      	str	r1, [r6, #0]
 80090ea:	602b      	str	r3, [r5, #0]
 80090ec:	b016      	add	sp, #88	@ 0x58
 80090ee:	bd70      	pop	{r4, r5, r6, pc}
 80090f0:	466a      	mov	r2, sp
 80090f2:	f000 f849 	bl	8009188 <_fstat_r>
 80090f6:	2800      	cmp	r0, #0
 80090f8:	dbed      	blt.n	80090d6 <__swhatbuf_r+0x12>
 80090fa:	9901      	ldr	r1, [sp, #4]
 80090fc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009100:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009104:	4259      	negs	r1, r3
 8009106:	4159      	adcs	r1, r3
 8009108:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800910c:	e7eb      	b.n	80090e6 <__swhatbuf_r+0x22>

0800910e <__smakebuf_r>:
 800910e:	898b      	ldrh	r3, [r1, #12]
 8009110:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009112:	079d      	lsls	r5, r3, #30
 8009114:	4606      	mov	r6, r0
 8009116:	460c      	mov	r4, r1
 8009118:	d507      	bpl.n	800912a <__smakebuf_r+0x1c>
 800911a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800911e:	6023      	str	r3, [r4, #0]
 8009120:	6123      	str	r3, [r4, #16]
 8009122:	2301      	movs	r3, #1
 8009124:	6163      	str	r3, [r4, #20]
 8009126:	b003      	add	sp, #12
 8009128:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800912a:	466a      	mov	r2, sp
 800912c:	ab01      	add	r3, sp, #4
 800912e:	f7ff ffc9 	bl	80090c4 <__swhatbuf_r>
 8009132:	9f00      	ldr	r7, [sp, #0]
 8009134:	4605      	mov	r5, r0
 8009136:	4639      	mov	r1, r7
 8009138:	4630      	mov	r0, r6
 800913a:	f7fd fbd3 	bl	80068e4 <_malloc_r>
 800913e:	b948      	cbnz	r0, 8009154 <__smakebuf_r+0x46>
 8009140:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009144:	059a      	lsls	r2, r3, #22
 8009146:	d4ee      	bmi.n	8009126 <__smakebuf_r+0x18>
 8009148:	f023 0303 	bic.w	r3, r3, #3
 800914c:	f043 0302 	orr.w	r3, r3, #2
 8009150:	81a3      	strh	r3, [r4, #12]
 8009152:	e7e2      	b.n	800911a <__smakebuf_r+0xc>
 8009154:	89a3      	ldrh	r3, [r4, #12]
 8009156:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800915a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800915e:	81a3      	strh	r3, [r4, #12]
 8009160:	9b01      	ldr	r3, [sp, #4]
 8009162:	6020      	str	r0, [r4, #0]
 8009164:	b15b      	cbz	r3, 800917e <__smakebuf_r+0x70>
 8009166:	4630      	mov	r0, r6
 8009168:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800916c:	f000 f81e 	bl	80091ac <_isatty_r>
 8009170:	b128      	cbz	r0, 800917e <__smakebuf_r+0x70>
 8009172:	89a3      	ldrh	r3, [r4, #12]
 8009174:	f023 0303 	bic.w	r3, r3, #3
 8009178:	f043 0301 	orr.w	r3, r3, #1
 800917c:	81a3      	strh	r3, [r4, #12]
 800917e:	89a3      	ldrh	r3, [r4, #12]
 8009180:	431d      	orrs	r5, r3
 8009182:	81a5      	strh	r5, [r4, #12]
 8009184:	e7cf      	b.n	8009126 <__smakebuf_r+0x18>
	...

08009188 <_fstat_r>:
 8009188:	b538      	push	{r3, r4, r5, lr}
 800918a:	2300      	movs	r3, #0
 800918c:	4d06      	ldr	r5, [pc, #24]	@ (80091a8 <_fstat_r+0x20>)
 800918e:	4604      	mov	r4, r0
 8009190:	4608      	mov	r0, r1
 8009192:	4611      	mov	r1, r2
 8009194:	602b      	str	r3, [r5, #0]
 8009196:	f7f8 fa85 	bl	80016a4 <_fstat>
 800919a:	1c43      	adds	r3, r0, #1
 800919c:	d102      	bne.n	80091a4 <_fstat_r+0x1c>
 800919e:	682b      	ldr	r3, [r5, #0]
 80091a0:	b103      	cbz	r3, 80091a4 <_fstat_r+0x1c>
 80091a2:	6023      	str	r3, [r4, #0]
 80091a4:	bd38      	pop	{r3, r4, r5, pc}
 80091a6:	bf00      	nop
 80091a8:	20000498 	.word	0x20000498

080091ac <_isatty_r>:
 80091ac:	b538      	push	{r3, r4, r5, lr}
 80091ae:	2300      	movs	r3, #0
 80091b0:	4d05      	ldr	r5, [pc, #20]	@ (80091c8 <_isatty_r+0x1c>)
 80091b2:	4604      	mov	r4, r0
 80091b4:	4608      	mov	r0, r1
 80091b6:	602b      	str	r3, [r5, #0]
 80091b8:	f7f8 fa83 	bl	80016c2 <_isatty>
 80091bc:	1c43      	adds	r3, r0, #1
 80091be:	d102      	bne.n	80091c6 <_isatty_r+0x1a>
 80091c0:	682b      	ldr	r3, [r5, #0]
 80091c2:	b103      	cbz	r3, 80091c6 <_isatty_r+0x1a>
 80091c4:	6023      	str	r3, [r4, #0]
 80091c6:	bd38      	pop	{r3, r4, r5, pc}
 80091c8:	20000498 	.word	0x20000498

080091cc <trunc>:
 80091cc:	e92d 4878 	stmdb	sp!, {r3, r4, r5, r6, fp, lr}
 80091d0:	f3c1 550a 	ubfx	r5, r1, #20, #11
 80091d4:	f2a5 34ff 	subw	r4, r5, #1023	@ 0x3ff
 80091d8:	2c13      	cmp	r4, #19
 80091da:	4683      	mov	fp, r0
 80091dc:	468c      	mov	ip, r1
 80091de:	dc13      	bgt.n	8009208 <trunc+0x3c>
 80091e0:	2c00      	cmp	r4, #0
 80091e2:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80091e6:	da06      	bge.n	80091f6 <trunc+0x2a>
 80091e8:	2200      	movs	r2, #0
 80091ea:	46ac      	mov	ip, r5
 80091ec:	4693      	mov	fp, r2
 80091ee:	4658      	mov	r0, fp
 80091f0:	4661      	mov	r1, ip
 80091f2:	e8bd 8878 	ldmia.w	sp!, {r3, r4, r5, r6, fp, pc}
 80091f6:	2000      	movs	r0, #0
 80091f8:	4b0c      	ldr	r3, [pc, #48]	@ (800922c <trunc+0x60>)
 80091fa:	4123      	asrs	r3, r4
 80091fc:	400b      	ands	r3, r1
 80091fe:	ea43 0105 	orr.w	r1, r3, r5
 8009202:	4683      	mov	fp, r0
 8009204:	468c      	mov	ip, r1
 8009206:	e7f2      	b.n	80091ee <trunc+0x22>
 8009208:	2c33      	cmp	r4, #51	@ 0x33
 800920a:	dd07      	ble.n	800921c <trunc+0x50>
 800920c:	f5b4 6f80 	cmp.w	r4, #1024	@ 0x400
 8009210:	d1ed      	bne.n	80091ee <trunc+0x22>
 8009212:	4602      	mov	r2, r0
 8009214:	460b      	mov	r3, r1
 8009216:	f7f6 ffa9 	bl	800016c <__adddf3>
 800921a:	e7f2      	b.n	8009202 <trunc+0x36>
 800921c:	f04f 33ff 	mov.w	r3, #4294967295
 8009220:	f2a5 4513 	subw	r5, r5, #1043	@ 0x413
 8009224:	40eb      	lsrs	r3, r5
 8009226:	ea20 0003 	bic.w	r0, r0, r3
 800922a:	e7ea      	b.n	8009202 <trunc+0x36>
 800922c:	fff00000 	.word	0xfff00000

08009230 <_init>:
 8009230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009232:	bf00      	nop
 8009234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009236:	bc08      	pop	{r3}
 8009238:	469e      	mov	lr, r3
 800923a:	4770      	bx	lr

0800923c <_fini>:
 800923c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800923e:	bf00      	nop
 8009240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009242:	bc08      	pop	{r3}
 8009244:	469e      	mov	lr, r3
 8009246:	4770      	bx	lr
