<h2 id="Ncore3.6DMI:Week#03:1/15/24to1/19/24-Activities:"><strong>Activities:</strong></h2><ol start="1"><li><p><strong>General:</strong></p><ol start="1"><li><p>UVM cleanup: Worked on this fix. But, Cyrille fixed this for the common I/F that DMI was using and checked in before I could. It looks like declaring these variables as wire instead of logic evades the warning for now but the goal is to change all I/F with modports with direction explicitly specified. Will coordinate once the new Jira is opened.</p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13629" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13629?src=confmacro" class="jira-issue-key">CONC-13629</a>
                            </span>
 </p></li></ol></li><li><p>Update from last week: Finally able to model recycle failed and subsequent transactions that would be replayed by bypassing the blocking CCP I/F DV debug. Managed to fix a couple of iterations of regressions and some Xprop and get it verified, pending turn-in once approved.</p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13554" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13554?src=confmacro" class="jira-issue-key">CONC-13554</a>
                            </span>
</p></li></ol></li><li><p>This is due to a condition that wasn’t modelled after the addition of DtwDataCln propagate enable for a victim buffer fix for tenstorrent. Essentially this transaction is being dropped although it shouldn’t be due to the register programing. Added the change, pending turn-in</p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13670" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13670?src=confmacro" class="jira-issue-key">CONC-13670</a>
                            </span>
 </p></li></ol></li><li><p>Was able to resolve this constraint issue and ease the test, synced up with Zied on expectations and he verified that system clear events won’t be consistently triggered in every random seed. Therefore, guarding the check by modeling the expectation of a clear event and only checking for SysReqs if so. Validating, pending turn-in.</p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13636" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13636?src=confmacro" class="jira-issue-key">CONC-13636</a>
                            </span>
 </p></li></ol></li><li><p>Narrowed this issue down to DtrReq based AXI AR/R matching custom logic that exists in the scoreboard, I think this is specific to exclusive and coherent/non-coherent mixed transactions enabled. Working on a fix for this</p><ol start="1"><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13623" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13623?src=confmacro" class="jira-issue-key">CONC-13623</a>
                            </span>
 </p></li></ol></li><li><p>Filed this issue with CCP where a cache-line isn’t found. Sanjeev has debugged it to a CCP DV issue of incorrect security bit assignment </p><ol start="1"><li><p> 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13639" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13639?src=confmacro" class="jira-issue-key">CONC-13639</a>
                            </span>
 </p></li></ol></li></ol></li><li><p><strong>Regression</strong>:</p><ol start="1"><li><p>3.6 Latest:</p><ol start="1"><li><p>Found some seed 0 failures while working on verifying the RTL fix. I’ve filed JIRAs for those.</p></li></ol></li></ol></li></ol>