{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1670775728249 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1670775728251 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1670775730176 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1670775730202 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1670775730202 ""}
{ "Info" "" "" "2022.12.11.19:52:50 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2022.12.11.19:52:50 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1670775770278 ""}
{ "Info" "" "" "2022.12.11.19:52:50 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2022.12.11.19:52:50 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1670775770294 ""}
{ "Info" "soc_system_generation.rpt" "" "2022.12.11.19:53:18 Info: Saving generation log to D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system" {  } {  } 0 0 "2022.12.11.19:53:18 Info: Saving generation log to D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system" 0 0 "Shell" 0 -1 1670775798997 ""}
{ "Info" "" "" "2022.12.11.19:53:18 Info: Starting: Create simulation model" {  } {  } 0 0 "2022.12.11.19:53:18 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1670775798998 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: qsys-generate D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2022.12.11.19:53:19 Info: qsys-generate D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1670775799008 ""}
{ "Info" "soc_system.qsys" "" "2022.12.11.19:53:19 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1670775799064 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Reading input file" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Reading input file" 0 0 "Shell" 0 -1 1670775799504 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding ILC \[interrupt_latency_counter 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding ILC \[interrupt_latency_counter 21.1\]" 0 0 "Shell" 0 -1 1670775799509 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module ILC" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1670775799510 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding button_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding button_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1670775799511 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module button_pio" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1670775799512 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding clk_0 \[clock_source 21.1\]" 0 0 "Shell" 0 -1 1670775799512 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1670775799513 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding dipsw_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding dipsw_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1670775799515 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1670775799516 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1670775799518 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1670775799518 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1670775799520 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1670775799520 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding hps_0 \[altera_hps 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding hps_0 \[altera_hps 21.1\]" 0 0 "Shell" 0 -1 1670775799521 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1670775799524 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1670775799528 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1670775799528 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" 0 0 "Shell" 0 -1 1670775799529 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1670775799530 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding led_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding led_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1670775799531 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1670775799531 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 21.1\]" 0 0 "Shell" 0 -1 1670775799532 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1670775799532 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" 0 0 "Shell" 0 -1 1670775799533 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1670775799533 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Building connections" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Building connections" 0 0 "Shell" 0 -1 1670775799534 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Parameterizing connections" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1670775799536 ""}
{ "Info" "" "" "2022.12.11.19:53:19 Info: Validating" {  } {  } 0 0 "2022.12.11.19:53:19 Info: Validating" 0 0 "Shell" 0 -1 1670775799538 ""}
{ "Info" "" "" "2022.12.11.19:53:29 Info: Done reading input file" {  } {  } 0 0 "2022.12.11.19:53:29 Info: Done reading input file" 0 0 "Shell" 0 -1 1670775809912 ""}
{ "Info" "" "" "2022.12.11.19:53:35 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.12.11.19:53:35 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1670775815320 ""}
{ "Info" "" "" "2022.12.11.19:53:35 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.12.11.19:53:35 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1670775815321 ""}
{ "Info" "" "" "2022.12.11.19:53:35 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.12.11.19:53:35 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1670775815321 ""}
{ "Info" "" "" "2022.12.11.19:53:35 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.12.11.19:53:35 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1670775815321 ""}
{ "Info" "" "" "2022.12.11.19:53:35 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.12.11.19:53:35 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1670775815327 ""}
{ "Info" "" "" "2022.12.11.19:53:35 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2022.12.11.19:53:35 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1670775815328 ""}
{ "Info" "" "" "2022.12.11.19:53:35 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.12.11.19:53:35 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1670775815328 ""}
{ "Info" "" "" "2022.12.11.19:53:37 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2022.12.11.19:53:37 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1670775817446 ""}
{ "Info" "" "" "2022.12.11.19:53:44 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2022.12.11.19:53:44 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1670775824035 ""}
{ "Info" "" "" "2022.12.11.19:53:50 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2022.12.11.19:53:50 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1670775830187 ""}
{ "Info" "" "" "2022.12.11.19:53:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2022.12.11.19:53:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1670775831866 ""}
{ "Info" "" "" "2022.12.11.19:53:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2022.12.11.19:53:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1670775831866 ""}
{ "Info" "" "" "2022.12.11.19:53:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2022.12.11.19:53:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1670775831867 ""}
{ "Info" "" "" "2022.12.11.19:53:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2022.12.11.19:53:51 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1670775831867 ""}
{ "Warning" "" "" "2022.12.11.19:53:52 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2022.12.11.19:53:52 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1670775832988 ""}
{ "Warning" "" "" "2022.12.11.19:53:52 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2022.12.11.19:53:52 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1670775832989 ""}
{ "Warning" "" "" "2022.12.11.19:53:52 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2022.12.11.19:53:52 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1670775832990 ""}
{ "Warning" "" "" "2022.12.11.19:53:52 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2022.12.11.19:53:52 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1670775832990 ""}
{ "Info" "" "" "2022.12.11.19:54:02 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2022.12.11.19:54:02 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1670775842543 ""}
{ "Info" "" "" "2022.12.11.19:54:02 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.12.11.19:54:02 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1670775842563 ""}
{ "Info" "  ]" "" "2022.12.11.19:54:02 Info: button_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0003_button_pio_gen" {  } {  } 0 0 "2022.12.11.19:54:02 Info: button_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0003_button_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1670775842564 ""}
{ "Info" "" "" "2022.12.11.19:54:04 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.12.11.19:54:04 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1670775844006 ""}
{ "Info" "" "" "2022.12.11.19:54:04 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2022.12.11.19:54:04 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1670775844022 ""}
{ "Info" "" "" "2022.12.11.19:54:04 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.12.11.19:54:04 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1670775844034 ""}
{ "Info" "  ]" "" "2022.12.11.19:54:04 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2022.12.11.19:54:04 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0004_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1670775844034 ""}
{ "Info" "" "" "2022.12.11.19:54:04 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.12.11.19:54:04 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1670775844429 ""}
{ "Info" "" "" "2022.12.11.19:54:04 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2022.12.11.19:54:04 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1670775844449 ""}
{ "Info" "" "" "2022.12.11.19:54:05 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2022.12.11.19:54:05 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1670775845553 ""}
{ "Info" "" "" "2022.12.11.19:54:05 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2022.12.11.19:54:05 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1670775845560 ""}
{ "Info" "" "" "2022.12.11.19:54:06 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.12.11.19:54:06 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1670775846278 ""}
{ "Info" "" "" "2022.12.11.19:54:06 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.12.11.19:54:06 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1670775846781 ""}
{ "Info" "" "" "2022.12.11.19:54:09 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2022.12.11.19:54:09 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1670775849850 ""}
{ "Info" "" "" "2022.12.11.19:54:09 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.12.11.19:54:09 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1670775849857 ""}
{ "Info" "  ]" "" "2022.12.11.19:54:09 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2022.12.11.19:54:09 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1670775849858 ""}
{ "Info" "" "" "2022.12.11.19:54:10 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.12.11.19:54:10 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1670775850292 ""}
{ "Info" "" "" "2022.12.11.19:54:10 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2022.12.11.19:54:10 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1670775850319 ""}
{ "Info" "" "" "2022.12.11.19:54:10 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.12.11.19:54:10 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1670775850330 ""}
{ "Info" "  ]" "" "2022.12.11.19:54:10 Info: led_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0006_led_pio_gen" {  } {  } 0 0 "2022.12.11.19:54:10 Info: led_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0006_led_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1670775850331 ""}
{ "Info" "" "" "2022.12.11.19:54:10 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.12.11.19:54:10 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1670775850643 ""}
{ "Info" "" "" "2022.12.11.19:54:10 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2022.12.11.19:54:10 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1670775850662 ""}
{ "Info" "" "" "2022.12.11.19:54:10 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2022.12.11.19:54:10 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1670775850685 ""}
{ "Info" "" "" "2022.12.11.19:54:10 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2022.12.11.19:54:10 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1670775850703 ""}
{ "Info" "" "" "2022.12.11.19:54:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:54:12 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670775852326 ""}
{ "Info" "" "" "2022.12.11.19:54:13 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.12.11.19:54:13 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1670775853590 ""}
{ "Info" "" "" "2022.12.11.19:54:19 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:54:19 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670775859157 ""}
{ "Info" "" "" "2022.12.11.19:54:19 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:54:19 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670775859868 ""}
{ "Info" "" "" "2022.12.11.19:54:20 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:54:20 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670775860784 ""}
{ "Info" "" "" "2022.12.11.19:54:21 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:54:21 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670775861911 ""}
{ "Info" "" "" "2022.12.11.19:54:22 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:54:22 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670775862795 ""}
{ "Info" "" "" "2022.12.11.19:54:23 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:54:23 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670775863897 ""}
{ "Info" "" "" "2022.12.11.19:54:30 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2022.12.11.19:54:30 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1670775870719 ""}
{ "Info" "" "" "2022.12.11.19:54:33 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2022.12.11.19:54:33 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1670775873402 ""}
{ "Info" "" "" "2022.12.11.19:54:36 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:54:36 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670775876931 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1670775878304 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1670775878338 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1670775878348 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1670775878356 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1670775878410 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1670775878567 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1670775878604 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1670775878628 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1670775878647 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1670775878676 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1670775878689 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1670775878709 ""}
{ "Info" "" "" "2022.12.11.19:54:38 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2022.12.11.19:54:38 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1670775878720 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1670775923711 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1670775923711 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." 0 0 "Shell" 0 -1 1670775923712 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Please install WSL and try again." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Please install WSL and try again." 0 0 "Shell" 0 -1 1670775923712 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1670775923713 ""}
{ "Error" "hps_AC_ROM.hex" "" "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/asale/AppData/Local/Temp/alt9337_3639084192751441459.dir/0006_s0_gen" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/asale/AppData/Local/Temp/alt9337_3639084192751441459.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1670775923713 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1670775923714 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1670775923715 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:40 Info:" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:40 Info:" 0 0 "Shell" 0 -1 1670775923715 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1670775923715 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces:" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1670775923716 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1670775923716 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces:" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1670775923716 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1670775923717 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces:" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1670775923717 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1670775923717 ""}
{ "Warning" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:47 Warning: Ignored parameter assignment device=5CSEBA6U23I7" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:47 Warning: Ignored parameter assignment device=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1670775923718 ""}
{ "Warning" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:47 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:47 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1670775923718 ""}
{ "Warning" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1670775923718 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" 0 0 "Shell" 0 -1 1670775923718 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1670775923719 ""}
{ "Error" "22 $" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.pll_ref_clk:            \$Date: 2020/06" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.pll_ref_clk:            \$Date: 2020/06" 0 0 "Shell" 0 -1 1670775923719 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" 0 0 "Shell" 0 -1 1670775923719 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.global_reset:            \$Revision: #1 \$" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.global_reset:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1670775923719 ""}
{ "Error" "22 $" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.global_reset:            \$Date: 2020/06" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.global_reset:            \$Date: 2020/06" 0 0 "Shell" 0 -1 1670775923720 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.global_reset: Reset is negatively asserted." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram.global_reset: Reset is negatively asserted." 0 0 "Shell" 0 -1 1670775923720 ""}
{ "Warning" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1670775923720 ""}
{ "Warning" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1670775923721 ""}
{ "Warning" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1670775923721 ""}
{ "Warning" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1670775923722 ""}
{ "Warning" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1670775923722 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:54:57 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1670775923723 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:03 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:03 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1670775923724 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:06 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:06 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" 0 0 "Shell" 0 -1 1670775923724 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:06 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:06 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" 0 0 "Shell" 0 -1 1670775923725 ""}
{ "Error" "verbosity_pkg.sv" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:06 Info: Reusing file C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0021_fpga_interfaces_gen/submodules" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:06 Info: Reusing file C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0021_fpga_interfaces_gen/submodules" 0 0 "Shell" 0 -1 1670775923725 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:07 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:07 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1670775923725 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:07 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:07 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1670775923726 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:08 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:08 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1670775923726 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:16 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:16 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1670775923726 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1670775923727 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1670775923727 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." 0 0 "Shell" 0 -1 1670775923728 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: Please install WSL and try again." {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: Please install WSL and try again." 0 0 "Shell" 0 -1 1670775923728 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: child process exited abnormally" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1670775923728 ""}
{ "Error" "hps_AC_ROM.hex" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: add_fileset_file: No such file C:/Users/asale/AppData/Local/Temp/alt9337_3639084192751441459.dir/0006_s0_gen" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: s0: add_fileset_file: No such file C:/Users/asale/AppData/Local/Temp/alt9337_3639084192751441459.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1670775923729 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: while executing" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: while executing" 0 0 "Shell" 0 -1 1670775923729 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1670775923729 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: (\"foreach\" body line 4)" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1670775923730 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1670775923730 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1670775923731 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1670775923731 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1670775923732 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces:         add_fileset_file \$...\"" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1670775923732 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1670775923732 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1670775923733 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1670775923733 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" 0 0 "Shell" 0 -1 1670775923734 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1670775923734 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" 0 0 "Shell" 0 -1 1670775923735 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" 0 0 "Shell" 0 -1 1670775923735 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1670775923736 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" 0 0 "Shell" 0 -1 1670775923737 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" 0 0 "Shell" 0 -1 1670775923737 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Error: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1670775923738 ""}
{ "Error" "" "" "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 59 files" {  } {  } 0 0 "2022.12.11.19:55:23 Error: fpga_interfaces: 2022.12.11.19:55:23 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 59 files" 0 0 "Shell" 0 -1 1670775923738 ""}
{ "Info" "" "" "2022.12.11.19:55:24 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2022.12.11.19:55:24 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1670775924699 ""}
{ "Error" "" "" "2022.12.11.19:55:24 Error: Generation stopped, 102 or more modules remaining" {  } {  } 0 0 "2022.12.11.19:55:24 Error: Generation stopped, 102 or more modules remaining" 0 0 "Shell" 0 -1 1670775924746 ""}
{ "Info" "" "" "2022.12.11.19:55:24 Info: soc_system: Done \"soc_system\" with 62 modules, 112 files" {  } {  } 0 0 "2022.12.11.19:55:24 Info: soc_system: Done \"soc_system\" with 62 modules, 112 files" 0 0 "Shell" 0 -1 1670775924747 ""}
{ "Error" "" "" "2022.12.11.19:55:24 Error: qsys-generate failed with exit code 1: 67 Errors, 4 Warnings" {  } {  } 0 0 "2022.12.11.19:55:24 Error: qsys-generate failed with exit code 1: 67 Errors, 4 Warnings" 0 0 "Shell" 0 -1 1670775924811 ""}
{ "Info" "" "" "2022.12.11.19:55:24 Info: Finished: Create simulation model" {  } {  } 0 0 "2022.12.11.19:55:24 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1670775924812 ""}
{ "Info" "" "" "2022.12.11.19:55:24 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2022.12.11.19:55:24 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1670775924812 ""}
{ "Info" " --use-relative-paths=true" "" "2022.12.11.19:55:24 Info: sim-script-gen --spd=D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.12.11.19:55:24 Info: sim-script-gen --spd=D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1670775924813 ""}
{ "Info" " --use-relative-paths=true" "" "2022.12.11.19:55:24 Info: Doing: ip-make-simscript --spd=D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.12.11.19:55:24 Info: Doing: ip-make-simscript --spd=D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system\\soc_system.spd --output-directory=D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1670775924823 ""}
{ "Info" " directory:" "" "2022.12.11.19:55:25 Info: Generating the following file(s) for MODELSIM simulator in D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.12.11.19:55:25 Info: Generating the following file(s) for MODELSIM simulator in D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1670775925912 ""}
{ "Info" "msim_setup.tcl" "" "2022.12.11.19:55:25 Info:     mentor" {  } {  } 0 0 "2022.12.11.19:55:25 Info:     mentor" 0 0 "Shell" 0 -1 1670775925915 ""}
{ "Info" " directory:" "" "2022.12.11.19:55:25 Info: Generating the following file(s) for VCS simulator in D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.12.11.19:55:25 Info: Generating the following file(s) for VCS simulator in D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1670775925923 ""}
{ "Info" "vcs_setup.sh" "" "2022.12.11.19:55:25 Info:     synopsys/vcs" {  } {  } 0 0 "2022.12.11.19:55:25 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1670775925926 ""}
{ "Info" " directory:" "" "2022.12.11.19:55:25 Info: Generating the following file(s) for VCSMX simulator in D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.12.11.19:55:25 Info: Generating the following file(s) for VCSMX simulator in D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1670775925939 ""}
{ "Info" "synopsys_sim.setup" "" "2022.12.11.19:55:25 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.12.11.19:55:25 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1670775925941 ""}
{ "Info" "vcsmx_setup.sh" "" "2022.12.11.19:55:25 Info:     synopsys/vcsmx" {  } {  } 0 0 "2022.12.11.19:55:25 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1670775925943 ""}
{ "Info" " directory:" "" "2022.12.11.19:55:25 Info: Generating the following file(s) for NCSIM simulator in D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.12.11.19:55:25 Info: Generating the following file(s) for NCSIM simulator in D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1670775925967 ""}
{ "Info" "cds.lib" "" "2022.12.11.19:55:25 Info:     cadence" {  } {  } 0 0 "2022.12.11.19:55:25 Info:     cadence" 0 0 "Shell" 0 -1 1670775925968 ""}
{ "Info" "hdl.var" "" "2022.12.11.19:55:25 Info:     cadence" {  } {  } 0 0 "2022.12.11.19:55:25 Info:     cadence" 0 0 "Shell" 0 -1 1670775925985 ""}
{ "Info" "ncsim_setup.sh" "" "2022.12.11.19:55:25 Info:     cadence" {  } {  } 0 0 "2022.12.11.19:55:25 Info:     cadence" 0 0 "Shell" 0 -1 1670775925986 ""}
{ "Info" " directory" "" "2022.12.11.19:55:25 Info:     27 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2022.12.11.19:55:25 Info:     27 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1670775925986 ""}
{ "Info" " directory:" "" "2022.12.11.19:55:25 Info: Generating the following file(s) for RIVIERA simulator in D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.12.11.19:55:25 Info: Generating the following file(s) for RIVIERA simulator in D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1670775925992 ""}
{ "Info" "rivierapro_setup.tcl" "" "2022.12.11.19:55:25 Info:     aldec" {  } {  } 0 0 "2022.12.11.19:55:25 Info:     aldec" 0 0 "Shell" 0 -1 1670775925994 ""}
{ "Info" ".\n2022.12.11.19:55:25 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." "" "2022.12.11.19:55:25 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" {  } {  } 0 0 "2022.12.11.19:55:25 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1670775925994 ""}
{ "Info" "" "" "2022.12.11.19:55:25 Info: Finished: Create Modelsim Project.\n2022.12.11.19:55:25 Info: Starting: Create block symbol file (.bsf)\n2022.12.11.19:55:25 Info: qsys-generate D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2022.12.11.19:55:25 Info: Finished: Create Modelsim Project.\n2022.12.11.19:55:25 Info: Starting: Create block symbol file (.bsf)\n2022.12.11.19:55:25 Info: qsys-generate D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system.qsys --block-symbol-file --output-directory=D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1670775925995 ""}
{ "Info" "soc_system.qsys" "" "2022.12.11.19:55:25 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2022.12.11.19:55:25 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1670775925999 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Reading input file" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Reading input file" 0 0 "Shell" 0 -1 1670775926553 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding ILC \[interrupt_latency_counter 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding ILC \[interrupt_latency_counter 21.1\]" 0 0 "Shell" 0 -1 1670775926555 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module ILC" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1670775926556 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding button_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding button_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1670775926556 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module button_pio" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1670775926557 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding clk_0 \[clock_source 21.1\]" 0 0 "Shell" 0 -1 1670775926557 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1670775926558 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding dipsw_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding dipsw_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1670775926558 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1670775926559 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1670775926559 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1670775926559 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1670775926560 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1670775926561 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding hps_0 \[altera_hps 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding hps_0 \[altera_hps 21.1\]" 0 0 "Shell" 0 -1 1670775926562 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1670775926565 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1670775926571 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1670775926572 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" 0 0 "Shell" 0 -1 1670775926572 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1670775926573 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding led_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding led_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1670775926573 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1670775926574 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 21.1\]" 0 0 "Shell" 0 -1 1670775926574 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1670775926575 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" 0 0 "Shell" 0 -1 1670775926575 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1670775926575 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Building connections" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Building connections" 0 0 "Shell" 0 -1 1670775926576 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Parameterizing connections" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1670775926579 ""}
{ "Info" "" "" "2022.12.11.19:55:26 Info: Validating" {  } {  } 0 0 "2022.12.11.19:55:26 Info: Validating" 0 0 "Shell" 0 -1 1670775926580 ""}
{ "Info" "" "" "2022.12.11.19:55:37 Info: Done reading input file" {  } {  } 0 0 "2022.12.11.19:55:37 Info: Done reading input file" 0 0 "Shell" 0 -1 1670775937361 ""}
{ "Info" "" "" "2022.12.11.19:55:42 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.12.11.19:55:42 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1670775942611 ""}
{ "Info" "" "" "2022.12.11.19:55:42 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2022.12.11.19:55:42 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.12.11.19:55:42 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.\n2022.12.11.19:55:42 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1670775942611 ""}
{ "Info" "" "" "2022.12.11.19:55:42 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.12.11.19:55:42 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1670775942611 ""}
{ "Info" "" "" "2022.12.11.19:55:42 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.12.11.19:55:42 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1670775942613 ""}
{ "Info" "" "" "2022.12.11.19:55:42 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2022.12.11.19:55:42 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.12.11.19:55:42 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2022.12.11.19:55:42 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1670775942613 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: qsys-generate succeeded." {  } {  } 0 0 "2022.12.11.19:55:43 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1670775943266 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1670775943266 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info:" {  } {  } 0 0 "2022.12.11.19:55:43 Info:" 0 0 "Shell" 0 -1 1670775943266 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1670775943266 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: qsys-generate D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" {  } {  } 0 0 "2022.12.11.19:55:43 Info: qsys-generate D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system.qsys --synthesis=VERILOG --output-directory=D:\\project\\quartus\\DE10_NANO_SoC_GHRD\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1670775943267 ""}
{ "Info" "soc_system.qsys" "" "2022.12.11.19:55:43 Info: Loading DE10_NANO_SoC_GHRD" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Loading DE10_NANO_SoC_GHRD" 0 0 "Shell" 0 -1 1670775943271 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Reading input file" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Reading input file" 0 0 "Shell" 0 -1 1670775943795 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding ILC \[interrupt_latency_counter 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding ILC \[interrupt_latency_counter 21.1\]" 0 0 "Shell" 0 -1 1670775943796 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module ILC" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1670775943796 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding button_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding button_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1670775943797 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module button_pio" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1670775943797 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding clk_0 \[clock_source 21.1\]" 0 0 "Shell" 0 -1 1670775943797 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module clk_0" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1670775943798 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding dipsw_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding dipsw_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1670775943798 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1670775943798 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1670775943799 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1670775943799 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding fpga_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1670775943799 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1670775943799 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding hps_0 \[altera_hps 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding hps_0 \[altera_hps 21.1\]" 0 0 "Shell" 0 -1 1670775943800 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module hps_0" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1670775943802 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding hps_only_master \[altera_jtag_avalon_master 21.1\]" 0 0 "Shell" 0 -1 1670775943806 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1670775943806 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding jtag_uart \[altera_avalon_jtag_uart 21.1\]" 0 0 "Shell" 0 -1 1670775943807 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1670775943807 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding led_pio \[altera_avalon_pio 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding led_pio \[altera_avalon_pio 21.1\]" 0 0 "Shell" 0 -1 1670775943808 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module led_pio" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1670775943808 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 21.1\]" 0 0 "Shell" 0 -1 1670775943808 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1670775943808 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 21.1\]" 0 0 "Shell" 0 -1 1670775943809 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1670775943809 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Building connections" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Building connections" 0 0 "Shell" 0 -1 1670775943809 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Parameterizing connections" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1670775943813 ""}
{ "Info" "" "" "2022.12.11.19:55:43 Info: Validating" {  } {  } 0 0 "2022.12.11.19:55:43 Info: Validating" 0 0 "Shell" 0 -1 1670775943814 ""}
{ "Info" "" "" "2022.12.11.19:55:54 Info: Done reading input file" {  } {  } 0 0 "2022.12.11.19:55:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1670775954465 ""}
{ "Info" "" "" "2022.12.11.19:55:59 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.12.11.19:55:59 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1670775959951 ""}
{ "Info" "" "" "2022.12.11.19:55:59 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2022.12.11.19:55:59 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1670775959951 ""}
{ "Info" "" "" "2022.12.11.19:55:59 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.12.11.19:55:59 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1670775959951 ""}
{ "Info" "" "" "2022.12.11.19:55:59 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.12.11.19:55:59 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1670775959952 ""}
{ "Info" "" "" "2022.12.11.19:55:59 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2022.12.11.19:55:59 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1670775959954 ""}
{ "Info" "" "" "2022.12.11.19:55:59 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2022.12.11.19:55:59 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2022.12.11.19:55:59 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2022.12.11.19:55:59 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1670775959954 ""}
{ "Info" "" "" "2022.12.11.19:56:03 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2022.12.11.19:56:03 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1670775963757 ""}
{ "Info" "" "" "2022.12.11.19:56:10 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2022.12.11.19:56:10 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1670775970579 ""}
{ "Info" "" "" "2022.12.11.19:56:15 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2022.12.11.19:56:15 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1670775975077 ""}
{ "Info" "" "" "2022.12.11.19:56:16 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2022.12.11.19:56:16 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1670775976735 ""}
{ "Info" "" "" "2022.12.11.19:56:16 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2022.12.11.19:56:16 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.\n2022.12.11.19:56:16 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2022.12.11.19:56:16 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.\n2022.12.11.19:56:16 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.\n2022.12.11.19:56:16 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1670775976736 ""}
{ "Warning" "" "" "2022.12.11.19:56:17 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2022.12.11.19:56:17 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1670775977794 ""}
{ "Warning" "" "" "2022.12.11.19:56:17 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2022.12.11.19:56:17 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1670775977795 ""}
{ "Warning" "" "" "2022.12.11.19:56:17 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2022.12.11.19:56:17 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1670775977796 ""}
{ "Warning" "" "" "2022.12.11.19:56:17 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2022.12.11.19:56:17 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1670775977796 ""}
{ "Info" "" "" "2022.12.11.19:56:28 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2022.12.11.19:56:28 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1670775988002 ""}
{ "Info" "" "" "2022.12.11.19:56:28 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.12.11.19:56:28 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1670775988066 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.12.11.19:56:28 Info: button_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0024_button_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0024_button_pio_gen/" {  } {  } 0 0 "2022.12.11.19:56:28 Info: button_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0024_button_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0024_button_pio_gen/" 0 0 "Shell" 0 -1 1670775988066 ""}
{ "Info" "" "" "2022.12.11.19:56:28 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2022.12.11.19:56:28 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1670775988381 ""}
{ "Info" "" "" "2022.12.11.19:56:28 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2022.12.11.19:56:28 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1670775988387 ""}
{ "Info" "" "" "2022.12.11.19:56:28 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.12.11.19:56:28 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1670775988395 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.12.11.19:56:28 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0025_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0025_dipsw_pio_gen/" {  } {  } 0 0 "2022.12.11.19:56:28 Info: dipsw_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0025_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0025_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1670775988395 ""}
{ "Info" "" "" "2022.12.11.19:56:28 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2022.12.11.19:56:28 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1670775988737 ""}
{ "Info" "" "" "2022.12.11.19:56:28 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2022.12.11.19:56:28 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1670775988745 ""}
{ "Info" "" "" "2022.12.11.19:56:29 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2022.12.11.19:56:29 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1670775989962 ""}
{ "Info" "" "" "2022.12.11.19:56:29 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2022.12.11.19:56:29 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1670775989983 ""}
{ "Info" "" "" "2022.12.11.19:56:30 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2022.12.11.19:56:30 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1670775990673 ""}
{ "Info" "" "" "2022.12.11.19:56:31 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2022.12.11.19:56:31 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1670775991163 ""}
{ "Info" "" "" "2022.12.11.19:56:34 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2022.12.11.19:56:34 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1670775994062 ""}
{ "Info" "" "" "2022.12.11.19:56:34 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.12.11.19:56:34 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1670775994082 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2022.12.11.19:56:34 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0026_jtag_uart_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0026_jtag_uart_gen/" {  } {  } 0 0 "2022.12.11.19:56:34 Info: jtag_uart:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0026_jtag_uart_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0026_jtag_uart_gen/" 0 0 "Shell" 0 -1 1670775994082 ""}
{ "Info" "" "" "2022.12.11.19:56:34 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2022.12.11.19:56:34 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1670775994460 ""}
{ "Info" "" "" "2022.12.11.19:56:34 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2022.12.11.19:56:34 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1670775994489 ""}
{ "Info" "" "" "2022.12.11.19:56:34 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.12.11.19:56:34 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1670775994523 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2022.12.11.19:56:34 Info: led_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0027_led_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0027_led_pio_gen/" {  } {  } 0 0 "2022.12.11.19:56:34 Info: led_pio:   Generation command is \[exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0027_led_pio_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/asale/AppData/Local/Temp/alt9337_8479098465098111041.dir/0027_led_pio_gen/" 0 0 "Shell" 0 -1 1670775994523 ""}
{ "Info" "" "" "2022.12.11.19:56:34 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2022.12.11.19:56:34 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1670775994830 ""}
{ "Info" "" "" "2022.12.11.19:56:34 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2022.12.11.19:56:34 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1670775994836 ""}
{ "Info" "" "" "2022.12.11.19:56:34 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2022.12.11.19:56:34 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1670775994852 ""}
{ "Info" "" "" "2022.12.11.19:56:34 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2022.12.11.19:56:34 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1670775994883 ""}
{ "Info" "" "" "2022.12.11.19:56:36 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:56:36 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670775996626 ""}
{ "Info" "" "" "2022.12.11.19:56:37 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2022.12.11.19:56:37 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1670775997861 ""}
{ "Info" "" "" "2022.12.11.19:56:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:56:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670776005897 ""}
{ "Info" "" "" "2022.12.11.19:56:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:56:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670776006941 ""}
{ "Info" "" "" "2022.12.11.19:56:48 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:56:48 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670776008035 ""}
{ "Info" "" "" "2022.12.11.19:56:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:56:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670776009176 ""}
{ "Info" "" "" "2022.12.11.19:56:50 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:56:50 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670776010358 ""}
{ "Info" "" "" "2022.12.11.19:56:51 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:56:51 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670776011517 ""}
{ "Info" "" "" "2022.12.11.19:57:00 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2022.12.11.19:57:00 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1670776020124 ""}
{ "Info" "" "" "2022.12.11.19:57:03 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2022.12.11.19:57:03 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1670776023564 ""}
{ "Info" "" "" "2022.12.11.19:57:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2022.12.11.19:57:08 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1670776028226 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1670776030375 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1670776030416 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1670776030425 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1670776030441 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1670776030465 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1670776030524 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1670776030667 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1670776030688 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1670776030710 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1670776030737 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1670776030752 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1670776030770 ""}
{ "Info" "" "" "2022.12.11.19:57:10 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2022.12.11.19:57:10 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1670776030798 ""}
{ "Info" "" "" "2022.12.11.19:57:11 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2022.12.11.19:57:11 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1670776031044 ""}
{ "Info" "" "" "2022.12.11.19:57:13 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2022.12.11.19:57:13 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1670776033245 ""}
{ "Info" "" "" "2022.12.11.19:57:13 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2022.12.11.19:57:13 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1670776033275 ""}
{ "Info" "" "" "2022.12.11.19:57:13 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2022.12.11.19:57:13 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1670776033323 ""}
{ "Info" "" "" "2022.12.11.19:57:13 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2022.12.11.19:57:13 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1670776033379 ""}
{ "Info" "" "" "2022.12.11.19:57:13 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.12.11.19:57:13 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1670776033460 ""}
{ "Info" "" "" "2022.12.11.19:57:13 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.12.11.19:57:13 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1670776033516 ""}
{ "Info" "" "" "2022.12.11.19:57:13 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2022.12.11.19:57:13 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1670776033659 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.12.11.19:57:13 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:13 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776033775 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2022.12.11.19:57:13 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:13 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776033778 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.12.11.19:57:13 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:13 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776033780 ""}
{ "Info" "" "" "2022.12.11.19:57:13 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.12.11.19:57:13 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1670776033802 ""}
{ "Info" "" "" "2022.12.11.19:57:13 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.12.11.19:57:13 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1670776033881 ""}
{ "Info" "" "" "2022.12.11.19:57:13 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.12.11.19:57:13 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1670776033933 ""}
{ "Info" "" "" "2022.12.11.19:57:13 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.12.11.19:57:13 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1670776033961 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.12.11.19:57:13 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:13 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776033997 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1670776036026 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1670776036054 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1670776036094 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1670776036155 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1670776036206 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1670776036298 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776036404 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776036405 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1670776036415 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1670776036469 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776036491 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1670776036503 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1670776036544 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776036575 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1670776036609 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776036658 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776036659 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776036660 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1670776036707 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1670776036779 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1670776036795 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1670776036881 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776036889 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1670776036901 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1670776036937 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:16 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776036959 ""}
{ "Info" "" "" "2022.12.11.19:57:16 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2022.12.11.19:57:16 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1670776037001 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2022.12.11.19:57:17 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:17 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776037037 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2022.12.11.19:57:17 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:17 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776037038 ""}
{ "Info" "" "" "2022.12.11.19:57:17 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2022.12.11.19:57:17 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1670776037087 ""}
{ "Info" "" "" "2022.12.11.19:57:17 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2022.12.11.19:57:17 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1670776037157 ""}
{ "Info" "" "" "2022.12.11.19:57:17 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2022.12.11.19:57:17 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1670776037168 ""}
{ "Info" "" "" "2022.12.11.19:57:17 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2022.12.11.19:57:17 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1670776037190 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.12.11.19:57:17 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:17 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776037193 ""}
{ "Info" "" "" "2022.12.11.19:57:17 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2022.12.11.19:57:17 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1670776037220 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2022.12.11.19:57:17 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2022.12.11.19:57:17 Info: Reusing file D:/project/quartus/DE10_NANO_SoC_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1670776037239 ""}
{ "Info" "" "" "2022.12.11.19:57:19 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2022.12.11.19:57:19 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1670776039765 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1670776080225 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1670776080226 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." 0 0 "Shell" 0 -1 1670776080226 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again." {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again." 0 0 "Shell" 0 -1 1670776080227 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally" 0 0 "Shell" 0 -1 1670776080227 ""}
{ "Error" "hps_AC_ROM.hex" "" "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/asale/AppData/Local/Temp/alt9337_3118551468287034340.dir/0004_seq_gen" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/asale/AppData/Local/Temp/alt9337_3118551468287034340.dir/0004_seq_gen" 0 0 "Shell" 0 -1 1670776080227 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining" 0 0 "Shell" 0 -1 1670776080229 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1670776080230 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:21 Info:" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:21 Info:" 0 0 "Shell" 0 -1 1670776080230 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: ********************************************************************************************************************" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1670776080231 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border:" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border:" 0 0 "Shell" 0 -1 1670776080231 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1670776080231 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border:" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border:" 0 0 "Shell" 0 -1 1670776080231 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1670776080232 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border:" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border:" 0 0 "Shell" 0 -1 1670776080232 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: ********************************************************************************************************************" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1670776080232 ""}
{ "Warning" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:28 Warning: Ignored parameter assignment device=5CSEBA6U23I7" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:28 Warning: Ignored parameter assignment device=5CSEBA6U23I7" 0 0 "Shell" 0 -1 1670776080232 ""}
{ "Warning" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:28 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:28 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1670776080233 ""}
{ "Warning" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1670776080233 ""}
{ "Warning" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.seq: This module has no ports or interfaces" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.seq: This module has no ports or interfaces" 0 0 "Shell" 0 -1 1670776080233 ""}
{ "Warning" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1670776080233 ""}
{ "Warning" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1670776080234 ""}
{ "Warning" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1670776080234 ""}
{ "Warning" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit." {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1670776080234 ""}
{ "Warning" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1670776080234 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:36 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1670776080234 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:39 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:39 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1670776080235 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:39 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:39 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1670776080235 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:40 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:40 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1670776080236 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0:" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0:" 0 0 "Shell" 0 -1 1670776080236 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0: *****************************" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0: *****************************" 0 0 "Shell" 0 -1 1670776080236 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0:" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0:" 0 0 "Shell" 0 -1 1670776080236 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl" 0 0 "Shell" 0 -1 1670776080236 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0: script after running Synthesis and before Fitting." {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0: script after running Synthesis and before Fitting." 0 0 "Shell" 0 -1 1670776080237 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0:" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0:" 0 0 "Shell" 0 -1 1670776080237 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0: *****************************" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0: *****************************" 0 0 "Shell" 0 -1 1670776080237 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0:" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0:" 0 0 "Shell" 0 -1 1670776080238 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:54 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1670776080238 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:59 Error: seq: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:59 Error: seq: Error during execution of \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1670776080239 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:59 Error: seq: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:59 Error: seq: Execution of command \"\{C:/intelfpga/21.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1670776080239 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:59 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:59 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." 0 0 "Shell" 0 -1 1670776080239 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:59 Error: seq: Please install WSL and try again." {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:59 Error: seq: Please install WSL and try again." 0 0 "Shell" 0 -1 1670776080240 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:59 Error: seq: child process exited abnormally" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:57:59 Error: seq: child process exited abnormally" 0 0 "Shell" 0 -1 1670776080240 ""}
{ "Error" "hps_AC_ROM.hex" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:58:00 Error: seq: add_fileset_file: No such file C:/Users/asale/AppData/Local/Temp/alt9337_3118551468287034340.dir/0004_seq_gen" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:58:00 Error: seq: add_fileset_file: No such file C:/Users/asale/AppData/Local/Temp/alt9337_3118551468287034340.dir/0004_seq_gen" 0 0 "Shell" 0 -1 1670776080240 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: while executing" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: while executing" 0 0 "Shell" 0 -1 1670776080241 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1670776080241 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: (\"foreach\" body line 4)" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1670776080241 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: invoked from within" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: invoked from within" 0 0 "Shell" 0 -1 1670776080242 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1670776080242 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1670776080242 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1670776080243 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border:         add_fileset_file \$...\"" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1670776080243 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1670776080244 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: invoked from within" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: invoked from within" 0 0 "Shell" 0 -1 1670776080244 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1670776080245 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: (\"if\" then script line 4)" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: (\"if\" then script line 4)" 0 0 "Shell" 0 -1 1670776080246 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: invoked from within" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: invoked from within" 0 0 "Shell" 0 -1 1670776080246 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{" 0 0 "Shell" 0 -1 1670776080247 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\"" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\"" 0 0 "Shell" 0 -1 1670776080247 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border:         add_fileset_file \$top_level_fi...\"" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border:         add_fileset_file \$top_level_fi...\"" 0 0 "Shell" 0 -1 1670776080247 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: (procedure \"generate_files\" line 4)" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: (procedure \"generate_files\" line 4)" 0 0 "Shell" 0 -1 1670776080248 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: invoked from within" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: invoked from within" 0 0 "Shell" 0 -1 1670776080248 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: \"generate_files \$name QUARTUS_SYNTH\"" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: \"generate_files \$name QUARTUS_SYNTH\"" 0 0 "Shell" 0 -1 1670776080248 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: (procedure \"generate_synth\" line 3)" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: (procedure \"generate_synth\" line 3)" 0 0 "Shell" 0 -1 1670776080249 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: invoked from within" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: invoked from within" 0 0 "Shell" 0 -1 1670776080249 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\"" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\"" 0 0 "Shell" 0 -1 1670776080249 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:58:00 Info: seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\"" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:58:00 Info: seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\"" 0 0 "Shell" 0 -1 1670776080251 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:58:00 Error: Generation stopped, 3 or more modules remaining" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:58:00 Error: Generation stopped, 3 or more modules remaining" 0 0 "Shell" 0 -1 1670776080252 ""}
{ "Error" "" "" "2022.12.11.19:58:00 Error: border: 2022.12.11.19:58:00 Info: hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files" {  } {  } 0 0 "2022.12.11.19:58:00 Error: border: 2022.12.11.19:58:00 Info: hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files" 0 0 "Shell" 0 -1 1670776080252 ""}
{ "Info" "" "" "2022.12.11.19:58:01 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2022.12.11.19:58:01 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1670776081769 ""}
{ "Error" "" "" "2022.12.11.19:58:02 Error: Generation stopped, 2 or more modules remaining" {  } {  } 0 0 "2022.12.11.19:58:02 Error: Generation stopped, 2 or more modules remaining" 0 0 "Shell" 0 -1 1670776082493 ""}
{ "Info" "" "" "2022.12.11.19:58:02 Info: soc_system: Done \"soc_system\" with 65 modules, 123 files" {  } {  } 0 0 "2022.12.11.19:58:02 Info: soc_system: Done \"soc_system\" with 65 modules, 123 files" 0 0 "Shell" 0 -1 1670776082493 ""}
{ "Error" "" "" "2022.12.11.19:58:04 Error: qsys-generate failed with exit code 1: 70 Errors, 4 Warnings" {  } {  } 0 0 "2022.12.11.19:58:04 Error: qsys-generate failed with exit code 1: 70 Errors, 4 Warnings" 0 0 "Shell" 0 -1 1670776084498 ""}
{ "Info" "" "" "2022.12.11.19:58:04 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2022.12.11.19:58:04 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1670776084498 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1670776096915 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1670776096915 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1670776096916 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1670776096917 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1670776104190 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 125 s 25 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 125 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670776104191 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 11 19:58:24 2022 " "Processing ended: Sun Dec 11 19:58:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670776104191 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:06:37 " "Elapsed time: 00:06:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670776104191 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:10:26 " "Total CPU time (on all processors): 00:10:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670776104191 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1670776104191 ""}
