{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 28 12:19:43 2010 " "Info: Processing started: Fri May 28 12:19:43 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mjl_stratix -c mjl_stratix --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[5\] register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SIMPLE 2.809 ns " "Info: Slack time is 2.809 ns for clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" between source register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[5\]\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SIMPLE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.649 ns + Largest register register " "Info: + Largest register to register requirement is 7.649 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "8.915 ns + " "Info: + Setup relationship between source and destination is 8.915 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.915 ns " "Info: + Latch edge is 8.915 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Destination clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.080 ns + Largest " "Info: + Largest clock skew is -1.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 destination 2.054 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.560 ns) 2.054 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SIMPLE 2 REG LC_X38_Y33_N4 2 " "Info: 2: + IC(1.494 ns) + CELL(0.560 ns) = 2.054 ns; Loc. = LC_X38_Y33_N4; Fanout = 2; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SIMPLE'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.054 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 27.26 % ) " "Info: Total cell delay = 0.560 ns ( 27.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.494 ns ( 72.74 % ) " "Info: Total interconnect delay = 1.494 ns ( 72.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.054 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.054 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE {} } { 0.000ns 1.494ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.134 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 3.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 269 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 269; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.814 ns) + CELL(0.560 ns) 3.134 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[5\] 2 REG LC_X38_Y33_N2 3 " "Info: 2: + IC(1.814 ns) + CELL(0.560 ns) = 3.134 ns; Loc. = LC_X38_Y33_N2; Fanout = 3; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[5\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.374 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.12 % ) " "Info: Total cell delay = 1.320 ns ( 42.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.814 ns ( 57.88 % ) " "Info: Total interconnect delay = 1.814 ns ( 57.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.134 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.134 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] {} } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.054 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.054 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE {} } { 0.000ns 1.494ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.134 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.134 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] {} } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.054 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.054 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE {} } { 0.000ns 1.494ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.134 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.134 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] {} } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.840 ns - Longest register register " "Info: - Longest register to register delay is 4.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[5\] 1 REG LC_X38_Y33_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y33_N2; Fanout = 3; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|command_data_latched\[5\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.459 ns) 0.910 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Equal1~0 2 COMB LC_X38_Y33_N8 2 " "Info: 2: + IC(0.451 ns) + CELL(0.459 ns) = 0.910 ns; Loc. = LC_X38_Y33_N8; Fanout = 2; COMB Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Equal1~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.910 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~0 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.459 ns) 1.745 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Equal1~1 3 COMB LC_X38_Y33_N7 3 " "Info: 3: + IC(0.376 ns) + CELL(0.459 ns) = 1.745 ns; Loc. = LC_X38_Y33_N7; Fanout = 3; COMB Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Equal1~1'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.835 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~1 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.459 ns) 3.309 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector3~0 4 COMB LC_X38_Y32_N7 2 " "Info: 4: + IC(1.105 ns) + CELL(0.459 ns) = 3.309 ns; Loc. = LC_X38_Y32_N7; Fanout = 2; COMB Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|Selector3~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.564 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~1 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector3~0 } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.489 ns) 4.840 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SIMPLE 5 REG LC_X38_Y33_N4 2 " "Info: 5: + IC(1.042 ns) + CELL(0.489 ns) = 4.840 ns; Loc. = LC_X38_Y33_N4; Fanout = 2; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_NEW_LINE_SIMPLE'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.531 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector3~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.866 ns ( 38.55 % ) " "Info: Total cell delay = 1.866 ns ( 38.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.974 ns ( 61.45 % ) " "Info: Total interconnect delay = 2.974 ns ( 61.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.840 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~1 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector3~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "4.840 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~1 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector3~0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE {} } { 0.000ns 0.451ns 0.376ns 1.105ns 1.042ns } { 0.000ns 0.459ns 0.459ns 0.459ns 0.489ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.054 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.054 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE {} } { 0.000ns 1.494ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.134 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.134 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] {} } { 0.000ns 0.000ns 1.814ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.840 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~1 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector3~0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "4.840 ns" { textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|command_data_latched[5] {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Equal1~1 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|Selector3~0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_NEW_LINE_SIMPLE {} } { 0.000ns 0.451ns 0.376ns 1.105ns 1.042ns } { 0.000ns 0.459ns 0.459ns 0.459ns 0.489ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "sys_clk register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack register textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 1.449 ns " "Info: Slack time is 1.449 ns for clock \"sys_clk\" between source register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.983 ns + Largest register register " "Info: + Largest register to register requirement is 1.983 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.086 ns + " "Info: + Setup relationship between source and destination is 1.086 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.001 ns " "Info: + Latch edge is 10.001 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 8.915 ns " "Info: - Launch edge is 8.915 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Source clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.083 ns + Largest " "Info: + Largest clock skew is 1.083 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.160 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 3.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 269 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 269; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.560 ns) 3.160 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 2 REG LC_X38_Y31_N9 1 " "Info: 2: + IC(1.840 ns) + CELL(0.560 ns) = 3.160 ns; Loc. = LC_X38_Y31_N9; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.400 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.77 % ) " "Info: Total cell delay = 1.320 ns ( 41.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.840 ns ( 58.23 % ) " "Info: Total interconnect delay = 1.840 ns ( 58.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.160 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.160 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.077 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source register is 2.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.560 ns) 2.077 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 2 REG LC_X38_Y31_N5 1 " "Info: 2: + IC(1.517 ns) + CELL(0.560 ns) = 2.077 ns; Loc. = LC_X38_Y31_N5; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.96 % ) " "Info: Total cell delay = 0.560 ns ( 26.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.517 ns ( 73.04 % ) " "Info: Total interconnect delay = 1.517 ns ( 73.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.160 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.160 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns - " "Info: - Micro setup delay of destination is 0.010 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.160 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.160 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.534 ns - Longest register register " "Info: - Longest register to register delay is 0.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 1 REG LC_X38_Y31_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y31_N5; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.090 ns) 0.534 ns textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\] 2 REG LC_X38_Y31_N9 1 " "Info: 2: + IC(0.444 ns) + CELL(0.090 ns) = 0.534 ns; Loc. = LC_X38_Y31_N9; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm_sync:console_sm_sync_inst\|ack_sync\[0\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.534 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_sync_beh.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 16.85 % ) " "Info: Total cell delay = 0.090 ns ( 16.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 83.15 % ) " "Info: Total interconnect delay = 0.444 ns ( 83.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.534 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.534 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.444ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.160 ns" { sys_clk textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.160 ns" { sys_clk {} sys_clk~out0 {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.000ns 1.840ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.534 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.534 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} textmode_vga:textmode_vga_inst|console_sm_sync:console_sm_sync_inst|ack_sync[0] {} } { 0.000ns 0.444ns } { 0.000ns 0.090ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE register textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 732 ps " "Info: Minimum slack time is 732 ps for clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" between source register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE\" and destination register \"textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.656 ns + Shortest register register " "Info: + Shortest register to register delay is 0.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE 1 REG LC_X38_Y31_N4 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y31_N4; Fanout = 11; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.235 ns) 0.656 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 2 REG LC_X38_Y31_N5 1 " "Info: 2: + IC(0.421 ns) + CELL(0.235 ns) = 0.656 ns; Loc. = LC_X38_Y31_N5; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.656 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.235 ns ( 35.82 % ) " "Info: Total cell delay = 0.235 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.421 ns ( 64.18 % ) " "Info: Total interconnect delay = 0.421 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.656 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.656 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 0.421ns } { 0.000ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.086 ns " "Info: + Latch edge is -1.086 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Destination clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.086 ns " "Info: - Launch edge is -1.086 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_vga_clk\|altpll:altpll_component\|_clk0 40.004 ns -1.086 ns  50 " "Info: Clock period of Source clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" is 40.004 ns with  offset of -1.086 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 destination 2.077 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to destination register is 2.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.560 ns) 2.077 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack 2 REG LC_X38_Y31_N5 1 " "Info: 2: + IC(1.517 ns) + CELL(0.560 ns) = 2.077 ns; Loc. = LC_X38_Y31_N5; Fanout = 1; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|ack'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.96 % ) " "Info: Total cell delay = 0.560 ns ( 26.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.517 ns ( 73.04 % ) " "Info: Total interconnect delay = 1.517 ns ( 73.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_vga_clk\|altpll:altpll_component\|_clk0 source 2.077 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_vga_clk\|altpll:altpll_component\|_clk0\" to source register is 2.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_vga_clk\|altpll:altpll_component\|_clk0 1 CLK PLL_1 688 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 688; CLK Node = 'pll:pll_vga_clk\|altpll:altpll_component\|_clk0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll_vga_clk|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/quartus/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.560 ns) 2.077 ns textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE 2 REG LC_X38_Y31_N4 11 " "Info: 2: + IC(1.517 ns) + CELL(0.560 ns) = 2.077 ns; Loc. = LC_X38_Y31_N4; Fanout = 11; REG Node = 'textmode_vga:textmode_vga_inst\|console_sm:console_sm_inst\|state.STATE_SCROLL_CLEAR_LINE'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE } "NODE_NAME" } } { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.560 ns ( 26.96 % ) " "Info: Total cell delay = 0.560 ns ( 26.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.517 ns ( 73.04 % ) " "Info: Total interconnect delay = 1.517 ns ( 73.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/ip/textmode_vga/src/console_sm_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm_beh.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/ip/textmode_vga/src/console_sm.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/textmode_vga/src/console_sm.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.656 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.656 ns" { textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 0.421ns } { 0.000ns 0.235ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|ack {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "2.077 ns" { pll:pll_vga_clk|altpll:altpll_component|_clk0 {} textmode_vga:textmode_vga_inst|console_sm:console_sm_inst|state.STATE_SCROLL_CLEAR_LINE {} } { 0.000ns 1.517ns } { 0.000ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "sys_clk register debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] register debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] 604 ps " "Info: Minimum slack time is 604 ps for clock \"sys_clk\" between source register \"debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]\" and destination register \"debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.528 ns + Shortest register register " "Info: + Shortest register to register delay is 0.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 1 REG LC_X17_Y36_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y36_N7; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.090 ns) 0.528 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] 2 REG LC_X17_Y36_N5 11 " "Info: 2: + IC(0.438 ns) + CELL(0.090 ns) = 0.528 ns; Loc. = LC_X17_Y36_N5; Fanout = 11; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.528 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.090 ns ( 17.05 % ) " "Info: Total cell delay = 0.090 ns ( 17.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.438 ns ( 82.95 % ) " "Info: Total interconnect delay = 0.438 ns ( 82.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.528 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.528 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.438ns } { 0.000ns 0.090ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.076 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.076 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source sys_clk 30.003 ns 0.000 ns  50 " "Info: Clock period of Source clock \"sys_clk\" is 30.003 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.133 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 269 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 269; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.560 ns) 3.133 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\] 2 REG LC_X17_Y36_N5 11 " "Info: 2: + IC(1.813 ns) + CELL(0.560 ns) = 3.133 ns; Loc. = LC_X17_Y36_N5; Fanout = 11; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.373 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.13 % ) " "Info: Total cell delay = 1.320 ns ( 42.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.813 ns ( 57.87 % ) " "Info: Total interconnect delay = 1.813 ns ( 57.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.133 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.133 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.813ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.133 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 269 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 269; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(0.560 ns) 3.133 ns debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\] 2 REG LC_X17_Y36_N7 1 " "Info: 2: + IC(1.813 ns) + CELL(0.560 ns) = 3.133 ns; Loc. = LC_X17_Y36_N7; Fanout = 1; REG Node = 'debounce:btn_a_debounce_inst\|sync:sync_inst\|sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.373 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.13 % ) " "Info: Total cell delay = 1.320 ns ( 42.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.813 ns ( 57.87 % ) " "Info: Total interconnect delay = 1.813 ns ( 57.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.133 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.133 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.813ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.133 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.133 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.813ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.133 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.133 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.813ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/libs/sync_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/libs/sync_beh.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.133 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.133 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.813ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.133 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.133 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.813ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.528 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "0.528 ns" { debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.438ns } { 0.000ns 0.090ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.133 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.133 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[2] {} } { 0.000ns 0.000ns 1.813ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.133 ns" { sys_clk debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.133 ns" { sys_clk {} sys_clk~out0 {} debounce:btn_a_debounce_inst|sync:sync_inst|sync[1] {} } { 0.000ns 0.000ns 1.813ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_ent:input_inst\|ascii\[2\] sys_res_n sys_clk 7.137 ns register " "Info: tsu for register \"input_ent:input_inst\|ascii\[2\]\" (data pin = \"sys_res_n\", clock pin = \"sys_clk\") is 7.137 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.294 ns + Longest pin register " "Info: + Longest pin to register delay is 10.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns sys_res_n 1 PIN PIN_AF17 85 " "Info: 1: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = PIN_AF17; Fanout = 85; PIN Node = 'sys_res_n'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_res_n } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.709 ns) + CELL(0.087 ns) 6.937 ns input_ent:input_inst\|ascii\[4\]~0 2 COMB LC_X48_Y33_N2 2 " "Info: 2: + IC(5.709 ns) + CELL(0.087 ns) = 6.937 ns; Loc. = LC_X48_Y33_N2; Fanout = 2; COMB Node = 'input_ent:input_inst\|ascii\[4\]~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.796 ns" { sys_res_n input_ent:input_inst|ascii[4]~0 } "NODE_NAME" } } { "../src/input/input.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.096 ns) + CELL(0.213 ns) 8.246 ns input_ent:input_inst\|ascii\[5\]~4 3 COMB LC_X49_Y32_N2 5 " "Info: 3: + IC(1.096 ns) + CELL(0.213 ns) = 8.246 ns; Loc. = LC_X49_Y32_N2; Fanout = 5; COMB Node = 'input_ent:input_inst\|ascii\[5\]~4'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.309 ns" { input_ent:input_inst|ascii[4]~0 input_ent:input_inst|ascii[5]~4 } "NODE_NAME" } } { "../src/input/input.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.726 ns) 10.294 ns input_ent:input_inst\|ascii\[2\] 4 REG LC_X47_Y33_N2 1 " "Info: 4: + IC(1.322 ns) + CELL(0.726 ns) = 10.294 ns; Loc. = LC_X47_Y33_N2; Fanout = 1; REG Node = 'input_ent:input_inst\|ascii\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.048 ns" { input_ent:input_inst|ascii[5]~4 input_ent:input_inst|ascii[2] } "NODE_NAME" } } { "../src/input/input.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 21.05 % ) " "Info: Total cell delay = 2.167 ns ( 21.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.127 ns ( 78.95 % ) " "Info: Total interconnect delay = 8.127 ns ( 78.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.294 ns" { sys_res_n input_ent:input_inst|ascii[4]~0 input_ent:input_inst|ascii[5]~4 input_ent:input_inst|ascii[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "10.294 ns" { sys_res_n {} sys_res_n~out0 {} input_ent:input_inst|ascii[4]~0 {} input_ent:input_inst|ascii[5]~4 {} input_ent:input_inst|ascii[2] {} } { 0.000ns 0.000ns 5.709ns 1.096ns 1.322ns } { 0.000ns 1.141ns 0.087ns 0.213ns 0.726ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "../src/input/input.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.167 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 3.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 269 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 269; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.847 ns) + CELL(0.560 ns) 3.167 ns input_ent:input_inst\|ascii\[2\] 2 REG LC_X47_Y33_N2 1 " "Info: 2: + IC(1.847 ns) + CELL(0.560 ns) = 3.167 ns; Loc. = LC_X47_Y33_N2; Fanout = 1; REG Node = 'input_ent:input_inst\|ascii\[2\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.407 ns" { sys_clk input_ent:input_inst|ascii[2] } "NODE_NAME" } } { "../src/input/input.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/input/input.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.68 % ) " "Info: Total cell delay = 1.320 ns ( 41.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.847 ns ( 58.32 % ) " "Info: Total interconnect delay = 1.847 ns ( 58.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.167 ns" { sys_clk input_ent:input_inst|ascii[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.167 ns" { sys_clk {} sys_clk~out0 {} input_ent:input_inst|ascii[2] {} } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.294 ns" { sys_res_n input_ent:input_inst|ascii[4]~0 input_ent:input_inst|ascii[5]~4 input_ent:input_inst|ascii[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "10.294 ns" { sys_res_n {} sys_res_n~out0 {} input_ent:input_inst|ascii[4]~0 {} input_ent:input_inst|ascii[5]~4 {} input_ent:input_inst|ascii[2] {} } { 0.000ns 0.000ns 5.709ns 1.096ns 1.322ns } { 0.000ns 1.141ns 0.087ns 0.213ns 0.726ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.167 ns" { sys_clk input_ent:input_inst|ascii[2] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.167 ns" { sys_clk {} sys_clk~out0 {} input_ent:input_inst|ascii[2] {} } { 0.000ns 0.000ns 1.847ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk uart_tx RS232_ent:rs232_inst\|sendBuffer\[1\] 12.422 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"uart_tx\" through register \"RS232_ent:rs232_inst\|sendBuffer\[1\]\" is 12.422 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 3.213 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 3.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 269 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 269; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.560 ns) 3.213 ns RS232_ent:rs232_inst\|sendBuffer\[1\] 2 REG LC_X45_Y29_N5 1 " "Info: 2: + IC(1.893 ns) + CELL(0.560 ns) = 3.213 ns; Loc. = LC_X45_Y29_N5; Fanout = 1; REG Node = 'RS232_ent:rs232_inst\|sendBuffer\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.453 ns" { sys_clk RS232_ent:rs232_inst|sendBuffer[1] } "NODE_NAME" } } { "../src/RS232/RS232.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/RS232.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 41.08 % ) " "Info: Total cell delay = 1.320 ns ( 41.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.893 ns ( 58.92 % ) " "Info: Total interconnect delay = 1.893 ns ( 58.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.213 ns" { sys_clk RS232_ent:rs232_inst|sendBuffer[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.213 ns" { sys_clk {} sys_clk~out0 {} RS232_ent:rs232_inst|sendBuffer[1] {} } { 0.000ns 0.000ns 1.893ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns + " "Info: + Micro clock to output delay of source is 0.176 ns" {  } { { "../src/RS232/RS232.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/RS232.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.033 ns + Longest register pin " "Info: + Longest register to pin delay is 9.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RS232_ent:rs232_inst\|sendBuffer\[1\] 1 REG LC_X45_Y29_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X45_Y29_N5; Fanout = 1; REG Node = 'RS232_ent:rs232_inst\|sendBuffer\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { RS232_ent:rs232_inst|sendBuffer[1] } "NODE_NAME" } } { "../src/RS232/RS232.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/RS232.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.459 ns) 1.064 ns RS232_ent:rs232_inst\|Mux0~0 2 COMB LC_X46_Y29_N9 1 " "Info: 2: + IC(0.605 ns) + CELL(0.459 ns) = 1.064 ns; Loc. = LC_X46_Y29_N9; Fanout = 1; COMB Node = 'RS232_ent:rs232_inst\|Mux0~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.064 ns" { RS232_ent:rs232_inst|sendBuffer[1] RS232_ent:rs232_inst|Mux0~0 } "NODE_NAME" } } { "../src/RS232/RS232.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/RS232.vhd" 134 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.087 ns) 1.518 ns RS232_ent:rs232_inst\|Selector32~11 3 COMB LC_X46_Y29_N6 1 " "Info: 3: + IC(0.367 ns) + CELL(0.087 ns) = 1.518 ns; Loc. = LC_X46_Y29_N6; Fanout = 1; COMB Node = 'RS232_ent:rs232_inst\|Selector32~11'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.454 ns" { RS232_ent:rs232_inst|Mux0~0 RS232_ent:rs232_inst|Selector32~11 } "NODE_NAME" } } { "../src/RS232/RS232.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/RS232.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.332 ns) 2.211 ns RS232_ent:rs232_inst\|Selector32~12 4 COMB LC_X46_Y29_N4 1 " "Info: 4: + IC(0.361 ns) + CELL(0.332 ns) = 2.211 ns; Loc. = LC_X46_Y29_N4; Fanout = 1; COMB Node = 'RS232_ent:rs232_inst\|Selector32~12'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.693 ns" { RS232_ent:rs232_inst|Selector32~11 RS232_ent:rs232_inst|Selector32~12 } "NODE_NAME" } } { "../src/RS232/RS232.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/RS232.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.459 ns) 3.723 ns RS232_ent:rs232_inst\|Selector32~13 5 COMB LC_X46_Y30_N7 1 " "Info: 5: + IC(1.053 ns) + CELL(0.459 ns) = 3.723 ns; Loc. = LC_X46_Y30_N7; Fanout = 1; COMB Node = 'RS232_ent:rs232_inst\|Selector32~13'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.512 ns" { RS232_ent:rs232_inst|Selector32~12 RS232_ent:rs232_inst|Selector32~13 } "NODE_NAME" } } { "../src/RS232/RS232.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/RS232/RS232.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.806 ns) + CELL(2.504 ns) 9.033 ns uart_tx 6 PIN PIN_D22 0 " "Info: 6: + IC(2.806 ns) + CELL(2.504 ns) = 9.033 ns; Loc. = PIN_D22; Fanout = 0; PIN Node = 'uart_tx'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.310 ns" { RS232_ent:rs232_inst|Selector32~13 uart_tx } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.841 ns ( 42.52 % ) " "Info: Total cell delay = 3.841 ns ( 42.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.192 ns ( 57.48 % ) " "Info: Total interconnect delay = 5.192 ns ( 57.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "9.033 ns" { RS232_ent:rs232_inst|sendBuffer[1] RS232_ent:rs232_inst|Mux0~0 RS232_ent:rs232_inst|Selector32~11 RS232_ent:rs232_inst|Selector32~12 RS232_ent:rs232_inst|Selector32~13 uart_tx } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "9.033 ns" { RS232_ent:rs232_inst|sendBuffer[1] {} RS232_ent:rs232_inst|Mux0~0 {} RS232_ent:rs232_inst|Selector32~11 {} RS232_ent:rs232_inst|Selector32~12 {} RS232_ent:rs232_inst|Selector32~13 {} uart_tx {} } { 0.000ns 0.605ns 0.367ns 0.361ns 1.053ns 2.806ns } { 0.000ns 0.459ns 0.087ns 0.332ns 0.459ns 2.504ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.213 ns" { sys_clk RS232_ent:rs232_inst|sendBuffer[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.213 ns" { sys_clk {} sys_clk~out0 {} RS232_ent:rs232_inst|sendBuffer[1] {} } { 0.000ns 0.000ns 1.893ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "9.033 ns" { RS232_ent:rs232_inst|sendBuffer[1] RS232_ent:rs232_inst|Mux0~0 RS232_ent:rs232_inst|Selector32~11 RS232_ent:rs232_inst|Selector32~12 RS232_ent:rs232_inst|Selector32~13 uart_tx } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "9.033 ns" { RS232_ent:rs232_inst|sendBuffer[1] {} RS232_ent:rs232_inst|Mux0~0 {} RS232_ent:rs232_inst|Selector32~11 {} RS232_ent:rs232_inst|Selector32~12 {} RS232_ent:rs232_inst|Selector32~13 {} uart_tx {} } { 0.000ns 0.605ns 0.367ns 0.361ns 1.053ns 2.806ns } { 0.000ns 0.459ns 0.087ns 0.332ns 0.459ns 2.504ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] ps2_data sys_clk -2.790 ns register " "Info: th for register \"ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]\" (data pin = \"ps2_data\", clock pin = \"sys_clk\") is -2.790 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 3.073 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 3.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns sys_clk 1 CLK PIN_N3 269 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = PIN_N3; Fanout = 269; CLK Node = 'sys_clk'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.560 ns) 3.073 ns ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] 2 REG LC_X65_Y36_N8 1 " "Info: 2: + IC(1.753 ns) + CELL(0.560 ns) = 3.073 ns; Loc. = LC_X65_Y36_N8; Fanout = 1; REG Node = 'ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.313 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.320 ns ( 42.95 % ) " "Info: Total cell delay = 1.320 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.753 ns ( 57.05 % ) " "Info: Total interconnect delay = 1.753 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.073 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.073 ns" { sys_clk {} sys_clk~out0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 1.753ns } { 0.000ns 0.760ns 0.560ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.963 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_data 1 PIN PIN_E21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E21; Fanout = 1; PIN Node = 'ps2_data'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.141 ns) 1.141 ns ps2_data~0 2 COMB IOC_X70_Y47_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.141 ns) = 1.141 ns; Loc. = IOC_X70_Y47_N2; Fanout = 1; COMB Node = 'ps2_data~0'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { ps2_data ps2_data~0 } "NODE_NAME" } } { "../src/calc_top.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/calc_top.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.587 ns) + CELL(0.235 ns) 5.963 ns ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\] 3 REG LC_X65_Y36_N8 1 " "Info: 3: + IC(4.587 ns) + CELL(0.235 ns) = 5.963 ns; Loc. = LC_X65_Y36_N8; Fanout = 1; REG Node = 'ps2_keyboard_controller:ps2_keyboard_controller_inst\|ps2_transceiver:ps2_transceiver_inst\|ps2_data_sync\[1\]'" {  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.822 ns" { ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "../src/ip/ps2/src/ps2_transceiver_beh.vhd" "" { Text "/homes/a0725146/Desktop/Git/our_calc/mycalc/src/ip/ps2/src/ps2_transceiver_beh.vhd" 357 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.376 ns ( 23.08 % ) " "Info: Total cell delay = 1.376 ns ( 23.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.587 ns ( 76.92 % ) " "Info: Total interconnect delay = 4.587 ns ( 76.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.963 ns" { ps2_data ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "5.963 ns" { ps2_data {} ps2_data~0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 4.587ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.073 ns" { sys_clk ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "3.073 ns" { sys_clk {} sys_clk~out0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 1.753ns } { 0.000ns 0.760ns 0.560ns } "" } } { "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.963 ns" { ps2_data ps2_data~0 ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] } "NODE_NAME" } } { "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/quartus/quartus/linux/Technology_Viewer.qrui" "5.963 ns" { ps2_data {} ps2_data~0 {} ps2_keyboard_controller:ps2_keyboard_controller_inst|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1] {} } { 0.000ns 0.000ns 4.587ns } { 0.000ns 1.141ns 0.235ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 28 12:19:44 2010 " "Info: Processing ended: Fri May 28 12:19:44 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
