// SPDX-License-Identifier: GPL-2.0-only
/*
 * Unisoc Qogirn6pro platform DTS file
 *
 * Copyright (C) 2020, Unisoc Inc.
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include "qogirn6pro.dtsi"

/ {
	cpuinfo_hardware = "Unisoc ums9620";

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};
				core1 {
					cpu = <&CPU1>;
				};
				core2 {
					cpu = <&CPU2>;
				};
				core3 {
					cpu = <&CPU3>;
				};
			};
			cluster1 {
				core0 {
					cpu = <&CPU4>;
				};
				core1 {
					cpu = <&CPU5>;
				};
				core2 {
					cpu = <&CPU6>;
				};
			};
			cluster2 {
				core0 {
					cpu = <&CPU7>;
				};
			};
		};

		CPU0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a55","arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
			cpu-idle-states = <&LIT_CORE_PD>;
			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
			capacity-dmips-mhz = <544>;
			operating-points = <
				1536000 900000
				1482000 850000
				1228000 800000
				1144000 750000
				768000  700000
			>;
		};
		CPU1: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55","arm,armv8";
			reg = <0x0 0x100>;
			enable-method = "psci";
			cpu-idle-states = <&LIT_CORE_PD>;
			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
			capacity-dmips-mhz = <544>;
		};
		CPU2: cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a55","arm,armv8";
			reg = <0x0 0x200>;
			enable-method = "psci";
			cpu-idle-states = <&LIT_CORE_PD>;
			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
			capacity-dmips-mhz = <544>;
		};
		CPU3: cpu@300 {
			device_type = "cpu";
			compatible = "arm,cortex-a55","arm,armv8";
			reg = <0x0 0x300>;
			enable-method = "psci";
			cpu-idle-states = <&LIT_CORE_PD>;
			sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
			capacity-dmips-mhz = <544>;
		};
		CPU4: cpu@400 {
			device_type = "cpu";
			compatible = "arm,cortex-a76","arm,armv8";
			reg = <0x0 0x400>;
			enable-method = "psci";
			cpu-idle-states = <&MID_CORE_PD>;
			sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
			capacity-dmips-mhz = <1264>;
			operating-points = <
				2418000	850000
				2184000	750000
				1716000	650000
				988000	550000
			>;
		};
		CPU5: cpu@500 {
			device_type = "cpu";
			compatible = "arm,cortex-a76","arm,armv8";
			reg = <0x0 0x500>;
			enable-method = "psci";
			cpu-idle-states = <&MID_CORE_PD>;
			sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
			capacity-dmips-mhz = <1264>;
		};
		CPU6: cpu@600 {
			device_type = "cpu";
			compatible = "arm,cortex-a76","arm,armv8";
			reg = <0x0 0x600>;
			enable-method = "psci";
			cpu-idle-states = <&MID_CORE_PD>;
			sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
			capacity-dmips-mhz = <1264>;
		};
		CPU7: cpu@700 {
			device_type = "cpu";
			compatible = "arm,cortex-a76","arm,armv8";
			reg = <0x0 0x700>;
			enable-method = "psci";
			cpu-idle-states = <&BIG_CORE_PD>;
			sched-energy-costs = <&CPU_COST_2 &CLUSTER_COST_2>;
			capacity-dmips-mhz = <1264>;
			operating-points = <
				2808000	1000000
				2704000	950000
				2496000	850000
				2080000	750000
			>;
		};
	};

	energy-costs {
		CPU_COST_0: core-cost0 {
			busy-cost-data = <
				119	39	/* 806MHz */
				191	64	/* 1300MHz */
				252	96	/* 1716MHz */
				295	132	/* 2002MHz */
			>;
			idle-cost-data = <
				15		/* ACTIVE-IDLE */
				15
				0
				0
			>;
		};
		CPU_COST_1: core-cost1 {
			busy-cost-data = <
				360	141	/* 988MHz */
				626	269	/* 1716MHz */
				796	419	/* 2148MHz */
				882	573	/* 2418MHz */
			>;
			idle-cost-data = <
				37		// ACTIVE-IDLE
				37
				0
				0
			>;
		};
		CPU_COST_2: core-cost2 {
			busy-cost-data = <
				759	509	/* 2080MHz */
				910	730	/* 2496MHz */
				986	952	/* 2704MHz */
				1024	1079	/* 2808MHz */
			>;
			idle-cost-data = <
				80		/* ACTIVE-IDLE */
				80
				0
				0
			>;
		};
		CLUSTER_COST_0: cluster-cost0 {
			busy-cost-data = <
				360	0	/* 988MHz */
				626	0	/* 1716MHz */
				796	0	/* 2148MHz */
				882	0	/* 2418MHz */
			>;
			idle-cost-data = <
				0		// ACTIVE-IDLE
				0
				0
				0
			>;
		};
		CLUSTER_COST_1: cluster-cost1 {
			busy-cost-data = <
				360	0	/* 988MHz */
				626	0	/* 1716MHz */
				796	0	/* 2148MHz */
				882	0	/* 2418MHz */
			>;
			idle-cost-data = <
				14		// ACTIVE-IDLE
				14
				14
				0
			>;
		};
		CLUSTER_COST_2: cluster-cost2 {
			busy-cost-data = <
				759	45	/* 2080MHz */
				910	77	/* 2496MHz */
				986	118	/* 2704MHz */
				1024	169	/* 2808MHz */
			>;
			idle-cost-data = <
				15		/* ACTIVE-IDLE */
				15
				0
				0
			>;
		};
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	idle-states {
		entry-method = "arm,psci";
		LIT_CORE_PD: core-sleep-lit {
			compatible = "arm,idle-state";
			entry-latency-us = <1000>;
			exit-latency-us = <500>;
			min-residency-us = <2500>;
			local-timer-stop;
			arm,psci-suspend-param = <0x00010000>;
		};
		MID_CORE_PD: core-sleep-mid {
			compatible = "arm,idle-state";
			entry-latency-us = <4000>;
			exit-latency-us = <4000>;
			min-residency-us = <10000>;
			local-timer-stop;
			arm,psci-suspend-param = <0x00010000>;
		};
		BIG_CORE_PD: core-sleep-big {
			compatible = "arm,idle-state";
			entry-latency-us = <4000>;
			exit-latency-us = <4000>;
			min-residency-us = <10000>;
			local-timer-stop;
			arm,psci-suspend-param = <0x00010000>;
		};
		CLUSTER_PD: cluster-pd {
			compatible = "arm,idle-state";
			entry-latency-us = <600>;
			exit-latency-us = <1000>;
			min-residency-us = <2800>;
			local-timer-stop;
			arm,psci-suspend-param = <0x01010000>;
		};
	};

	gic: interrupt-controller@12000000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		redistributor-stride = <0x0 0x20000>;	/* 128KB stride */
		#redistributor-regions = <1>;
		interrupt-controller;
		reg = <0x0 0x12000000 0 0x20000>,	/* GICD */
			<0x0 0x12040000 0 0x100000>;	/* GICR */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>, /* Physical Secure PPI */
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH>, /* Physical Non-Secure PPI */
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>, /* Virtual PPI */
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>; /* Hipervisor PPI */
		arm,no-tick-in-suspend;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
	};

	soc {
		pmu_gate: pmu-gate {
			compatible = "sprd,ums9620-pmu-gate";
			sprd,syscon = <&pmu_apb_regs>; /* 0x64910000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g1_pll: g1-pll {
			compatible = "sprd,ums9620-g1-pll";
			sprd,syscon = <&anlg_phy_g1_regs>; /* 0x64304000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g1l_pll: g1l-pll {
			compatible = "sprd,ums9620-g1l-pll";
			sprd,syscon = <&anlg_phy_g1l_regs>; /* 0x64308000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g5l_pll: g5l-pll {
			compatible = "sprd,ums9620-g5l-pll";
			sprd,syscon = <&anlg_phy_g5l_regs>; /* 0x64324000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g5r_pll: g5r-pll {
			compatible = "sprd,ums9620-g5r-pll";
			sprd,syscon = <&anlg_phy_g5r_regs>; /* 0x64320000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g8_pll: g8-pll {
			compatible = "sprd,ums9620-g8-pll";
			sprd,syscon = <&anlg_phy_g8_regs>; /* 0x6432c000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g9_pll: g9-pll {
			compatible = "sprd,ums9620-g9-pll";
			sprd,syscon = <&anlg_phy_g9_regs>; /* 0x64330000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		g10_pll: g10-pll {
			compatible = "sprd,ums9620-g10-pll";
			sprd,syscon = <&anlg_phy_g10_regs>; /* 0x64334000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		apapb_gate: apapb-gate {
			compatible = "sprd,ums9620-apapb-gate";
			sprd,syscon = <&ap_apb_regs>; /* 0x20100000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ap_clk: clock-controller@20010000 {
			compatible = "sprd,ums9620-ap-clk";
			reg = <0 0x20010000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		apahb_gate: apahb-gate {
			compatible = "sprd,ums9620-apahb-gate";
			sprd,syscon = <&ap_ahb_regs>; /* 0x20000000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		aonapb_gate: aonapb-gate {
			compatible = "sprd,ums9620-aon-gate";
			sprd,syscon = <&aon_apb_regs>; /* 0x64900000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		aonapb_clk: clock-controller@64920000 {
			compatible = "sprd,ums9620-aonapb-clk";
			reg = <0 0x64920000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		gpuapb_gate: gpuapb-gate {
			compatible = "sprd,ums9620-gpuapb-gate";
			sprd,syscon = <&gpu_apb_regs>; /* 0x23000000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		gpu_clk: clock-controller@23010000 {
			compatible = "sprd,ums9620-gpu-clk";
			reg = <0 0x23010000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ipaapb_gate: ipaapb-gate {
			compatible = "sprd,ums9620-ipaapb-gate";
			sprd,syscon = <&ipa_apb_regs>; /* 0x25000000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ipa_clk: clock-controller@25010000 {
			compatible = "sprd,ums9620-ipa-clk";
			reg = <0 0x25010000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ipaglb_gate: clock-controller@25240000 {
			compatible = "sprd,ums9620-ipaglb-gate";
			reg = <0 0x25240000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ipadispc_gate: clock-controller@31800000 {
			compatible = "sprd,ums9620-ipadispc-gate";
			reg = <0 0x31800000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext_26m";
			#clock-cells = <1>;
		};

		pcieapb_gate: clock-controller@26000000 {
			compatible = "sprd,ums9620-pcieapb-gate";
			reg = <0 0x26000000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
			status = "disable";
		};

		pcie_clk: clock-controller@26004000 {
			compatible = "sprd,ums9620-pcie-clk";
			reg = <0 0x26004000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
			status = "disable";
		};

		aiapb_gate: clock-controller@27000000 {
			compatible = "sprd,ums9620-aiapb-gate";
			reg = <0 0x27000000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ai_clk: clock-controller@27004000 {
			compatible = "sprd,ums9620-ai-clk";
			reg = <0 0x27004000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		ai_dvfs_clk: clock-controller@27008000 {
			compatible = "sprd,ums9620-ai-dvfs-clk";
			reg = <0 0x27008000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		mm_gate: mm-gate {
			compatible = "sprd,ums9620-mm-gate";
			sprd,syscon = <&mm_ahb_regs>; /* 0x30000000 */
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		mm_clk: clock-controller@30010000 {
			compatible = "sprd,ums9620-mm-clk";
			reg = <0 0x30010000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		dpu_vsp_gate: clock-controller@30100000 {
			compatible = "sprd,ums9620-dpu-vsp-gate";
			reg = <0 0x30100000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		dpu_vsp_clk: clock-controller@30110000 {
			compatible = "sprd,ums9620-dpu-vsp-clk";
			reg = <0 0x30110000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		audcpglb_gate: clock-controller@56200000 {
			compatible = "sprd,ums9620-audcpglb-gate";
			reg = <0 0x56200000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};

		audcpapb_gate: clock-controller@56390000 {
			compatible = "sprd,ums9620-audcpapb-gate";
			reg = <0 0x56390000 0 0x3000>;
			clocks = <&ext_26m>;
			clock-names = "ext-26m";
			#clock-cells = <1>;
		};
	};
};

&i2c0 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C0_EB>,
		 <&ap_clk CLK_AP_I2C0>, <&ext_26m>;
};

&i2c1 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C1_EB>,
		 <&ap_clk CLK_AP_I2C1>, <&ext_26m>;
};

&i2c2 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C2_EB>,
		 <&ap_clk CLK_AP_I2C2>, <&ext_26m>;
};

&i2c3 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C3_EB>,
		 <&ap_clk CLK_AP_I2C3>, <&ext_26m>;
};

&i2c4 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C4_EB>,
		 <&ap_clk CLK_AP_I2C4>, <&ext_26m>;
};

&i2c5 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C5_EB>,
		 <&ap_clk CLK_AP_I2C5>, <&ext_26m>;
};

&i2c6 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C6_EB>,
		 <&ap_clk CLK_AP_I2C6>, <&ext_26m>;
};

&i2c7 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C7_EB>,
		 <&ap_clk CLK_AP_I2C7>, <&ext_26m>;
};

&i2c8 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C8_EB>,
		 <&ap_clk CLK_AP_I2C8>, <&ext_26m>;
};

&i2c9 {
	clock-names = "enable", "i2c", "source";
	clocks = <&apahb_gate CLK_I2C9_EB>,
		 <&ap_clk CLK_AP_I2C9>, <&ext_26m>;
};

&sdio0 {
	clock-names = "sdio_clk", "sdio_clk_source","sdio_ahb_enable";
	clocks = <&aonapb_clk CLK_SDIO0_2X>,
		 <&g1_pll CLK_RPLL_390M>, <&apahb_gate CLK_SDIO0_EB>;
};

&sdio1 {
	clock-names = "sdio_clk","sdio_clk_source","sdio_ahb_enable";
	clocks = <&aonapb_clk CLK_SDIO1_2X>,
		 <&g1_pll CLK_RPLL_390M>, <&apahb_gate CLK_SDIO1_EB>;
};

&sdio3 {
	clock-names = "sdio_clk","sdio_clk_source","sdio_ahb_enable";
	clocks = <&ap_clk CLK_EMMC_2X>,
		 <&g1_pll CLK_RPLL_390M>, <&apahb_gate CLK_EMMC_EB>;
};

&spi0 {
	clock-names = "enable", "spi", "source";
	clocks = <&apapb_gate CLK_SPI0_EB>,
		 <&aonapb_clk CLK_SPI0>, <&g5l_pll CLK_TGPLL_192M>;
};

&spi1 {
	clock-names = "enable", "spi", "source";
	clocks = <&apapb_gate CLK_SPI1_EB>,
		 <&aonapb_clk CLK_SPI1>, <&g5l_pll CLK_TGPLL_192M>;
};

&spi2 {
	clock-names = "enable", "spi", "source";
	clocks = <&apapb_gate CLK_SPI2_EB>,
		 <&aonapb_clk CLK_SPI2>, <&g5l_pll CLK_TGPLL_192M>;
};

&jpg {
	clock-names = "jpg_domain_eb",
			"jpg_dev_eb",
			"jpg_ckg_eb",
			"jpg_clk",
			"clk_src_153m6",
			"clk_src_256m",
			"clk_src_307m2",
			"clk_src_409m6",
			"clk_src_512m";

	clocks = <&aonapb_gate CLK_MM_EB>,
			<&mm_gate CLK_JPG_EN>,
			<&mm_gate CLK_CKG_EN>,
			<&mm_clk CLK_JPG>,
			<&g5l_pll CLK_TGPLL_153M6>,
			<&g5l_pll CLK_TGPLL_256M>,
			<&g5l_pll CLK_TGPLL_307M2>,
			<&g5l_pll CLK_V4NRPLL_409M6>,
			<&g5l_pll CLK_TGPLL_512M>;
};

&dpu {
	clock-names = "clk_src_256m",
			"clk_src_307m2",
			"clk_src_384m",
			"clk_src_409m6",
			"clk_src_512m",
			"clk_src_614m4",
			"clk_dpu_core",
			"clk_dpu_dpi",
			"clk_dpuvsp_eb",
			"clk_dpuvsp_disp_eb";

	clocks = <&g5l_pll CLK_TGPLL_256M>,
		<&g5l_pll CLK_TGPLL_307M2>,
		<&g5l_pll CLK_TGPLL_384M>,
		<&g5l_pll CLK_V4NRPLL_409M6>,
		<&g5l_pll CLK_TGPLL_512M>,
		<&g5l_pll CLK_V4NRPLL_614M4>,
		<&dpu_vsp_clk CLK_DISPC0>,
		<&dpu_vsp_clk CLK_DISPC0_DPI>,
		<&aonapb_gate CLK_DPU_VSP_EB>,
		<&dpu_vsp_gate CLK_DPU_EB>;
};

&dsi {
	clock-names = "clk_dsi0_eb";
	clocks = <&dpu_vsp_gate CLK_DSI0_EB>;
};
