Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,20
design__inferred_latch__count,0
design__instance__count,26235
design__instance__area,167924
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,72
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,940
design__max_cap_violation__count__corner:nom_tt_025C_1v80,32
power__internal__total,0.0011944862781092525
power__switching__total,0.00047718462883494794
power__leakage__total,1.8216657338143705E-7
power__total,0.00167185312602669
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.39928747549598936
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.39928747549598936
timing__hold__ws__corner:nom_tt_025C_1v80,0.2747434579828868
timing__setup__ws__corner:nom_tt_025C_1v80,56.569648344618564
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.274743
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,85.108948
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,631
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,940
design__max_cap_violation__count__corner:nom_ss_100C_1v60,35
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.4885059162121321
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.4885059162121321
timing__hold__ws__corner:nom_ss_100C_1v60,0.8174303687528165
timing__setup__ws__corner:nom_ss_100C_1v60,53.05813183432497
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.817430
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,69.592316
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,940
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,30
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3625611857803963
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3625611857803963
timing__hold__ws__corner:nom_ff_n40C_1v95,0.08509004852673956
timing__setup__ws__corner:nom_ff_n40C_1v95,57.79605935208048
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.085090
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,90.632202
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,740
design__max_fanout_violation__count,940
design__max_cap_violation__count,56
clock__skew__worst_hold,-0.35311163326135014
clock__skew__worst_setup,0.35311163326135014
timing__hold__ws,0.083864251250583
timing__setup__ws,52.98718769286656
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.083864
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,68.866898
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 450.0
design__core__bbox,5.52 10.88 544.18 437.92
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,247500
design__core__area,230029
design__instance__count__stdcell,26235
design__instance__area__stdcell,167924
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.730009
design__instance__utilization__stdcell,0.730009
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,31138825
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,505784
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1653
antenna__violating__nets,4
antenna__violating__pins,4
route__antenna_violation__count,4
route__net,13634
route__net__special,2
route__drc_errors__iter:1,15499
route__wirelength__iter:1,662158
route__drc_errors__iter:2,6766
route__wirelength__iter:2,656198
route__drc_errors__iter:3,6180
route__wirelength__iter:3,654239
route__drc_errors__iter:4,1202
route__wirelength__iter:4,653290
route__drc_errors__iter:5,100
route__wirelength__iter:5,653226
route__drc_errors__iter:6,41
route__wirelength__iter:6,653204
route__drc_errors__iter:7,38
route__wirelength__iter:7,653193
route__drc_errors__iter:8,33
route__wirelength__iter:8,653209
route__drc_errors__iter:9,21
route__wirelength__iter:9,653214
route__drc_errors__iter:10,21
route__wirelength__iter:10,653214
route__drc_errors__iter:11,0
route__wirelength__iter:11,653233
route__drc_errors,0
route__wirelength,653233
route__vias,123617
route__vias__singlecut,123617
route__vias__multicut,0
design__disconnected_pin__count,133
design__critical_disconnected_pin__count,0
route__wirelength__max,1059.23
timing__unannotated_net__count__corner:nom_tt_025C_1v80,387
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,387
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,387
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,28
design__max_fanout_violation__count__corner:min_tt_025C_1v80,940
design__max_cap_violation__count__corner:min_tt_025C_1v80,6
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.38786938647630637
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.38786938647630637
timing__hold__ws__corner:min_tt_025C_1v80,0.27303560185580444
timing__setup__ws__corner:min_tt_025C_1v80,56.617062862716814
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.273036
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,85.545357
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,387
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,547
design__max_fanout_violation__count__corner:min_ss_100C_1v60,940
design__max_cap_violation__count__corner:min_ss_100C_1v60,10
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.4714910817447244
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.4714910817447244
timing__hold__ws__corner:min_ss_100C_1v60,0.812759882400733
timing__setup__ws__corner:min_ss_100C_1v60,53.158826400971044
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.812760
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,70.356781
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,387
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,4
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,940
design__max_cap_violation__count__corner:min_ff_n40C_1v95,6
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.35311163326135014
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.35311163326135014
timing__hold__ws__corner:min_ff_n40C_1v95,0.083864251250583
timing__setup__ws__corner:min_ff_n40C_1v95,57.83084752540718
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.083864
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,90.921791
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,387
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,167
design__max_fanout_violation__count__corner:max_tt_025C_1v80,940
design__max_cap_violation__count__corner:max_tt_025C_1v80,51
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.4160277518016422
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4160277518016422
timing__hold__ws__corner:max_tt_025C_1v80,0.27666802965050513
timing__setup__ws__corner:max_tt_025C_1v80,56.53377304087542
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.276668
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,84.678520
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,387
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,740
design__max_fanout_violation__count__corner:max_ss_100C_1v60,940
design__max_cap_violation__count__corner:max_ss_100C_1v60,56
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.5116869295326993
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5116869295326993
timing__hold__ws__corner:max_ss_100C_1v60,0.822803182210141
timing__setup__ws__corner:max_ss_100C_1v60,52.98718769286656
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.822803
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,68.866898
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,387
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,940
design__max_cap_violation__count__corner:max_ff_n40C_1v95,51
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3764050011551871
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3764050011551871
timing__hold__ws__corner:max_ff_n40C_1v95,0.08625456149020355
timing__setup__ws__corner:max_ff_n40C_1v95,57.770369678742526
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.086255
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,90.346024
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,387
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,387
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000743289
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000680306
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000139481
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000680306
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000013600000000000000231607268086353457192672067321836948394775390625
ir__drop__worst,0.000074300000000000003519927405104539275271235965192317962646484375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
