// Seed: 3970277553
module module_0 (
    output wire  id_0,
    input  wand  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  tri   id_5,
    output tri0  id_6,
    input  tri   id_7,
    output tri1  id_8,
    output tri   id_9,
    input  wire  id_10,
    input  uwire id_11,
    output wor   id_12,
    output wor   id_13,
    output tri   id_14
);
  wire id_16;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    input wire id_8,
    input tri1 id_9,
    output wire id_10
);
  assign id_5 = id_3;
  module_0(
      id_0, id_7, id_1, id_9, id_7, id_1, id_10, id_8, id_0, id_10, id_3, id_8, id_0, id_0, id_5
  );
endmodule
