[VMEM] WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 2403 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3921534 heartbeat IPC: 2.55 cumulative IPC: 2.55 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 7476429 heartbeat IPC: 2.813 cumulative IPC: 2.675 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 10861260 heartbeat IPC: 2.954 cumulative IPC: 2.762 (Simulation time: 00 hr 06 min 27 sec)
Warmup finished CPU 0 instructions: 40000003 cycles: 14653668 cumulative IPC: 2.73 (Simulation time: 00 hr 08 min 38 sec)
Warmup complete CPU 0 instructions: 40000003 cycles: 14653668 cumulative IPC: 2.73 (Simulation time: 00 hr 08 min 38 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 14653669 heartbeat IPC: 2.637 cumulative IPC: 5 (Simulation time: 00 hr 08 min 38 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 54204461 heartbeat IPC: 0.2528 cumulative IPC: 0.2528 (Simulation time: 00 hr 20 min 50 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 93228095 heartbeat IPC: 0.2563 cumulative IPC: 0.2545 (Simulation time: 00 hr 32 min 46 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 128913540 heartbeat IPC: 0.2802 cumulative IPC: 0.2626 (Simulation time: 00 hr 43 min 31 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 178392491 heartbeat IPC: 0.2021 cumulative IPC: 0.2443 (Simulation time: 00 hr 58 min 18 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 213258354 heartbeat IPC: 0.2868 cumulative IPC: 0.2518 (Simulation time: 01 hr 08 min 39 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 258969556 heartbeat IPC: 0.2188 cumulative IPC: 0.2456 (Simulation time: 01 hr 22 min 15 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 293033916 heartbeat IPC: 0.2936 cumulative IPC: 0.2515 (Simulation time: 01 hr 32 min 21 sec)
Heartbeat CPU 0 instructions: 120000022 cycles: 333798687 heartbeat IPC: 0.2453 cumulative IPC: 0.2507 (Simulation time: 01 hr 44 min 18 sec)
Heartbeat CPU 0 instructions: 130000026 cycles: 377445937 heartbeat IPC: 0.2291 cumulative IPC: 0.2481 (Simulation time: 01 hr 57 min 18 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 407556204 cumulative IPC: 0.2454 (Simulation time: 02 hr 10 min 21 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 407556204 cumulative IPC: 0.2454 (Simulation time: 02 hr 10 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/wzz/ChampSim/traces/605.mcf_s-472B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2454 instructions: 100000001 cycles: 407556204
CPU 0 Branch Prediction Accuracy: 98.3% MPKI: 1.93 Average ROB Occupancy at Mispredict: 138.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.93
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     282972 HIT:     156367 MISS:     126605 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     282972 HIT:     156367 MISS:     126605 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 50.65 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5542550 HIT:     747630 MISS:    4794920 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4692367 HIT:     132263 MISS:    4560104 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     244193 HIT:      20149 MISS:     224044 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     563891 HIT:     562243 MISS:       1648 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      42099 HIT:      32975 MISS:       9124 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 244.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   18441961 HIT:   18441961 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   18441961 HIT:   18441961 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   50049854 HIT:   43417649 MISS:    6632205 MSHR_MERGE:    1653527
cpu0->cpu0_L1D LOAD         ACCESS:   25791589 HIT:   20097451 MISS:    5694138 MSHR_MERGE:    1001764
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   24131555 HIT:   23235587 MISS:     895968 MSHR_MERGE:     651763
cpu0->cpu0_L1D TRANSLATION  ACCESS:     126710 HIT:      84611 MISS:      42099 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 245.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   16820118 HIT:   16820118 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   16820118 HIT:   16820118 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   46332577 HIT:   45972736 MISS:     359841 MSHR_MERGE:      76869
cpu0->cpu0_DTLB LOAD         ACCESS:   46332577 HIT:   45972736 MISS:     359841 MSHR_MERGE:      76869
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 28.11 cycles
cpu0->LLC TOTAL        ACCESS:    5245772 HIT:     456963 MISS:    4788809 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    4560103 HIT:       4879 MISS:    4555224 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     224044 HIT:        158 MISS:     223886 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     452501 HIT:     450644 MISS:       1857 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9124 HIT:       1282 MISS:       7842 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 219.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30426
  ROW_BUFFER_MISS:    4756420
  AVG DBUS CONGESTED CYCLE: 14.06
Channel 0 WQ ROW_BUFFER_HIT:      46671
  ROW_BUFFER_MISS:     401348
  FULL:          0
Channel 0 REFRESHES ISSUED:      33958
