set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_dq[0]}]
set_property PACKAGE_PIN J4 [get_ports {nand_if_4_nand_dq[0]}]
set_property SLEW FAST [get_ports {nand_if_4_nand_dq[0]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_dq[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_dq[1]}]
set_property PACKAGE_PIN J3 [get_ports {nand_if_4_nand_dq[1]}]
set_property SLEW FAST [get_ports {nand_if_4_nand_dq[1]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_dq[1]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_dq[2]}]
set_property PACKAGE_PIN L1 [get_ports {nand_if_4_nand_dq[2]}]
set_property SLEW FAST [get_ports {nand_if_4_nand_dq[2]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_dq[2]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_dq[3]}]
set_property PACKAGE_PIN K1 [get_ports {nand_if_4_nand_dq[3]}]
set_property SLEW FAST [get_ports {nand_if_4_nand_dq[3]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_dq[3]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_dq[4]}]
set_property PACKAGE_PIN L3 [get_ports {nand_if_4_nand_dq[4]}]
set_property SLEW FAST [get_ports {nand_if_4_nand_dq[4]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_dq[4]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_dq[5]}]
set_property PACKAGE_PIN L2 [get_ports {nand_if_4_nand_dq[5]}]
set_property SLEW FAST [get_ports {nand_if_4_nand_dq[5]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_dq[5]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_dq[6]}]
set_property PACKAGE_PIN K5 [get_ports {nand_if_4_nand_dq[6]}]
set_property SLEW FAST [get_ports {nand_if_4_nand_dq[6]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_dq[6]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_dq[7]}]
set_property PACKAGE_PIN J5 [get_ports {nand_if_4_nand_dq[7]}]
set_property SLEW FAST [get_ports {nand_if_4_nand_dq[7]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_dq[7]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_ce[0]}]
set_property PACKAGE_PIN E5 [get_ports {nand_if_4_nand_ce[0]}]
set_property SLEW SLOW [get_ports {nand_if_4_nand_ce[0]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_ce[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_ce[1]}]
set_property PACKAGE_PIN E6 [get_ports {nand_if_4_nand_ce[1]}]
set_property SLEW SLOW [get_ports {nand_if_4_nand_ce[1]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_ce[1]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_ce[2]}]
set_property PACKAGE_PIN D5 [get_ports {nand_if_4_nand_ce[2]}]
set_property SLEW SLOW [get_ports {nand_if_4_nand_ce[2]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_ce[2]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_ce[3]}]
set_property PACKAGE_PIN D4 [get_ports {nand_if_4_nand_ce[3]}]
set_property SLEW SLOW [get_ports {nand_if_4_nand_ce[3]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_ce[3]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_ce[4]}]
set_property PACKAGE_PIN D3 [get_ports {nand_if_4_nand_ce[4]}]
set_property SLEW SLOW [get_ports {nand_if_4_nand_ce[4]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_ce[4]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_ce[5]}]
set_property PACKAGE_PIN E3 [get_ports {nand_if_4_nand_ce[5]}]
set_property SLEW SLOW [get_ports {nand_if_4_nand_ce[5]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_ce[5]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_ce[6]}]
set_property PACKAGE_PIN E2 [get_ports {nand_if_4_nand_ce[6]}]
set_property SLEW SLOW [get_ports {nand_if_4_nand_ce[6]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_ce[6]}]

set_property IOSTANDARD LVCMOS18 [get_ports {nand_if_4_nand_ce[7]}]
set_property PACKAGE_PIN E1 [get_ports {nand_if_4_nand_ce[7]}]
set_property SLEW SLOW [get_ports {nand_if_4_nand_ce[7]}]
set_property DRIVE 12 [get_ports {nand_if_4_nand_ce[7]}]

set_property IOSTANDARD SSTL18_II [get_ports nand_if_4_nand_cle]
set_property PACKAGE_PIN H6 [get_ports nand_if_4_nand_cle]
set_property SLEW FAST [get_ports nand_if_4_nand_cle]

set_property IOSTANDARD SSTL18_II [get_ports nand_if_4_nand_ale]
set_property PACKAGE_PIN G6 [get_ports nand_if_4_nand_ale]
set_property SLEW FAST [get_ports nand_if_4_nand_ale]

set_property IOSTANDARD SSTL18_II [get_ports nand_if_4_nand_we]
set_property PACKAGE_PIN G2 [get_ports nand_if_4_nand_we]
set_property SLEW FAST [get_ports nand_if_4_nand_we]

set_property IOSTANDARD DIFF_SSTL18_II [get_ports nand_if_4_nand_re_p]
set_property SLEW FAST [get_ports nand_if_4_nand_re_p]

set_property IOSTANDARD DIFF_SSTL18_II [get_ports nand_if_4_nand_re_n]
set_property PACKAGE_PIN K3 [get_ports nand_if_4_nand_re_p]
set_property PACKAGE_PIN K2 [get_ports nand_if_4_nand_re_n]
set_property SLEW FAST [get_ports nand_if_4_nand_re_n]

set_property IOSTANDARD DIFF_SSTL18_II [get_ports nand_if_4_nand_dqs_p]
set_property SLEW FAST [get_ports nand_if_4_nand_dqs_p]

set_property IOSTANDARD DIFF_SSTL18_II [get_ports nand_if_4_nand_dqs_n]
set_property PACKAGE_PIN H4 [get_ports nand_if_4_nand_dqs_p]
set_property PACKAGE_PIN H3 [get_ports nand_if_4_nand_dqs_n]
set_property SLEW FAST [get_ports nand_if_4_nand_dqs_n]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_4_nand_rb[0]}]
set_property PACKAGE_PIN L5 [get_ports {nand_if_4_nand_rb[0]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_4_nand_rb[1]}]
set_property PACKAGE_PIN J1 [get_ports {nand_if_4_nand_rb[1]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_4_nand_rb[2]}]
set_property PACKAGE_PIN H1 [get_ports {nand_if_4_nand_rb[2]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_4_nand_rb[3]}]
set_property PACKAGE_PIN H2 [get_ports {nand_if_4_nand_rb[3]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_4_nand_rb[4]}]
set_property PACKAGE_PIN G1 [get_ports {nand_if_4_nand_rb[4]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_4_nand_rb[5]}]
set_property PACKAGE_PIN G5 [get_ports {nand_if_4_nand_rb[5]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_4_nand_rb[6]}]
set_property PACKAGE_PIN G4 [get_ports {nand_if_4_nand_rb[6]}]

set_property IOSTANDARD SSTL18_II [get_ports {nand_if_4_nand_rb[7]}]
set_property PACKAGE_PIN F5 [get_ports {nand_if_4_nand_rb[7]}]

set_property IOSTANDARD LVCMOS18 [get_ports nand_if_4_nand_wp]
set_property PACKAGE_PIN K6 [get_ports nand_if_4_nand_wp]
set_property SLEW SLOW [get_ports nand_if_4_nand_wp]
set_property DRIVE 12 [get_ports nand_if_4_nand_wp]



