{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/altera/13.0sp1/testVGA/hvsync_generator.v " "Source file: C:/altera/13.0sp1/testVGA/hvsync_generator.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1644863749256 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1644863749256 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/altera/13.0sp1/testVGA/hvsync_generator.v " "Source file: C:/altera/13.0sp1/testVGA/hvsync_generator.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1644863749269 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1644863749269 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/altera/13.0sp1/testVGA/hvsync_generator.v " "Source file: C:/altera/13.0sp1/testVGA/hvsync_generator.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1644863749282 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1644863749282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644863749646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644863749646 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 15 01:35:49 2022 " "Processing started: Tue Feb 15 01:35:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644863749646 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644863749646 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644863749646 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1644863750085 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "testVGA.v(30) " "Verilog HDL Module Instantiation warning at testVGA.v(30): ignored dangling comma in List of Port Connections" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1644863750131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testvga.v 1 1 " "Found 1 design units, including 1 entities, in source file testvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 testVGA " "Found entity 1: testVGA" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644863750133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644863750133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644863750137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644863750137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644863750141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644863750141 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lookup_Alphabet.v(22) " "Verilog HDL information at Lookup_Alphabet.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1644863750146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup_alphabet.v 1 1 " "Found 1 design units, including 1 entities, in source file lookup_alphabet.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Alphabet " "Found entity 1: Lookup_Alphabet" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644863750147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644863750147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "posDisplay testVGA.v(29) " "Verilog HDL Implicit Net warning at testVGA.v(29): created implicit net for \"posDisplay\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644863750147 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rx rx.v(10) " "Verilog HDL Parameter Declaration warning at rx.v(10): Parameter Declaration in module \"rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1644863750148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rx rx.v(11) " "Verilog HDL Parameter Declaration warning at rx.v(11): Parameter Declaration in module \"rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1644863750148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rx rx.v(12) " "Verilog HDL Parameter Declaration warning at rx.v(12): Parameter Declaration in module \"rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1644863750148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rx rx.v(13) " "Verilog HDL Parameter Declaration warning at rx.v(13): Parameter Declaration in module \"rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1644863750148 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rx rx.v(14) " "Verilog HDL Parameter Declaration warning at rx.v(14): Parameter Declaration in module \"rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1644863750148 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testVGA " "Elaborating entity \"testVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1644863750191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "testVGA.v" "hvsync" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644863750194 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dis0x0 hvsync_generator.v(65) " "Verilog HDL warning at hvsync_generator.v(65): object dis0x0 used but never assigned" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 65 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1644863750196 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(39) " "Verilog HDL assignment warning at hvsync_generator.v(39): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863750208 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(48) " "Verilog HDL assignment warning at hvsync_generator.v(48): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863750208 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(88) " "Verilog HDL assignment warning at hvsync_generator.v(88): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863750208 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hvsync_generator.v(97) " "Verilog HDL assignment warning at hvsync_generator.v(97): truncated value with size 32 to match size of target (9)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863750208 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "curx hvsync_generator.v(111) " "Verilog HDL Event Control warning at hvsync_generator.v(111): posedge or negedge of vector \"curx\" depends solely on its least-significant bit" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 111 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1644863750208 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "check hvsync_generator.v(128) " "Verilog HDL Event Control warning at hvsync_generator.v(128): posedge or negedge of vector \"check\" depends solely on its least-significant bit" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 128 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1644863750294 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 hvsync_generator.v(151) " "Verilog HDL assignment warning at hvsync_generator.v(151): truncated value with size 8 to match size of target (1)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863752068 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dis0x0\[0\] 0 hvsync_generator.v(65) " "Net \"dis0x0\[0\]\" at hvsync_generator.v(65) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1644863753368 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "countPos hvsync_generator.v(8) " "Output port \"countPos\" at hvsync_generator.v(8) has no driver" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1644863753383 "|testVGA|hvsync_generator:hvsync"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "framebuffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"framebuffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1644863756406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx hvsync_generator:hvsync\|rx:rxmodule " "Elaborating entity \"rx\" for hierarchy \"hvsync_generator:hvsync\|rx:rxmodule\"" {  } { { "hvsync_generator.v" "rxmodule" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644863756765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rx.v(71) " "Verilog HDL assignment warning at rx.v(71): truncated value with size 32 to match size of target (8)" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756766 "|testVGA|hvsync_generator:hvsync|rx:rxmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rx.v(82) " "Verilog HDL assignment warning at rx.v(82): truncated value with size 32 to match size of target (8)" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756766 "|testVGA|hvsync_generator:hvsync|rx:rxmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rx.v(93) " "Verilog HDL assignment warning at rx.v(93): truncated value with size 32 to match size of target (3)" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756766 "|testVGA|hvsync_generator:hvsync|rx:rxmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rx.v(111) " "Verilog HDL assignment warning at rx.v(111): truncated value with size 32 to match size of target (8)" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756766 "|testVGA|hvsync_generator:hvsync|rx:rxmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lookup_Alphabet hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A " "Elaborating entity \"Lookup_Alphabet\" for hierarchy \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\"" {  } { { "hvsync_generator.v" "LUT_A" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644863756767 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(42) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(42): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756772 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(42) " "Verilog HDL assignment warning at Lookup_Alphabet.v(42): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(65) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(65): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(65) " "Verilog HDL assignment warning at Lookup_Alphabet.v(65): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(87) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(87): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(87) " "Verilog HDL assignment warning at Lookup_Alphabet.v(87): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(109) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(109): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(109) " "Verilog HDL assignment warning at Lookup_Alphabet.v(109): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(131) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(131): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(131) " "Verilog HDL assignment warning at Lookup_Alphabet.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(153) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(153): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(153) " "Verilog HDL assignment warning at Lookup_Alphabet.v(153): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(175) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(175): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(175) " "Verilog HDL assignment warning at Lookup_Alphabet.v(175): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(197) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(197): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(197) " "Verilog HDL assignment warning at Lookup_Alphabet.v(197): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(219) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(219): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(219) " "Verilog HDL assignment warning at Lookup_Alphabet.v(219): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(241) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(241): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(241) " "Verilog HDL assignment warning at Lookup_Alphabet.v(241): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(262) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(262): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(262) " "Verilog HDL assignment warning at Lookup_Alphabet.v(262): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(283) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(283): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(283) " "Verilog HDL assignment warning at Lookup_Alphabet.v(283): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(304) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(304): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(304) " "Verilog HDL assignment warning at Lookup_Alphabet.v(304): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(325) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(325): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(325) " "Verilog HDL assignment warning at Lookup_Alphabet.v(325): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(346) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(346): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(346) " "Verilog HDL assignment warning at Lookup_Alphabet.v(346): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(367) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(367): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(367) " "Verilog HDL assignment warning at Lookup_Alphabet.v(367): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(388) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(388): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 388 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(388) " "Verilog HDL assignment warning at Lookup_Alphabet.v(388): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(409) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(409): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 409 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(409) " "Verilog HDL assignment warning at Lookup_Alphabet.v(409): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756773 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(430) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(430): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 430 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(430) " "Verilog HDL assignment warning at Lookup_Alphabet.v(430): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(451) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(451): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 451 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(451) " "Verilog HDL assignment warning at Lookup_Alphabet.v(451): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(472) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(472): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 472 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(472) " "Verilog HDL assignment warning at Lookup_Alphabet.v(472): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(493) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(493): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(493) " "Verilog HDL assignment warning at Lookup_Alphabet.v(493): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(514) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(514): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 514 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(514) " "Verilog HDL assignment warning at Lookup_Alphabet.v(514): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(535) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(535): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 535 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(535) " "Verilog HDL assignment warning at Lookup_Alphabet.v(535): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(556) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(556): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 556 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(556) " "Verilog HDL assignment warning at Lookup_Alphabet.v(556): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(577) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(577): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 577 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(577) " "Verilog HDL assignment warning at Lookup_Alphabet.v(577): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(599) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(599): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 599 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756774 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(599) " "Verilog HDL assignment warning at Lookup_Alphabet.v(599): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(620) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(620): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 620 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(620) " "Verilog HDL assignment warning at Lookup_Alphabet.v(620): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(641) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(641): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 641 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(641) " "Verilog HDL assignment warning at Lookup_Alphabet.v(641): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(662) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(662): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 662 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(662) " "Verilog HDL assignment warning at Lookup_Alphabet.v(662): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(683) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(683): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 683 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(683) " "Verilog HDL assignment warning at Lookup_Alphabet.v(683): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(704) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(704): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 704 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(704) " "Verilog HDL assignment warning at Lookup_Alphabet.v(704): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(725) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(725): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 725 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(725) " "Verilog HDL assignment warning at Lookup_Alphabet.v(725): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(746) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(746): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 746 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(746) " "Verilog HDL assignment warning at Lookup_Alphabet.v(746): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(767) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(767): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 767 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(767) " "Verilog HDL assignment warning at Lookup_Alphabet.v(767): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(788) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(788): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 788 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(788) " "Verilog HDL assignment warning at Lookup_Alphabet.v(788): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r0\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756775 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r2\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r3\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r4\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r5\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r6\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r7\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r8 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r8\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r9 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r9\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r10 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r10\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r11 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r11\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r12 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r12\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r13 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r13\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r14 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r14\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r15 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r15\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "check Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"check\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863756776 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756777 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756778 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756779 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756780 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756781 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756782 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756783 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863756783 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1644863772298 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1644863772310 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1644863813580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/testVGA/output_files/testVGA.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/testVGA/output_files/testVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1644863813942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1644863814606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644863814606 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15148 " "Implemented 15148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1644863815529 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1644863815529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15141 " "Implemented 15141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1644863815529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1644863815529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644863815583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 15 01:36:55 2022 " "Processing ended: Tue Feb 15 01:36:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644863815583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644863815583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644863815583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644863815583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644863816795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644863816796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 15 01:36:56 2022 " "Processing started: Tue Feb 15 01:36:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644863816796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1644863816796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off testVGA -c testVGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1644863816796 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1644863816897 ""}
{ "Info" "0" "" "Project  = testVGA" {  } {  } 0 0 "Project  = testVGA" 0 0 "Fitter" 0 0 1644863816898 ""}
{ "Info" "0" "" "Revision = testVGA" {  } {  } 0 0 "Revision = testVGA" 0 0 "Fitter" 0 0 1644863816898 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1644863817144 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "testVGA EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"testVGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1644863817230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644863817256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1644863817256 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1644863817406 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1644863817418 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1644863817709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1644863817709 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1644863817709 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1644863817709 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 17107 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1644863817734 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 17108 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1644863817734 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 17109 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1644863817734 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1644863817734 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1644863818790 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testVGA.sdc " "Synopsys Design Constraints File file not found: 'testVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1644863818802 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1644863818802 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "hvsync\|LUT_A\|check\[0\]~0\|combout " "Node \"hvsync\|LUT_A\|check\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644863818849 ""} { "Warning" "WSTA_SCC_NODE" "hvsync\|LUT_A\|check\[0\]~0\|datac " "Node \"hvsync\|LUT_A\|check\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644863818849 ""}  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1644863818849 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hvsync\|LUT_A\|check\[0\]~0  from: datad  to: combout " "Cell: hvsync\|LUT_A\|check\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1644863818871 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1644863818871 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1644863818928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hvsync_generator:hvsync\|curx\[0\]  " "Automatically promoted node hvsync_generator:hvsync\|curx\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644863819560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|Add2~0 " "Destination node hvsync_generator:hvsync\|Add2~0" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 88 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Add2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 6187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|Mux1360~30 " "Destination node hvsync_generator:hvsync\|Mux1360~30" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 131 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Mux1360~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 6863 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|Mux1360~168 " "Destination node hvsync_generator:hvsync\|Mux1360~168" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 131 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Mux1360~168 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 9578 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|Mux1441~6 " "Destination node hvsync_generator:hvsync\|Mux1441~6" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 132 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Mux1441~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 10720 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|Mux1441~40 " "Destination node hvsync_generator:hvsync\|Mux1441~40" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 132 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Mux1441~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 11712 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|Mux1522~6 " "Destination node hvsync_generator:hvsync\|Mux1522~6" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 133 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Mux1522~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 12113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|Mux1522~40 " "Destination node hvsync_generator:hvsync\|Mux1522~40" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 133 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Mux1522~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 12409 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|Mux1603~30 " "Destination node hvsync_generator:hvsync\|Mux1603~30" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Mux1603~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 12618 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|Mux1603~168 " "Destination node hvsync_generator:hvsync\|Mux1603~168" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Mux1603~168 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 12964 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|Mux1684~30 " "Destination node hvsync_generator:hvsync\|Mux1684~30" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 135 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Mux1684~30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 13142 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819560 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1644863819560 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1644863819560 ""}  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 84 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|curx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 4492 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644863819560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644863819562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[6\] " "Destination node hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[6\]" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|rx:rxmodule|r_Rx_Byte[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[5\] " "Destination node hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[5\]" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|rx:rxmodule|r_Rx_Byte[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[1\] " "Destination node hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[1\]" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|rx:rxmodule|r_Rx_Byte[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[4\] " "Destination node hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[4\]" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|rx:rxmodule|r_Rx_Byte[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[2\] " "Destination node hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[2\]" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|rx:rxmodule|r_Rx_Byte[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[3\] " "Destination node hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[3\]" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|rx:rxmodule|r_Rx_Byte[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[7\] " "Destination node hvsync_generator:hvsync\|rx:rxmodule\|r_Rx_Byte\[7\]" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 37 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|rx:rxmodule|r_Rx_Byte[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~0 " "Destination node clk~0" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 17099 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819562 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1644863819562 ""}  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 10 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 6118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644863819562 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|check\[0\]~0  " "Automatically promoted node hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|check\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1644863819563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|check\[0\]~0 " "Destination node hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\|check\[0\]~0" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Lookup_Alphabet:LUT_A|check[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 16692 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1644863819563 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1644863819563 ""}  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hvsync_generator:hvsync|Lookup_Alphabet:LUT_A|check[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 16692 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1644863819563 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1644863820591 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644863820604 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1644863820605 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644863820618 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1644863820634 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1644863820647 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1644863820647 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1644863820660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1644863821446 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1644863821459 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1644863821459 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_b " "Node \"sw_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_cp " "Node \"sw_cp\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_cp" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_g " "Node \"sw_g\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_p1 " "Node \"sw_p1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_p1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_p2 " "Node \"sw_p2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_p2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_p3 " "Node \"sw_p3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_p3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_p4 " "Node \"sw_p4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_p4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_p5 " "Node \"sw_p5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_p5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_p6 " "Node \"sw_p6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_p6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_p7 " "Node \"sw_p7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_p7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_p8 " "Node \"sw_p8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_p8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_r " "Node \"sw_r\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_r" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1644863821593 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1644863821593 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644863821594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1644863822906 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "10808 4608 combinational node " "Design contains 10808 blocks of type combinational node.  However, device contains only 4608." {  } { { "c:/altera/13.0sp1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/altera/13.0sp1/testVGA/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, device contains only %2!d!." 0 0 "Fitter" 0 -1 1644863824046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1644863824047 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1644863824047 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1644863827143 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1644863827155 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1644863827158 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/testVGA/output_files/testVGA.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/testVGA/output_files/testVGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1644863827703 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644863827851 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 15 01:37:07 2022 " "Processing ended: Tue Feb 15 01:37:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644863827851 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644863827851 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644863827851 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644863827851 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 134 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 134 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1644863828516 ""}
