# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../VerilogPrj.srcs/sources_1/ip/wt_i/sim/wt_i.v"
verilog xil_defaultlib  "../../../VerilogPrj.srcs/sources_1/ip/kh_i/sim/kh_i.v"
verilog xil_defaultlib  "../../../VerilogPrj.srcs/sources_1/ip/dmem_o/sim/dmem_o.v"
verilog xil_defaultlib  "../../../VerilogPrj.srcs/sources_1/ip/dmem_i/sim/dmem_i.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/bin_conv.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/bin_dense.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mux_325_20_1.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mux_164_64_1.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mux_83_2_1.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mac_muladd_15bgk.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mul_15ns_5ns_bfk.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_dmem_V_0_0.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_wt_mem_V_0.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/fp_conv.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mul_10ns_5ns_bek.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_mul_mul_20s_1bkb.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/top_kh_mem_V.v"
verilog xil_defaultlib  "../../../VerilogPrj.ip_user_files/ipstatic/hdl/verilog/bin_conv_fixed_bucud.v"
verilog xil_defaultlib  "../../../VerilogPrj.srcs/sources_1/ip/bnn_accelerator/sim/bnn_accelerator.v"
verilog xil_defaultlib  "../../../VerilogPrj.srcs/sources_1/ip/AccelSchedule/sim/AccelSchedule.v"
verilog xil_defaultlib  "../../../VerilogPrj.srcs/sim_1/new/accelerator_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
