Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M3oM2uM5/W0.14_W0.14/S0.42_S0.42_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 13000
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 13000
Number of links to be computed: 29420
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 10 
GMRES Iterations: 12 
GMRES Iterations: 12 
GMRES Iterations: 12 
GMRES Iterations: 12 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  -1.56361e-14 7.326e-15 5.39972e-17 6.54052e-17 5.55444e-17 
g2_wire_M5_w5  1.63111e-14 -5.69728e-15 -2.60833e-16 -2.11748e-16 -2.61602e-16 
g3_wire_M3_w1  3.06569e-16 -1.51404e-16 2.25541e-16 -8.24051e-17 -1.77496e-17 
g4_wire_M3_w2  1.20082e-15 -7.02812e-16 -8.26156e-17 2.49358e-16 -8.33652e-17 
g5_wire_M3_w3  -6.76972e-16 9.44766e-17 -5.72993e-18 -6.97681e-17 2.37794e-16 


Solve statistics:
Number of input panels: 205 of which 66 conductors and 139 dielectric
Number of input panels to solver engine: 13000
Number of panels after refinement: 13000
Number of potential estimates: 29147
Number of links: 42420 (uncompressed 169000000, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 17
Max Mesh relative refinement value: 0.026935
Time for reading input file: 0.002146s
Time for building super hierarchy: 0.002262s
Time for discretization: 0.002782s
Time for building potential matrix: 0.050568s
Time for precond calculation: 0.000456s
Time for gmres solving: 0.140898s
Memory allocated for panel hierarchy: 5201000 bytes
Memory allocated for links structure: 1073845840 bytes
Memory allocated for conductor list: 295200 bytes
Memory allocated for Gmres: 2648864 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.199401s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1056631 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 13423, Links # 46376)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 14012, Links # 72174)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00950035
***************************************
Computing the links.. 
Number of panels after refinement: 15130
Number of links to be computed: 111388
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 118 
GMRES Iterations: 120 
GMRES Iterations: 82 
GMRES Iterations: 96 
GMRES Iterations: 98 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  4.64861e-15 -4.39514e-16 -1.15306e-16 1.11334e-17 -5.66435e-17 
g2_wire_M5_w5  -3.43338e-15 1.64353e-15 -1.07656e-16 -8.35535e-17 -6.96537e-17 
g3_wire_M3_w1  -1.12764e-16 5.74287e-17 3.48077e-16 -7.21267e-17 -5.03697e-18 
g4_wire_M3_w2  1.46274e-17 -3.41463e-17 -9.90297e-17 2.68672e-16 -1.09552e-16 
g5_wire_M3_w3  -2.156e-17 -2.88645e-16 -2.46906e-17 -1.03581e-16 2.58011e-16 

Weighted Frobenius norm of the difference between capacitance (auto option): 5.00001

Solve statistics:
Number of input panels: 205 of which 66 conductors and 139 dielectric
Number of input panels to solver engine: 13000
Number of panels after refinement: 15130
Number of potential estimates: 110965
Number of links: 126518 (uncompressed 228916900, compression ratio is 99.9%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 25
Max Mesh relative refinement value: 0.00949842
Time for reading input file: 0.001527s
Time for building super hierarchy: 0.001406s
Time for discretization: 0.018458s
Time for building potential matrix: 0.230886s
Time for precond calculation: 0.000589s
Time for gmres solving: 1.884049s
Memory allocated for panel hierarchy: 6055130 bytes
Memory allocated for links structure: 1073862880 bytes
Memory allocated for conductor list: 295200 bytes
Memory allocated for Gmres: 16206368 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 2.166604s (0 days, 0 hours, 0 mins, 2 s)
Iteration allocated memory: 1070722 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Refinement completed
Mesh refinement (-m): 0.0067164
***************************************
Computing the links.. 
Number of panels after refinement: 16895
Number of links to be computed: 197976
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distan