Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\registerFile.v" into library work
Parsing module <registerFile>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\programCounter.v" into library work
Parsing module <programCounter>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\instructionRegister.v" into library work
Parsing module <instructionRegister>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\functionalUnit.v" into library work
Parsing module <functionalUnit>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuControlLogic.v" into library work
Parsing module <cpuControlLogic>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuDatapath.v" into library work
Parsing module <cpuDatapath>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuController.v" into library work
Parsing module <cpuController>.
Analyzing Verilog file "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\CPU.v" into library work
Parsing module <CPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <CPU>.

Elaborating module <cpuController>.

Elaborating module <instructionRegister>.

Elaborating module <cpuControlLogic>.

Elaborating module <programCounter>.
WARNING:HDLCompiler:413 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\programCounter.v" Line 73: Result of 10-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\programCounter.v" Line 79: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <cpuDatapath>.

Elaborating module <registerFile>.

Elaborating module <functionalUnit>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\CPU.v".
    Summary:
	no macro.
Unit <CPU> synthesized.

Synthesizing Unit <cpuController>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuController.v".
    Summary:
	no macro.
Unit <cpuController> synthesized.

Synthesizing Unit <instructionRegister>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\instructionRegister.v".
    Found 4-bit register for signal <DA>.
    Found 4-bit register for signal <AA>.
    Found 4-bit register for signal <BA>.
    Found 4-bit register for signal <opcode>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <instructionRegister> synthesized.

Synthesizing Unit <cpuControlLogic>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuControlLogic.v".
    Found 1-bit register for signal <NS>.
    Found 1-bit register for signal <RW>.
    Found 1-bit register for signal <MW>.
    Found 2-bit register for signal <PS>.
    Found 1-bit register for signal <IL>.
    Found 3-bit register for signal <FS>.
    Found 2-bit register for signal <resultSource>.
    Found 2-bit register for signal <BC>.
    Found 1-bit register for signal <MB>.
    Found 1-bit register for signal <EOE>.
    Found 1-bit register for signal <S>.
    Found 16x4-bit Read Only RAM for signal <_n0189>
    Found 4-bit comparator greater for signal <n0002> created at line 138
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <cpuControlLogic> synthesized.

Synthesizing Unit <programCounter>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\programCounter.v".
WARNING:Xst:647 - Input <A<15:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <instructionAddress>.
    Found 9-bit adder for signal <n0036> created at line 73.
    Found 9-bit adder for signal <n0022> created at line 73.
    Found 6-bit adder for signal <instructionAddress[5]_GND_5_o_add_8_OUT> created at line 79.
    Found 2-bit comparator equal for signal <BC[1]_GND_5_o_equal_6_o> created at line 70
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <programCounter> synthesized.

Synthesizing Unit <cpuDatapath>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\cpuDatapath.v".
    Found 16-bit register for signal <result>.
    Found 16-bit 4-to-1 multiplexer for signal <resultSource[1]_AA[3]_wide_mux_4_OUT> created at line 64.
    Found 1-bit tristate buffer for signal <MemInOut<15>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<14>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<13>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<12>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<11>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<10>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<9>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<8>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<7>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<6>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<5>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<4>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<3>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<2>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<1>> created at line 61
    Found 1-bit tristate buffer for signal <MemInOut<0>> created at line 61
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <cpuDatapath> synthesized.

Synthesizing Unit <registerFile>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\registerFile.v".
    Found 16-bit register for signal <Aout>.
    Found 16-bit register for signal <Bout>.
    Found 16-bit register for signal <Dout>.
    Found 256-bit register for signal <n0040[255:0]>.
    Found 16-bit 16-to-1 multiplexer for signal <AA[3]_userRegisters[15][15]_wide_mux_4_OUT> created at line 51.
    Found 16-bit 16-to-1 multiplexer for signal <BA[3]_userRegisters[15][15]_wide_mux_5_OUT> created at line 52.
    Found 16-bit 16-to-1 multiplexer for signal <DA[3]_userRegisters[15][15]_wide_mux_6_OUT> created at line 53.
    Summary:
	inferred 304 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <registerFile> synthesized.

Synthesizing Unit <functionalUnit>.
    Related source file is "C:\Users\sosav\Downloads\ECE414_Project_Files_2020\FinalProject\functionalUnit.v".
    Found 17-bit subtractor for signal <inS[15]_inT[15]_sub_2_OUT> created at line 53.
    Found 17-bit adder for signal <inS[15]_inT[15]_add_0_OUT> created at line 51.
    Found 17-bit 8-to-1 multiplexer for signal <tempResult> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 Multiplexer(s).
Unit <functionalUnit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x4-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 17-bit addsub                                         : 1
 6-bit adder                                           : 1
 9-bit adder                                           : 2
# Registers                                            : 21
 1-bit register                                        : 7
 16-bit register                                       : 4
 2-bit register                                        : 3
 256-bit register                                      : 1
 3-bit register                                        : 1
 4-bit register                                        : 4
 6-bit register                                        : 1
# Comparators                                          : 2
 2-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 17
 16-bit 4-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# Xors                                                 : 1
 17-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cpuControlLogic>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0189> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cpuControlLogic> synthesized (advanced).

Synthesizing (advanced) Unit <programCounter>.
The following registers are absorbed into counter <instructionAddress>: 1 register on signal <instructionAddress>.
Unit <programCounter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x4-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 17-bit addsub                                         : 1
 6-bit adder carry in                                  : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 352
 Flip-Flops                                            : 352
# Comparators                                          : 2
 2-bit comparator equal                                : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 46
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 16-to-1 multiplexer                            : 3
 16-bit 2-to-1 multiplexer                             : 17
 16-bit 4-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 17-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <instructionRegister> ...

Optimizing unit <CPU> ...

Optimizing unit <programCounter> ...

Optimizing unit <cpuControlLogic> ...

Optimizing unit <registerFile> ...

Optimizing unit <functionalUnit> ...
INFO:Xst:3203 - The FF/Latch <controller/control/S> in Unit <CPU> is the opposite to the following FF/Latch, which will be removed : <controller/control/NS> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <controller/control/S> in Unit <CPU> is equivalent to the following FF/Latch, which will be removed : <controller/control/IL> 
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 1.
FlipFlop controller/instruction/BA_0 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop controller/instruction/BA_0 connected to a primary input has been replicated
FlipFlop controller/instruction/BA_1 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop controller/instruction/BA_1 connected to a primary input has been replicated
FlipFlop controller/instruction/BA_2 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop controller/instruction/BA_2 connected to a primary input has been replicated
FlipFlop controller/instruction/BA_3 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop controller/instruction/BA_3 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 362
 Flip-Flops                                            : 362

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 830
#      INV                         : 3
#      LUT2                        : 22
#      LUT3                        : 10
#      LUT4                        : 63
#      LUT5                        : 280
#      LUT6                        : 255
#      MUXCY                       : 20
#      MUXF7                       : 106
#      MUXF8                       : 48
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 362
#      FD                          : 273
#      FDE                         : 48
#      FDR                         : 11
#      FDRE                        : 6
#      FDRE_1                      : 22
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 49
#      IBUF                        : 17
#      IOBUF                       : 16
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:             362  out of  126800     0%  
 Number of Slice LUTs:                  633  out of  63400     0%  
    Number used as Logic:               633  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    696
   Number with an unused Flip Flop:     334  out of    696    47%  
   Number with an unused LUT:            63  out of    696     9%  
   Number of fully used LUT-FF pairs:   299  out of    696    42%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  50  out of    210    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 362   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.268ns (Maximum Frequency: 159.541MHz)
   Minimum input arrival time before clock: 2.329ns
   Maximum output required time after clock: 1.534ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.268ns (frequency: 159.541MHz)
  Total number of paths / destination ports: 4844 / 423
-------------------------------------------------------------------------
Delay:               3.134ns (Levels of Logic = 4)
  Source:            controller/instruction/BA_3_1 (FF)
  Destination:       datapath/result_3 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: controller/instruction/BA_3_1 to datapath/result_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.484   0.421  controller/instruction/BA_3_1 (controller/instruction/BA_3_1)
     LUT3:I2->O            1   0.124   0.421  datapath/Mmux_inT101 (datapath/inT<3>)
     LUT6:I5->O            2   0.124   0.405  datapath/Mmux_resultSource[1]_AA[3]_wide_mux_4_OUT101 (datapath/Mmux_resultSource[1]_AA[3]_wide_mux_4_OUT10)
     MUXF7:S->O            1   0.465   0.536  datapath/Mmux_resultSource[1]_AA[3]_wide_mux_4_OUT103_SW0 (N79)
     LUT5:I3->O            1   0.124   0.000  datapath/Mmux_resultSource[1]_AA[3]_wide_mux_4_OUT104 (datapath/resultSource[1]_AA[3]_wide_mux_4_OUT<3>)
     FD:D                      0.030          datapath/result_3
    ----------------------------------------
    Total                      3.134ns (1.351ns logic, 1.783ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 362 / 336
-------------------------------------------------------------------------
Offset:              2.329ns (Levels of Logic = 4)
  Source:            data_ram<2> (PAD)
  Destination:       datapath/result_2 (FF)
  Destination Clock: clk rising

  Data Path: data_ram<2> to datapath/result_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   0.001   0.966  data_ram_2_IOBUF (N23)
     LUT6:I0->O            1   0.124   0.000  datapath/Mmux_resultSource[1]_AA[3]_wide_mux_4_OUT93_SW0_G (N116)
     MUXF7:I1->O           1   0.368   0.716  datapath/Mmux_resultSource[1]_AA[3]_wide_mux_4_OUT93_SW0 (N82)
     LUT5:I2->O            1   0.124   0.000  datapath/Mmux_resultSource[1]_AA[3]_wide_mux_4_OUT94 (datapath/resultSource[1]_AA[3]_wide_mux_4_OUT<2>)
     FD:D                      0.030          datapath/result_2
    ----------------------------------------
    Total                      2.329ns (0.647ns logic, 1.682ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 48 / 32
-------------------------------------------------------------------------
Offset:              1.534ns (Levels of Logic = 2)
  Source:            controller/control/MW (FF)
  Destination:       data_ram<15> (PAD)
  Source Clock:      clk rising

  Data Path: controller/control/MW to data_ram<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.478   0.405  controller/control/MW (controller/control/MW)
     INV:I->O             17   0.146   0.505  read_enable_to_ram1_INV_0 (read_enable_to_ram_OBUF)
     OBUF:I->O                 0.000          read_enable_to_ram_OBUF (read_enable_to_ram)
    ----------------------------------------
    Total                      1.534ns (0.624ns logic, 0.910ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.292|    3.134|    1.168|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.54 secs
 
--> 

Total memory usage is 4697788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    8 (   0 filtered)

