
DAVE4500.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006634  08000000  0c000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  08006634  0c006634  0000e634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       000000a0  08006644  0c006644  0000e644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  4 .data         00000024  20000000  0c0066f0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000008b4  20000028  0c006718  00010024  2**3
                  ALLOC
  6 .debug_aranges 00000a88  00000000  00000000  00010028  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000d7d7  00000000  00000000  00010ab0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002777  00000000  00000000  0001e287  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00008800  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001cd4  00000000  00000000  00029200  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009a403  00000000  00000000  0002aed4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002934  00000000  00000000  000c52d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000868  00000000  00000000  000c7c10  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000718  00000000  00000000  000c8478  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001a29e  00000000  00000000  000c8b90  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .svc_table    00000004  00000000  00000000  000e2e2e  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 c9 02 00 08 cb 02 00 08     ................
 8000010:	cd 02 00 08 cf 02 00 08 d1 02 00 08 00 00 00 00     ................
	...
 800002c:	6d 19 00 08 d5 02 00 08 00 00 00 00 03 1a 00 08     m...............
 800003c:	63 1a 00 08 db 02 00 08 dd 02 00 08 df 02 00 08     c...............
 800004c:	e1 02 00 08 e3 02 00 08 e5 02 00 08 e7 02 00 08     ................
 800005c:	e9 02 00 08 eb 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 ed 02 00 08 00 00 00 00 ef 02 00 08     ................
 800007c:	f1 02 00 08 f3 02 00 08 f5 02 00 08 f7 02 00 08     ................
 800008c:	f9 02 00 08 fb 02 00 08 fd 02 00 08 ff 02 00 08     ................
 800009c:	01 03 00 08 03 03 00 08 05 03 00 08 07 03 00 08     ................
 80000ac:	09 03 00 08 0b 03 00 08 0d 03 00 08 0f 03 00 08     ................
 80000bc:	11 03 00 08 13 03 00 08 15 03 00 08 17 03 00 08     ................
 80000cc:	19 03 00 08 1b 03 00 08 1d 03 00 08 1f 03 00 08     ................
 80000dc:	21 03 00 08 23 03 00 08 25 03 00 08 27 03 00 08     !...#...%...'...
 80000ec:	29 03 00 08 2b 03 00 08 2d 03 00 08 2f 03 00 08     )...+...-.../...
 80000fc:	31 03 00 08 33 03 00 08 35 03 00 08 37 03 00 08     1...3...5...7...
 800010c:	39 03 00 08 3b 03 00 08 3d 03 00 08 3f 03 00 08     9...;...=...?...
 800011c:	41 03 00 08 43 03 00 08 45 03 00 08 47 03 00 08     A...C...E...G...
 800012c:	49 03 00 08 4b 03 00 08 4d 03 00 08 4f 03 00 08     I...K...M...O...
 800013c:	51 03 00 08 53 03 00 08 55 03 00 08 57 03 00 08     Q...S...U...W...
 800014c:	59 03 00 08 5b 03 00 08 5d 03 00 08 5f 03 00 08     Y...[...]..._...
 800015c:	61 03 00 08 00 00 00 00 00 00 00 00 00 00 00 00     a...............
 800016c:	00 00 00 00 63 03 00 08 65 03 00 08 67 03 00 08     ....c...e...g...
 800017c:	69 03 00 08 6b 03 00 08 6d 03 00 08 6f 03 00 08     i...k...m...o...
 800018c:	71 03 00 08 73 03 00 08 75 03 00 08 77 03 00 08     q...s...u...w...
 800019c:	3d 15 00 08 7b 03 00 08 e9 13 00 08 7f 03 00 08     =...{...........
 80001ac:	81 03 00 08 83 03 00 08 85 03 00 08 87 03 00 08     ................
 80001bc:	89 03 00 08 8b 03 00 08 8d 03 00 08 8f 03 00 08     ................
 80001cc:	91 03 00 08 93 03 00 08 95 03 00 08 97 03 00 08     ................
 80001dc:	00 00 00 00 99 03 00 08 9b 03 00 08 9d 03 00 08     ................
 80001ec:	9f 03 00 08 a1 03 00 08 00 00 00 00 a3 03 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	080003ad 	.word	0x080003ad

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08005e81 	.word	0x08005e81

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c0066f0 	.word	0x0c0066f0
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000024 	.word	0x00000024
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c006714 	.word	0x0c006714
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000028 	.word	0x20000028
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	000008b4 	.word	0x000008b4
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	080065a1 	.word	0x080065a1
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08000b39 	.word	0x08000b39
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 80002c8:	e7fe      	b.n	80002c8 <NMI_Handler>

080002ca <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 80002ca:	e7fe      	b.n	80002ca <HardFault_Handler>

080002cc <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 80002cc:	e7fe      	b.n	80002cc <MemManage_Handler>

080002ce <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 80002ce:	e7fe      	b.n	80002ce <BusFault_Handler>

080002d0 <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 80002d0:	e7fe      	b.n	80002d0 <UsageFault_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 80002d2:	e7fe      	b.n	80002d2 <UsageFault_Handler+0x2>

080002d4 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 80002d4:	e7fe      	b.n	80002d4 <DebugMon_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 80002d6:	e7fe      	b.n	80002d6 <DebugMon_Handler+0x2>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 80002d8:	e7fe      	b.n	80002d8 <DebugMon_Handler+0x4>

080002da <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 80002da:	e7fe      	b.n	80002da <SCU_0_IRQHandler>

080002dc <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 80002dc:	e7fe      	b.n	80002dc <ERU0_0_IRQHandler>

080002de <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 80002de:	e7fe      	b.n	80002de <ERU0_1_IRQHandler>

080002e0 <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 80002e0:	e7fe      	b.n	80002e0 <ERU0_2_IRQHandler>

080002e2 <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 80002e2:	e7fe      	b.n	80002e2 <ERU0_3_IRQHandler>

080002e4 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 80002e4:	e7fe      	b.n	80002e4 <ERU1_0_IRQHandler>

080002e6 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 80002e6:	e7fe      	b.n	80002e6 <ERU1_1_IRQHandler>

080002e8 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 80002e8:	e7fe      	b.n	80002e8 <ERU1_2_IRQHandler>

080002ea <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 80002ea:	e7fe      	b.n	80002ea <ERU1_3_IRQHandler>

080002ec <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 80002ec:	e7fe      	b.n	80002ec <PMU0_0_IRQHandler>

080002ee <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 80002ee:	e7fe      	b.n	80002ee <VADC0_C0_0_IRQHandler>

080002f0 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 80002f0:	e7fe      	b.n	80002f0 <VADC0_C0_1_IRQHandler>

080002f2 <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 80002f2:	e7fe      	b.n	80002f2 <VADC0_C0_2_IRQHandler>

080002f4 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 80002f4:	e7fe      	b.n	80002f4 <VADC0_C0_3_IRQHandler>

080002f6 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 80002f6:	e7fe      	b.n	80002f6 <VADC0_G0_0_IRQHandler>

080002f8 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 80002f8:	e7fe      	b.n	80002f8 <VADC0_G0_1_IRQHandler>

080002fa <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 80002fa:	e7fe      	b.n	80002fa <VADC0_G0_2_IRQHandler>

080002fc <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 80002fc:	e7fe      	b.n	80002fc <VADC0_G0_3_IRQHandler>

080002fe <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 80002fe:	e7fe      	b.n	80002fe <VADC0_G1_0_IRQHandler>

08000300 <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8000300:	e7fe      	b.n	8000300 <VADC0_G1_1_IRQHandler>

08000302 <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8000302:	e7fe      	b.n	8000302 <VADC0_G1_2_IRQHandler>

08000304 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8000304:	e7fe      	b.n	8000304 <VADC0_G1_3_IRQHandler>

08000306 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8000306:	e7fe      	b.n	8000306 <VADC0_G2_0_IRQHandler>

08000308 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8000308:	e7fe      	b.n	8000308 <VADC0_G2_1_IRQHandler>

0800030a <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 800030a:	e7fe      	b.n	800030a <VADC0_G2_2_IRQHandler>

0800030c <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 800030c:	e7fe      	b.n	800030c <VADC0_G2_3_IRQHandler>

0800030e <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 800030e:	e7fe      	b.n	800030e <VADC0_G3_0_IRQHandler>

08000310 <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8000310:	e7fe      	b.n	8000310 <VADC0_G3_1_IRQHandler>

08000312 <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8000312:	e7fe      	b.n	8000312 <VADC0_G3_2_IRQHandler>

08000314 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8000314:	e7fe      	b.n	8000314 <VADC0_G3_3_IRQHandler>

08000316 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8000316:	e7fe      	b.n	8000316 <DSD0_0_IRQHandler>

08000318 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8000318:	e7fe      	b.n	8000318 <DSD0_1_IRQHandler>

0800031a <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 800031a:	e7fe      	b.n	800031a <DSD0_2_IRQHandler>

0800031c <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 800031c:	e7fe      	b.n	800031c <DSD0_3_IRQHandler>

0800031e <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 800031e:	e7fe      	b.n	800031e <DSD0_4_IRQHandler>

08000320 <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8000320:	e7fe      	b.n	8000320 <DSD0_5_IRQHandler>

08000322 <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8000322:	e7fe      	b.n	8000322 <DSD0_6_IRQHandler>

08000324 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8000324:	e7fe      	b.n	8000324 <DSD0_7_IRQHandler>

08000326 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8000326:	e7fe      	b.n	8000326 <DAC0_0_IRQHandler>

08000328 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8000328:	e7fe      	b.n	8000328 <DAC0_1_IRQHandler>

0800032a <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 800032a:	e7fe      	b.n	800032a <CCU40_0_IRQHandler>

0800032c <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 800032c:	e7fe      	b.n	800032c <CCU40_1_IRQHandler>

0800032e <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 800032e:	e7fe      	b.n	800032e <CCU40_2_IRQHandler>

08000330 <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8000330:	e7fe      	b.n	8000330 <CCU40_3_IRQHandler>

08000332 <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8000332:	e7fe      	b.n	8000332 <CCU41_0_IRQHandler>

08000334 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8000334:	e7fe      	b.n	8000334 <CCU41_1_IRQHandler>

08000336 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8000336:	e7fe      	b.n	8000336 <CCU41_2_IRQHandler>

08000338 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8000338:	e7fe      	b.n	8000338 <CCU41_3_IRQHandler>

0800033a <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 800033a:	e7fe      	b.n	800033a <CCU42_0_IRQHandler>

0800033c <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 800033c:	e7fe      	b.n	800033c <CCU42_1_IRQHandler>

0800033e <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 800033e:	e7fe      	b.n	800033e <CCU42_2_IRQHandler>

08000340 <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8000340:	e7fe      	b.n	8000340 <CCU42_3_IRQHandler>

08000342 <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8000342:	e7fe      	b.n	8000342 <CCU43_0_IRQHandler>

08000344 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8000344:	e7fe      	b.n	8000344 <CCU43_1_IRQHandler>

08000346 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8000346:	e7fe      	b.n	8000346 <CCU43_2_IRQHandler>

08000348 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8000348:	e7fe      	b.n	8000348 <CCU43_3_IRQHandler>

0800034a <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 800034a:	e7fe      	b.n	800034a <CCU80_0_IRQHandler>

0800034c <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 800034c:	e7fe      	b.n	800034c <CCU80_1_IRQHandler>

0800034e <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 800034e:	e7fe      	b.n	800034e <CCU80_2_IRQHandler>

08000350 <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8000350:	e7fe      	b.n	8000350 <CCU80_3_IRQHandler>

08000352 <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8000352:	e7fe      	b.n	8000352 <CCU81_0_IRQHandler>

08000354 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8000354:	e7fe      	b.n	8000354 <CCU81_1_IRQHandler>

08000356 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8000356:	e7fe      	b.n	8000356 <CCU81_2_IRQHandler>

08000358 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8000358:	e7fe      	b.n	8000358 <CCU81_3_IRQHandler>

0800035a <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 800035a:	e7fe      	b.n	800035a <POSIF0_0_IRQHandler>

0800035c <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 800035c:	e7fe      	b.n	800035c <POSIF0_1_IRQHandler>

0800035e <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 800035e:	e7fe      	b.n	800035e <POSIF1_0_IRQHandler>

08000360 <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8000360:	e7fe      	b.n	8000360 <POSIF1_1_IRQHandler>

08000362 <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8000362:	e7fe      	b.n	8000362 <CAN0_0_IRQHandler>

08000364 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8000364:	e7fe      	b.n	8000364 <CAN0_1_IRQHandler>

08000366 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8000366:	e7fe      	b.n	8000366 <CAN0_2_IRQHandler>

08000368 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8000368:	e7fe      	b.n	8000368 <CAN0_3_IRQHandler>

0800036a <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 800036a:	e7fe      	b.n	800036a <CAN0_4_IRQHandler>

0800036c <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 800036c:	e7fe      	b.n	800036c <CAN0_5_IRQHandler>

0800036e <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 800036e:	e7fe      	b.n	800036e <CAN0_6_IRQHandler>

08000370 <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8000370:	e7fe      	b.n	8000370 <CAN0_7_IRQHandler>

08000372 <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8000372:	e7fe      	b.n	8000372 <USIC0_0_IRQHandler>

08000374 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8000374:	e7fe      	b.n	8000374 <USIC0_1_IRQHandler>

08000376 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8000376:	e7fe      	b.n	8000376 <USIC0_2_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8000378:	e7fe      	b.n	8000378 <USIC0_2_IRQHandler+0x2>

0800037a <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 800037a:	e7fe      	b.n	800037a <USIC0_4_IRQHandler>
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 800037c:	e7fe      	b.n	800037c <USIC0_4_IRQHandler+0x2>

0800037e <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 800037e:	e7fe      	b.n	800037e <USIC1_0_IRQHandler>

08000380 <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8000380:	e7fe      	b.n	8000380 <USIC1_1_IRQHandler>

08000382 <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8000382:	e7fe      	b.n	8000382 <USIC1_2_IRQHandler>

08000384 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8000384:	e7fe      	b.n	8000384 <USIC1_3_IRQHandler>

08000386 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8000386:	e7fe      	b.n	8000386 <USIC1_4_IRQHandler>

08000388 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8000388:	e7fe      	b.n	8000388 <USIC1_5_IRQHandler>

0800038a <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 800038a:	e7fe      	b.n	800038a <USIC2_0_IRQHandler>

0800038c <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 800038c:	e7fe      	b.n	800038c <USIC2_1_IRQHandler>

0800038e <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 800038e:	e7fe      	b.n	800038e <USIC2_2_IRQHandler>

08000390 <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8000390:	e7fe      	b.n	8000390 <USIC2_3_IRQHandler>

08000392 <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8000392:	e7fe      	b.n	8000392 <USIC2_4_IRQHandler>

08000394 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8000394:	e7fe      	b.n	8000394 <USIC2_5_IRQHandler>

08000396 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8000396:	e7fe      	b.n	8000396 <LEDTS0_0_IRQHandler>

08000398 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8000398:	e7fe      	b.n	8000398 <FCE0_0_IRQHandler>

0800039a <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 800039a:	e7fe      	b.n	800039a <GPDMA0_0_IRQHandler>

0800039c <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 800039c:	e7fe      	b.n	800039c <SDMMC0_0_IRQHandler>

0800039e <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 800039e:	e7fe      	b.n	800039e <USB0_0_IRQHandler>

080003a0 <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 80003a0:	e7fe      	b.n	80003a0 <ETH0_0_IRQHandler>

080003a2 <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 80003a2:	e7fe      	b.n	80003a2 <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 80003a4:	f04f 0001 	mov.w	r0, #1
    BX LR
 80003a8:	4770      	bx	lr
	...

080003ac <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 80003b2:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80003b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80003ba:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80003be:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80003c2:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80003c6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80003ca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 80003ce:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80003d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80003d6:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 80003da:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80003de:	6952      	ldr	r2, [r2, #20]
 80003e0:	f022 0208 	bic.w	r2, r2, #8
 80003e4:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 80003e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80003ea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80003ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80003f2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80003f6:	6852      	ldr	r2, [r2, #4]
 80003f8:	f022 0201 	bic.w	r2, r2, #1
 80003fc:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 80003fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000402:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8000406:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800040a:	f103 0314 	add.w	r3, r3, #20
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	f023 030f 	bic.w	r3, r3, #15
 8000418:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	f043 0303 	orr.w	r3, r3, #3
 8000420:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8000422:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000426:	f6c5 0300 	movt	r3, #22528	; 0x5800
 800042a:	687a      	ldr	r2, [r7, #4]
 800042c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000430:	f103 0314 	add.w	r3, r3, #20
 8000434:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8000436:	f000 f8ab 	bl	8000590 <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 800043a:	f000 f805 	bl	8000448 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 800043e:	f107 0708 	add.w	r7, r7, #8
 8000442:	46bd      	mov	sp, r7
 8000444:	bd80      	pop	{r7, pc}
 8000446:	bf00      	nop

08000448 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000448:	b480      	push	{r7}
 800044a:	b085      	sub	sp, #20
 800044c:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 800044e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000452:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000456:	68db      	ldr	r3, [r3, #12]
 8000458:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800045c:	f040 8089 	bne.w	8000572 <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8000460:	f244 7310 	movw	r3, #18192	; 0x4710
 8000464:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	f003 0304 	and.w	r3, r3, #4
 800046e:	2b00      	cmp	r3, #0
 8000470:	f000 8088 	beq.w	8000584 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8000474:	f244 7310 	movw	r3, #18192	; 0x4710
 8000478:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800047c:	689b      	ldr	r3, [r3, #8]
 800047e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000482:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8000486:	f103 0301 	add.w	r3, r3, #1
 800048a:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 800048c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000490:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000494:	689b      	ldr	r3, [r3, #8]
 8000496:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800049a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800049e:	f103 0301 	add.w	r3, r3, #1
 80004a2:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 80004a4:	f244 7310 	movw	r3, #18192	; 0x4710
 80004a8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80004ac:	689b      	ldr	r3, [r3, #8]
 80004ae:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80004b2:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80004b6:	f103 0301 	add.w	r3, r3, #1
 80004ba:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 80004bc:	f244 7310 	movw	r3, #18192	; 0x4710
 80004c0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80004c4:	68db      	ldr	r3, [r3, #12]
 80004c6:	f003 0301 	and.w	r3, r3, #1
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d028      	beq.n	8000520 <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 80004ce:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 80004d2:	f2c0 136e 	movt	r3, #366	; 0x16e
 80004d6:	68fa      	ldr	r2, [r7, #12]
 80004d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80004dc:	68ba      	ldr	r2, [r7, #8]
 80004de:	fb02 f303 	mul.w	r3, r2, r3
 80004e2:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 80004e4:	683a      	ldr	r2, [r7, #0]
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80004ec:	f240 0300 	movw	r3, #0
 80004f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004f4:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 80004f6:	f240 0300 	movw	r3, #0
 80004fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80004fe:	681a      	ldr	r2, [r3, #0]
 8000500:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000504:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000508:	68db      	ldr	r3, [r3, #12]
 800050a:	b2db      	uxtb	r3, r3
 800050c:	f103 0301 	add.w	r3, r3, #1
 8000510:	fbb2 f2f3 	udiv	r2, r2, r3
 8000514:	f240 0300 	movw	r3, #0
 8000518:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800051c:	601a      	str	r2, [r3, #0]
 800051e:	e031      	b.n	8000584 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8000520:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8000524:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8000528:	68fa      	ldr	r2, [r7, #12]
 800052a:	fbb3 f3f2 	udiv	r3, r3, r2
 800052e:	68ba      	ldr	r2, [r7, #8]
 8000530:	fb02 f303 	mul.w	r3, r2, r3
 8000534:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8000536:	683a      	ldr	r2, [r7, #0]
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	fbb2 f2f3 	udiv	r2, r2, r3
 800053e:	f240 0300 	movw	r3, #0
 8000542:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000546:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8000548:	f240 0300 	movw	r3, #0
 800054c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000556:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800055a:	68db      	ldr	r3, [r3, #12]
 800055c:	b2db      	uxtb	r3, r3
 800055e:	f103 0301 	add.w	r3, r3, #1
 8000562:	fbb2 f2f3 	udiv	r2, r2, r3
 8000566:	f240 0300 	movw	r3, #0
 800056a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	e008      	b.n	8000584 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 8000572:	f240 0300 	movw	r3, #0
 8000576:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800057a:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 800057e:	f2c0 126e 	movt	r2, #366	; 0x16e
 8000582:	601a      	str	r2, [r3, #0]
}


}
 8000584:	f107 0714 	add.w	r7, r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bc80      	pop	{r7}
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8000596:	f005 fffb 	bl	8006590 <AllowPLLInitByStartup>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	f000 8255 	beq.w	8000a4c <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 80005a2:	f244 7310 	movw	r3, #18192	; 0x4710
 80005a6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005aa:	685a      	ldr	r2, [r3, #4]
 80005ac:	f04f 0302 	mov.w	r3, #2
 80005b0:	f2c0 0301 	movt	r3, #1
 80005b4:	4013      	ands	r3, r2
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d00d      	beq.n	80005d6 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 80005ba:	f244 7310 	movw	r3, #18192	; 0x4710
 80005be:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005c2:	f244 7210 	movw	r2, #18192	; 0x4710
 80005c6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80005ca:	6852      	ldr	r2, [r2, #4]
 80005cc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80005d0:	f022 0202 	bic.w	r2, r2, #2
 80005d4:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 80005d6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80005da:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005de:	685b      	ldr	r3, [r3, #4]
 80005e0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d072      	beq.n	80006ce <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 80005e8:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80005ec:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80005f0:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 80005f4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80005f8:	6852      	ldr	r2, [r2, #4]
 80005fa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80005fe:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 8000600:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8000604:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000608:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 800060c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000610:	6852      	ldr	r2, [r2, #4]
 8000612:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000616:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 8000618:	f244 7310 	movw	r3, #18192	; 0x4710
 800061c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000620:	f244 7210 	movw	r2, #18192	; 0x4710
 8000624:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000628:	68d2      	ldr	r2, [r2, #12]
 800062a:	f022 0201 	bic.w	r2, r2, #1
 800062e:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 8000630:	f244 7310 	movw	r3, #18192	; 0x4710
 8000634:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000638:	f244 7210 	movw	r2, #18192	; 0x4710
 800063c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000640:	6852      	ldr	r2, [r2, #4]
 8000642:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000646:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8000648:	f24e 0310 	movw	r3, #57360	; 0xe010
 800064c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000650:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8000654:	f2c0 024c 	movt	r2, #76	; 0x4c
 8000658:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800065a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800065e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000662:	f04f 0200 	mov.w	r2, #0
 8000666:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000668:	f24e 0310 	movw	r3, #57360	; 0xe010
 800066c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000670:	f04f 0205 	mov.w	r2, #5
 8000674:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8000676:	f244 7310 	movw	r3, #18192	; 0x4710
 800067a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000684:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000688:	d008      	beq.n	800069c <SystemClockSetup+0x10c>
 800068a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800068e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000692:	689a      	ldr	r2, [r3, #8]
 8000694:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000698:	429a      	cmp	r2, r3
 800069a:	d8ec      	bhi.n	8000676 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800069c:	f24e 0310 	movw	r3, #57360	; 0xe010
 80006a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80006a4:	f24e 0210 	movw	r2, #57360	; 0xe010
 80006a8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80006ac:	6812      	ldr	r2, [r2, #0]
 80006ae:	f022 0201 	bic.w	r2, r2, #1
 80006b2:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 80006b4:	f244 7310 	movw	r3, #18192	; 0x4710
 80006b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	f403 7360 	and.w	r3, r3, #896	; 0x380
 80006c2:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80006c6:	d002      	beq.n	80006ce <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 80006c8:	f04f 0300 	mov.w	r3, #0
 80006cc:	e1c0      	b.n	8000a50 <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 80006ce:	f244 7310 	movw	r3, #18192	; 0x4710
 80006d2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	f003 0304 	and.w	r3, r3, #4
 80006dc:	2b00      	cmp	r3, #0
 80006de:	f040 81b5 	bne.w	8000a4c <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 80006e2:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80006e6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006ea:	68db      	ldr	r3, [r3, #12]
 80006ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d00b      	beq.n	800070c <SystemClockSetup+0x17c>
 80006f4:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80006f8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80006fc:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8000700:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000704:	68d2      	ldr	r2, [r2, #12]
 8000706:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800070a:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800070c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000710:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000714:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 8000716:	687a      	ldr	r2, [r7, #4]
 8000718:	f649 7381 	movw	r3, #40833	; 0x9f81
 800071c:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8000720:	fba3 1302 	umull	r1, r3, r3, r2
 8000724:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8000728:	f103 33ff 	add.w	r3, r3, #4294967295
 800072c:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800072e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000732:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000736:	f244 7210 	movw	r2, #18192	; 0x4710
 800073a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800073e:	6852      	ldr	r2, [r2, #4]
 8000740:	f042 0201 	orr.w	r2, r2, #1
 8000744:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8000746:	f244 7310 	movw	r3, #18192	; 0x4710
 800074a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800074e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000752:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000756:	6852      	ldr	r2, [r2, #4]
 8000758:	f042 0210 	orr.w	r2, r2, #16
 800075c:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800075e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000762:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800076c:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000770:	f2c0 1300 	movt	r3, #256	; 0x100
 8000774:	430b      	orrs	r3, r1
 8000776:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000778:	f244 7310 	movw	r3, #18192	; 0x4710
 800077c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000780:	f244 7210 	movw	r2, #18192	; 0x4710
 8000784:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000788:	6852      	ldr	r2, [r2, #4]
 800078a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800078e:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000790:	f244 7310 	movw	r3, #18192	; 0x4710
 8000794:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000798:	f244 7210 	movw	r2, #18192	; 0x4710
 800079c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80007a0:	6852      	ldr	r2, [r2, #4]
 80007a2:	f022 0210 	bic.w	r2, r2, #16
 80007a6:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80007a8:	f244 7310 	movw	r3, #18192	; 0x4710
 80007ac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80007b0:	f244 7210 	movw	r2, #18192	; 0x4710
 80007b4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80007b8:	6852      	ldr	r2, [r2, #4]
 80007ba:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80007be:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80007c0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80007c4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80007c8:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80007cc:	f2c0 024c 	movt	r2, #76	; 0x4c
 80007d0:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80007d2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80007d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80007da:	f04f 0200 	mov.w	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007e0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80007e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80007e8:	f04f 0205 	mov.w	r2, #5
 80007ec:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 80007ee:	bf00      	nop
 80007f0:	f244 7310 	movw	r3, #18192	; 0x4710
 80007f4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f003 0304 	and.w	r3, r3, #4
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d108      	bne.n	8000814 <SystemClockSetup+0x284>
 8000802:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000806:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800080a:	689a      	ldr	r2, [r3, #8]
 800080c:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000810:	429a      	cmp	r2, r3
 8000812:	d8ed      	bhi.n	80007f0 <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000814:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000818:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800081c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000820:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000824:	6812      	ldr	r2, [r2, #0]
 8000826:	f022 0201 	bic.w	r2, r2, #1
 800082a:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 800082c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000830:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	f003 0304 	and.w	r3, r3, #4
 800083a:	2b00      	cmp	r3, #0
 800083c:	d04e      	beq.n	80008dc <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800083e:	f244 7310 	movw	r3, #18192	; 0x4710
 8000842:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000846:	f244 7210 	movw	r2, #18192	; 0x4710
 800084a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800084e:	6852      	ldr	r2, [r2, #4]
 8000850:	f022 0201 	bic.w	r2, r2, #1
 8000854:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8000856:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 800085a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800085e:	f04f 0200 	mov.w	r2, #0
 8000862:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8000864:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000868:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800086c:	f04f 0200 	mov.w	r2, #0
 8000870:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 8000872:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000876:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800087a:	f04f 0200 	mov.w	r2, #0
 800087e:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 8000880:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8000884:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000888:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800088c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000890:	68d2      	ldr	r2, [r2, #12]
 8000892:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000896:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000898:	f244 7310 	movw	r3, #18192	; 0x4710
 800089c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80008a0:	f244 7210 	movw	r2, #18192	; 0x4710
 80008a4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80008a8:	6852      	ldr	r2, [r2, #4]
 80008aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80008ae:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 80008b0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008b8:	f240 5245 	movw	r2, #1349	; 0x545
 80008bc:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80008be:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008c6:	f04f 0200 	mov.w	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008cc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008d4:	f04f 0205 	mov.w	r2, #5
 80008d8:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80008da:	e002      	b.n	80008e2 <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 80008dc:	f04f 0300 	mov.w	r3, #0
 80008e0:	e0b6      	b.n	8000a50 <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80008e2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008ea:	689b      	ldr	r3, [r3, #8]
 80008ec:	2b63      	cmp	r3, #99	; 0x63
 80008ee:	d8f8      	bhi.n	80008e2 <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80008f0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80008f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80008f8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80008fc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000900:	6812      	ldr	r2, [r2, #0]
 8000902:	f022 0201 	bic.w	r2, r2, #1
 8000906:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8000908:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800090c:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 8000910:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8000918:	f245 43c7 	movw	r3, #21703	; 0x54c7
 800091c:	f2c0 131e 	movt	r3, #286	; 0x11e
 8000920:	fba3 1302 	umull	r1, r3, r3, r2
 8000924:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8000928:	f103 33ff 	add.w	r3, r3, #4294967295
 800092c:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800092e:	f244 7210 	movw	r2, #18192	; 0x4710
 8000932:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800093c:	f644 7301 	movw	r3, #20225	; 0x4f01
 8000940:	f2c0 1300 	movt	r3, #256	; 0x100
 8000944:	430b      	orrs	r3, r1
 8000946:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8000948:	f24e 0310 	movw	r3, #57360	; 0xe010
 800094c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000950:	f640 421b 	movw	r2, #3099	; 0xc1b
 8000954:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8000956:	f24e 0310 	movw	r3, #57360	; 0xe010
 800095a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800095e:	f04f 0200 	mov.w	r2, #0
 8000962:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000964:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000968:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800096c:	f04f 0205 	mov.w	r2, #5
 8000970:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8000972:	bf00      	nop
 8000974:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000978:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800097c:	689b      	ldr	r3, [r3, #8]
 800097e:	2b63      	cmp	r3, #99	; 0x63
 8000980:	d8f8      	bhi.n	8000974 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000982:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000986:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800098a:	f24e 0210 	movw	r2, #57360	; 0xe010
 800098e:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000992:	6812      	ldr	r2, [r2, #0]
 8000994:	f022 0201 	bic.w	r2, r2, #1
 8000998:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 800099a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800099e:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80009a2:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 80009aa:	f24e 332f 	movw	r3, #58159	; 0xe32f
 80009ae:	f2c0 03be 	movt	r3, #190	; 0xbe
 80009b2:	fba3 1302 	umull	r1, r3, r3, r2
 80009b6:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80009be:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 80009c0:	f244 7210 	movw	r2, #18192	; 0x4710
 80009c4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80009ce:	f644 7301 	movw	r3, #20225	; 0x4f01
 80009d2:	f2c0 1300 	movt	r3, #256	; 0x100
 80009d6:	430b      	orrs	r3, r1
 80009d8:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80009da:	f24e 0310 	movw	r3, #57360	; 0xe010
 80009de:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80009e2:	f241 3223 	movw	r2, #4899	; 0x1323
 80009e6:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80009e8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80009ec:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80009f0:	f04f 0200 	mov.w	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009f6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80009fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80009fe:	f04f 0205 	mov.w	r2, #5
 8000a02:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 8000a04:	bf00      	nop
 8000a06:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000a0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	2b63      	cmp	r3, #99	; 0x63
 8000a12:	d8f8      	bhi.n	8000a06 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8000a14:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000a18:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000a1c:	f24e 0210 	movw	r2, #57360	; 0xe010
 8000a20:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8000a24:	6812      	ldr	r2, [r2, #0]
 8000a26:	f022 0201 	bic.w	r2, r2, #1
 8000a2a:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8000a2c:	f244 7310 	movw	r3, #18192	; 0x4710
 8000a30:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000a34:	f644 7201 	movw	r2, #20225	; 0x4f01
 8000a38:	f2c0 1203 	movt	r2, #259	; 0x103
 8000a3c:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 8000a3e:	f244 1360 	movw	r3, #16736	; 0x4160
 8000a42:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8000a46:	f04f 0205 	mov.w	r2, #5
 8000a4a:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8000a4c:	f04f 0301 	mov.w	r3, #1

}
 8000a50:	4618      	mov	r0, r3
 8000a52:	f107 0708 	add.w	r7, r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop

08000a5c <threadA>:
uint8_t Data1[13] = {'h','e','l','l','o',' ','w','o','r','l','d','\n','\r'};



void threadA(void const *argument)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b08a      	sub	sp, #40	; 0x28
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]

	status_t Status = UART002_FAIL;
 8000a64:	f04f 0309 	mov.w	r3, #9
 8000a68:	627b      	str	r3, [r7, #36]	; 0x24
	UART002_LocalStructType TxChn1;
	UART002_LocalStructureInit(&UART002_Handle0,&TxChn1,0x0001);
 8000a6a:	f107 030c 	add.w	r3, r7, #12
 8000a6e:	f246 6068 	movw	r0, #26216	; 0x6668
 8000a72:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000a76:	4619      	mov	r1, r3
 8000a78:	f04f 0201 	mov.w	r2, #1
 8000a7c:	f000 fb58 	bl	8001130 <UART002_LocalStructureInit>
	TxChn1.DataLen = 13;
 8000a80:	f04f 030d 	mov.w	r3, #13
 8000a84:	823b      	strh	r3, [r7, #16]
	TxChn1.pBuffer = &Data1[0];
 8000a86:	f240 0314 	movw	r3, #20
 8000a8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a8e:	617b      	str	r3, [r7, #20]
 8000a90:	e000      	b.n	8000a94 <threadA+0x38>
						Status = UART002_FAIL;
				}
			}
		}

    }
 8000a92:	bf00      	nop
	TxChn1.pBuffer = &Data1[0];

    while(1)
    {

    	osDelay(500);
 8000a94:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a98:	f001 faba 	bl	8002010 <osDelay>
		IO004_TogglePin(LED0);
 8000a9c:	f246 63d4 	movw	r3, #26324	; 0x66d4
 8000aa0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000aa4:	685a      	ldr	r2, [r3, #4]
 8000aa6:	f246 63d4 	movw	r3, #26324	; 0x66d4
 8000aaa:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000aae:	785b      	ldrb	r3, [r3, #1]
 8000ab0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab8:	6053      	str	r3, [r2, #4]


		Status = UART002_StartTransmission(&TxChn1,10000);
 8000aba:	f107 030c 	add.w	r3, r7, #12
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f242 7110 	movw	r1, #10000	; 0x2710
 8000ac4:	f000 fbea 	bl	800129c <UART002_StartTransmission>
 8000ac8:	6278      	str	r0, [r7, #36]	; 0x24
		if(Status == UART002_TIMEOUT)
 8000aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000acc:	2b06      	cmp	r3, #6
 8000ace:	d103      	bne.n	8000ad8 <threadA+0x7c>
		{
			Status = UART002_FAIL;
 8000ad0:	f04f 0309 	mov.w	r3, #9
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
						Status = UART002_FAIL;
				}
			}
		}

    }
 8000ad6:	e7dc      	b.n	8000a92 <threadA+0x36>
		{
			Status = UART002_FAIL;
		}
		else
		{
			Status = UART002_WaitForCompletion(&TxChn1,10000);
 8000ad8:	f107 030c 	add.w	r3, r7, #12
 8000adc:	4618      	mov	r0, r3
 8000ade:	f242 7110 	movw	r1, #10000	; 0x2710
 8000ae2:	f000 fc53 	bl	800138c <UART002_WaitForCompletion>
 8000ae6:	6278      	str	r0, [r7, #36]	; 0x24
			if(Status != UART002_TIMEOUT)
 8000ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aea:	2b06      	cmp	r3, #6
 8000aec:	d0d1      	beq.n	8000a92 <threadA+0x36>
			{

				Status = UART002_GetStatus(&TxChn1);
 8000aee:	f107 030c 	add.w	r3, r7, #12
 8000af2:	4618      	mov	r0, r3
 8000af4:	f000 fc6c 	bl	80013d0 <UART002_GetStatus>
 8000af8:	6278      	str	r0, [r7, #36]	; 0x24
				if(Status != UART002_TRANSFER_SUCCESS)
 8000afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000afc:	2b03      	cmp	r3, #3
 8000afe:	d0c8      	beq.n	8000a92 <threadA+0x36>
				{
						Status = UART002_FAIL;
 8000b00:	f04f 0309 	mov.w	r3, #9
 8000b04:	627b      	str	r3, [r7, #36]	; 0x24
				}
			}
		}

    }
 8000b06:	e7c4      	b.n	8000a92 <threadA+0x36>

08000b08 <threadB>:
}


void threadB(void const *argument)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
    TxChn.DataLen = 13;
    TxChn.pBuffer = &Data[0];
*/
    while(1)
     {
        IO004_TogglePin(LED1);
 8000b10:	f246 63dc 	movw	r3, #26332	; 0x66dc
 8000b14:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b18:	685a      	ldr	r2, [r3, #4]
 8000b1a:	f246 63dc 	movw	r3, #26332	; 0x66dc
 8000b1e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b22:	785b      	ldrb	r3, [r3, #1]
 8000b24:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8000b28:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2c:	6053      	str	r3, [r2, #4]
        osDelay(1000);
 8000b2e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b32:	f001 fa6d 	bl	8002010 <osDelay>
    					Status = UART002_FAIL;
    			}
    		}
    	}
 */
     }
 8000b36:	e7eb      	b.n	8000b10 <threadB+0x8>

08000b38 <main>:
}



int main(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)


	DAVE_Init();			// Initialization of DAVE Apps
 8000b3c:	f005 f98c 	bl	8005e58 <DAVE_Init>

	threadA_id = osThreadCreate(osThread(threadA), NULL);
 8000b40:	f246 6044 	movw	r0, #26180	; 0x6644
 8000b44:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b48:	f04f 0100 	mov.w	r1, #0
 8000b4c:	f001 f9e2 	bl	8001f14 <osThreadCreate>
 8000b50:	4602      	mov	r2, r0
 8000b52:	f240 036c 	movw	r3, #108	; 0x6c
 8000b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b5a:	601a      	str	r2, [r3, #0]
	threadB_id = osThreadCreate(osThread(threadB), NULL);
 8000b5c:	f246 6054 	movw	r0, #26196	; 0x6654
 8000b60:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b64:	f04f 0100 	mov.w	r1, #0
 8000b68:	f001 f9d4 	bl	8001f14 <osThreadCreate>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	f240 0370 	movw	r3, #112	; 0x70
 8000b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000b76:	601a      	str	r2, [r3, #0]

	osKernelStart();
 8000b78:	f001 f892 	bl	8001ca0 <osKernelStart>

	//if something error!!!
	while(1)
	{
		osDelay(400);
 8000b7c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000b80:	f001 fa46 	bl	8002010 <osDelay>
	}
 8000b84:	e7fa      	b.n	8000b7c <main+0x44>
 8000b86:	bf00      	nop

08000b88 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8000b94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f107 0714 	add.w	r7, r7, #20
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bc80      	pop	{r7}
 8000ba2:	4770      	bx	lr

08000ba4 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b085      	sub	sp, #20
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	60f8      	str	r0, [r7, #12]
 8000bac:	60b9      	str	r1, [r7, #8]
 8000bae:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8000bb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f107 0714 	add.w	r7, r7, #20
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bc80      	pop	{r7}
 8000bbe:	4770      	bx	lr

08000bc0 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 8000bcc:	f04f 0300 	mov.w	r3, #0
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f107 0714 	add.w	r7, r7, #20
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr

08000bdc <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	60f8      	str	r0, [r7, #12]
 8000be4:	60b9      	str	r1, [r7, #8]
 8000be6:	607a      	str	r2, [r7, #4]
 return -1;
 8000be8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	f107 0714 	add.w	r7, r7, #20
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bc80      	pop	{r7}
 8000bf6:	4770      	bx	lr

08000bf8 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
 return -1;
 8000bfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bc80      	pop	{r7}
 8000c06:	4770      	bx	lr

08000c08 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d002      	beq.n	8000c1e <_fstat+0x16>
  return -1;
 8000c18:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1c:	e001      	b.n	8000c22 <_fstat+0x1a>
 else
  return -2;
 8000c1e:	f06f 0301 	mvn.w	r3, #1
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	f107 070c 	add.w	r7, r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bc80      	pop	{r7}
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop

08000c30 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	6039      	str	r1, [r7, #0]
 if (old == new)
 8000c3a:	687a      	ldr	r2, [r7, #4]
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	429a      	cmp	r2, r3
 8000c40:	d102      	bne.n	8000c48 <_link+0x18>
  return -1;
 8000c42:	f04f 33ff 	mov.w	r3, #4294967295
 8000c46:	e001      	b.n	8000c4c <_link+0x1c>
 else
  return -2;
 8000c48:	f06f 0301 	mvn.w	r3, #1
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f107 070c 	add.w	r7, r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bc80      	pop	{r7}
 8000c56:	4770      	bx	lr

08000c58 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 return -1;
 8000c60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	f107 070c 	add.w	r7, r7, #12
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr

08000c70 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b087      	sub	sp, #28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8000c78:	f24f 7324 	movw	r3, #63268	; 0xf724
 8000c7c:	f2c0 0300 	movt	r3, #0
 8000c80:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8000c82:	f240 032c 	movw	r3, #44	; 0x2c
 8000c86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d114      	bne.n	8000cba <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8000c90:	f240 032c 	movw	r3, #44	; 0x2c
 8000c94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000c98:	f640 02dc 	movw	r2, #2268	; 0x8dc
 8000c9c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000ca0:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8000ca2:	f240 032c 	movw	r3, #44	; 0x2c
 8000ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	18d2      	adds	r2, r2, r3
 8000cb0:	f240 0330 	movw	r3, #48	; 0x30
 8000cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cb8:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 8000cba:	f240 032c 	movw	r3, #44	; 0x2c
 8000cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8000cc6:	f240 032c 	movw	r3, #44	; 0x2c
 8000cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	18d3      	adds	r3, r2, r3
 8000cd6:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 8000cda:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8000cde:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8000ce0:	f240 0330 	movw	r3, #48	; 0x30
 8000ce4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	68fa      	ldr	r2, [r7, #12]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d302      	bcc.n	8000cf6 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 8000cf0:	f04f 0300 	mov.w	r3, #0
 8000cf4:	e006      	b.n	8000d04 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 8000cf6:	f240 032c 	movw	r3, #44	; 0x2c
 8000cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cfe:	68fa      	ldr	r2, [r7, #12]
 8000d00:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 8000d02:	693b      	ldr	r3, [r7, #16]
 }
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	f107 071c 	add.w	r7, r7, #28
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr

08000d10 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 return -1;
 8000d18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f107 070c 	add.w	r7, r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bc80      	pop	{r7}
 8000d26:	4770      	bx	lr

08000d28 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 return -1;
 8000d30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	f107 070c 	add.w	r7, r7, #12
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bc80      	pop	{r7}
 8000d3e:	4770      	bx	lr

08000d40 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f107 070c 	add.w	r7, r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bc80      	pop	{r7}
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
 return -1;
 8000d60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bc80      	pop	{r7}
 8000d6a:	4770      	bx	lr

08000d6c <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
 return -1;
 8000d70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr

08000d7c <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8000d84:	e7fe      	b.n	8000d84 <_exit+0x8>
 8000d86:	bf00      	nop

08000d88 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bc80      	pop	{r7}
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop

08000d94 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 8000d9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	f107 070c 	add.w	r7, r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc80      	pop	{r7}
 8000daa:	4770      	bx	lr

08000dac <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8000db0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000db4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000db8:	68db      	ldr	r3, [r3, #12]
 8000dba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000dbe:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bc80      	pop	{r7}
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop

08000dcc <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000dd6:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000dda:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000dde:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000de2:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8000de6:	79f9      	ldrb	r1, [r7, #7]
 8000de8:	f001 011f 	and.w	r1, r1, #31
 8000dec:	f04f 0001 	mov.w	r0, #1
 8000df0:	fa00 f101 	lsl.w	r1, r0, r1
 8000df4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000df8:	f107 070c 	add.w	r7, r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bc80      	pop	{r7}
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	6039      	str	r1, [r7, #0]
 8000e0e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	da10      	bge.n	8000e3a <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000e18:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8000e1c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e20:	79fa      	ldrb	r2, [r7, #7]
 8000e22:	f002 020f 	and.w	r2, r2, #15
 8000e26:	f1a2 0104 	sub.w	r1, r2, #4
 8000e2a:	683a      	ldr	r2, [r7, #0]
 8000e2c:	b2d2      	uxtb	r2, r2
 8000e2e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8000e32:	b2d2      	uxtb	r2, r2
 8000e34:	185b      	adds	r3, r3, r1
 8000e36:	761a      	strb	r2, [r3, #24]
 8000e38:	e00d      	b.n	8000e56 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000e3a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8000e3e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8000e42:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8000e46:	683a      	ldr	r2, [r7, #0]
 8000e48:	b2d2      	uxtb	r2, r2
 8000e4a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8000e4e:	b2d2      	uxtb	r2, r2
 8000e50:	185b      	adds	r3, r3, r1
 8000e52:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e56:	f107 070c 	add.w	r7, r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bc80      	pop	{r7}
 8000e5e:	4770      	bx	lr

08000e60 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b089      	sub	sp, #36	; 0x24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f003 0307 	and.w	r3, r3, #7
 8000e72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	f1c3 0307 	rsb	r3, r3, #7
 8000e7a:	2b06      	cmp	r3, #6
 8000e7c:	bf28      	it	cs
 8000e7e:	2306      	movcs	r3, #6
 8000e80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	f103 0306 	add.w	r3, r3, #6
 8000e88:	2b06      	cmp	r3, #6
 8000e8a:	d903      	bls.n	8000e94 <NVIC_EncodePriority+0x34>
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	f103 33ff 	add.w	r3, r3, #4294967295
 8000e92:	e001      	b.n	8000e98 <NVIC_EncodePriority+0x38>
 8000e94:	f04f 0300 	mov.w	r3, #0
 8000e98:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8000e9a:	69bb      	ldr	r3, [r7, #24]
 8000e9c:	f04f 0201 	mov.w	r2, #1
 8000ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea4:	f103 33ff 	add.w	r3, r3, #4294967295
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	401a      	ands	r2, r3
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	f04f 0101 	mov.w	r1, #1
 8000eba:	fa01 f303 	lsl.w	r3, r1, r3
 8000ebe:	f103 33ff 	add.w	r3, r3, #4294967295
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8000ec8:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc80      	pop	{r7}
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <UART002_lInit>:
#endif

/* Initialises the App based on User provide configuration. */
 
void  UART002_lInit(const UART002_HandleType* Handle)
{ 
 8000ed8:	b480      	push	{r7}
 8000eda:	b085      	sub	sp, #20
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	691b      	ldr	r3, [r3, #16]
 8000ee4:	60fb      	str	r3, [r7, #12]
  
 /* <<<DD_UART002_API_1>>>*/

  /** UART initialisation  */
  /* Disable UART mode before configuring all USIC registers to avoid unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));    
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eea:	f023 0202 	bic.w	r2, r3, #2
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	641a      	str	r2, [r3, #64]	; 0x40
 
  /* Enable the USIC Channel */
  UartRegs->KSCFG |= (uint32_t)(((USIC_CH_KSCFG_MODEN_Msk)) | \
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	68db      	ldr	r3, [r3, #12]
 8000ef6:	f043 0203 	orr.w	r2, r3, #3
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	60da      	str	r2, [r3, #12]
                                          &  USIC_CH_KSCFG_BPMODEN_Msk));

  /* Configuration of USIC Channel Fractional Divider */
  
  /* Fractional divider mode selected */
  UartRegs->FDR |= (uint32_t)(( 2UL << USIC_CH_FDR_DM_Pos) \
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	691b      	ldr	r3, [r3, #16]
 8000f02:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	611a      	str	r2, [r3, #16]
                    & USIC_CH_FDR_DM_Msk);
 
  /* Set the step value */
  UartRegs->FDR &= (uint32_t)~(USIC_CH_FDR_STEP_Msk);
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	691b      	ldr	r3, [r3, #16]
 8000f0e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8000f12:	f023 0303 	bic.w	r3, r3, #3
 8000f16:	68fa      	ldr	r2, [r7, #12]
 8000f18:	6113      	str	r3, [r2, #16]
  UartRegs->FDR |= (uint32_t)( (Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	691a      	ldr	r2, [r3, #16]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	8b1b      	ldrh	r3, [r3, #24]
 8000f22:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8000f26:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8000f2a:	431a      	orrs	r2, r3
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	611a      	str	r2, [r3, #16]
		
  UartRegs->BRG |= (uint32_t)((( (Handle->BGR_PCTQ)  << USIC_CH_BRG_PCTQ_Pos) & \
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	695a      	ldr	r2, [r3, #20]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f3a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000f3e:	f403 7140 	and.w	r1, r3, #768	; 0x300
    USIC_CH_BRG_PCTQ_Msk  ) | \
    (((Handle->BGR_DCTQ)  << USIC_CH_BRG_DCTQ_Pos) &  USIC_CH_BRG_DCTQ_Msk));
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	8b9b      	ldrh	r3, [r3, #28]
 8000f46:	ea4f 2383 	mov.w	r3, r3, lsl #10
 8000f4a:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
 
  /* Set the step value */
  UartRegs->FDR &= (uint32_t)~(USIC_CH_FDR_STEP_Msk);
  UartRegs->FDR |= (uint32_t)( (Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
		
  UartRegs->BRG |= (uint32_t)((( (Handle->BGR_PCTQ)  << USIC_CH_BRG_PCTQ_Pos) & \
 8000f4e:	430b      	orrs	r3, r1
 8000f50:	431a      	orrs	r2, r3
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	615a      	str	r2, [r3, #20]
    USIC_CH_BRG_PCTQ_Msk  ) | \
    (((Handle->BGR_DCTQ)  << USIC_CH_BRG_DCTQ_Pos) &  USIC_CH_BRG_DCTQ_Msk));

  UartRegs->BRG &= (uint32_t)~(USIC_CH_BRG_PDIV_Msk);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	695b      	ldr	r3, [r3, #20]
 8000f5a:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8000f5e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000f62:	68fa      	ldr	r2, [r7, #12]
 8000f64:	6153      	str	r3, [r2, #20]
  UartRegs->BRG |= (uint32_t)(((Handle->BGR_PDIV)  << USIC_CH_BRG_PDIV_Pos) \
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	695a      	ldr	r2, [r3, #20]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	8b5b      	ldrh	r3, [r3, #26]
 8000f6e:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000f72:	4619      	mov	r1, r3
 8000f74:	f04f 0300 	mov.w	r3, #0
 8000f78:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8000f7c:	400b      	ands	r3, r1
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	615a      	str	r2, [r3, #20]

  /* Configuration of USIC Shift Control */
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= (uint32_t)(((0x01UL  << USIC_CH_SCTR_PDL_Pos) & \
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f88:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	635a      	str	r2, [r3, #52]	; 0x34
                      USIC_CH_SCTR_PDL_Msk ) | \
                     ((0x01UL  << USIC_CH_SCTR_TRM_Pos) &  \
                      USIC_CH_SCTR_TRM_Msk));
  
  /* Configure Word length and frame length */
  UartRegs->SCTR |= (uint32_t)(((uint32_t)(Handle->ChConfig.DataBits  << (uint32_t)USIC_CH_SCTR_FLE_Pos) & \
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	899b      	ldrh	r3, [r3, #12]
 8000f98:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8000f9c:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
  USIC_CH_SCTR_FLE_Msk ) | \
  (((uint32_t)Handle->ChConfig.DataBits  << USIC_CH_SCTR_WLE_Pos) &  USIC_CH_SCTR_WLE_Msk));
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	899b      	ldrh	r3, [r3, #12]
 8000fa4:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8000fa8:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
                      USIC_CH_SCTR_PDL_Msk ) | \
                     ((0x01UL  << USIC_CH_SCTR_TRM_Pos) &  \
                      USIC_CH_SCTR_TRM_Msk));
  
  /* Configure Word length and frame length */
  UartRegs->SCTR |= (uint32_t)(((uint32_t)(Handle->ChConfig.DataBits  << (uint32_t)USIC_CH_SCTR_FLE_Pos) & \
 8000fac:	430b      	orrs	r3, r1
 8000fae:	431a      	orrs	r2, r3
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Configuration of Protocol Control Register */ 
  /* Sample Mode (SMD) = 1 */
  /* Sample Point (SP) = 8 */
  /* Pulse Length (PL) = 0 */
  UartRegs->PCR_ASCMode &= (uint32_t)~USIC_CH_PCR_ASCMode_STPB_Msk;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fb8:	f023 0202 	bic.w	r2, r3, #2
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	63da      	str	r2, [r3, #60]	; 0x3c
  UartRegs->PCR_ASCMode |= (uint32_t)(((0x01UL  & USIC_CH_PCR_ASCMode_SMD_Msk)) | \
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    ((uint32_t)((uint32_t)Handle->ChConfig.StopBit  << (uint32_t)USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	795b      	ldrb	r3, [r3, #5]
 8000fc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000fcc:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    ((uint32_t)((Handle->BGR_SP)  << (uint32_t)USIC_CH_PCR_ASCMode_SP_Pos) & \
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	8bdb      	ldrh	r3, [r3, #30]
 8000fd4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000fd8:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Configuration of Protocol Control Register */ 
  /* Sample Mode (SMD) = 1 */
  /* Sample Point (SP) = 8 */
  /* Pulse Length (PL) = 0 */
  UartRegs->PCR_ASCMode &= (uint32_t)~USIC_CH_PCR_ASCMode_STPB_Msk;
  UartRegs->PCR_ASCMode |= (uint32_t)(((0x01UL  & USIC_CH_PCR_ASCMode_SMD_Msk)) | \
 8000fdc:	430b      	orrs	r3, r1
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	f043 0201 	orr.w	r2, r3, #1
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	63da      	str	r2, [r3, #60]	; 0x3c

  
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
  UartRegs->TCSR |= (uint32_t)(((0x01UL  << USIC_CH_TCSR_TDEN_Pos) & \
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fec:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	639a      	str	r2, [r3, #56]	; 0x38
                        ((uint32_t)(0x01UL  << USIC_CH_TCSR_TDSSM_Pos) & \
                        USIC_CH_TCSR_TDSSM_Msk));
    
  /* Configuration of Protocol Status Register */ 
  /* TBIF is set to simplify polling*/
  UartRegs->PSR_ASCMode |= (uint32_t)\
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ff8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	649a      	str	r2, [r3, #72]	; 0x48
                     ((0x01UL  << USIC_CH_PSR_ASCMode_TBIF_Pos) & \
                      USIC_CH_PSR_ASCMode_TBIF_Msk);
  /* Receive fifo buffer configuration */
  UartRegs->RBCTR |= (uint32_t)((((0x01UL   << USIC_CH_RBCTR_LOF_Pos) & \
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001006:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                        USIC_CH_RBCTR_LOF_Msk)));
   /* Fifo trigger level configuration as per user selected mode */
  if((Handle->DMAMode == UART002_DMA_NONE) || \
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	7d5b      	ldrb	r3, [r3, #21]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d003      	beq.n	8001020 <UART002_lInit+0x148>
                              (Handle->DMAMode == UART002_RX_DMA) )
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	7d5b      	ldrb	r3, [r3, #21]
                      USIC_CH_PSR_ASCMode_TBIF_Msk);
  /* Receive fifo buffer configuration */
  UartRegs->RBCTR |= (uint32_t)((((0x01UL   << USIC_CH_RBCTR_LOF_Pos) & \
                        USIC_CH_RBCTR_LOF_Msk)));
   /* Fifo trigger level configuration as per user selected mode */
  if((Handle->DMAMode == UART002_DMA_NONE) || \
 800101c:	2b01      	cmp	r3, #1
 800101e:	d10d      	bne.n	800103c <UART002_lInit+0x164>
                              (Handle->DMAMode == UART002_RX_DMA) )
  {
    UartRegs->TBCTR |= (uint32_t)(((uint32_t)Handle->TxFIFOTrigger  << \
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	7ddb      	ldrb	r3, [r3, #23]
 800102a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800102e:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8001032:	431a      	orrs	r2, r3
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 800103a:	e007      	b.n	800104c <UART002_lInit+0x174>
                 USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk);
  }
  else 
  {
     UartRegs->TBCTR |= \
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001042:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    		 (uint32_t)(((0x1UL)  << \
                 USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk);
  }
  
  /* Configure Parity*/
  UartRegs->CCR &= ~((uint32_t)USIC_CH_CCR_PM_Msk);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001050:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	641a      	str	r2, [r3, #64]	; 0x40
  UartRegs->CCR |= (uint32_t)( ((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  (((uint32_t)(Handle->ChConfig.Parity)  << USIC_CH_CCR_PM_Pos) & \
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	791b      	ldrb	r3, [r3, #4]
 8001060:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001064:	f403 7340 	and.w	r3, r3, #768	; 0x300
                 USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk);
  }
  
  /* Configure Parity*/
  UartRegs->CCR &= ~((uint32_t)USIC_CH_CCR_PM_Msk);
  UartRegs->CCR |= (uint32_t)( ((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8001068:	4313      	orrs	r3, r2
 800106a:	f043 0202 	orr.w	r2, r3, #2
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	641a      	str	r2, [r3, #64]	; 0x40
  (((uint32_t)(Handle->ChConfig.Parity)  << USIC_CH_CCR_PM_Pos) & \
  USIC_CH_CCR_PM_Msk));
    
}
 8001072:	f107 0714 	add.w	r7, r7, #20
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr

0800107c <UART002_Init>:

/*******************************************************************************
**                      Public Function Definitions                           **
*******************************************************************************/
void UART002_Init(void)
{ 
 800107c:	b598      	push	{r3, r4, r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER0_USIC0); 
 8001080:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001084:	f004 fc46 	bl	8005914 <RESET001_DeassertReset>
  
  UART002_lInit(&UART002_Handle0); 
 8001088:	f246 6068 	movw	r0, #26216	; 0x6668
 800108c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001090:	f7ff ff22 	bl	8000ed8 <UART002_lInit>
  NVIC_SetPriority((IRQn_Type)89,NVIC_EncodePriority(NVIC_GetPriorityGrouping(),\
 8001094:	f7ff fe8a 	bl	8000dac <NVIC_GetPriorityGrouping>
 8001098:	4603      	mov	r3, r0
 800109a:	4618      	mov	r0, r3
 800109c:	f04f 013f 	mov.w	r1, #63	; 0x3f
 80010a0:	f04f 0200 	mov.w	r2, #0
 80010a4:	f7ff fedc 	bl	8000e60 <NVIC_EncodePriority>
 80010a8:	4603      	mov	r3, r0
 80010aa:	f04f 0059 	mov.w	r0, #89	; 0x59
 80010ae:	4619      	mov	r1, r3
 80010b0:	f7ff fea8 	bl	8000e04 <NVIC_SetPriority>
		                          63U,0U));
  NVIC_SetPriority((IRQn_Type)87,NVIC_EncodePriority(NVIC_GetPriorityGrouping(),\
 80010b4:	f7ff fe7a 	bl	8000dac <NVIC_GetPriorityGrouping>
 80010b8:	4603      	mov	r3, r0
 80010ba:	4618      	mov	r0, r3
 80010bc:	f04f 013f 	mov.w	r1, #63	; 0x3f
 80010c0:	f04f 0200 	mov.w	r2, #0
 80010c4:	f7ff fecc 	bl	8000e60 <NVIC_EncodePriority>
 80010c8:	4603      	mov	r3, r0
 80010ca:	f04f 0057 	mov.w	r0, #87	; 0x57
 80010ce:	4619      	mov	r1, r3
 80010d0:	f7ff fe98 	bl	8000e04 <NVIC_SetPriority>
		                          63U,0U));  
  NVIC_EnableIRQ((IRQn_Type)89);
 80010d4:	f04f 0059 	mov.w	r0, #89	; 0x59
 80010d8:	f7ff fe78 	bl	8000dcc <NVIC_EnableIRQ>
  NVIC_EnableIRQ((IRQn_Type)87);
 80010dc:	f04f 0057 	mov.w	r0, #87	; 0x57
 80010e0:	f7ff fe74 	bl	8000dcc <NVIC_EnableIRQ>
  UART002_Handle0.DynamicData->ChannelSemId = \
 80010e4:	f246 6368 	movw	r3, #26216	; 0x6668
 80010e8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80010ec:	681c      	ldr	r4, [r3, #0]
        osSemaphoreCreate(osSemaphore(UART002_ChannelSemHandle0),1);      
 80010ee:	f246 6064 	movw	r0, #26212	; 0x6664
 80010f2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80010f6:	f04f 0101 	mov.w	r1, #1
 80010fa:	f001 fb31 	bl	8002760 <osSemaphoreCreate>
 80010fe:	4603      	mov	r3, r0
		                          63U,0U));
  NVIC_SetPriority((IRQn_Type)87,NVIC_EncodePriority(NVIC_GetPriorityGrouping(),\
		                          63U,0U));  
  NVIC_EnableIRQ((IRQn_Type)89);
  NVIC_EnableIRQ((IRQn_Type)87);
  UART002_Handle0.DynamicData->ChannelSemId = \
 8001100:	6063      	str	r3, [r4, #4]
        osSemaphoreCreate(osSemaphore(UART002_ChannelSemHandle0),1);      
    
  /* Configuration of TX Pin 5.1 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD1_Msk));  
 8001102:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8001106:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800110a:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 800110e:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8001112:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001114:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001118:	641a      	str	r2, [r3, #64]	; 0x40
  /* Configuration of RX Pin 5.0 based on User configuration */

 /* RXPIN instance (no.0) is not mapped to any port pin. */
}
 800111a:	bd98      	pop	{r3, r4, r7, pc}

0800111c <UART002_Deinit>:

/* Function will reset the App to default values */
void UART002_Deinit(const UART002_HandleType* Handle)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]

  /* <<<DD_UART002_API_2>>>*/
  /* Place holder function */ 
}
 8001124:	f107 070c 	add.w	r7, r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	bc80      	pop	{r7}
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop

08001130 <UART002_LocalStructureInit>:
(
  const UART002_HandleType* Handle, 
  UART002_LocalStructType* Config,
  int32_t SignalId
)
{	
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]

  /* <<<DD_UART002_API_3>>>*/
  /* Copy the App handle to the local data structure App handle parameter */
  Config->AppInstanceHandle = (uint32_t*)Handle;      
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	601a      	str	r2, [r3, #0]
  Config->pBuffer =  NULL;                
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  Config->DataLen =  0;                  
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	f04f 0200 	mov.w	r2, #0
 8001150:	809a      	strh	r2, [r3, #4]
  /* Store the signal id passed by Job Task*/
  Config->SignalId = SignalId;
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	611a      	str	r2, [r3, #16]
  /* Get thread ID */
  Config->ThreadID = osThreadGetId();
 8001158:	f000 fef8 	bl	8001f4c <osThreadGetId>
 800115c:	4602      	mov	r2, r0
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	615a      	str	r2, [r3, #20]
  
}
 8001162:	f107 0710 	add.w	r7, r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop

0800116c <UART002_StartReception>:
 * This function starts the  UART Reception . The Config structure
 * has the desired no of bytes to be received from the peer device.
 * Timeout value is specified.
*/
status_t UART002_StartReception(UART002_LocalStructType* Config, time_t Timeout)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b086      	sub	sp, #24
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  status_t Status = (status_t)UART002_FAIL;
 8001176:	f04f 0309 	mov.w	r3, #9
 800117a:	617b      	str	r3, [r7, #20]
  int32_t SemStatus = 0;
 800117c:	f04f 0300 	mov.w	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
  UART002_HandleType* Handle = (UART002_HandleType*)Config->AppInstanceHandle;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	60fb      	str	r3, [r7, #12]
   /* <<<DD_UART002_API_4>>>*/
  do
  {
     /* Checking for configuration errors */
    if((Config->pBuffer == NULL) || (Config->DataLen == 0U))
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	689b      	ldr	r3, [r3, #8]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d003      	beq.n	8001198 <UART002_StartReception+0x2c>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	889b      	ldrh	r3, [r3, #4]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d103      	bne.n	80011a0 <UART002_StartReception+0x34>
    {
      Status = UART002_CONFIG_ERROR;
 8001198:	f04f 0305 	mov.w	r3, #5
 800119c:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
      break;
 800119e:	e076      	b.n	800128e <UART002_StartReception+0x122>
    }
    /* Acquire semaphore of specified channel to start reception */
    SemStatus = osSemaphoreWait(Handle->DynamicData->ChannelSemId, Timeout);
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	685a      	ldr	r2, [r3, #4]
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	4610      	mov	r0, r2
 80011aa:	4619      	mov	r1, r3
 80011ac:	f001 faf4 	bl	8002798 <osSemaphoreWait>
 80011b0:	6138      	str	r0, [r7, #16]
    if(SemStatus == 0)                                                       
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d103      	bne.n	80011c0 <UART002_StartReception+0x54>
    {
      Status = UART002_TIMEOUT;
 80011b8:	f04f 0306 	mov.w	r3, #6
 80011bc:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
      break;
 80011be:	e066      	b.n	800128e <UART002_StartReception+0x122>
    }

    /*Initialize the UART channel state to IDLE */
    Config->Status =  UART002_IDLE; 
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f04f 0201 	mov.w	r2, #1
 80011c6:	731a      	strb	r2, [r3, #12]
    /* Copy pBuffer to App Handle */
    Handle->DynamicData->pBuffer = Config->pBuffer;
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	6892      	ldr	r2, [r2, #8]
 80011d0:	60da      	str	r2, [r3, #12]
    /* Copy Datalen to App Handle */
    Handle->DynamicData->DataLen = Config->DataLen;
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	8892      	ldrh	r2, [r2, #4]
 80011da:	b292      	uxth	r2, r2
 80011dc:	811a      	strh	r2, [r3, #8]
    Handle->DynamicData->CurrentTaskStruct = Config;    
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	601a      	str	r2, [r3, #0]
    /* Check if DMA mode for transmission is enabled */
    if((Handle->DMAMode == UART002_RX_DMA) || \
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	7d5b      	ldrb	r3, [r3, #21]
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d034      	beq.n	8001258 <UART002_StartReception+0xec>
              (Handle->DMAMode == UART002_RX_TX_DMA) )
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	7d5b      	ldrb	r3, [r3, #21]
    Handle->DynamicData->pBuffer = Config->pBuffer;
    /* Copy Datalen to App Handle */
    Handle->DynamicData->DataLen = Config->DataLen;
    Handle->DynamicData->CurrentTaskStruct = Config;    
    /* Check if DMA mode for transmission is enabled */
    if((Handle->DMAMode == UART002_RX_DMA) || \
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	d030      	beq.n	8001258 <UART002_StartReception+0xec>
      }
#endif      
    }
    else 
    {
        Handle->UartRegs->RBCTR &= ~(USIC_CH_RBCTR_LIMIT_Msk);
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	691b      	ldr	r3, [r3, #16]
 80011fa:	68fa      	ldr	r2, [r7, #12]
 80011fc:	6912      	ldr	r2, [r2, #16]
 80011fe:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8001202:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8001206:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
        if( Config->DataLen <= Handle->RxFIFOTrigger)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	889a      	ldrh	r2, [r3, #4]
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	7d9b      	ldrb	r3, [r3, #22]
 8001212:	429a      	cmp	r2, r3
 8001214:	d811      	bhi.n	800123a <UART002_StartReception+0xce>
        {
       	  Handle->UartRegs->RBCTR |= (uint32_t)(((uint32_t)(Config->DataLen -1U) << \
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	691b      	ldr	r3, [r3, #16]
 800121a:	68fa      	ldr	r2, [r7, #12]
 800121c:	6912      	ldr	r2, [r2, #16]
 800121e:	f8d2 110c 	ldr.w	r1, [r2, #268]	; 0x10c
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	8892      	ldrh	r2, [r2, #4]
 8001226:	f102 32ff 	add.w	r2, r2, #4294967295
 800122a:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800122e:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
 8001232:	430a      	orrs	r2, r1
 8001234:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 8001238:	e00e      	b.n	8001258 <UART002_StartReception+0xec>
                   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
        }
        else
        {
    	  Handle->UartRegs->RBCTR |= (uint32_t)(((uint32_t)Handle->RxFIFOTrigger << \
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	68fa      	ldr	r2, [r7, #12]
 8001240:	6912      	ldr	r2, [r2, #16]
 8001242:	f8d2 110c 	ldr.w	r1, [r2, #268]	; 0x10c
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	7d92      	ldrb	r2, [r2, #22]
 800124a:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800124e:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
 8001252:	430a      	orrs	r2, r1
 8001254:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
        }
    	
    }
    Config->Status = UART002_TRANSFER_PENDING;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	f04f 0202 	mov.w	r2, #2
 800125e:	731a      	strb	r2, [r3, #12]
    /* Enable standard receive buffer and error event */
    Handle->UartRegs->RBCTR &= \
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	691b      	ldr	r3, [r3, #16]
 8001264:	68fa      	ldr	r2, [r7, #12]
 8001266:	6912      	ldr	r2, [r2, #16]
 8001268:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 800126c:	f022 42c0 	bic.w	r2, r2, #1610612736	; 0x60000000
 8001270:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                              (~(((uint32_t)USIC_CH_RBCTR_SRBIEN_Msk) | \
                              ((uint32_t)USIC_CH_RBCTR_ARBIEN_Msk)));
    Handle->UartRegs->RBCTR |= \
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	691b      	ldr	r3, [r3, #16]
 8001278:	68fa      	ldr	r2, [r7, #12]
 800127a:	6912      	ldr	r2, [r2, #16]
 800127c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8001280:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 8001284:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    					  (uint32_t)(((0x01UL  << USIC_CH_RBCTR_SRBIEN_Pos) & \
                                              USIC_CH_RBCTR_SRBIEN_Msk) | \
                          ((uint32_t)(0x01UL  << USIC_CH_RBCTR_ARBIEN_Pos) & \
                                              USIC_CH_RBCTR_ARBIEN_Msk));
    Status = (status_t)DAVEApp_SUCCESS;
 8001288:	f04f 0300 	mov.w	r3, #0
 800128c:	617b      	str	r3, [r7, #20]
  }while(0);
  return Status;
 800128e:	697b      	ldr	r3, [r7, #20]
}
 8001290:	4618      	mov	r0, r3
 8001292:	f107 0718 	add.w	r7, r7, #24
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop

0800129c <UART002_StartTransmission>:
status_t UART002_StartTransmission
(
  UART002_LocalStructType* Config,
  time_t Timeout
)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
  status_t Status = (status_t)UART002_FAIL;
 80012a6:	f04f 0309 	mov.w	r3, #9
 80012aa:	617b      	str	r3, [r7, #20]
  uint8_t SRno = 0U;
 80012ac:	f04f 0300 	mov.w	r3, #0
 80012b0:	74fb      	strb	r3, [r7, #19]
  int32_t SemStatus = 0;
 80012b2:	f04f 0300 	mov.w	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
  UART002_HandleType* Handle = (UART002_HandleType*)Config->AppInstanceHandle;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	60bb      	str	r3, [r7, #8]
   /* <<<DD_UART002_API_5>>>*/
  do
  {
     /* Checking for configuration errors */
    if((Config->pBuffer == NULL) || (Config->DataLen == 0U))
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d003      	beq.n	80012ce <UART002_StartTransmission+0x32>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	889b      	ldrh	r3, [r3, #4]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d103      	bne.n	80012d6 <UART002_StartTransmission+0x3a>
    {
      Status = (status_t)UART002_CONFIG_ERROR;
 80012ce:	f04f 0305 	mov.w	r3, #5
 80012d2:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
      break;
 80012d4:	e053      	b.n	800137e <UART002_StartTransmission+0xe2>
    }
   /* Acquire semaphore of specified channel to start reception */
    SemStatus = osSemaphoreWait(Handle->DynamicData->ChannelSemId, Timeout);
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	685a      	ldr	r2, [r3, #4]
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	4610      	mov	r0, r2
 80012e0:	4619      	mov	r1, r3
 80012e2:	f001 fa59 	bl	8002798 <osSemaphoreWait>
 80012e6:	60f8      	str	r0, [r7, #12]
    if(SemStatus == 0)                                                       
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d103      	bne.n	80012f6 <UART002_StartTransmission+0x5a>
    {
      Status = (status_t)UART002_TIMEOUT;    
 80012ee:	f04f 0306 	mov.w	r3, #6
 80012f2:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
      break;
 80012f4:	e043      	b.n	800137e <UART002_StartTransmission+0xe2>
    }
   
    /* Copy pBuffer to App Handle */
    Handle->DynamicData->pBuffer = Config->pBuffer;
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	6892      	ldr	r2, [r2, #8]
 80012fe:	60da      	str	r2, [r3, #12]
    /* Copy Datalen to App Handle */
    Handle->DynamicData->DataLen = Config->DataLen;
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	8892      	ldrh	r2, [r2, #4]
 8001308:	b292      	uxth	r2, r2
 800130a:	811a      	strh	r2, [r3, #8]
    /* Copy the current task structure to global App handle */
    Handle->DynamicData->CurrentTaskStruct = Config;     
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	601a      	str	r2, [r3, #0]
    /* Check if DMA mode for transmission is enabled */
    if((Handle->DMAMode == UART002_TX_DMA )|| \
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	7d5b      	ldrb	r3, [r3, #21]
 8001318:	2b02      	cmp	r3, #2
        break;
      }
#endif
    } 
    /* Enable standard transmit and error event interrupt */
    Handle->UartRegs->TBCTR &= \
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	691b      	ldr	r3, [r3, #16]
 800131e:	68ba      	ldr	r2, [r7, #8]
 8001320:	6912      	ldr	r2, [r2, #16]
 8001322:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8001326:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800132a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                                (~(((uint32_t)USIC_CH_TBCTR_STBIEN_Msk) | \
                                ((uint32_t)USIC_CH_TBCTR_TBERIEN_Msk)));
    Handle->UartRegs->TBCTR |= \
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	691b      	ldr	r3, [r3, #16]
 8001332:	68ba      	ldr	r2, [r7, #8]
 8001334:	6912      	ldr	r2, [r2, #16]
 8001336:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 800133a:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 800133e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    					(uint32_t)(((0x01UL  << USIC_CH_TBCTR_STBIEN_Pos) & \
                                                USIC_CH_TBCTR_STBIEN_Msk) | \
                        ((uint32_t)(0x01UL  << USIC_CH_TBCTR_TBERIEN_Pos) & \
                                                USIC_CH_TBCTR_TBERIEN_Msk));
    SRno = (uint8_t)((Handle->UartRegs->TBCTR \
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	691b      	ldr	r3, [r3, #16]
 8001346:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
               & USIC_CH_TBCTR_STBINP_Msk) >> (uint32_t)USIC_CH_TBCTR_STBINP_Pos);
 800134a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800134e:	ea4f 4313 	mov.w	r3, r3, lsr #16
    Handle->UartRegs->TBCTR |= \
    					(uint32_t)(((0x01UL  << USIC_CH_TBCTR_STBIEN_Pos) & \
                                                USIC_CH_TBCTR_STBIEN_Msk) | \
                        ((uint32_t)(0x01UL  << USIC_CH_TBCTR_TBERIEN_Pos) & \
                                                USIC_CH_TBCTR_TBERIEN_Msk));
    SRno = (uint8_t)((Handle->UartRegs->TBCTR \
 8001352:	74fb      	strb	r3, [r7, #19]
               & USIC_CH_TBCTR_STBINP_Msk) >> (uint32_t)USIC_CH_TBCTR_STBINP_Pos);
    Config->Status = UART002_TRANSFER_PENDING;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f04f 0202 	mov.w	r2, #2
 800135a:	731a      	strb	r2, [r3, #12]
    /* Trigger standard transmit interrupt by setting FMR.SIOx bit */
    Handle->UartRegs->FMR |= \
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	691b      	ldr	r3, [r3, #16]
 8001360:	68ba      	ldr	r2, [r7, #8]
 8001362:	6912      	ldr	r2, [r2, #16]
 8001364:	6e91      	ldr	r1, [r2, #104]	; 0x68
    					(uint32_t)(0x01UL << ((uint8_t)USIC_CH_FMR_SIO0_Pos + SRno));
 8001366:	7cfa      	ldrb	r2, [r7, #19]
 8001368:	f102 0210 	add.w	r2, r2, #16
 800136c:	f04f 0001 	mov.w	r0, #1
 8001370:	fa00 f202 	lsl.w	r2, r0, r2
                                                USIC_CH_TBCTR_TBERIEN_Msk));
    SRno = (uint8_t)((Handle->UartRegs->TBCTR \
               & USIC_CH_TBCTR_STBINP_Msk) >> (uint32_t)USIC_CH_TBCTR_STBINP_Pos);
    Config->Status = UART002_TRANSFER_PENDING;
    /* Trigger standard transmit interrupt by setting FMR.SIOx bit */
    Handle->UartRegs->FMR |= \
 8001374:	430a      	orrs	r2, r1
 8001376:	669a      	str	r2, [r3, #104]	; 0x68
    					(uint32_t)(0x01UL << ((uint8_t)USIC_CH_FMR_SIO0_Pos + SRno));
    Status = (status_t)DAVEApp_SUCCESS;
 8001378:	f04f 0300 	mov.w	r3, #0
 800137c:	617b      	str	r3, [r7, #20]
  }while(0);
  return Status;
 800137e:	697b      	ldr	r3, [r7, #20]
}
 8001380:	4618      	mov	r0, r3
 8001382:	f107 0718 	add.w	r7, r7, #24
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop

0800138c <UART002_WaitForCompletion>:
status_t UART002_WaitForCompletion
(
  const UART002_LocalStructType* Config, 
  time_t Timeout
)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  status_t Status = (status_t)UART002_FAIL;
 8001396:	f04f 0309 	mov.w	r3, #9
 800139a:	617b      	str	r3, [r7, #20]
  osEvent Event;
  /* <<<DD_UART002_API_6>>>*/
  /* Block the task till the semaphore is released */
    /* Wait for completion of do-that */
   Event = osSignalWait(Config->SignalId, Timeout);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	691a      	ldr	r2, [r3, #16]
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	f107 0108 	add.w	r1, r7, #8
 80013a6:	4608      	mov	r0, r1
 80013a8:	4611      	mov	r1, r2
 80013aa:	461a      	mov	r2, r3
 80013ac:	f001 f8a6 	bl	80024fc <osSignalWait>
  
   if(Event.status == osEventTimeout)
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	2b40      	cmp	r3, #64	; 0x40
 80013b4:	d103      	bne.n	80013be <UART002_WaitForCompletion+0x32>
   {
     /* Timeout occured */
     Status = (status_t)UART002_TIMEOUT;
 80013b6:	f04f 0306 	mov.w	r3, #6
 80013ba:	617b      	str	r3, [r7, #20]
 80013bc:	e002      	b.n	80013c4 <UART002_WaitForCompletion+0x38>
     DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
   }
   else
   {
     Status = (status_t)DAVEApp_SUCCESS;
 80013be:	f04f 0300 	mov.w	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]
   }
  return Status;
 80013c4:	697b      	ldr	r3, [r7, #20]
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	f107 0718 	add.w	r7, r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <UART002_GetStatus>:
/*
 * This function gets the result of  the transfer operation which was
 * scheduled earlier.
*/
status_t UART002_GetStatus(const UART002_LocalStructType* Config)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART002_API_7>>>*/
  /* Return channel status */
  return (status_t)Config->Status;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	7b1b      	ldrb	r3, [r3, #12]
}
 80013dc:	4618      	mov	r0, r3
 80013de:	f107 070c 	add.w	r7, r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bc80      	pop	{r7}
 80013e6:	4770      	bx	lr

080013e8 <USIC0_5_IRQHandler>:



/* Standard transmit buffer event handler */
void IRQ_Hdlr_89(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
   UART002_LocalStructType* CurrentLocalStruct = \
   UART002_Handle0.DynamicData->CurrentTaskStruct;
 80013ee:	f246 6368 	movw	r3, #26216	; 0x6668
 80013f2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80013f6:	681b      	ldr	r3, [r3, #0]


/* Standard transmit buffer event handler */
void IRQ_Hdlr_89(void)
{
   UART002_LocalStructType* CurrentLocalStruct = \
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	607b      	str	r3, [r7, #4]
   UART002_Handle0.DynamicData->CurrentTaskStruct;
  /* <<<DD_UART002_non_API_3>>>*/
  /* Clear standard transmit buffer Event bit */
  UART002_Handle0.UartRegs->TRBSCR |= (uint32_t)USIC_CH_TRBSCR_CSTBI_Msk;
 80013fc:	f246 6368 	movw	r3, #26216	; 0x6668
 8001400:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001404:	691a      	ldr	r2, [r3, #16]
 8001406:	f246 6368 	movw	r3, #26216	; 0x6668
 800140a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001418:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118
    
  /* If not in DMA mode */
  if((UART002_Handle0.DMAMode == UART002_DMA_NONE) || \
 800141c:	f246 6368 	movw	r3, #26216	; 0x6668
 8001420:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001424:	7d5b      	ldrb	r3, [r3, #21]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d006      	beq.n	8001438 <USIC0_5_IRQHandler+0x50>
      (UART002_Handle0.DMAMode == UART002_RX_DMA) ) 
 800142a:	f246 6368 	movw	r3, #26216	; 0x6668
 800142e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001432:	7d5b      	ldrb	r3, [r3, #21]
  /* <<<DD_UART002_non_API_3>>>*/
  /* Clear standard transmit buffer Event bit */
  UART002_Handle0.UartRegs->TRBSCR |= (uint32_t)USIC_CH_TRBSCR_CSTBI_Msk;
    
  /* If not in DMA mode */
  if((UART002_Handle0.DMAMode == UART002_DMA_NONE) || \
 8001434:	2b01      	cmp	r3, #1
 8001436:	d17d      	bne.n	8001534 <USIC0_5_IRQHandler+0x14c>
      (UART002_Handle0.DMAMode == UART002_RX_DMA) ) 
  {
	if(UART002_Handle0.DynamicData->DataLen == 0U)
 8001438:	f246 6368 	movw	r3, #26216	; 0x6668
 800143c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	891b      	ldrh	r3, [r3, #8]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d15d      	bne.n	8001504 <USIC0_5_IRQHandler+0x11c>
	{
        /* Transfer Success release the semaphore */
        CurrentLocalStruct->Status = UART002_TRANSFER_SUCCESS;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f04f 0203 	mov.w	r2, #3
 800144e:	731a      	strb	r2, [r3, #12]
        /* Disable standard transmit and error event interrupt */
        UART002_Handle0.UartRegs->TBCTR &= \
 8001450:	f246 6368 	movw	r3, #26216	; 0x6668
 8001454:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001458:	691a      	ldr	r2, [r3, #16]
 800145a:	f246 6368 	movw	r3, #26216	; 0x6668
 800145e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001462:	691b      	ldr	r3, [r3, #16]
 8001464:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001468:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800146c:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
                       ~(((uint32_t)USIC_CH_TBCTR_STBIEN_Msk) | \
                       ((uint32_t)USIC_CH_TBCTR_TBERIEN_Msk));
		/* Signal the task that Job is complete */
		osSignalSet(CurrentLocalStruct->ThreadID,CurrentLocalStruct->SignalId);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	695a      	ldr	r2, [r3, #20]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	691b      	ldr	r3, [r3, #16]
 8001478:	4610      	mov	r0, r2
 800147a:	4619      	mov	r1, r3
 800147c:	f001 f822 	bl	80024c4 <osSignalSet>
        /* Release channel semaphore */
		osSemaphoreRelease(UART002_Handle0.DynamicData->ChannelSemId);
 8001480:	f246 6368 	movw	r3, #26216	; 0x6668
 8001484:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	4618      	mov	r0, r3
 800148e:	f001 f991 	bl	80027b4 <osSemaphoreRelease>
	}
    /* Write to FIFO till Fifo is full */
    while((USIC_IsTxFIFOfull(UART002_Handle0.UartRegs) != 1U)&& \
 8001492:	e037      	b.n	8001504 <USIC0_5_IRQHandler+0x11c>
                       (UART002_Handle0.DynamicData->DataLen != 0U) )
    {
      while(USIC_IsTxFIFObusy(UART002_Handle0.UartRegs))
 8001494:	bf00      	nop
 8001496:	f246 6368 	movw	r3, #26216	; 0x6668
 800149a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800149e:	691b      	ldr	r3, [r3, #16]
 80014a0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80014a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80014a8:	ea4f 3353 	mov.w	r3, r3, lsr #13
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d1f2      	bne.n	8001496 <USIC0_5_IRQHandler+0xae>
      {}
      UART002_Handle0.UartRegs->IN[0] = \
 80014b0:	f246 6368 	movw	r3, #26216	; 0x6668
 80014b4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014b8:	691a      	ldr	r2, [r3, #16]
            *(UART002_Handle0.DynamicData->pBuffer);
 80014ba:	f246 6368 	movw	r3, #26216	; 0x6668
 80014be:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	781b      	ldrb	r3, [r3, #0]
    while((USIC_IsTxFIFOfull(UART002_Handle0.UartRegs) != 1U)&& \
                       (UART002_Handle0.DynamicData->DataLen != 0U) )
    {
      while(USIC_IsTxFIFObusy(UART002_Handle0.UartRegs))
      {}
      UART002_Handle0.UartRegs->IN[0] = \
 80014c8:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
            *(UART002_Handle0.DynamicData->pBuffer);
      UART002_Handle0.DynamicData->pBuffer++;
 80014cc:	f246 6368 	movw	r3, #26216	; 0x6668
 80014d0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	f102 0201 	add.w	r2, r2, #1
 80014dc:	60da      	str	r2, [r3, #12]
      UART002_Handle0.DynamicData->DataLen--;
 80014de:	f246 6368 	movw	r3, #26216	; 0x6668
 80014e2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	891a      	ldrh	r2, [r3, #8]
 80014ea:	f102 32ff 	add.w	r2, r2, #4294967295
 80014ee:	b292      	uxth	r2, r2
 80014f0:	811a      	strh	r2, [r3, #8]
      /* Check if all data is transmitted */
      if(UART002_Handle0.DynamicData->DataLen == 0U)
 80014f2:	f246 6368 	movw	r3, #26216	; 0x6668
 80014f6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	891b      	ldrh	r3, [r3, #8]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d017      	beq.n	8001532 <USIC0_5_IRQHandler+0x14a>
 8001502:	e000      	b.n	8001506 <USIC0_5_IRQHandler+0x11e>
		osSignalSet(CurrentLocalStruct->ThreadID,CurrentLocalStruct->SignalId);
        /* Release channel semaphore */
		osSemaphoreRelease(UART002_Handle0.DynamicData->ChannelSemId);
	}
    /* Write to FIFO till Fifo is full */
    while((USIC_IsTxFIFOfull(UART002_Handle0.UartRegs) != 1U)&& \
 8001504:	bf00      	nop
 8001506:	f246 6368 	movw	r3, #26216	; 0x6668
 800150a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800150e:	691b      	ldr	r3, [r3, #16]
 8001510:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001514:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001518:	ea4f 3313 	mov.w	r3, r3, lsr #12
 800151c:	2b01      	cmp	r3, #1
 800151e:	d009      	beq.n	8001534 <USIC0_5_IRQHandler+0x14c>
                       (UART002_Handle0.DynamicData->DataLen != 0U) )
 8001520:	f246 6368 	movw	r3, #26216	; 0x6668
 8001524:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	891b      	ldrh	r3, [r3, #8]
		osSignalSet(CurrentLocalStruct->ThreadID,CurrentLocalStruct->SignalId);
        /* Release channel semaphore */
		osSemaphoreRelease(UART002_Handle0.DynamicData->ChannelSemId);
	}
    /* Write to FIFO till Fifo is full */
    while((USIC_IsTxFIFOfull(UART002_Handle0.UartRegs) != 1U)&& \
 800152c:	2b00      	cmp	r3, #0
 800152e:	d1b1      	bne.n	8001494 <USIC0_5_IRQHandler+0xac>
 8001530:	e000      	b.n	8001534 <USIC0_5_IRQHandler+0x14c>
      UART002_Handle0.DynamicData->pBuffer++;
      UART002_Handle0.DynamicData->DataLen--;
      /* Check if all data is transmitted */
      if(UART002_Handle0.DynamicData->DataLen == 0U)
      {
    	break;
 8001532:	bf00      	nop
      }
    }
  }
      
}
 8001534:	f107 0708 	add.w	r7, r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <USIC0_3_IRQHandler>:

/* Standard Receive buffer event handler */
void IRQ_Hdlr_87(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
  UART002_LocalStructType* CurrentLocalStruct = \
    UART002_Handle0.DynamicData->CurrentTaskStruct;
 8001542:	f246 6368 	movw	r3, #26216	; 0x6668
 8001546:	f6c0 0300 	movt	r3, #2048	; 0x800
 800154a:	681b      	ldr	r3, [r3, #0]
}

/* Standard Receive buffer event handler */
void IRQ_Hdlr_87(void)
{
  UART002_LocalStructType* CurrentLocalStruct = \
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	607b      	str	r3, [r7, #4]
    UART002_Handle0.DynamicData->CurrentTaskStruct;
	  /* <<<DD_UART002_non_API_4>>>*/
  /* Clear standard receive buffer Event bit */
  UART002_Handle0.UartRegs->TRBSCR |= (uint32_t)USIC_CH_TRBSCR_CSRBI_Msk;
 8001550:	f246 6368 	movw	r3, #26216	; 0x6668
 8001554:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001558:	691a      	ldr	r2, [r3, #16]
 800155a:	f246 6368 	movw	r3, #26216	; 0x6668
 800155e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001562:	691b      	ldr	r3, [r3, #16]
 8001564:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118
    
  if((UART002_Handle0.DMAMode == UART002_DMA_NONE) || \
 8001570:	f246 6368 	movw	r3, #26216	; 0x6668
 8001574:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001578:	7d5b      	ldrb	r3, [r3, #21]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d076      	beq.n	800166c <USIC0_3_IRQHandler+0x130>
                                (UART002_Handle0.DMAMode == UART002_TX_DMA) ) 
 800157e:	f246 6368 	movw	r3, #26216	; 0x6668
 8001582:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001586:	7d5b      	ldrb	r3, [r3, #21]
    UART002_Handle0.DynamicData->CurrentTaskStruct;
	  /* <<<DD_UART002_non_API_4>>>*/
  /* Clear standard receive buffer Event bit */
  UART002_Handle0.UartRegs->TRBSCR |= (uint32_t)USIC_CH_TRBSCR_CSRBI_Msk;
    
  if((UART002_Handle0.DMAMode == UART002_DMA_NONE) || \
 8001588:	2b02      	cmp	r3, #2
 800158a:	f040 80c2 	bne.w	8001712 <USIC0_3_IRQHandler+0x1d6>
                                (UART002_Handle0.DMAMode == UART002_TX_DMA) ) 
  {
    while(USIC_ubIsRxFIFOempty(UART002_Handle0.UartRegs) != 1U)
 800158e:	e06d      	b.n	800166c <USIC0_3_IRQHandler+0x130>
    {
      while(USIC_IsRxFIFObusy(UART002_Handle0.UartRegs))
 8001590:	bf00      	nop
 8001592:	f246 6368 	movw	r3, #26216	; 0x6668
 8001596:	f6c0 0300 	movt	r3, #2048	; 0x800
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80015a0:	f003 0320 	and.w	r3, r3, #32
 80015a4:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1f2      	bne.n	8001592 <USIC0_3_IRQHandler+0x56>
      {}
      *(UART002_Handle0.DynamicData->pBuffer) = \
 80015ac:	f246 6368 	movw	r3, #26216	; 0x6668
 80015b0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	68da      	ldr	r2, [r3, #12]
                           (uint8_t)UART002_Handle0.UartRegs->OUTR;
 80015b8:	f246 6368 	movw	r3, #26216	; 0x6668
 80015bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015c0:	691b      	ldr	r3, [r3, #16]
 80015c2:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80015c6:	b2db      	uxtb	r3, r3
  {
    while(USIC_ubIsRxFIFOempty(UART002_Handle0.UartRegs) != 1U)
    {
      while(USIC_IsRxFIFObusy(UART002_Handle0.UartRegs))
      {}
      *(UART002_Handle0.DynamicData->pBuffer) = \
 80015c8:	7013      	strb	r3, [r2, #0]
                           (uint8_t)UART002_Handle0.UartRegs->OUTR;
      UART002_Handle0.DynamicData->pBuffer++;
 80015ca:	f246 6368 	movw	r3, #26216	; 0x6668
 80015ce:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	68da      	ldr	r2, [r3, #12]
 80015d6:	f102 0201 	add.w	r2, r2, #1
 80015da:	60da      	str	r2, [r3, #12]
      UART002_Handle0.DynamicData->DataLen--;
 80015dc:	f246 6368 	movw	r3, #26216	; 0x6668
 80015e0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	891a      	ldrh	r2, [r3, #8]
 80015e8:	f102 32ff 	add.w	r2, r2, #4294967295
 80015ec:	b292      	uxth	r2, r2
 80015ee:	811a      	strh	r2, [r3, #8]
      if(UART002_Handle0.DynamicData->DataLen == 0U)
 80015f0:	f246 6368 	movw	r3, #26216	; 0x6668
 80015f4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	891b      	ldrh	r3, [r3, #8]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d136      	bne.n	800166e <USIC0_3_IRQHandler+0x132>
      {
        /* Transfer Success release the semaphore */
        CurrentLocalStruct->Status = UART002_TRANSFER_SUCCESS;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f04f 0203 	mov.w	r2, #3
 8001606:	731a      	strb	r2, [r3, #12]
        /* Disable standard receive buffer and error event */
        UART002_Handle0.UartRegs->RBCTR &= \
 8001608:	f246 6368 	movw	r3, #26216	; 0x6668
 800160c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001610:	691a      	ldr	r2, [r3, #16]
 8001612:	f246 6368 	movw	r3, #26216	; 0x6668
 8001616:	f6c0 0300 	movt	r3, #2048	; 0x800
 800161a:	691b      	ldr	r3, [r3, #16]
 800161c:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001620:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8001624:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
                ~((uint32_t)(USIC_CH_RBCTR_SRBIEN_Msk) | \
                 (uint32_t)(USIC_CH_RBCTR_ARBIEN_Msk));
        USIC_FlushRxFIFO(UART002_Handle0.UartRegs);
 8001628:	f246 6368 	movw	r3, #26216	; 0x6668
 800162c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001630:	691a      	ldr	r2, [r3, #16]
 8001632:	f246 6368 	movw	r3, #26216	; 0x6668
 8001636:	f6c0 0300 	movt	r3, #2048	; 0x800
 800163a:	691b      	ldr	r3, [r3, #16]
 800163c:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8001640:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001644:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118
        /* Signal the task that Job is complete */
		    osSignalSet(CurrentLocalStruct->ThreadID,CurrentLocalStruct->SignalId);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	695a      	ldr	r2, [r3, #20]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	691b      	ldr	r3, [r3, #16]
 8001650:	4610      	mov	r0, r2
 8001652:	4619      	mov	r1, r3
 8001654:	f000 ff36 	bl	80024c4 <osSignalSet>
        /* Release channel semaphore */
		    osSemaphoreRelease(UART002_Handle0.DynamicData->ChannelSemId);
 8001658:	f246 6368 	movw	r3, #26216	; 0x6668
 800165c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	4618      	mov	r0, r3
 8001666:	f001 f8a5 	bl	80027b4 <osSemaphoreRelease>
        break;
 800166a:	e00d      	b.n	8001688 <USIC0_3_IRQHandler+0x14c>
  UART002_Handle0.UartRegs->TRBSCR |= (uint32_t)USIC_CH_TRBSCR_CSRBI_Msk;
    
  if((UART002_Handle0.DMAMode == UART002_DMA_NONE) || \
                                (UART002_Handle0.DMAMode == UART002_TX_DMA) ) 
  {
    while(USIC_ubIsRxFIFOempty(UART002_Handle0.UartRegs) != 1U)
 800166c:	bf00      	nop
 800166e:	f246 6368 	movw	r3, #26216	; 0x6668
 8001672:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001676:	691b      	ldr	r3, [r3, #16]
 8001678:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800167c:	f003 0308 	and.w	r3, r3, #8
 8001680:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001684:	2b01      	cmp	r3, #1
 8001686:	d183      	bne.n	8001590 <USIC0_3_IRQHandler+0x54>
        /* Release channel semaphore */
		    osSemaphoreRelease(UART002_Handle0.DynamicData->ChannelSemId);
        break;
      }
    }
    if((UART002_Handle0.DynamicData->DataLen < \
 8001688:	f246 6368 	movw	r3, #26216	; 0x6668
 800168c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	891b      	ldrh	r3, [r3, #8]
 8001694:	b21a      	sxth	r2, r3
    		  (uint16_t)UART002_Handle0.RxFIFOTrigger) \
 8001696:	f246 6368 	movw	r3, #26216	; 0x6668
 800169a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800169e:	7d9b      	ldrb	r3, [r3, #22]
        /* Release channel semaphore */
		    osSemaphoreRelease(UART002_Handle0.DynamicData->ChannelSemId);
        break;
      }
    }
    if((UART002_Handle0.DynamicData->DataLen < \
 80016a0:	429a      	cmp	r2, r3
 80016a2:	f280 8090 	bge.w	80017c6 <USIC0_3_IRQHandler+0x28a>
    		  (uint16_t)UART002_Handle0.RxFIFOTrigger) \
              && (UART002_Handle0.DynamicData->DataLen > 0U) )
 80016a6:	f246 6368 	movw	r3, #26216	; 0x6668
 80016aa:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	891b      	ldrh	r3, [r3, #8]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	f000 8087 	beq.w	80017c6 <USIC0_3_IRQHandler+0x28a>
    {
      UART002_Handle0.UartRegs->RBCTR &= (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk;
 80016b8:	f246 6368 	movw	r3, #26216	; 0x6668
 80016bc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016c0:	691a      	ldr	r2, [r3, #16]
 80016c2:	f246 6368 	movw	r3, #26216	; 0x6668
 80016c6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016ca:	691b      	ldr	r3, [r3, #16]
 80016cc:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80016d0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80016d4:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
      UART002_Handle0.UartRegs->RBCTR |= 
 80016d8:	f246 6368 	movw	r3, #26216	; 0x6668
 80016dc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016e0:	691a      	ldr	r2, [r3, #16]
 80016e2:	f246 6368 	movw	r3, #26216	; 0x6668
 80016e6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016ea:	691b      	ldr	r3, [r3, #16]
 80016ec:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    		                    ((((UART002_Handle0.DynamicData->DataLen) - 1)  << \
 80016f0:	f246 6368 	movw	r3, #26216	; 0x6668
 80016f4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	891b      	ldrh	r3, [r3, #8]
 80016fc:	b21b      	sxth	r3, r3
 80016fe:	f103 33ff 	add.w	r3, r3, #4294967295
 8001702:	ea4f 2303 	mov.w	r3, r3, lsl #8
                                            USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
 8001706:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
    if((UART002_Handle0.DynamicData->DataLen < \
    		  (uint16_t)UART002_Handle0.RxFIFOTrigger) \
              && (UART002_Handle0.DynamicData->DataLen > 0U) )
    {
      UART002_Handle0.UartRegs->RBCTR &= (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk;
      UART002_Handle0.UartRegs->RBCTR |= 
 800170a:	430b      	orrs	r3, r1
 800170c:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
        /* Release channel semaphore */
		    osSemaphoreRelease(UART002_Handle0.DynamicData->ChannelSemId);
        break;
      }
    }
    if((UART002_Handle0.DynamicData->DataLen < \
 8001710:	e059      	b.n	80017c6 <USIC0_3_IRQHandler+0x28a>
                                            USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
    }	
  }                                
  else
  {
	  UART002_Handle0.DynamicData->DataLen = \
 8001712:	f246 6368 	movw	r3, #26216	; 0x6668
 8001716:	f6c0 0300 	movt	r3, #2048	; 0x800
 800171a:	681a      	ldr	r2, [r3, #0]
      UART002_Handle0.DynamicData->DataLen - UART002_Handle0.DynamicData->Msize;
 800171c:	f246 6368 	movw	r3, #26216	; 0x6668
 8001720:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	891b      	ldrh	r3, [r3, #8]
                                            USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
    }	
  }                                
  else
  {
	  UART002_Handle0.DynamicData->DataLen = \
 8001728:	b299      	uxth	r1, r3
      UART002_Handle0.DynamicData->DataLen - UART002_Handle0.DynamicData->Msize;
 800172a:	f246 6368 	movw	r3, #26216	; 0x6668
 800172e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	7c1b      	ldrb	r3, [r3, #16]
                                            USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
    }	
  }                                
  else
  {
	  UART002_Handle0.DynamicData->DataLen = \
 8001736:	1acb      	subs	r3, r1, r3
 8001738:	b29b      	uxth	r3, r3
 800173a:	b29b      	uxth	r3, r3
 800173c:	8113      	strh	r3, [r2, #8]
      UART002_Handle0.DynamicData->DataLen - UART002_Handle0.DynamicData->Msize;
	  if((UART002_Handle0.DynamicData->DataLen < \
 800173e:	f246 6368 	movw	r3, #26216	; 0x6668
 8001742:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	891b      	ldrh	r3, [r3, #8]
 800174a:	b21a      	sxth	r2, r3
       UART002_Handle0.DynamicData->Msize) && \
 800174c:	f246 6368 	movw	r3, #26216	; 0x6668
 8001750:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	7c1b      	ldrb	r3, [r3, #16]
  }                                
  else
  {
	  UART002_Handle0.DynamicData->DataLen = \
      UART002_Handle0.DynamicData->DataLen - UART002_Handle0.DynamicData->Msize;
	  if((UART002_Handle0.DynamicData->DataLen < \
 8001758:	429a      	cmp	r2, r3
 800175a:	da35      	bge.n	80017c8 <USIC0_3_IRQHandler+0x28c>
       UART002_Handle0.DynamicData->Msize) && \
       (UART002_Handle0.DynamicData->DataLen > 0U))
 800175c:	f246 6368 	movw	r3, #26216	; 0x6668
 8001760:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	891b      	ldrh	r3, [r3, #8]
  else
  {
	  UART002_Handle0.DynamicData->DataLen = \
      UART002_Handle0.DynamicData->DataLen - UART002_Handle0.DynamicData->Msize;
	  if((UART002_Handle0.DynamicData->DataLen < \
       UART002_Handle0.DynamicData->Msize) && \
 8001768:	2b00      	cmp	r3, #0
 800176a:	d02d      	beq.n	80017c8 <USIC0_3_IRQHandler+0x28c>
       (UART002_Handle0.DynamicData->DataLen > 0U))
	  {
		  UART002_Handle0.UartRegs->RBCTR &= ~((uint32_t)USIC_CH_RBCTR_LIMIT_Msk);
 800176c:	f246 6368 	movw	r3, #26216	; 0x6668
 8001770:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001774:	691a      	ldr	r2, [r3, #16]
 8001776:	f246 6368 	movw	r3, #26216	; 0x6668
 800177a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800177e:	691b      	ldr	r3, [r3, #16]
 8001780:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001784:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001788:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
		  UART002_Handle0.UartRegs->RBCTR |= \
 800178c:	f246 6368 	movw	r3, #26216	; 0x6668
 8001790:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001794:	691a      	ldr	r2, [r3, #16]
 8001796:	f246 6368 	movw	r3, #26216	; 0x6668
 800179a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800179e:	691b      	ldr	r3, [r3, #16]
 80017a0:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
		        	            ((((UART002_Handle0.DynamicData->DataLen)-1UL)  << \
 80017a4:	f246 6368 	movw	r3, #26216	; 0x6668
 80017a8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	891b      	ldrh	r3, [r3, #8]
 80017b0:	b21b      	sxth	r3, r3
 80017b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80017b6:	ea4f 2303 	mov.w	r3, r3, lsl #8
		        	                        USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);
 80017ba:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	  if((UART002_Handle0.DynamicData->DataLen < \
       UART002_Handle0.DynamicData->Msize) && \
       (UART002_Handle0.DynamicData->DataLen > 0U))
	  {
		  UART002_Handle0.UartRegs->RBCTR &= ~((uint32_t)USIC_CH_RBCTR_LIMIT_Msk);
		  UART002_Handle0.UartRegs->RBCTR |= \
 80017be:	430b      	orrs	r3, r1
 80017c0:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 80017c4:	e000      	b.n	80017c8 <USIC0_3_IRQHandler+0x28c>
        /* Release channel semaphore */
		    osSemaphoreRelease(UART002_Handle0.DynamicData->ChannelSemId);
        break;
      }
    }
    if((UART002_Handle0.DynamicData->DataLen < \
 80017c6:	bf00      	nop
		        	            ((((UART002_Handle0.DynamicData->DataLen)-1UL)  << \
		        	                        USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk);

	  }
  } 
}
 80017c8:	f107 0708 	add.w	r7, r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <rt_init_stack>:
 *---------------------------------------------------------------------------*/


/*--------------------------- rt_init_stack ---------------------------------*/

void rt_init_stack (P_TCB p_TCB, FUNCP task_body) {
 80017d0:	b480      	push	{r7}
 80017d2:	b087      	sub	sp, #28
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  /* Prepare TCB and saved context for a first time start of a task. */
  U32 *stk,i,size;

  /* Prepare a complete interrupt frame for first task start */
  size = p_TCB->priv_stack >> 2;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80017de:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	60fb      	str	r3, [r7, #12]
  if (size == 0) {
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d109      	bne.n	8001800 <rt_init_stack+0x30>
    size = (U16)os_stackinfo >> 2;
 80017ec:	f246 6390 	movw	r3, #26256	; 0x6690
 80017f0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	60fb      	str	r3, [r7, #12]
  }

  /* Write to the top of stack. */
  stk = &p_TCB->stack[size];
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800180a:	18d3      	adds	r3, r2, r3
 800180c:	617b      	str	r3, [r7, #20]

  /* Auto correct to 8-byte ARM stack alignment. */
  if ((U32)stk & 0x04) {
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b00      	cmp	r3, #0
 8001816:	d003      	beq.n	8001820 <rt_init_stack+0x50>
    stk--;
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	f1a3 0304 	sub.w	r3, r3, #4
 800181e:	617b      	str	r3, [r7, #20]
  }

  stk -= 16;
 8001820:	697b      	ldr	r3, [r7, #20]
 8001822:	f1a3 0340 	sub.w	r3, r3, #64	; 0x40
 8001826:	617b      	str	r3, [r7, #20]

  /* Default xPSR and initial PC */
  stk[15] = INITIAL_xPSR;
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 800182e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001832:	601a      	str	r2, [r3, #0]
  stk[14] = (U32)task_body;
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	f103 0338 	add.w	r3, r3, #56	; 0x38
 800183a:	683a      	ldr	r2, [r7, #0]
 800183c:	601a      	str	r2, [r3, #0]

  /* Clear R4-R11,R0-R3,R12,LR registers. */
  for (i = 0; i < 14; i++) {
 800183e:	f04f 0300 	mov.w	r3, #0
 8001842:	613b      	str	r3, [r7, #16]
 8001844:	e00b      	b.n	800185e <rt_init_stack+0x8e>
    stk[i] = 0;
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800184c:	697a      	ldr	r2, [r7, #20]
 800184e:	18d3      	adds	r3, r2, r3
 8001850:	f04f 0200 	mov.w	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
  /* Default xPSR and initial PC */
  stk[15] = INITIAL_xPSR;
  stk[14] = (U32)task_body;

  /* Clear R4-R11,R0-R3,R12,LR registers. */
  for (i = 0; i < 14; i++) {
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	f103 0301 	add.w	r3, r3, #1
 800185c:	613b      	str	r3, [r7, #16]
 800185e:	693b      	ldr	r3, [r7, #16]
 8001860:	2b0d      	cmp	r3, #13
 8001862:	d9f0      	bls.n	8001846 <rt_init_stack+0x76>
    stk[i] = 0;
  }

  /* Assign a void pointer to R0. */
  stk[8] = (U32)p_TCB->msg;
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	f103 0320 	add.w	r3, r3, #32
 800186a:	687a      	ldr	r2, [r7, #4]
 800186c:	69d2      	ldr	r2, [r2, #28]
 800186e:	601a      	str	r2, [r3, #0]

  /* Initial Task stack pointer. */
  p_TCB->tsk_stack = (U32)stk;
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	629a      	str	r2, [r3, #40]	; 0x28

  /* Task entry point. */
  p_TCB->ptask = task_body;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set a magic word for checking of stack overflow. */
  p_TCB->stack[0] = MAGIC_WORD;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001880:	f642 63a5 	movw	r3, #11941	; 0x2ea5
 8001884:	f2ce 235a 	movt	r3, #57946	; 0xe25a
 8001888:	6013      	str	r3, [r2, #0]
}
 800188a:	f107 071c 	add.w	r7, r7, #28
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr

08001894 <rt_ret_regs>:


/*--------------------------- rt_ret_val ----------------------------------*/

static __inline U32 *rt_ret_regs (P_TCB p_TCB) {
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* Get pointer to task return value registers (R0..R3) in Stack */
#if (__TARGET_FPU_VFP)
  if (p_TCB->stack_frame) {
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d004      	beq.n	80018b0 <rt_ret_regs+0x1c>
    /* Extended Stack Frame: R4-R11,S16-S31,R0-R3,R12,LR,PC,xPSR,S0-S15,FPSCR */
    return (U32 *)(p_TCB->tsk_stack + 8*4 + 16*4);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018aa:	f103 0360 	add.w	r3, r3, #96	; 0x60
 80018ae:	e003      	b.n	80018b8 <rt_ret_regs+0x24>
  } else {
    /* Basic Stack Frame: R4-R11,R0-R3,R12,LR,PC,xPSR */
    return (U32 *)(p_TCB->tsk_stack + 8*4);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018b4:	f103 0320 	add.w	r3, r3, #32
  }
#else
  /* Stack Frame: R4-R11,R0-R3,R12,LR,PC,xPSR */
  return (U32 *)(p_TCB->tsk_stack + 8*4);
#endif
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	f107 070c 	add.w	r7, r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	bc80      	pop	{r7}
 80018c2:	4770      	bx	lr

080018c4 <rt_ret_val>:

void rt_ret_val (P_TCB p_TCB, U32 v0) {
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	6039      	str	r1, [r7, #0]
  U32 *ret;

  ret = rt_ret_regs(p_TCB);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7ff ffe0 	bl	8001894 <rt_ret_regs>
 80018d4:	60f8      	str	r0, [r7, #12]
  ret[0] = v0;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	601a      	str	r2, [r3, #0]
}
 80018dc:	f107 0710 	add.w	r7, r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <rt_ret_val2>:

void rt_ret_val2(P_TCB p_TCB, U32 v0, U32 v1) {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	60f8      	str	r0, [r7, #12]
 80018ec:	60b9      	str	r1, [r7, #8]
 80018ee:	607a      	str	r2, [r7, #4]
  U32 *ret;

  ret = rt_ret_regs(p_TCB);
 80018f0:	68f8      	ldr	r0, [r7, #12]
 80018f2:	f7ff ffcf 	bl	8001894 <rt_ret_regs>
 80018f6:	6178      	str	r0, [r7, #20]
  ret[0] = v0;
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	601a      	str	r2, [r3, #0]
  ret[1] = v1;
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	f103 0304 	add.w	r3, r3, #4
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	601a      	str	r2, [r3, #0]
}
 8001908:	f107 0718 	add.w	r7, r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <rt_set_PSP>:
 8001910:	f380 8809 	msr	PSP, r0
 8001914:	4770      	bx	lr

08001916 <rt_get_PSP>:
 8001916:	f3ef 8009 	mrs	r0, PSP
 800191a:	4770      	bx	lr

0800191c <os_set_env>:
 800191c:	4668      	mov	r0, sp
 800191e:	f380 8809 	msr	PSP, r0
 8001922:	4856      	ldr	r0, [pc, #344]	; (8001a7c <OS_Tick_Handler+0x10>)
 8001924:	7800      	ldrb	r0, [r0, #0]
 8001926:	07c0      	lsls	r0, r0, #31
 8001928:	bf14      	ite	ne
 800192a:	2002      	movne	r0, #2
 800192c:	2003      	moveq	r0, #3
 800192e:	f380 8814 	msr	CONTROL, r0
 8001932:	4770      	bx	lr

08001934 <_alloc_box>:
 8001934:	f8df c148 	ldr.w	ip, [pc, #328]	; 8001a80 <OS_Tick_Handler+0x14>
 8001938:	f3ef 8305 	mrs	r3, IPSR
 800193c:	061b      	lsls	r3, r3, #24
 800193e:	bf18      	it	ne
 8001940:	4760      	bxne	ip
 8001942:	f3ef 8314 	mrs	r3, CONTROL
 8001946:	07db      	lsls	r3, r3, #31
 8001948:	bf08      	it	eq
 800194a:	4760      	bxeq	ip
 800194c:	df00      	svc	0
 800194e:	4770      	bx	lr

08001950 <_free_box>:
 8001950:	f8df c130 	ldr.w	ip, [pc, #304]	; 8001a84 <OS_Tick_Handler+0x18>
 8001954:	f3ef 8305 	mrs	r3, IPSR
 8001958:	061b      	lsls	r3, r3, #24
 800195a:	bf18      	it	ne
 800195c:	4760      	bxne	ip
 800195e:	f3ef 8314 	mrs	r3, CONTROL
 8001962:	07db      	lsls	r3, r3, #31
 8001964:	bf08      	it	eq
 8001966:	4760      	bxeq	ip
 8001968:	df00      	svc	0
 800196a:	4770      	bx	lr

0800196c <SVC_Handler>:
 800196c:	f3ef 8009 	mrs	r0, PSP
 8001970:	6981      	ldr	r1, [r0, #24]
 8001972:	f811 1c02 	ldrb.w	r1, [r1, #-2]
 8001976:	bb99      	cbnz	r1, 80019e0 <SVC_User>
 8001978:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
 800197c:	b510      	push	{r4, lr}
 800197e:	47e0      	blx	ip
 8001980:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001984:	f3ef 8c09 	mrs	ip, PSP
 8001988:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 800198c:	4b3e      	ldr	r3, [pc, #248]	; (8001a88 <OS_Tick_Handler+0x1c>)
 800198e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001992:	4291      	cmp	r1, r2
 8001994:	bf08      	it	eq
 8001996:	4770      	bxeq	lr
 8001998:	b181      	cbz	r1, 80019bc <SVC_Next>
 800199a:	f01e 0f10 	tst.w	lr, #16
 800199e:	bf06      	itte	eq
 80019a0:	ed2c 8a10 	vstmdbeq	ip!, {s16-s31}
 80019a4:	2001      	moveq	r0, #1
 80019a6:	2000      	movne	r0, #0
 80019a8:	f881 0025 	strb.w	r0, [r1, #37]	; 0x25
 80019ac:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80019b0:	f8c1 c028 	str.w	ip, [r1, #40]	; 0x28
 80019b4:	b40c      	push	{r2, r3}
 80019b6:	f003 f94d 	bl	8004c54 <rt_stk_check>
 80019ba:	bc0c      	pop	{r2, r3}

080019bc <SVC_Next>:
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	f8d2 c028 	ldr.w	ip, [r2, #40]	; 0x28
 80019c2:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80019c6:	f892 0025 	ldrb.w	r0, [r2, #37]	; 0x25
 80019ca:	2800      	cmp	r0, #0
 80019cc:	bf1a      	itte	ne
 80019ce:	ecbc 8a10 	vldmiane	ip!, {s16-s31}
 80019d2:	f06f 0e12 	mvnne.w	lr, #18
 80019d6:	f06f 0e02 	mvneq.w	lr, #2
 80019da:	f38c 8809 	msr	PSP, ip

080019de <SVC_Exit>:
 80019de:	4770      	bx	lr

080019e0 <SVC_User>:
 80019e0:	b510      	push	{r4, lr}
 80019e2:	4a2a      	ldr	r2, [pc, #168]	; (8001a8c <OS_Tick_Handler+0x20>)
 80019e4:	6812      	ldr	r2, [r2, #0]
 80019e6:	4291      	cmp	r1, r2
 80019e8:	f200 800a 	bhi.w	8001a00 <SVC_Done>
 80019ec:	4c28      	ldr	r4, [pc, #160]	; (8001a90 <OS_Tick_Handler+0x24>)
 80019ee:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 80019f2:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
 80019f6:	47a0      	blx	r4
 80019f8:	f3ef 8c09 	mrs	ip, PSP
 80019fc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

08001a00 <SVC_Done>:
 8001a00:	bd10      	pop	{r4, pc}

08001a02 <PendSV_Handler>:
 8001a02:	b510      	push	{r4, lr}
 8001a04:	f003 f850 	bl	8004aa8 <rt_pop_req>

08001a08 <Sys_Switch>:
 8001a08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a0c:	4b1e      	ldr	r3, [pc, #120]	; (8001a88 <OS_Tick_Handler+0x1c>)
 8001a0e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001a12:	4291      	cmp	r1, r2
 8001a14:	bf08      	it	eq
 8001a16:	4770      	bxeq	lr
 8001a18:	f3ef 8c09 	mrs	ip, PSP
 8001a1c:	f01e 0f10 	tst.w	lr, #16
 8001a20:	bf06      	itte	eq
 8001a22:	ed2c 8a10 	vstmdbeq	ip!, {s16-s31}
 8001a26:	2001      	moveq	r0, #1
 8001a28:	2000      	movne	r0, #0
 8001a2a:	f881 0025 	strb.w	r0, [r1, #37]	; 0x25
 8001a2e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001a32:	f8c1 c028 	str.w	ip, [r1, #40]	; 0x28
 8001a36:	b40c      	push	{r2, r3}
 8001a38:	f003 f90c 	bl	8004c54 <rt_stk_check>
 8001a3c:	bc0c      	pop	{r2, r3}
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	f8d2 c028 	ldr.w	ip, [r2, #40]	; 0x28
 8001a44:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001a48:	f892 0025 	ldrb.w	r0, [r2, #37]	; 0x25
 8001a4c:	2800      	cmp	r0, #0
 8001a4e:	bf1a      	itte	ne
 8001a50:	ecbc 8a10 	vldmiane	ip!, {s16-s31}
 8001a54:	f06f 0e12 	mvnne.w	lr, #18
 8001a58:	f06f 0e02 	mvneq.w	lr, #2
 8001a5c:	f38c 8809 	msr	PSP, ip

08001a60 <Sys_Exit>:
 8001a60:	4770      	bx	lr

08001a62 <SysTick_Handler>:
 8001a62:	b510      	push	{r4, lr}
 8001a64:	f003 f8c2 	bl	8004bec <rt_systick>
 8001a68:	f7ff bfce 	b.w	8001a08 <Sys_Switch>

08001a6c <OS_Tick_Handler>:
 8001a6c:	b510      	push	{r4, lr}
 8001a6e:	f003 f8b7 	bl	8004be0 <os_tick_irqack>
 8001a72:	f003 f8bb 	bl	8004bec <rt_systick>
 8001a76:	f7ff bfc7 	b.w	8001a08 <Sys_Switch>
 8001a7a:	0000      	.short	0x0000
 8001a7c:	080066a4 	.word	0x080066a4
 8001a80:	08003c51 	.word	0x08003c51
 8001a84:	08003ce1 	.word	0x08003ce1
 8001a88:	200000cc 	.word	0x200000cc
 8001a8c:	00000000 	.word	0x00000000
 8001a90:	fffffffc 	.word	0xfffffffc

08001a94 <rt_ms2tick>:

/// Convert timeout in millisec to system ticks
static uint32_t rt_ms2tick (uint32_t millisec) {
  uint32_t tick;

  if (millisec == osWaitForever) return 0xFFFF; // Indefinite timeout
 8001a94:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001a98:	d018      	beq.n	8001acc <rt_ms2tick+0x38>
  if (millisec > 4000000) return 0xFFFE;        // Max ticks supported
 8001a9a:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8001a9e:	f2c0 033d 	movt	r3, #61	; 0x3d
 8001aa2:	4298      	cmp	r0, r3
 8001aa4:	d815      	bhi.n	8001ad2 <rt_ms2tick+0x3e>

  tick = ((1000 * millisec) + os_clockrate - 1)  / os_clockrate;
 8001aa6:	f246 63b0 	movw	r3, #26288	; 0x66b0
 8001aaa:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f103 32ff 	add.w	r2, r3, #4294967295
 8001ab4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ab8:	fb01 2000 	mla	r0, r1, r0, r2
 8001abc:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ac0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001ac4:	4290      	cmp	r0, r2
 8001ac6:	bf28      	it	cs
 8001ac8:	4610      	movcs	r0, r2
 8001aca:	4770      	bx	lr

/// Convert timeout in millisec to system ticks
static uint32_t rt_ms2tick (uint32_t millisec) {
  uint32_t tick;

  if (millisec == osWaitForever) return 0xFFFF; // Indefinite timeout
 8001acc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001ad0:	4770      	bx	lr
  if (millisec > 4000000) return 0xFFFE;        // Max ticks supported
 8001ad2:	f64f 70fe 	movw	r0, #65534	; 0xfffe

  tick = ((1000 * millisec) + os_clockrate - 1)  / os_clockrate;
  if (tick > 0xFFFE) return 0xFFFE;
  
  return tick;
}
 8001ad6:	4770      	bx	lr

08001ad8 <rt_tid2ptcb>:

/// Convert Thread ID to TCB pointer
static P_TCB rt_tid2ptcb (osThreadId thread_id) {
  P_TCB ptcb;

  if (thread_id == NULL) return NULL;
 8001ad8:	4603      	mov	r3, r0
 8001ada:	b140      	cbz	r0, 8001aee <rt_tid2ptcb+0x16>

  if ((uint32_t)thread_id & 3) return NULL;
 8001adc:	f010 0f03 	tst.w	r0, #3
 8001ae0:	d108      	bne.n	8001af4 <rt_tid2ptcb+0x1c>
  }
#endif

  ptcb = thread_id;

  if (ptcb->cb_type != TCB) return NULL;
 8001ae2:	7800      	ldrb	r0, [r0, #0]
 8001ae4:	2800      	cmp	r0, #0
 8001ae6:	bf0c      	ite	eq
 8001ae8:	4618      	moveq	r0, r3
 8001aea:	2000      	movne	r0, #0
 8001aec:	4770      	bx	lr

/// Convert Thread ID to TCB pointer
static P_TCB rt_tid2ptcb (osThreadId thread_id) {
  P_TCB ptcb;

  if (thread_id == NULL) return NULL;
 8001aee:	f04f 0000 	mov.w	r0, #0
 8001af2:	4770      	bx	lr

  if ((uint32_t)thread_id & 3) return NULL;
 8001af4:	f04f 0000 	mov.w	r0, #0
  ptcb = thread_id;

  if (ptcb->cb_type != TCB) return NULL;

  return ptcb;
}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop

08001afc <rt_id2obj>:

/// Convert ID pointer to Object pointer
static void *rt_id2obj (void *id) {

  if ((uint32_t)id & 3) return NULL;
 8001afc:	f000 0303 	and.w	r3, r0, #3
    if (id >= (void *)os_section_id$$Limit) return NULL;
  }
#endif

  return id;
}
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	bf18      	it	ne
 8001b04:	2000      	movne	r0, #0
 8001b06:	4770      	bx	lr

08001b08 <svcKernelInitialize>:
osMessageQId svcMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id);

// Kernel Control Service Calls

/// Initialize the RTOS Kernel for creating objects
osStatus svcKernelInitialize (void) {
 8001b08:	b508      	push	{r3, lr}
  int ret;

  if (!os_initialized) {
 8001b0a:	f240 0388 	movw	r3, #136	; 0x88
 8001b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	b973      	cbnz	r3, 8001b34 <svcKernelInitialize+0x2c>

    // Init Thread Stack Memory (must be 8-byte aligned)
    if ((uint32_t)os_stack_mem & 7) return osErrorNoMemory;
    ret = rt_init_mem(os_stack_mem, os_stack_sz);
 8001b16:	f246 63c0 	movw	r3, #26304	; 0x66c0
 8001b1a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001b1e:	f240 60c0 	movw	r0, #1728	; 0x6c0
 8001b22:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001b26:	6819      	ldr	r1, [r3, #0]
 8001b28:	f002 f906 	bl	8003d38 <rt_init_mem>
    if (ret != 0) return osErrorNoMemory;
 8001b2c:	2800      	cmp	r0, #0
 8001b2e:	d138      	bne.n	8001ba2 <svcKernelInitialize+0x9a>

    rt_sys_init();                              // RTX System Initialization
 8001b30:	f003 fc56 	bl	80053e0 <rt_sys_init>
  }

  os_tsk.run->prio = 255;                       // Highest priority
 8001b34:	f240 03cc 	movw	r3, #204	; 0xcc
 8001b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f04f 02ff 	mov.w	r2, #255	; 0xff
 8001b42:	709a      	strb	r2, [r3, #2]

  if (!os_initialized) {
 8001b44:	f240 0388 	movw	r3, #136	; 0x88
 8001b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	b9cb      	cbnz	r3, 8001b84 <svcKernelInitialize+0x7c>
    // Create OS Timers resources (Message Queue & Thread)
    osMessageQId_osTimerMessageQ = svcMessageCreate (&os_messageQ_def_osTimerMessageQ, NULL);
 8001b50:	f246 60c8 	movw	r0, #26312	; 0x66c8
 8001b54:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001b58:	f04f 0100 	mov.w	r1, #0
 8001b5c:	f000 feea 	bl	8002934 <svcMessageCreate>
 8001b60:	f240 735c 	movw	r3, #1884	; 0x75c
 8001b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b68:	6018      	str	r0, [r3, #0]
    osThreadId_osTimerThread = svcThreadCreate(&os_thread_def_osTimerThread, NULL);
 8001b6a:	f240 0040 	movw	r0, #64	; 0x40
 8001b6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001b72:	f04f 0100 	mov.w	r1, #0
 8001b76:	f000 f905 	bl	8001d84 <svcThreadCreate>
 8001b7a:	f640 03d8 	movw	r3, #2264	; 0x8d8
 8001b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b82:	6018      	str	r0, [r3, #0]
  }

  sysThreadError(osOK);

  os_initialized = 1;
 8001b84:	f240 0388 	movw	r3, #136	; 0x88
 8001b88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b8c:	f04f 0201 	mov.w	r2, #1
 8001b90:	701a      	strb	r2, [r3, #0]
  os_running = 0;
 8001b92:	f240 0389 	movw	r3, #137	; 0x89
 8001b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b9a:	f04f 0000 	mov.w	r0, #0
 8001b9e:	7018      	strb	r0, [r3, #0]

  return osOK;
 8001ba0:	bd08      	pop	{r3, pc}
  if (!os_initialized) {

    // Init Thread Stack Memory (must be 8-byte aligned)
    if ((uint32_t)os_stack_mem & 7) return osErrorNoMemory;
    ret = rt_init_mem(os_stack_mem, os_stack_sz);
    if (ret != 0) return osErrorNoMemory;
 8001ba2:	f04f 0085 	mov.w	r0, #133	; 0x85

  os_initialized = 1;
  os_running = 0;

  return osOK;
}
 8001ba6:	bd08      	pop	{r3, pc}

08001ba8 <svcKernelStart>:

/// Start the RTOS Kernel
osStatus svcKernelStart (void) {
 8001ba8:	b510      	push	{r4, lr}

  if (os_running) return osOK;
 8001baa:	f240 0389 	movw	r3, #137	; 0x89
 8001bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	bb53      	cbnz	r3, 8001c0c <svcKernelStart+0x64>

  rt_tsk_prio(0, os_tsk.run->prio_base);        // Restore priority
 8001bb6:	f240 04cc 	movw	r4, #204	; 0xcc
 8001bba:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8001bbe:	6823      	ldr	r3, [r4, #0]
 8001bc0:	f04f 0000 	mov.w	r0, #0
 8001bc4:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8001bc8:	f003 f9ee 	bl	8004fa8 <rt_tsk_prio>
  if (os_tsk.run->task_id == 0xFF) {            // Idle Thread
 8001bcc:	6822      	ldr	r2, [r4, #0]
 8001bce:	78d3      	ldrb	r3, [r2, #3]
 8001bd0:	2bff      	cmp	r3, #255	; 0xff
 8001bd2:	d104      	bne.n	8001bde <svcKernelStart+0x36>
    __set_PSP(os_tsk.run->tsk_stack + 8*4);     // Setup PSP
 8001bd4:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8001bd6:	f103 0320 	add.w	r3, r3, #32

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 8001bda:	f383 8809 	msr	PSP, r3
  }
  if (os_tsk.new == NULL) {                     // Force context switch
 8001bde:	f240 03cc 	movw	r3, #204	; 0xcc
 8001be2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	b93b      	cbnz	r3, 8001bfa <svcKernelStart+0x52>
    os_tsk.new = os_tsk.run;
 8001bea:	f240 03cc 	movw	r3, #204	; 0xcc
 8001bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bf2:	605a      	str	r2, [r3, #4]
    os_tsk.run = NULL;
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
  }

  rt_sys_start();
 8001bfa:	f003 fcb7 	bl	800556c <rt_sys_start>

  os_running = 1;
 8001bfe:	f240 0389 	movw	r3, #137	; 0x89
 8001c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c06:	f04f 0201 	mov.w	r2, #1
 8001c0a:	701a      	strb	r2, [r3, #0]

  return osOK;
}
 8001c0c:	f04f 0000 	mov.w	r0, #0
 8001c10:	bd10      	pop	{r4, pc}
 8001c12:	bf00      	nop

08001c14 <svcKernelRunning>:

/// Check if the RTOS kernel is already started
int32_t svcKernelRunning (void) {
  return os_running;
 8001c14:	f240 0389 	movw	r3, #137	; 0x89
 8001c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8001c1c:	7818      	ldrb	r0, [r3, #0]
 8001c1e:	4770      	bx	lr

08001c20 <svcKernelSysTick>:

/// Get the RTOS kernel system timer counter
uint32_t svcKernelSysTick (void) {
 8001c20:	b510      	push	{r4, lr}
  uint32_t tick, tick0;

  tick = os_tick_val();
 8001c22:	f002 ffcd 	bl	8004bc0 <os_tick_val>
 8001c26:	4604      	mov	r4, r0
  if (os_tick_ovf()) {
 8001c28:	f002 ffd2 	bl	8004bd0 <os_tick_ovf>
 8001c2c:	b1a0      	cbz	r0, 8001c58 <svcKernelSysTick+0x38>
    tick0 = os_tick_val();
 8001c2e:	f002 ffc7 	bl	8004bc0 <os_tick_val>
    if (tick0 < tick) tick = tick0;
    tick += (os_trv + 1) * (os_time + 1);
 8001c32:	f240 1308 	movw	r3, #264	; 0x108
 8001c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c3a:	6819      	ldr	r1, [r3, #0]
 8001c3c:	f246 62a0 	movw	r2, #26272	; 0x66a0
 8001c40:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001c44:	6813      	ldr	r3, [r2, #0]
 8001c46:	f103 0301 	add.w	r3, r3, #1
 8001c4a:	fb01 3303 	mla	r3, r1, r3, r3
 8001c4e:	42a0      	cmp	r0, r4
 8001c50:	bf94      	ite	ls
 8001c52:	1818      	addls	r0, r3, r0
 8001c54:	1918      	addhi	r0, r3, r4
 8001c56:	bd10      	pop	{r4, pc}
  } else {
    tick += (os_trv + 1) *  os_time;
 8001c58:	f246 63a0 	movw	r3, #26272	; 0x66a0
 8001c5c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001c60:	6818      	ldr	r0, [r3, #0]
 8001c62:	f240 1308 	movw	r3, #264	; 0x108
 8001c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	fb00 3303 	mla	r3, r0, r3, r3
 8001c70:	18e0      	adds	r0, r4, r3
  }

  return tick;
}
 8001c72:	bd10      	pop	{r4, pc}

08001c74 <osKernelInitialize>:

// Kernel Control Public API

/// Initialize the RTOS Kernel for creating objects
osStatus osKernelInitialize (void) {
 8001c74:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c76:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8001c7a:	b95c      	cbnz	r4, 8001c94 <osKernelInitialize+0x20>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8001c7c:	f3ef 8414 	mrs	r4, CONTROL
  if ((__get_CONTROL() & 1) == 0) {             // Privileged mode
 8001c80:	f014 0f01 	tst.w	r4, #1
 8001c84:	d102      	bne.n	8001c8c <osKernelInitialize+0x18>
    return   svcKernelInitialize();
 8001c86:	f7ff ff3f 	bl	8001b08 <svcKernelInitialize>
 8001c8a:	bd10      	pop	{r4, pc}

uint8_t os_initialized;                         // Kernel Initialized flag
uint8_t os_running;                             // Kernel Running flag

// Kernel Control Service Calls declarations
SVC_0_1(svcKernelInitialize, osStatus, RET_osStatus)
 8001c8c:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8001c9c <osKernelInitialize+0x28>
 8001c90:	df00      	svc	0
osStatus osKernelInitialize (void) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  if ((__get_CONTROL() & 1) == 0) {             // Privileged mode
    return   svcKernelInitialize();
  } else {
    return __svcKernelInitialize();
 8001c92:	bd10      	pop	{r4, pc}

// Kernel Control Public API

/// Initialize the RTOS Kernel for creating objects
osStatus osKernelInitialize (void) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8001c94:	f04f 0082 	mov.w	r0, #130	; 0x82
  if ((__get_CONTROL() & 1) == 0) {             // Privileged mode
    return   svcKernelInitialize();
  } else {
    return __svcKernelInitialize();
  }
}
 8001c98:	bd10      	pop	{r4, pc}
 8001c9a:	0000      	.short	0x0000
 8001c9c:	08001b09 	.word	0x08001b09

08001ca0 <osKernelStart>:

/// Start the RTOS Kernel
osStatus osKernelStart (void) {
 8001ca0:	b530      	push	{r4, r5, lr}
 8001ca2:	b089      	sub	sp, #36	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ca4:	f3ef 8405 	mrs	r4, IPSR
  uint32_t stack[8];

  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8001ca8:	2c00      	cmp	r4, #0
 8001caa:	d13a      	bne.n	8001d22 <osKernelStart+0x82>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8001cac:	f3ef 8414 	mrs	r4, CONTROL
  switch (__get_CONTROL() & 0x03) {
 8001cb0:	f004 0403 	and.w	r4, r4, #3
 8001cb4:	2c03      	cmp	r4, #3
 8001cb6:	d830      	bhi.n	8001d1a <osKernelStart+0x7a>
 8001cb8:	e8df f004 	tbb	[pc, r4]
 8001cbc:	27163602 	.word	0x27163602

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 8001cc0:	ac08      	add	r4, sp, #32
 8001cc2:	f384 8809 	msr	PSP, r4
    case 0x00:                                  // Privileged Thread mode & MSP
      __set_PSP((uint32_t)(stack + 8));         // Initial PSP
      if (os_flags & 1) {                       
 8001cc6:	f246 64a4 	movw	r4, #26276	; 0x66a4
 8001cca:	f6c0 0400 	movt	r4, #2048	; 0x800
 8001cce:	7824      	ldrb	r4, [r4, #0]
 8001cd0:	f014 0f01 	tst.w	r4, #1

    \param [in]    control  Control Register value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 8001cd4:	bf14      	ite	ne
 8001cd6:	2402      	movne	r4, #2
 8001cd8:	2403      	moveq	r4, #3
 8001cda:	f384 8814 	msr	CONTROL, r4
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
 8001cde:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
 8001ce2:	f3bf 8f6f 	isb	sy
 8001ce6:	e018      	b.n	8001d1a <osKernelStart+0x7a>
      __ISB();
      break;
    case 0x01:                                  // Unprivileged Thread mode & MSP
      return osErrorOS;
    case 0x02:                                  // Privileged Thread mode & PSP
      if ((os_flags & 1) == 0) {                // Unprivileged Thread mode requested
 8001ce8:	f246 64a4 	movw	r4, #26276	; 0x66a4
 8001cec:	f6c0 0400 	movt	r4, #2048	; 0x800
 8001cf0:	7824      	ldrb	r4, [r4, #0]
 8001cf2:	f014 0f01 	tst.w	r4, #1
 8001cf6:	d110      	bne.n	8001d1a <osKernelStart+0x7a>
 8001cf8:	f04f 0403 	mov.w	r4, #3
 8001cfc:	f384 8814 	msr	CONTROL, r4
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
 8001d00:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
 8001d04:	f3bf 8f6f 	isb	sy
 8001d08:	e007      	b.n	8001d1a <osKernelStart+0x7a>
        __DSB();
        __ISB();
      }
      break;
    case 0x03:                                  // Unprivileged Thread mode & PSP
      if  (os_flags & 1) return osErrorOS;      // Privileged Thread mode requested
 8001d0a:	f246 64a4 	movw	r4, #26276	; 0x66a4
 8001d0e:	f6c0 0400 	movt	r4, #2048	; 0x800
 8001d12:	7824      	ldrb	r4, [r4, #0]
 8001d14:	f014 0f01 	tst.w	r4, #1
 8001d18:	d109      	bne.n	8001d2e <osKernelStart+0x8e>
uint8_t os_initialized;                         // Kernel Initialized flag
uint8_t os_running;                             // Kernel Running flag

// Kernel Control Service Calls declarations
SVC_0_1(svcKernelInitialize, osStatus, RET_osStatus)
SVC_0_1(svcKernelStart,      osStatus, RET_osStatus)
 8001d1a:	f8df c01c 	ldr.w	ip, [pc, #28]	; 8001d38 <osKernelStart+0x98>
 8001d1e:	df00      	svc	0
 8001d20:	e007      	b.n	8001d32 <osKernelStart+0x92>

/// Start the RTOS Kernel
osStatus osKernelStart (void) {
  uint32_t stack[8];

  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8001d22:	f04f 0082 	mov.w	r0, #130	; 0x82
 8001d26:	e004      	b.n	8001d32 <osKernelStart+0x92>
      }
      __DSB();
      __ISB();
      break;
    case 0x01:                                  // Unprivileged Thread mode & MSP
      return osErrorOS;
 8001d28:	f04f 00ff 	mov.w	r0, #255	; 0xff
 8001d2c:	e001      	b.n	8001d32 <osKernelStart+0x92>
        __DSB();
        __ISB();
      }
      break;
    case 0x03:                                  // Unprivileged Thread mode & PSP
      if  (os_flags & 1) return osErrorOS;      // Privileged Thread mode requested
 8001d2e:	f04f 00ff 	mov.w	r0, #255	; 0xff
      break;
  }
  return __svcKernelStart();
}
 8001d32:	b009      	add	sp, #36	; 0x24
 8001d34:	bd30      	pop	{r4, r5, pc}
 8001d36:	0000      	.short	0x0000
 8001d38:	08001ba9 	.word	0x08001ba9

08001d3c <osKernelRunning>:

/// Check if the RTOS kernel is already started
int32_t osKernelRunning (void) {
 8001d3c:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d3e:	f3ef 8405 	mrs	r4, IPSR
  if ((__get_IPSR() != 0) || ((__get_CONTROL() & 1) == 0)) {
 8001d42:	b924      	cbnz	r4, 8001d4e <osKernelRunning+0x12>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8001d44:	f3ef 8414 	mrs	r4, CONTROL
 8001d48:	f014 0f01 	tst.w	r4, #1
 8001d4c:	d105      	bne.n	8001d5a <osKernelRunning+0x1e>
    // in ISR or Privileged
    return os_running;
 8001d4e:	f240 0389 	movw	r3, #137	; 0x89
 8001d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d56:	7818      	ldrb	r0, [r3, #0]
 8001d58:	bd10      	pop	{r4, pc}
uint8_t os_running;                             // Kernel Running flag

// Kernel Control Service Calls declarations
SVC_0_1(svcKernelInitialize, osStatus, RET_osStatus)
SVC_0_1(svcKernelStart,      osStatus, RET_osStatus)
SVC_0_1(svcKernelRunning,    int32_t,  RET_int32_t)
 8001d5a:	f8df c008 	ldr.w	ip, [pc, #8]	; 8001d64 <osKernelRunning+0x28>
 8001d5e:	df00      	svc	0
    // in ISR or Privileged
    return os_running;
  } else {
    return __svcKernelRunning();
  }
}
 8001d60:	bd10      	pop	{r4, pc}
 8001d62:	0000      	.short	0x0000
 8001d64:	08001c15 	.word	0x08001c15

08001d68 <osKernelSysTick>:

/// Get the RTOS kernel system timer counter
uint32_t osKernelSysTick (void) {
 8001d68:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001d6a:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return 0;              // Not allowed in ISR
 8001d6e:	b91c      	cbnz	r4, 8001d78 <osKernelSysTick+0x10>

// Kernel Control Service Calls declarations
SVC_0_1(svcKernelInitialize, osStatus, RET_osStatus)
SVC_0_1(svcKernelStart,      osStatus, RET_osStatus)
SVC_0_1(svcKernelRunning,    int32_t,  RET_int32_t)
SVC_0_1(svcKernelSysTick,    uint32_t, RET_uint32_t)
 8001d70:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8001d80 <osKernelSysTick+0x18>
 8001d74:	df00      	svc	0
}

/// Get the RTOS kernel system timer counter
uint32_t osKernelSysTick (void) {
  if (__get_IPSR() != 0) return 0;              // Not allowed in ISR
  return __svcKernelSysTick();
 8001d76:	bd10      	pop	{r4, pc}
  }
}

/// Get the RTOS kernel system timer counter
uint32_t osKernelSysTick (void) {
  if (__get_IPSR() != 0) return 0;              // Not allowed in ISR
 8001d78:	f04f 0000 	mov.w	r0, #0
  return __svcKernelSysTick();
}
 8001d7c:	bd10      	pop	{r4, pc}
 8001d7e:	0000      	.short	0x0000
 8001d80:	08001c21 	.word	0x08001c21

08001d84 <svcThreadCreate>:
SVC_1_1(svcThreadGetPriority, osPriority,       osThreadId,                  RET_osPriority)

// Thread Service Calls

/// Create a thread and add it to Active Threads and set it to state READY
osThreadId svcThreadCreate (const osThreadDef_t *thread_def, void *argument) {
 8001d84:	b570      	push	{r4, r5, r6, lr}
 8001d86:	460e      	mov	r6, r1
  P_TCB  ptcb;
  OS_TID tsk;
  void  *stk;

  if ((thread_def == NULL) ||
 8001d88:	4604      	mov	r4, r0
 8001d8a:	2800      	cmp	r0, #0
 8001d8c:	d02f      	beq.n	8001dee <svcThreadCreate+0x6a>
      (thread_def->pthread == NULL) ||
 8001d8e:	6800      	ldr	r0, [r0, #0]
osThreadId svcThreadCreate (const osThreadDef_t *thread_def, void *argument) {
  P_TCB  ptcb;
  OS_TID tsk;
  void  *stk;

  if ((thread_def == NULL) ||
 8001d90:	2800      	cmp	r0, #0
 8001d92:	d02f      	beq.n	8001df4 <svcThreadCreate+0x70>
      (thread_def->pthread == NULL) ||
      (thread_def->tpriority < osPriorityIdle) ||
 8001d94:	88a2      	ldrh	r2, [r4, #4]
  P_TCB  ptcb;
  OS_TID tsk;
  void  *stk;

  if ((thread_def == NULL) ||
      (thread_def->pthread == NULL) ||
 8001d96:	b215      	sxth	r5, r2
 8001d98:	f115 0f03 	cmn.w	r5, #3
 8001d9c:	db2d      	blt.n	8001dfa <svcThreadCreate+0x76>
      (thread_def->tpriority < osPriorityIdle) ||
 8001d9e:	2d03      	cmp	r5, #3
 8001da0:	dc2e      	bgt.n	8001e00 <svcThreadCreate+0x7c>
      (thread_def->tpriority > osPriorityRealtime)) {
    sysThreadError(osErrorParameter); 
    return NULL; 
  }

  if (thread_def->stacksize != 0) {             // Custom stack size
 8001da2:	68e1      	ldr	r1, [r4, #12]
 8001da4:	2900      	cmp	r1, #0
 8001da6:	d044      	beq.n	8001e32 <svcThreadCreate+0xae>
    stk = rt_alloc_mem(                         // Allocate stack
 8001da8:	f240 60c0 	movw	r0, #1728	; 0x6c0
 8001dac:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001db0:	f001 ffec 	bl	8003d8c <rt_alloc_mem>
      os_stack_mem,
      thread_def->stacksize
    );
    if (stk == NULL) { 
 8001db4:	4605      	mov	r5, r0
 8001db6:	2800      	cmp	r0, #0
 8001db8:	d12b      	bne.n	8001e12 <svcThreadCreate+0x8e>
 8001dba:	e024      	b.n	8001e06 <svcThreadCreate+0x82>
    argument                                    // Argument to the task
  );

  if (tsk == 0) {                               // Invalid task ID
    if (stk != NULL) {
      rt_free_mem(os_stack_mem, stk);           // Free allocated stack
 8001dbc:	f240 60c0 	movw	r0, #1728	; 0x6c0
 8001dc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001dc4:	4629      	mov	r1, r5
 8001dc6:	f002 f83d 	bl	8003e44 <rt_free_mem>
    }
    sysThreadError(osErrorNoMemory);            // Create task failed (Out of memory)
    return NULL;
 8001dca:	f04f 0000 	mov.w	r0, #0
 8001dce:	bd70      	pop	{r4, r5, r6, pc}
  }

  ptcb = (P_TCB)os_active_TCB[tsk - 1];         // TCB pointer
 8001dd0:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8001dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dd8:	f102 32ff 	add.w	r2, r2, #4294967295
 8001ddc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]

  *((uint32_t *)ptcb->tsk_stack + 13) = (uint32_t)osThreadExit;
 8001de0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001de2:	f641 72dd 	movw	r2, #8157	; 0x1fdd
 8001de6:	f6c0 0200 	movt	r2, #2048	; 0x800
 8001dea:	635a      	str	r2, [r3, #52]	; 0x34

  return ptcb;
 8001dec:	bd70      	pop	{r4, r5, r6, pc}
  if ((thread_def == NULL) ||
      (thread_def->pthread == NULL) ||
      (thread_def->tpriority < osPriorityIdle) ||
      (thread_def->tpriority > osPriorityRealtime)) {
    sysThreadError(osErrorParameter); 
    return NULL; 
 8001dee:	f04f 0000 	mov.w	r0, #0
 8001df2:	bd70      	pop	{r4, r5, r6, pc}
 8001df4:	f04f 0000 	mov.w	r0, #0
 8001df8:	bd70      	pop	{r4, r5, r6, pc}
 8001dfa:	f04f 0000 	mov.w	r0, #0
 8001dfe:	bd70      	pop	{r4, r5, r6, pc}
 8001e00:	f04f 0000 	mov.w	r0, #0
 8001e04:	bd70      	pop	{r4, r5, r6, pc}
      os_stack_mem,
      thread_def->stacksize
    );
    if (stk == NULL) { 
      sysThreadError(osErrorNoMemory);          // Out of memory
      return NULL;
 8001e06:	f04f 0000 	mov.w	r0, #0
 8001e0a:	bd70      	pop	{r4, r5, r6, pc}
  if (tsk == 0) {                               // Invalid task ID
    if (stk != NULL) {
      rt_free_mem(os_stack_mem, stk);           // Free allocated stack
    }
    sysThreadError(osErrorNoMemory);            // Create task failed (Out of memory)
    return NULL;
 8001e0c:	f04f 0000 	mov.w	r0, #0
 8001e10:	bd70      	pop	{r4, r5, r6, pc}
    stk = NULL;
  }

  tsk = rt_tsk_create(                          // Create task
    (FUNCP)thread_def->pthread,                 // Task function pointer
    (thread_def->tpriority-osPriorityIdle+1) |  // Task priority
 8001e12:	f9b4 3004 	ldrsh.w	r3, [r4, #4]
 8001e16:	f103 0304 	add.w	r3, r3, #4
    (thread_def->stacksize << 8),               // Task stack size in bytes
 8001e1a:	68e1      	ldr	r1, [r4, #12]
    }
  } else {                                      // Default stack size
    stk = NULL;
  }

  tsk = rt_tsk_create(                          // Create task
 8001e1c:	6820      	ldr	r0, [r4, #0]
 8001e1e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8001e22:	462a      	mov	r2, r5
 8001e24:	4633      	mov	r3, r6
 8001e26:	f003 f945 	bl	80050b4 <rt_tsk_create>
    (thread_def->stacksize << 8),               // Task stack size in bytes
    stk,                                        // Pointer to task's stack
    argument                                    // Argument to the task
  );

  if (tsk == 0) {                               // Invalid task ID
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	2800      	cmp	r0, #0
 8001e2e:	d1cf      	bne.n	8001dd0 <svcThreadCreate+0x4c>
 8001e30:	e7c4      	b.n	8001dbc <svcThreadCreate+0x38>
    stk = NULL;
  }

  tsk = rt_tsk_create(                          // Create task
    (FUNCP)thread_def->pthread,                 // Task function pointer
    (thread_def->tpriority-osPriorityIdle+1) |  // Task priority
 8001e32:	b211      	sxth	r1, r2
    }
  } else {                                      // Default stack size
    stk = NULL;
  }

  tsk = rt_tsk_create(                          // Create task
 8001e34:	f101 0104 	add.w	r1, r1, #4
 8001e38:	f04f 0200 	mov.w	r2, #0
 8001e3c:	4633      	mov	r3, r6
 8001e3e:	f003 f939 	bl	80050b4 <rt_tsk_create>
    (thread_def->stacksize << 8),               // Task stack size in bytes
    stk,                                        // Pointer to task's stack
    argument                                    // Argument to the task
  );

  if (tsk == 0) {                               // Invalid task ID
 8001e42:	4602      	mov	r2, r0
 8001e44:	2800      	cmp	r0, #0
 8001e46:	d1c3      	bne.n	8001dd0 <svcThreadCreate+0x4c>
 8001e48:	e7e0      	b.n	8001e0c <svcThreadCreate+0x88>
 8001e4a:	bf00      	nop

08001e4c <svcThreadGetId>:

  return ptcb;
}

/// Return the thread ID of the current running thread
osThreadId svcThreadGetId (void) {
 8001e4c:	b508      	push	{r3, lr}
  OS_TID tsk;

  tsk = rt_tsk_self();
 8001e4e:	f003 f895 	bl	8004f7c <rt_tsk_self>
  if (tsk == 0) return NULL;
 8001e52:	b140      	cbz	r0, 8001e66 <svcThreadGetId+0x1a>
  return (P_TCB)os_active_TCB[tsk - 1];
 8001e54:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8001e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e5c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001e60:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001e64:	bd08      	pop	{r3, pc}
/// Return the thread ID of the current running thread
osThreadId svcThreadGetId (void) {
  OS_TID tsk;

  tsk = rt_tsk_self();
  if (tsk == 0) return NULL;
 8001e66:	f04f 0000 	mov.w	r0, #0
  return (P_TCB)os_active_TCB[tsk - 1];
}
 8001e6a:	bd08      	pop	{r3, pc}

08001e6c <svcThreadTerminate>:

/// Terminate execution of a thread and remove it from ActiveThreads
osStatus svcThreadTerminate (osThreadId thread_id) {
 8001e6c:	b510      	push	{r4, lr}
  OS_RESULT res;
  P_TCB     ptcb;
  void     *stk;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
 8001e6e:	f7ff fe33 	bl	8001ad8 <rt_tid2ptcb>
  if (ptcb == NULL) return osErrorParameter;
 8001e72:	4603      	mov	r3, r0
 8001e74:	b1a8      	cbz	r0, 8001ea2 <svcThreadTerminate+0x36>

  stk = ptcb->priv_stack ? ptcb->stack : NULL;  // Private stack
 8001e76:	8cc2      	ldrh	r2, [r0, #38]	; 0x26
 8001e78:	b10a      	cbz	r2, 8001e7e <svcThreadTerminate+0x12>
 8001e7a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001e7c:	e001      	b.n	8001e82 <svcThreadTerminate+0x16>
 8001e7e:	f04f 0400 	mov.w	r4, #0

  res = rt_tsk_delete(ptcb->task_id);           // Delete task
 8001e82:	78d8      	ldrb	r0, [r3, #3]
 8001e84:	f003 f960 	bl	8005148 <rt_tsk_delete>

  if (res == OS_R_NOK) return osErrorResource;  // Delete task failed
 8001e88:	28ff      	cmp	r0, #255	; 0xff
 8001e8a:	d00d      	beq.n	8001ea8 <svcThreadTerminate+0x3c>

  if (stk != NULL) {                            
 8001e8c:	b17c      	cbz	r4, 8001eae <svcThreadTerminate+0x42>
    rt_free_mem(os_stack_mem, stk);             // Free private stack
 8001e8e:	f240 60c0 	movw	r0, #1728	; 0x6c0
 8001e92:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001e96:	4621      	mov	r1, r4
 8001e98:	f001 ffd4 	bl	8003e44 <rt_free_mem>
  }

  return osOK;
 8001e9c:	f04f 0000 	mov.w	r0, #0
 8001ea0:	bd10      	pop	{r4, pc}
  OS_RESULT res;
  P_TCB     ptcb;
  void     *stk;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
  if (ptcb == NULL) return osErrorParameter;
 8001ea2:	f04f 0080 	mov.w	r0, #128	; 0x80
 8001ea6:	bd10      	pop	{r4, pc}

  stk = ptcb->priv_stack ? ptcb->stack : NULL;  // Private stack

  res = rt_tsk_delete(ptcb->task_id);           // Delete task

  if (res == OS_R_NOK) return osErrorResource;  // Delete task failed
 8001ea8:	f04f 0081 	mov.w	r0, #129	; 0x81
 8001eac:	bd10      	pop	{r4, pc}

  if (stk != NULL) {                            
    rt_free_mem(os_stack_mem, stk);             // Free private stack
  }

  return osOK;
 8001eae:	f04f 0000 	mov.w	r0, #0
}
 8001eb2:	bd10      	pop	{r4, pc}

08001eb4 <svcThreadYield>:

/// Pass control to next thread that is in state READY
osStatus svcThreadYield (void) {
 8001eb4:	b508      	push	{r3, lr}
  rt_tsk_pass();                                // Pass control to next task
 8001eb6:	f003 f83d 	bl	8004f34 <rt_tsk_pass>
  return osOK;
}
 8001eba:	f04f 0000 	mov.w	r0, #0
 8001ebe:	bd08      	pop	{r3, pc}

08001ec0 <svcThreadSetPriority>:

/// Change priority of an active thread
osStatus svcThreadSetPriority (osThreadId thread_id, osPriority priority) {
 8001ec0:	b510      	push	{r4, lr}
 8001ec2:	460c      	mov	r4, r1
  OS_RESULT res;
  P_TCB     ptcb;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
 8001ec4:	f7ff fe08 	bl	8001ad8 <rt_tid2ptcb>
  if (ptcb == NULL) return osErrorParameter;
 8001ec8:	b178      	cbz	r0, 8001eea <svcThreadSetPriority+0x2a>

  if ((priority < osPriorityIdle) || (priority > osPriorityRealtime)) {
 8001eca:	f104 0303 	add.w	r3, r4, #3
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	2b06      	cmp	r3, #6
 8001ed2:	d80d      	bhi.n	8001ef0 <svcThreadSetPriority+0x30>
    return osErrorValue;
  }

  res = rt_tsk_prio(                            // Change task priority
 8001ed4:	f104 0104 	add.w	r1, r4, #4
 8001ed8:	78c0      	ldrb	r0, [r0, #3]
 8001eda:	b2c9      	uxtb	r1, r1
 8001edc:	f003 f864 	bl	8004fa8 <rt_tsk_prio>
    ptcb->task_id,                              // Task ID
    priority - osPriorityIdle + 1               // New task priority
  );

  if (res == OS_R_NOK) return osErrorResource;  // Change task priority failed
 8001ee0:	28ff      	cmp	r0, #255	; 0xff
 8001ee2:	bf0c      	ite	eq
 8001ee4:	2081      	moveq	r0, #129	; 0x81
 8001ee6:	2000      	movne	r0, #0
 8001ee8:	bd10      	pop	{r4, pc}
osStatus svcThreadSetPriority (osThreadId thread_id, osPriority priority) {
  OS_RESULT res;
  P_TCB     ptcb;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
  if (ptcb == NULL) return osErrorParameter;
 8001eea:	f04f 0080 	mov.w	r0, #128	; 0x80
 8001eee:	bd10      	pop	{r4, pc}

  if ((priority < osPriorityIdle) || (priority > osPriorityRealtime)) {
    return osErrorValue;
 8001ef0:	f04f 0086 	mov.w	r0, #134	; 0x86
  );

  if (res == OS_R_NOK) return osErrorResource;  // Change task priority failed

  return osOK;
}
 8001ef4:	bd10      	pop	{r4, pc}
 8001ef6:	bf00      	nop

08001ef8 <svcThreadGetPriority>:

/// Get current priority of an active thread
osPriority svcThreadGetPriority (osThreadId thread_id) {
 8001ef8:	b508      	push	{r3, lr}
  P_TCB ptcb;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
 8001efa:	f7ff fded 	bl	8001ad8 <rt_tid2ptcb>
  if (ptcb == NULL) return osPriorityError;
 8001efe:	b120      	cbz	r0, 8001f0a <svcThreadGetPriority+0x12>

  return (osPriority)(ptcb->prio - 1 + osPriorityIdle); 
 8001f00:	7880      	ldrb	r0, [r0, #2]
 8001f02:	f1a0 0004 	sub.w	r0, r0, #4
 8001f06:	b280      	uxth	r0, r0
 8001f08:	e001      	b.n	8001f0e <svcThreadGetPriority+0x16>
/// Get current priority of an active thread
osPriority svcThreadGetPriority (osThreadId thread_id) {
  P_TCB ptcb;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
  if (ptcb == NULL) return osPriorityError;
 8001f0a:	f04f 0084 	mov.w	r0, #132	; 0x84

  return (osPriority)(ptcb->prio - 1 + osPriorityIdle); 
}
 8001f0e:	b200      	sxth	r0, r0
 8001f10:	bd08      	pop	{r3, pc}
 8001f12:	bf00      	nop

08001f14 <osThreadCreate>:


// Thread Public API

/// Create a thread and add it to Active Threads and set it to state READY
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument) {
 8001f14:	b510      	push	{r4, lr}
 8001f16:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8001f1a:	b98c      	cbnz	r4, 8001f40 <osThreadCreate+0x2c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8001f1c:	f3ef 8414 	mrs	r4, CONTROL
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
 8001f20:	f014 0f01 	tst.w	r4, #1
 8001f24:	d108      	bne.n	8001f38 <osThreadCreate+0x24>
 8001f26:	f240 0489 	movw	r4, #137	; 0x89
 8001f2a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8001f2e:	7824      	ldrb	r4, [r4, #0]
 8001f30:	b914      	cbnz	r4, 8001f38 <osThreadCreate+0x24>
    // Privileged and not running
    return   svcThreadCreate(thread_def, argument);
 8001f32:	f7ff ff27 	bl	8001d84 <svcThreadCreate>
 8001f36:	bd10      	pop	{r4, pc}
}

__NO_RETURN void osThreadExit (void);

// Thread Service Calls declarations
SVC_2_1(svcThreadCreate,      osThreadId, const osThreadDef_t *, void *,     RET_pointer)
 8001f38:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8001f48 <osThreadCreate+0x34>
 8001f3c:	df00      	svc	0
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
    // Privileged and not running
    return   svcThreadCreate(thread_def, argument);
  } else {
    return __svcThreadCreate(thread_def, argument);
 8001f3e:	bd10      	pop	{r4, pc}

// Thread Public API

/// Create a thread and add it to Active Threads and set it to state READY
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument) {
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8001f40:	f04f 0000 	mov.w	r0, #0
    // Privileged and not running
    return   svcThreadCreate(thread_def, argument);
  } else {
    return __svcThreadCreate(thread_def, argument);
  }
}
 8001f44:	bd10      	pop	{r4, pc}
 8001f46:	0000      	.short	0x0000
 8001f48:	08001d85 	.word	0x08001d85

08001f4c <osThreadGetId>:

/// Return the thread ID of the current running thread
osThreadId osThreadGetId (void) {
 8001f4c:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f4e:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8001f52:	b91c      	cbnz	r4, 8001f5c <osThreadGetId+0x10>

__NO_RETURN void osThreadExit (void);

// Thread Service Calls declarations
SVC_2_1(svcThreadCreate,      osThreadId, const osThreadDef_t *, void *,     RET_pointer)
SVC_0_1(svcThreadGetId,       osThreadId,                                    RET_pointer)
 8001f54:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8001f64 <osThreadGetId+0x18>
 8001f58:	df00      	svc	0
}

/// Return the thread ID of the current running thread
osThreadId osThreadGetId (void) {
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
  return __svcThreadGetId();
 8001f5a:	bd10      	pop	{r4, pc}
  }
}

/// Return the thread ID of the current running thread
osThreadId osThreadGetId (void) {
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8001f5c:	f04f 0000 	mov.w	r0, #0
  return __svcThreadGetId();
}
 8001f60:	bd10      	pop	{r4, pc}
 8001f62:	0000      	.short	0x0000
 8001f64:	08001e4d 	.word	0x08001e4d

08001f68 <osThreadTerminate>:

/// Terminate execution of a thread and remove it from ActiveThreads
osStatus osThreadTerminate (osThreadId thread_id) {
 8001f68:	b510      	push	{r4, lr}
 8001f6a:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8001f6e:	b91c      	cbnz	r4, 8001f78 <osThreadTerminate+0x10>
__NO_RETURN void osThreadExit (void);

// Thread Service Calls declarations
SVC_2_1(svcThreadCreate,      osThreadId, const osThreadDef_t *, void *,     RET_pointer)
SVC_0_1(svcThreadGetId,       osThreadId,                                    RET_pointer)
SVC_1_1(svcThreadTerminate,   osStatus,         osThreadId,                  RET_osStatus)
 8001f70:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8001f80 <osThreadTerminate+0x18>
 8001f74:	df00      	svc	0
}

/// Terminate execution of a thread and remove it from ActiveThreads
osStatus osThreadTerminate (osThreadId thread_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcThreadTerminate(thread_id);
 8001f76:	bd10      	pop	{r4, pc}
  return __svcThreadGetId();
}

/// Terminate execution of a thread and remove it from ActiveThreads
osStatus osThreadTerminate (osThreadId thread_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8001f78:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcThreadTerminate(thread_id);
}
 8001f7c:	bd10      	pop	{r4, pc}
 8001f7e:	0000      	.short	0x0000
 8001f80:	08001e6d 	.word	0x08001e6d

08001f84 <osThreadYield>:

/// Pass control to next thread that is in state READY
osStatus osThreadYield (void) {
 8001f84:	b510      	push	{r4, lr}
 8001f86:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8001f8a:	b91c      	cbnz	r4, 8001f94 <osThreadYield+0x10>

// Thread Service Calls declarations
SVC_2_1(svcThreadCreate,      osThreadId, const osThreadDef_t *, void *,     RET_pointer)
SVC_0_1(svcThreadGetId,       osThreadId,                                    RET_pointer)
SVC_1_1(svcThreadTerminate,   osStatus,         osThreadId,                  RET_osStatus)
SVC_0_1(svcThreadYield,       osStatus,                                      RET_osStatus)
 8001f8c:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8001f9c <osThreadYield+0x18>
 8001f90:	df00      	svc	0
}

/// Pass control to next thread that is in state READY
osStatus osThreadYield (void) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcThreadYield();
 8001f92:	bd10      	pop	{r4, pc}
  return __svcThreadTerminate(thread_id);
}

/// Pass control to next thread that is in state READY
osStatus osThreadYield (void) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8001f94:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcThreadYield();
}
 8001f98:	bd10      	pop	{r4, pc}
 8001f9a:	0000      	.short	0x0000
 8001f9c:	08001eb5 	.word	0x08001eb5

08001fa0 <osThreadSetPriority>:

/// Change priority of an active thread
osStatus osThreadSetPriority (osThreadId thread_id, osPriority priority) {
 8001fa0:	b510      	push	{r4, lr}
 8001fa2:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8001fa6:	b91c      	cbnz	r4, 8001fb0 <osThreadSetPriority+0x10>
// Thread Service Calls declarations
SVC_2_1(svcThreadCreate,      osThreadId, const osThreadDef_t *, void *,     RET_pointer)
SVC_0_1(svcThreadGetId,       osThreadId,                                    RET_pointer)
SVC_1_1(svcThreadTerminate,   osStatus,         osThreadId,                  RET_osStatus)
SVC_0_1(svcThreadYield,       osStatus,                                      RET_osStatus)
SVC_2_1(svcThreadSetPriority, osStatus,         osThreadId,      osPriority, RET_osStatus)
 8001fa8:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8001fb8 <osThreadSetPriority+0x18>
 8001fac:	df00      	svc	0
}

/// Change priority of an active thread
osStatus osThreadSetPriority (osThreadId thread_id, osPriority priority) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcThreadSetPriority(thread_id, priority);
 8001fae:	bd10      	pop	{r4, pc}
  return __svcThreadYield();
}

/// Change priority of an active thread
osStatus osThreadSetPriority (osThreadId thread_id, osPriority priority) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8001fb0:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcThreadSetPriority(thread_id, priority);
}
 8001fb4:	bd10      	pop	{r4, pc}
 8001fb6:	0000      	.short	0x0000
 8001fb8:	08001ec1 	.word	0x08001ec1

08001fbc <osThreadGetPriority>:

/// Get current priority of an active thread
osPriority osThreadGetPriority (osThreadId thread_id) {
 8001fbc:	b510      	push	{r4, lr}
 8001fbe:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osPriorityError;// Not allowed in ISR
 8001fc2:	b924      	cbnz	r4, 8001fce <osThreadGetPriority+0x12>
SVC_2_1(svcThreadCreate,      osThreadId, const osThreadDef_t *, void *,     RET_pointer)
SVC_0_1(svcThreadGetId,       osThreadId,                                    RET_pointer)
SVC_1_1(svcThreadTerminate,   osStatus,         osThreadId,                  RET_osStatus)
SVC_0_1(svcThreadYield,       osStatus,                                      RET_osStatus)
SVC_2_1(svcThreadSetPriority, osStatus,         osThreadId,      osPriority, RET_osStatus)
SVC_1_1(svcThreadGetPriority, osPriority,       osThreadId,                  RET_osPriority)
 8001fc4:	f8df c010 	ldr.w	ip, [pc, #16]	; 8001fd8 <osThreadGetPriority+0x1c>
 8001fc8:	df00      	svc	0
 8001fca:	b280      	uxth	r0, r0
}

/// Get current priority of an active thread
osPriority osThreadGetPriority (osThreadId thread_id) {
  if (__get_IPSR() != 0) return osPriorityError;// Not allowed in ISR
  return __svcThreadGetPriority(thread_id);
 8001fcc:	e001      	b.n	8001fd2 <osThreadGetPriority+0x16>
  return __svcThreadSetPriority(thread_id, priority);
}

/// Get current priority of an active thread
osPriority osThreadGetPriority (osThreadId thread_id) {
  if (__get_IPSR() != 0) return osPriorityError;// Not allowed in ISR
 8001fce:	f04f 0084 	mov.w	r0, #132	; 0x84
  return __svcThreadGetPriority(thread_id);
}
 8001fd2:	b200      	sxth	r0, r0
 8001fd4:	bd10      	pop	{r4, pc}
 8001fd6:	0000      	.short	0x0000
 8001fd8:	08001ef9 	.word	0x08001ef9

08001fdc <osThreadExit>:

/// INTERNAL - Not Public
/// Auto Terminate Thread on exit (used implicitly when thread exists)
__NO_RETURN void osThreadExit (void) { 
 8001fdc:	b500      	push	{lr}

__NO_RETURN void osThreadExit (void);

// Thread Service Calls declarations
SVC_2_1(svcThreadCreate,      osThreadId, const osThreadDef_t *, void *,     RET_pointer)
SVC_0_1(svcThreadGetId,       osThreadId,                                    RET_pointer)
 8001fde:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8001fec <osThreadExit+0x10>
 8001fe2:	df00      	svc	0
SVC_1_1(svcThreadTerminate,   osStatus,         osThreadId,                  RET_osStatus)
 8001fe4:	f8df c008 	ldr.w	ip, [pc, #8]	; 8001ff0 <osThreadExit+0x14>
 8001fe8:	df00      	svc	0
 8001fea:	e7fe      	b.n	8001fea <osThreadExit+0xe>
 8001fec:	08001e4d 	.word	0x08001e4d
 8001ff0:	08001e6d 	.word	0x08001e6d

08001ff4 <svcDelay>:
#endif

// Generic Wait Service Calls

/// Wait for Timeout (Time Delay)
osStatus svcDelay (uint32_t millisec) {
 8001ff4:	b508      	push	{r3, lr}
  if (millisec == 0) return osOK;
 8001ff6:	b138      	cbz	r0, 8002008 <svcDelay+0x14>
  rt_dly_wait(rt_ms2tick(millisec));
 8001ff8:	f7ff fd4c 	bl	8001a94 <rt_ms2tick>
 8001ffc:	b280      	uxth	r0, r0
 8001ffe:	f003 faf9 	bl	80055f4 <rt_dly_wait>
  return osEventTimeout;
 8002002:	f04f 0040 	mov.w	r0, #64	; 0x40
 8002006:	bd08      	pop	{r3, pc}

// Generic Wait Service Calls

/// Wait for Timeout (Time Delay)
osStatus svcDelay (uint32_t millisec) {
  if (millisec == 0) return osOK;
 8002008:	f04f 0000 	mov.w	r0, #0
  rt_dly_wait(rt_ms2tick(millisec));
  return osEventTimeout;
}
 800200c:	bd08      	pop	{r3, pc}
 800200e:	bf00      	nop

08002010 <osDelay>:


// Generic Wait API

/// Wait for Timeout (Time Delay)
osStatus osDelay (uint32_t millisec) {
 8002010:	b510      	push	{r4, lr}
 8002012:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8002016:	b91c      	cbnz	r4, 8002020 <osDelay+0x10>


// ==== Generic Wait Functions ====

// Generic Wait Service Calls declarations
SVC_1_1(svcDelay,           osStatus, uint32_t, RET_osStatus)
 8002018:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002028 <osDelay+0x18>
 800201c:	df00      	svc	0
// Generic Wait API

/// Wait for Timeout (Time Delay)
osStatus osDelay (uint32_t millisec) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcDelay(millisec);
 800201e:	bd10      	pop	{r4, pc}

// Generic Wait API

/// Wait for Timeout (Time Delay)
osStatus osDelay (uint32_t millisec) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8002020:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcDelay(millisec);
}
 8002024:	bd10      	pop	{r4, pc}
 8002026:	0000      	.short	0x0000
 8002028:	08001ff5 	.word	0x08001ff5

0800202c <osWait>:
os_InRegs osEvent osWait (uint32_t millisec) {
  osEvent ret;

#if osFeature_Wait == 0
  ret.status = osErrorOS;
  return ret;
 800202c:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8002030:	6003      	str	r3, [r0, #0]
    ret.status = osErrorISR;
    return ret;
  }
  return __svcWait(millisec);
#endif
}
 8002032:	4770      	bx	lr

08002034 <rt_timer_insert>:


// Timer Helper Functions

// Insert Timer into the list sorted by time
static void rt_timer_insert (os_timer_cb *pt, uint32_t tcnt) {
 8002034:	b410      	push	{r4}
  os_timer_cb *p, *prev;

  prev = NULL;
  p = os_timer_head;
 8002036:	f240 038c 	movw	r3, #140	; 0x8c
 800203a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800203e:	681c      	ldr	r4, [r3, #0]
  while (p != NULL) {
 8002040:	b1fc      	cbz	r4, 8002082 <rt_timer_insert+0x4e>
    if (tcnt < p->tcnt) break;
 8002042:	8922      	ldrh	r2, [r4, #8]
 8002044:	4291      	cmp	r1, r2
 8002046:	d204      	bcs.n	8002052 <rt_timer_insert+0x1e>
 8002048:	e011      	b.n	800206e <rt_timer_insert+0x3a>
 800204a:	891a      	ldrh	r2, [r3, #8]
 800204c:	428a      	cmp	r2, r1
 800204e:	d811      	bhi.n	8002074 <rt_timer_insert+0x40>
    tcnt -= p->tcnt;
    prev = p;
    p = p->next;
 8002050:	461c      	mov	r4, r3

  prev = NULL;
  p = os_timer_head;
  while (p != NULL) {
    if (tcnt < p->tcnt) break;
    tcnt -= p->tcnt;
 8002052:	1a89      	subs	r1, r1, r2
    prev = p;
    p = p->next;
 8002054:	6823      	ldr	r3, [r4, #0]
static void rt_timer_insert (os_timer_cb *pt, uint32_t tcnt) {
  os_timer_cb *p, *prev;

  prev = NULL;
  p = os_timer_head;
  while (p != NULL) {
 8002056:	2b00      	cmp	r3, #0
 8002058:	d1f7      	bne.n	800204a <rt_timer_insert+0x16>
 800205a:	e015      	b.n	8002088 <rt_timer_insert+0x54>
  pt->next = p;
  pt->tcnt = (uint16_t)tcnt;
  if (p != NULL) {
    p->tcnt -= pt->tcnt;
  }
  if (prev != NULL) {
 800205c:	b10c      	cbz	r4, 8002062 <rt_timer_insert+0x2e>
    prev->next = pt;
 800205e:	6020      	str	r0, [r4, #0]
 8002060:	e015      	b.n	800208e <rt_timer_insert+0x5a>
  } else {
    os_timer_head = pt;
 8002062:	f240 038c 	movw	r3, #140	; 0x8c
 8002066:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800206a:	6018      	str	r0, [r3, #0]
 800206c:	e00f      	b.n	800208e <rt_timer_insert+0x5a>
// Insert Timer into the list sorted by time
static void rt_timer_insert (os_timer_cb *pt, uint32_t tcnt) {
  os_timer_cb *p, *prev;

  prev = NULL;
  p = os_timer_head;
 800206e:	4623      	mov	r3, r4

// Insert Timer into the list sorted by time
static void rt_timer_insert (os_timer_cb *pt, uint32_t tcnt) {
  os_timer_cb *p, *prev;

  prev = NULL;
 8002070:	f04f 0400 	mov.w	r4, #0
    if (tcnt < p->tcnt) break;
    tcnt -= p->tcnt;
    prev = p;
    p = p->next;
  }
  pt->next = p;
 8002074:	6003      	str	r3, [r0, #0]
  pt->tcnt = (uint16_t)tcnt;
 8002076:	b289      	uxth	r1, r1
 8002078:	8101      	strh	r1, [r0, #8]
  if (p != NULL) {
    p->tcnt -= pt->tcnt;
 800207a:	891a      	ldrh	r2, [r3, #8]
 800207c:	1a51      	subs	r1, r2, r1
 800207e:	8119      	strh	r1, [r3, #8]
 8002080:	e7ec      	b.n	800205c <rt_timer_insert+0x28>
// Insert Timer into the list sorted by time
static void rt_timer_insert (os_timer_cb *pt, uint32_t tcnt) {
  os_timer_cb *p, *prev;

  prev = NULL;
  p = os_timer_head;
 8002082:	4623      	mov	r3, r4

// Insert Timer into the list sorted by time
static void rt_timer_insert (os_timer_cb *pt, uint32_t tcnt) {
  os_timer_cb *p, *prev;

  prev = NULL;
 8002084:	f04f 0400 	mov.w	r4, #0
    if (tcnt < p->tcnt) break;
    tcnt -= p->tcnt;
    prev = p;
    p = p->next;
  }
  pt->next = p;
 8002088:	6003      	str	r3, [r0, #0]
  pt->tcnt = (uint16_t)tcnt;
 800208a:	8101      	strh	r1, [r0, #8]
 800208c:	e7e6      	b.n	800205c <rt_timer_insert+0x28>
  if (prev != NULL) {
    prev->next = pt;
  } else {
    os_timer_head = pt;
  }
}
 800208e:	bc10      	pop	{r4}
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop

08002094 <rt_timer_remove>:
// Remove Timer from the list
static int rt_timer_remove (os_timer_cb *pt) {
  os_timer_cb *p, *prev;

  prev = NULL;
  p = os_timer_head;
 8002094:	f240 038c 	movw	r3, #140	; 0x8c
 8002098:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800209c:	681a      	ldr	r2, [r3, #0]
  while (p != NULL) {
 800209e:	b1ea      	cbz	r2, 80020dc <rt_timer_remove+0x48>
    if (p == pt) break;
 80020a0:	4282      	cmp	r2, r0
 80020a2:	d103      	bne.n	80020ac <rt_timer_remove+0x18>
 80020a4:	e00b      	b.n	80020be <rt_timer_remove+0x2a>
 80020a6:	4298      	cmp	r0, r3
 80020a8:	d01e      	beq.n	80020e8 <rt_timer_remove+0x54>
    prev = p;
    p = p->next;
 80020aa:	461a      	mov	r2, r3
 80020ac:	6813      	ldr	r3, [r2, #0]
static int rt_timer_remove (os_timer_cb *pt) {
  os_timer_cb *p, *prev;

  prev = NULL;
  p = os_timer_head;
  while (p != NULL) {
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1f9      	bne.n	80020a6 <rt_timer_remove+0x12>
    if (p == pt) break;
    prev = p;
    p = p->next;
  }
  if (p == NULL) return -1;
 80020b2:	f04f 30ff 	mov.w	r0, #4294967295
 80020b6:	4770      	bx	lr
  if (prev != NULL) {
    prev->next = pt->next;
 80020b8:	6803      	ldr	r3, [r0, #0]
 80020ba:	6013      	str	r3, [r2, #0]
 80020bc:	e005      	b.n	80020ca <rt_timer_remove+0x36>
  } else {
    os_timer_head = pt->next;
 80020be:	6802      	ldr	r2, [r0, #0]
 80020c0:	f240 038c 	movw	r3, #140	; 0x8c
 80020c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80020c8:	601a      	str	r2, [r3, #0]
  }
  if (pt->next != NULL) {
 80020ca:	6803      	ldr	r3, [r0, #0]
 80020cc:	b14b      	cbz	r3, 80020e2 <rt_timer_remove+0x4e>
    pt->next->tcnt += pt->tcnt;
 80020ce:	8901      	ldrh	r1, [r0, #8]
 80020d0:	891a      	ldrh	r2, [r3, #8]
 80020d2:	188a      	adds	r2, r1, r2
 80020d4:	811a      	strh	r2, [r3, #8]
  }

  return 0;
 80020d6:	f04f 0000 	mov.w	r0, #0
 80020da:	4770      	bx	lr
  while (p != NULL) {
    if (p == pt) break;
    prev = p;
    p = p->next;
  }
  if (p == NULL) return -1;
 80020dc:	f04f 30ff 	mov.w	r0, #4294967295
 80020e0:	4770      	bx	lr
  }
  if (pt->next != NULL) {
    pt->next->tcnt += pt->tcnt;
  }

  return 0;
 80020e2:	f04f 0000 	mov.w	r0, #0
 80020e6:	4770      	bx	lr
    if (p == pt) break;
    prev = p;
    p = p->next;
  }
  if (p == NULL) return -1;
  if (prev != NULL) {
 80020e8:	2a00      	cmp	r2, #0
 80020ea:	d1e5      	bne.n	80020b8 <rt_timer_remove+0x24>
 80020ec:	e7e7      	b.n	80020be <rt_timer_remove+0x2a>
 80020ee:	bf00      	nop

080020f0 <svcTimerCreate>:
SVC_1_2(svcTimerCall,   os_InRegs osCallback,       osTimerId,                             RET_osCallback)

// Timer Management Service Calls

/// Create timer
osTimerId svcTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument) {
 80020f0:	b410      	push	{r4}
  os_timer_cb *pt;

  if ((timer_def == NULL) || (timer_def->ptimer == NULL)) {
 80020f2:	4603      	mov	r3, r0
 80020f4:	b1a8      	cbz	r0, 8002122 <svcTimerCreate+0x32>
 80020f6:	6800      	ldr	r0, [r0, #0]
 80020f8:	b1b0      	cbz	r0, 8002128 <svcTimerCreate+0x38>
    sysThreadError(osErrorParameter);
    return NULL;
  }

  pt = timer_def->timer;
 80020fa:	6858      	ldr	r0, [r3, #4]
  if (pt == NULL) {
 80020fc:	b1f8      	cbz	r0, 800213e <svcTimerCreate+0x4e>
    sysThreadError(osErrorParameter);
    return NULL;
  }

  if ((type != osTimerOnce) && (type != osTimerPeriodic)) {
 80020fe:	2901      	cmp	r1, #1
 8002100:	d815      	bhi.n	800212e <svcTimerCreate+0x3e>
    sysThreadError(osErrorValue);
    return NULL;
  }

  if (osThreadId_osTimerThread == NULL) {
 8002102:	f640 04d8 	movw	r4, #2264	; 0x8d8
 8002106:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800210a:	6824      	ldr	r4, [r4, #0]
 800210c:	b194      	cbz	r4, 8002134 <svcTimerCreate+0x44>
    sysThreadError(osErrorResource);
    return NULL;
  }

  if (pt->state != osTimerInvalid){
 800210e:	7904      	ldrb	r4, [r0, #4]
 8002110:	b99c      	cbnz	r4, 800213a <svcTimerCreate+0x4a>
    sysThreadError(osErrorResource);
    return NULL;
  }

  pt->next  = NULL;
 8002112:	6004      	str	r4, [r0, #0]
  pt->state = osTimerStopped;
 8002114:	f04f 0401 	mov.w	r4, #1
 8002118:	7104      	strb	r4, [r0, #4]
  pt->type  =  (uint8_t)type;
 800211a:	7141      	strb	r1, [r0, #5]
  pt->arg   = argument;
 800211c:	60c2      	str	r2, [r0, #12]
  pt->timer = timer_def;
 800211e:	6103      	str	r3, [r0, #16]

  return (osTimerId)pt;
 8002120:	e00d      	b.n	800213e <svcTimerCreate+0x4e>
osTimerId svcTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument) {
  os_timer_cb *pt;

  if ((timer_def == NULL) || (timer_def->ptimer == NULL)) {
    sysThreadError(osErrorParameter);
    return NULL;
 8002122:	f04f 0000 	mov.w	r0, #0
 8002126:	e00a      	b.n	800213e <svcTimerCreate+0x4e>
 8002128:	f04f 0000 	mov.w	r0, #0
 800212c:	e007      	b.n	800213e <svcTimerCreate+0x4e>
    return NULL;
  }

  if ((type != osTimerOnce) && (type != osTimerPeriodic)) {
    sysThreadError(osErrorValue);
    return NULL;
 800212e:	f04f 0000 	mov.w	r0, #0
 8002132:	e004      	b.n	800213e <svcTimerCreate+0x4e>
  }

  if (osThreadId_osTimerThread == NULL) {
    sysThreadError(osErrorResource);
    return NULL;
 8002134:	f04f 0000 	mov.w	r0, #0
 8002138:	e001      	b.n	800213e <svcTimerCreate+0x4e>
  }

  if (pt->state != osTimerInvalid){
    sysThreadError(osErrorResource);
    return NULL;
 800213a:	f04f 0000 	mov.w	r0, #0
  pt->type  =  (uint8_t)type;
  pt->arg   = argument;
  pt->timer = timer_def;

  return (osTimerId)pt;
}
 800213e:	bc10      	pop	{r4}
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop

08002144 <svcTimerStart>:

/// Start or restart timer
osStatus svcTimerStart (osTimerId timer_id, uint32_t millisec) {
 8002144:	b538      	push	{r3, r4, r5, lr}
 8002146:	460c      	mov	r4, r1
  os_timer_cb *pt;
  uint32_t     tcnt;

  pt = rt_id2obj(timer_id);
 8002148:	f7ff fcd8 	bl	8001afc <rt_id2obj>
  if (pt == NULL) return osErrorParameter;
 800214c:	4605      	mov	r5, r0
 800214e:	b1c8      	cbz	r0, 8002184 <svcTimerStart+0x40>

  tcnt = rt_ms2tick(millisec);
 8002150:	4620      	mov	r0, r4
 8002152:	f7ff fc9f 	bl	8001a94 <rt_ms2tick>
  if (tcnt == 0) return osErrorValue;
 8002156:	4604      	mov	r4, r0
 8002158:	b1b8      	cbz	r0, 800218a <svcTimerStart+0x46>

  switch (pt->state) {
 800215a:	792b      	ldrb	r3, [r5, #4]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d006      	beq.n	800216e <svcTimerStart+0x2a>
 8002160:	2b02      	cmp	r3, #2
 8002162:	d115      	bne.n	8002190 <svcTimerStart+0x4c>
    case osTimerRunning:
      if (rt_timer_remove(pt) != 0) {
 8002164:	4628      	mov	r0, r5
 8002166:	f7ff ff95 	bl	8002094 <rt_timer_remove>
 800216a:	b9a0      	cbnz	r0, 8002196 <svcTimerStart+0x52>
 800216c:	e003      	b.n	8002176 <svcTimerStart+0x32>
        return osErrorResource;
      }
      break;
    case osTimerStopped:
      pt->state = osTimerRunning;
 800216e:	f04f 0302 	mov.w	r3, #2
 8002172:	712b      	strb	r3, [r5, #4]
      pt->icnt  = (uint16_t)tcnt;
 8002174:	8168      	strh	r0, [r5, #10]
      break;
    default:
      return osErrorResource;
  }
  
  rt_timer_insert(pt, tcnt);
 8002176:	4628      	mov	r0, r5
 8002178:	4621      	mov	r1, r4
 800217a:	f7ff ff5b 	bl	8002034 <rt_timer_insert>

  return osOK;
 800217e:	f04f 0000 	mov.w	r0, #0
 8002182:	bd38      	pop	{r3, r4, r5, pc}
osStatus svcTimerStart (osTimerId timer_id, uint32_t millisec) {
  os_timer_cb *pt;
  uint32_t     tcnt;

  pt = rt_id2obj(timer_id);
  if (pt == NULL) return osErrorParameter;
 8002184:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002188:	bd38      	pop	{r3, r4, r5, pc}

  tcnt = rt_ms2tick(millisec);
  if (tcnt == 0) return osErrorValue;
 800218a:	f04f 0086 	mov.w	r0, #134	; 0x86
 800218e:	bd38      	pop	{r3, r4, r5, pc}
    case osTimerStopped:
      pt->state = osTimerRunning;
      pt->icnt  = (uint16_t)tcnt;
      break;
    default:
      return osErrorResource;
 8002190:	f04f 0081 	mov.w	r0, #129	; 0x81
 8002194:	bd38      	pop	{r3, r4, r5, pc}
  if (tcnt == 0) return osErrorValue;

  switch (pt->state) {
    case osTimerRunning:
      if (rt_timer_remove(pt) != 0) {
        return osErrorResource;
 8002196:	f04f 0081 	mov.w	r0, #129	; 0x81
  }
  
  rt_timer_insert(pt, tcnt);

  return osOK;
}
 800219a:	bd38      	pop	{r3, r4, r5, pc}

0800219c <svcTimerStop>:

/// Stop timer
osStatus svcTimerStop (osTimerId timer_id) {
 800219c:	b508      	push	{r3, lr}
  os_timer_cb *pt;

  pt = rt_id2obj(timer_id);
 800219e:	f7ff fcad 	bl	8001afc <rt_id2obj>
  if (pt == NULL) return osErrorParameter;
 80021a2:	b160      	cbz	r0, 80021be <svcTimerStop+0x22>

  if (pt->state != osTimerRunning) return osErrorResource;
 80021a4:	7902      	ldrb	r2, [r0, #4]
 80021a6:	2a02      	cmp	r2, #2
 80021a8:	d10c      	bne.n	80021c4 <svcTimerStop+0x28>

  pt->state = osTimerStopped;
 80021aa:	f04f 0201 	mov.w	r2, #1
 80021ae:	7102      	strb	r2, [r0, #4]

  if (rt_timer_remove(pt) != 0) {
 80021b0:	f7ff ff70 	bl	8002094 <rt_timer_remove>
    return osErrorResource;
 80021b4:	2800      	cmp	r0, #0
 80021b6:	bf14      	ite	ne
 80021b8:	2081      	movne	r0, #129	; 0x81
 80021ba:	2000      	moveq	r0, #0
 80021bc:	bd08      	pop	{r3, pc}
/// Stop timer
osStatus svcTimerStop (osTimerId timer_id) {
  os_timer_cb *pt;

  pt = rt_id2obj(timer_id);
  if (pt == NULL) return osErrorParameter;
 80021be:	f04f 0080 	mov.w	r0, #128	; 0x80
 80021c2:	bd08      	pop	{r3, pc}

  if (pt->state != osTimerRunning) return osErrorResource;
 80021c4:	f04f 0081 	mov.w	r0, #129	; 0x81
  if (rt_timer_remove(pt) != 0) {
    return osErrorResource;
  }

  return osOK;
}
 80021c8:	bd08      	pop	{r3, pc}
 80021ca:	bf00      	nop

080021cc <svcTimerDelete>:

/// Delete timer
osStatus svcTimerDelete (osTimerId timer_id) {
 80021cc:	b510      	push	{r4, lr}
  os_timer_cb *pt;

  pt = rt_id2obj(timer_id);
 80021ce:	f7ff fc95 	bl	8001afc <rt_id2obj>
  if (pt == NULL) return osErrorParameter;
 80021d2:	4604      	mov	r4, r0
 80021d4:	b150      	cbz	r0, 80021ec <svcTimerDelete+0x20>

  switch (pt->state) {
 80021d6:	7903      	ldrb	r3, [r0, #4]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d003      	beq.n	80021e4 <svcTimerDelete+0x18>
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d108      	bne.n	80021f2 <svcTimerDelete+0x26>
    case osTimerRunning:
      rt_timer_remove(pt);
 80021e0:	f7ff ff58 	bl	8002094 <rt_timer_remove>
      break;
    default:
      return osErrorResource;
  }

  pt->state = osTimerInvalid;
 80021e4:	f04f 0000 	mov.w	r0, #0
 80021e8:	7120      	strb	r0, [r4, #4]

  return osOK;
 80021ea:	bd10      	pop	{r4, pc}
/// Delete timer
osStatus svcTimerDelete (osTimerId timer_id) {
  os_timer_cb *pt;

  pt = rt_id2obj(timer_id);
  if (pt == NULL) return osErrorParameter;
 80021ec:	f04f 0080 	mov.w	r0, #128	; 0x80
 80021f0:	bd10      	pop	{r4, pc}
      rt_timer_remove(pt);
      break;
    case osTimerStopped:
      break;
    default:
      return osErrorResource;
 80021f2:	f04f 0081 	mov.w	r0, #129	; 0x81
  }

  pt->state = osTimerInvalid;

  return osOK;
}
 80021f6:	bd10      	pop	{r4, pc}

080021f8 <svcTimerCall>:

/// Get timer callback parameters
os_InRegs osCallback_type svcTimerCall (osTimerId timer_id) {
 80021f8:	b508      	push	{r3, lr}
  os_timer_cb *pt;
  osCallback   ret;

  pt = rt_id2obj(timer_id);
 80021fa:	f7ff fc7f 	bl	8001afc <rt_id2obj>
  if (pt == NULL) {
 80021fe:	4601      	mov	r1, r0
 8002200:	b118      	cbz	r0, 800220a <svcTimerCall+0x12>
    ret.fp  = NULL;
    ret.arg = NULL;
    return osCallback_ret;
  }

  ret.fp  = (void *)pt->timer->ptimer;
 8002202:	6900      	ldr	r0, [r0, #16]
  ret.arg = pt->arg;

  return osCallback_ret;
 8002204:	6802      	ldr	r2, [r0, #0]
 8002206:	68cb      	ldr	r3, [r1, #12]
 8002208:	e003      	b.n	8002212 <svcTimerCall+0x1a>

  pt = rt_id2obj(timer_id);
  if (pt == NULL) {
    ret.fp  = NULL;
    ret.arg = NULL;
    return osCallback_ret;
 800220a:	f04f 0200 	mov.w	r2, #0
 800220e:	f04f 0300 	mov.w	r3, #0

  ret.fp  = (void *)pt->timer->ptimer;
  ret.arg = pt->arg;

  return osCallback_ret;
}
 8002212:	4610      	mov	r0, r2
 8002214:	4619      	mov	r1, r3
 8002216:	bd08      	pop	{r3, pc}

08002218 <sysTimerTick>:

static __INLINE osStatus isrMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec);

/// Timer Tick (called each SysTick)
void sysTimerTick (void) {
 8002218:	e92d 4778 	stmdb	sp!, {r3, r4, r5, r6, r8, r9, sl, lr}
  os_timer_cb *pt, *p;

  p = os_timer_head;
 800221c:	f240 038c 	movw	r3, #140	; 0x8c
 8002220:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002224:	681c      	ldr	r4, [r3, #0]
  if (p == NULL) return;
 8002226:	b344      	cbz	r4, 800227a <sysTimerTick+0x62>

  p->tcnt--;
 8002228:	8923      	ldrh	r3, [r4, #8]
 800222a:	f103 33ff 	add.w	r3, r3, #4294967295
 800222e:	b29b      	uxth	r3, r3
 8002230:	8123      	strh	r3, [r4, #8]
  while ((p != NULL) && (p->tcnt == 0)) {
 8002232:	bb13      	cbnz	r3, 800227a <sysTimerTick+0x62>
    pt = p;
    p = p->next;
    os_timer_head = p;
 8002234:	f240 068c 	movw	r6, #140	; 0x8c
 8002238:	f2c2 0600 	movt	r6, #8192	; 0x2000
    isrMessagePut(osMessageQId_osTimerMessageQ, (uint32_t)pt, 0);
 800223c:	f240 785c 	movw	r8, #1884	; 0x75c
 8002240:	f2c2 0800 	movt	r8, #8192	; 0x2000
 8002244:	f04f 0900 	mov.w	r9, #0
    if (pt->type == osTimerPeriodic) {
      rt_timer_insert(pt, pt->icnt);
    } else {
      pt->state = osTimerStopped;
 8002248:	f04f 0a01 	mov.w	sl, #1
  if (p == NULL) return;

  p->tcnt--;
  while ((p != NULL) && (p->tcnt == 0)) {
    pt = p;
    p = p->next;
 800224c:	6825      	ldr	r5, [r4, #0]
    os_timer_head = p;
 800224e:	6035      	str	r5, [r6, #0]
    isrMessagePut(osMessageQId_osTimerMessageQ, (uint32_t)pt, 0);
 8002250:	f8d8 0000 	ldr.w	r0, [r8]
 8002254:	4621      	mov	r1, r4
 8002256:	464a      	mov	r2, r9
 8002258:	f000 fbde 	bl	8002a18 <isrMessagePut>
    if (pt->type == osTimerPeriodic) {
 800225c:	7963      	ldrb	r3, [r4, #5]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d104      	bne.n	800226c <sysTimerTick+0x54>
      rt_timer_insert(pt, pt->icnt);
 8002262:	4620      	mov	r0, r4
 8002264:	8961      	ldrh	r1, [r4, #10]
 8002266:	f7ff fee5 	bl	8002034 <rt_timer_insert>
 800226a:	e001      	b.n	8002270 <sysTimerTick+0x58>
    } else {
      pt->state = osTimerStopped;
 800226c:	f884 a004 	strb.w	sl, [r4, #4]

  p = os_timer_head;
  if (p == NULL) return;

  p->tcnt--;
  while ((p != NULL) && (p->tcnt == 0)) {
 8002270:	b11d      	cbz	r5, 800227a <sysTimerTick+0x62>
 8002272:	462c      	mov	r4, r5
 8002274:	892b      	ldrh	r3, [r5, #8]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d0e8      	beq.n	800224c <sysTimerTick+0x34>
 800227a:	e8bd 8778 	ldmia.w	sp!, {r3, r4, r5, r6, r8, r9, sl, pc}
 800227e:	bf00      	nop

08002280 <sysUserTimerWakeupTime>:
}

/// Get user timers wake-up time 
uint32_t sysUserTimerWakeupTime (void) {

  if (os_timer_head) {
 8002280:	f240 038c 	movw	r3, #140	; 0x8c
 8002284:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	b10b      	cbz	r3, 8002290 <sysUserTimerWakeupTime+0x10>
    return os_timer_head->tcnt;
 800228c:	8918      	ldrh	r0, [r3, #8]
 800228e:	4770      	bx	lr
  }
  return 0xFFFF;
 8002290:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop

08002298 <sysUserTimerUpdate>:

/// Update user timers on resume
void sysUserTimerUpdate (uint32_t sleep_time) {
 8002298:	b570      	push	{r4, r5, r6, lr}
 800229a:	4604      	mov	r4, r0

  while (os_timer_head && sleep_time) {
 800229c:	f240 038c 	movw	r3, #140	; 0x8c
 80022a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	b9ab      	cbnz	r3, 80022d4 <sysUserTimerUpdate+0x3c>
 80022a8:	bd70      	pop	{r4, r5, r6, pc}
    if (sleep_time >= os_timer_head->tcnt) {
 80022aa:	891a      	ldrh	r2, [r3, #8]
 80022ac:	4611      	mov	r1, r2
 80022ae:	42a2      	cmp	r2, r4
 80022b0:	d906      	bls.n	80022c0 <sysUserTimerUpdate+0x28>
 80022b2:	e00c      	b.n	80022ce <sysUserTimerUpdate+0x36>
      sleep_time -= os_timer_head->tcnt;
      os_timer_head->tcnt = 1;
 80022b4:	f04f 0501 	mov.w	r5, #1
}

/// Update user timers on resume
void sysUserTimerUpdate (uint32_t sleep_time) {

  while (os_timer_head && sleep_time) {
 80022b8:	f240 068c 	movw	r6, #140	; 0x8c
 80022bc:	f2c2 0600 	movt	r6, #8192	; 0x2000
    if (sleep_time >= os_timer_head->tcnt) {
      sleep_time -= os_timer_head->tcnt;
 80022c0:	1a64      	subs	r4, r4, r1
      os_timer_head->tcnt = 1;
 80022c2:	811d      	strh	r5, [r3, #8]
      sysTimerTick();
 80022c4:	f7ff ffa8 	bl	8002218 <sysTimerTick>
}

/// Update user timers on resume
void sysUserTimerUpdate (uint32_t sleep_time) {

  while (os_timer_head && sleep_time) {
 80022c8:	6833      	ldr	r3, [r6, #0]
 80022ca:	b94b      	cbnz	r3, 80022e0 <sysUserTimerUpdate+0x48>
 80022cc:	bd70      	pop	{r4, r5, r6, pc}
    if (sleep_time >= os_timer_head->tcnt) {
      sleep_time -= os_timer_head->tcnt;
      os_timer_head->tcnt = 1;
      sysTimerTick();
    } else {
      os_timer_head->tcnt -= sleep_time;
 80022ce:	1b12      	subs	r2, r2, r4
 80022d0:	811a      	strh	r2, [r3, #8]
      break;
 80022d2:	bd70      	pop	{r4, r5, r6, pc}
}

/// Update user timers on resume
void sysUserTimerUpdate (uint32_t sleep_time) {

  while (os_timer_head && sleep_time) {
 80022d4:	b130      	cbz	r0, 80022e4 <sysUserTimerUpdate+0x4c>
    if (sleep_time >= os_timer_head->tcnt) {
 80022d6:	891a      	ldrh	r2, [r3, #8]
 80022d8:	4611      	mov	r1, r2
 80022da:	4290      	cmp	r0, r2
 80022dc:	d2ea      	bcs.n	80022b4 <sysUserTimerUpdate+0x1c>
 80022de:	e7f6      	b.n	80022ce <sysUserTimerUpdate+0x36>
}

/// Update user timers on resume
void sysUserTimerUpdate (uint32_t sleep_time) {

  while (os_timer_head && sleep_time) {
 80022e0:	2c00      	cmp	r4, #0
 80022e2:	d1e2      	bne.n	80022aa <sysUserTimerUpdate+0x12>
 80022e4:	bd70      	pop	{r4, r5, r6, pc}
 80022e6:	bf00      	nop

080022e8 <osTimerCreate>:


// Timer Management Public API

/// Create timer
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument) {
 80022e8:	b510      	push	{r4, lr}
 80022ea:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 80022ee:	b98c      	cbnz	r4, 8002314 <osTimerCreate+0x2c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80022f0:	f3ef 8414 	mrs	r4, CONTROL
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
 80022f4:	f014 0f01 	tst.w	r4, #1
 80022f8:	d108      	bne.n	800230c <osTimerCreate+0x24>
 80022fa:	f240 0489 	movw	r4, #137	; 0x89
 80022fe:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8002302:	7824      	ldrb	r4, [r4, #0]
 8002304:	b914      	cbnz	r4, 800230c <osTimerCreate+0x24>
    // Privileged and not running
    return   svcTimerCreate(timer_def, type, argument);
 8002306:	f7ff fef3 	bl	80020f0 <svcTimerCreate>
 800230a:	bd10      	pop	{r4, pc}
  return 0;
}


// Timer Service Calls declarations
SVC_3_1(svcTimerCreate,           osTimerId,  const osTimerDef_t *, os_timer_type, void *, RET_pointer)
 800230c:	f8df c00c 	ldr.w	ip, [pc, #12]	; 800231c <osTimerCreate+0x34>
 8002310:	df00      	svc	0
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
    // Privileged and not running
    return   svcTimerCreate(timer_def, type, argument);
  } else {
    return __svcTimerCreate(timer_def, type, argument);
 8002312:	bd10      	pop	{r4, pc}

// Timer Management Public API

/// Create timer
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument) {
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8002314:	f04f 0000 	mov.w	r0, #0
    // Privileged and not running
    return   svcTimerCreate(timer_def, type, argument);
  } else {
    return __svcTimerCreate(timer_def, type, argument);
  }
}
 8002318:	bd10      	pop	{r4, pc}
 800231a:	0000      	.short	0x0000
 800231c:	080020f1 	.word	0x080020f1

08002320 <osTimerStart>:

/// Start or restart timer
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec) {
 8002320:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002322:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8002326:	b91c      	cbnz	r4, 8002330 <osTimerStart+0x10>
}


// Timer Service Calls declarations
SVC_3_1(svcTimerCreate,           osTimerId,  const osTimerDef_t *, os_timer_type, void *, RET_pointer)
SVC_2_1(svcTimerStart,            osStatus,         osTimerId,      uint32_t,              RET_osStatus)
 8002328:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002338 <osTimerStart+0x18>
 800232c:	df00      	svc	0
}

/// Start or restart timer
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcTimerStart(timer_id, millisec);
 800232e:	bd10      	pop	{r4, pc}
  }
}

/// Start or restart timer
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8002330:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcTimerStart(timer_id, millisec);
}
 8002334:	bd10      	pop	{r4, pc}
 8002336:	0000      	.short	0x0000
 8002338:	08002145 	.word	0x08002145

0800233c <osTimerStop>:

/// Stop timer
osStatus osTimerStop (osTimerId timer_id) {
 800233c:	b510      	push	{r4, lr}
 800233e:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8002342:	b91c      	cbnz	r4, 800234c <osTimerStop+0x10>


// Timer Service Calls declarations
SVC_3_1(svcTimerCreate,           osTimerId,  const osTimerDef_t *, os_timer_type, void *, RET_pointer)
SVC_2_1(svcTimerStart,            osStatus,         osTimerId,      uint32_t,              RET_osStatus)
SVC_1_1(svcTimerStop,             osStatus,         osTimerId,                             RET_osStatus)
 8002344:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002354 <osTimerStop+0x18>
 8002348:	df00      	svc	0
}

/// Stop timer
osStatus osTimerStop (osTimerId timer_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcTimerStop(timer_id);
 800234a:	bd10      	pop	{r4, pc}
  return __svcTimerStart(timer_id, millisec);
}

/// Stop timer
osStatus osTimerStop (osTimerId timer_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 800234c:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcTimerStop(timer_id);
}
 8002350:	bd10      	pop	{r4, pc}
 8002352:	0000      	.short	0x0000
 8002354:	0800219d 	.word	0x0800219d

08002358 <osTimerDelete>:

/// Delete timer
osStatus osTimerDelete (osTimerId timer_id) {
 8002358:	b510      	push	{r4, lr}
 800235a:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 800235e:	b91c      	cbnz	r4, 8002368 <osTimerDelete+0x10>

// Timer Service Calls declarations
SVC_3_1(svcTimerCreate,           osTimerId,  const osTimerDef_t *, os_timer_type, void *, RET_pointer)
SVC_2_1(svcTimerStart,            osStatus,         osTimerId,      uint32_t,              RET_osStatus)
SVC_1_1(svcTimerStop,             osStatus,         osTimerId,                             RET_osStatus)
SVC_1_1(svcTimerDelete,           osStatus,         osTimerId,                             RET_osStatus)
 8002360:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002370 <osTimerDelete+0x18>
 8002364:	df00      	svc	0
}

/// Delete timer
osStatus osTimerDelete (osTimerId timer_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcTimerDelete(timer_id);
 8002366:	bd10      	pop	{r4, pc}
  return __svcTimerStop(timer_id);
}

/// Delete timer
osStatus osTimerDelete (osTimerId timer_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8002368:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcTimerDelete(timer_id);
}
 800236c:	bd10      	pop	{r4, pc}
 800236e:	0000      	.short	0x0000
 8002370:	080021cd 	.word	0x080021cd

08002374 <osTimerCall>:

/// INTERNAL - Not Public
/// Get timer callback parameters (used by OS Timer Thread)
os_InRegs osCallback osTimerCall (osTimerId timer_id) { 
 8002374:	b510      	push	{r4, lr}
 8002376:	4604      	mov	r4, r0
// Timer Service Calls declarations
SVC_3_1(svcTimerCreate,           osTimerId,  const osTimerDef_t *, os_timer_type, void *, RET_pointer)
SVC_2_1(svcTimerStart,            osStatus,         osTimerId,      uint32_t,              RET_osStatus)
SVC_1_1(svcTimerStop,             osStatus,         osTimerId,                             RET_osStatus)
SVC_1_1(svcTimerDelete,           osStatus,         osTimerId,                             RET_osStatus)
SVC_1_2(svcTimerCall,   os_InRegs osCallback,       osTimerId,                             RET_osCallback)
 8002378:	4608      	mov	r0, r1
 800237a:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002388 <osTimerCall+0x14>
 800237e:	df00      	svc	0
 8002380:	6020      	str	r0, [r4, #0]
 8002382:	6061      	str	r1, [r4, #4]

/// INTERNAL - Not Public
/// Get timer callback parameters (used by OS Timer Thread)
os_InRegs osCallback osTimerCall (osTimerId timer_id) { 
  return __svcTimerCall(timer_id); 
}
 8002384:	4620      	mov	r0, r4
 8002386:	bd10      	pop	{r4, pc}
 8002388:	080021f9 	.word	0x080021f9

0800238c <osTimerThread>:


// Timer Thread
__NO_RETURN void osTimerThread (void const *argument) {
 800238c:	b500      	push	{lr}
 800238e:	b087      	sub	sp, #28
  osCallback cb;
  osEvent    evt;

  for (;;) {
    evt = osMessageGet(osMessageQId_osTimerMessageQ, osWaitForever);
 8002390:	f240 745c 	movw	r4, #1884	; 0x75c
 8002394:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8002398:	f04f 35ff 	mov.w	r5, #4294967295
 800239c:	a801      	add	r0, sp, #4
 800239e:	6821      	ldr	r1, [r4, #0]
 80023a0:	462a      	mov	r2, r5
 80023a2:	f000 fbaf 	bl	8002b04 <osMessageGet>
    if (evt.status == osEventMessage) {
 80023a6:	9b01      	ldr	r3, [sp, #4]
 80023a8:	2b10      	cmp	r3, #16
 80023aa:	d1f7      	bne.n	800239c <osTimerThread+0x10>
      cb = osTimerCall(evt.value.p);
 80023ac:	a804      	add	r0, sp, #16
 80023ae:	9902      	ldr	r1, [sp, #8]
 80023b0:	f7ff ffe0 	bl	8002374 <osTimerCall>
 80023b4:	9b04      	ldr	r3, [sp, #16]
      if (cb.fp != NULL) {
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d0f0      	beq.n	800239c <osTimerThread+0x10>
        (*(os_ptimer)cb.fp)(cb.arg);
 80023ba:	9805      	ldr	r0, [sp, #20]
 80023bc:	4798      	blx	r3
 80023be:	e7ed      	b.n	800239c <osTimerThread+0x10>

080023c0 <svcSignalSet>:
SVC_2_3(svcSignalWait,  os_InRegs osEvent, int32_t,    uint32_t, RET_osEvent)

// Signal Service Calls

/// Set the specified Signal Flags of an active thread
int32_t svcSignalSet (osThreadId thread_id, int32_t signals) {
 80023c0:	b538      	push	{r3, r4, r5, lr}
 80023c2:	460c      	mov	r4, r1
  P_TCB   ptcb;
  int32_t sig;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
 80023c4:	f7ff fb88 	bl	8001ad8 <rt_tid2ptcb>
  if (ptcb == NULL) return 0x80000000;
 80023c8:	4603      	mov	r3, r0
 80023ca:	b138      	cbz	r0, 80023dc <svcSignalSet+0x1c>

  if (signals & (0xFFFFFFFF << osFeature_Signals)) return 0x80000000;
 80023cc:	0c22      	lsrs	r2, r4, #16
 80023ce:	d108      	bne.n	80023e2 <svcSignalSet+0x22>

  sig = ptcb->events;                           // Previous signal flags
 80023d0:	8b05      	ldrh	r5, [r0, #24]

  rt_evt_set(signals, ptcb->task_id);           // Set event flags
 80023d2:	b2a0      	uxth	r0, r4
 80023d4:	78d9      	ldrb	r1, [r3, #3]
 80023d6:	f000 fd89 	bl	8002eec <rt_evt_set>

  return sig;
 80023da:	e004      	b.n	80023e6 <svcSignalSet+0x26>
int32_t svcSignalSet (osThreadId thread_id, int32_t signals) {
  P_TCB   ptcb;
  int32_t sig;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
  if (ptcb == NULL) return 0x80000000;
 80023dc:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 80023e0:	e001      	b.n	80023e6 <svcSignalSet+0x26>

  if (signals & (0xFFFFFFFF << osFeature_Signals)) return 0x80000000;
 80023e2:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
  sig = ptcb->events;                           // Previous signal flags

  rt_evt_set(signals, ptcb->task_id);           // Set event flags

  return sig;
}
 80023e6:	4628      	mov	r0, r5
 80023e8:	bd38      	pop	{r3, r4, r5, pc}
 80023ea:	bf00      	nop

080023ec <svcSignalClear>:

/// Clear the specified Signal Flags of an active thread
int32_t svcSignalClear (osThreadId thread_id, int32_t signals) {
 80023ec:	b538      	push	{r3, r4, r5, lr}
 80023ee:	460c      	mov	r4, r1
  P_TCB   ptcb;
  int32_t sig;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
 80023f0:	f7ff fb72 	bl	8001ad8 <rt_tid2ptcb>
  if (ptcb == NULL) return 0x80000000;
 80023f4:	4603      	mov	r3, r0
 80023f6:	b138      	cbz	r0, 8002408 <svcSignalClear+0x1c>

  if (signals & (0xFFFFFFFF << osFeature_Signals)) return 0x80000000;
 80023f8:	0c22      	lsrs	r2, r4, #16
 80023fa:	d108      	bne.n	800240e <svcSignalClear+0x22>

  sig = ptcb->events;                           // Previous signal flags
 80023fc:	8b05      	ldrh	r5, [r0, #24]

  rt_evt_clr(signals, ptcb->task_id);           // Clear event flags
 80023fe:	b2a0      	uxth	r0, r4
 8002400:	78d9      	ldrb	r1, [r3, #3]
 8002402:	f000 fdd5 	bl	8002fb0 <rt_evt_clr>

  return sig;
 8002406:	e004      	b.n	8002412 <svcSignalClear+0x26>
int32_t svcSignalClear (osThreadId thread_id, int32_t signals) {
  P_TCB   ptcb;
  int32_t sig;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
  if (ptcb == NULL) return 0x80000000;
 8002408:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 800240c:	e001      	b.n	8002412 <svcSignalClear+0x26>

  if (signals & (0xFFFFFFFF << osFeature_Signals)) return 0x80000000;
 800240e:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
  sig = ptcb->events;                           // Previous signal flags

  rt_evt_clr(signals, ptcb->task_id);           // Clear event flags

  return sig;
}
 8002412:	4628      	mov	r0, r5
 8002414:	bd38      	pop	{r3, r4, r5, pc}
 8002416:	bf00      	nop

08002418 <svcSignalWait>:

/// Wait for one or more Signal Flags to become signaled for the current RUNNING thread
os_InRegs osEvent_type svcSignalWait (int32_t signals, uint32_t millisec) {
 8002418:	b570      	push	{r4, r5, r6, lr}
 800241a:	4604      	mov	r4, r0
 800241c:	460d      	mov	r5, r1
  OS_RESULT res;
  osEvent   ret;

  if (signals & (0xFFFFFFFF << osFeature_Signals)) {
 800241e:	0c03      	lsrs	r3, r0, #16
 8002420:	d006      	beq.n	8002430 <svcSignalWait+0x18>
    ret.status = osErrorValue;
    return osEvent_ret_status;
 8002422:	f04f 0100 	mov.w	r1, #0
 8002426:	460a      	mov	r2, r1
 8002428:	460b      	mov	r3, r1
 800242a:	f04f 0086 	mov.w	r0, #134	; 0x86
 800242e:	bd70      	pop	{r4, r5, r6, pc}
  }

  if (signals != 0) {                           // Wait for all specified signals
 8002430:	b158      	cbz	r0, 800244a <svcSignalWait+0x32>
    res = rt_evt_wait(signals, rt_ms2tick(millisec), __TRUE);
 8002432:	4608      	mov	r0, r1
 8002434:	f7ff fb2e 	bl	8001a94 <rt_ms2tick>
 8002438:	b281      	uxth	r1, r0
 800243a:	b2a0      	uxth	r0, r4
 800243c:	f04f 0201 	mov.w	r2, #1
 8002440:	f000 fcd8 	bl	8002df4 <rt_evt_wait>
  } else {                                      // Wait for any signal
    res = rt_evt_wait(0xFFFF,  rt_ms2tick(millisec), __FALSE);
  }

  if (res == OS_R_EVT) {
 8002444:	2802      	cmp	r0, #2
 8002446:	d115      	bne.n	8002474 <svcSignalWait+0x5c>
 8002448:	e01a      	b.n	8002480 <svcSignalWait+0x68>
  }

  if (signals != 0) {                           // Wait for all specified signals
    res = rt_evt_wait(signals, rt_ms2tick(millisec), __TRUE);
  } else {                                      // Wait for any signal
    res = rt_evt_wait(0xFFFF,  rt_ms2tick(millisec), __FALSE);
 800244a:	4608      	mov	r0, r1
 800244c:	f7ff fb22 	bl	8001a94 <rt_ms2tick>
 8002450:	b281      	uxth	r1, r0
 8002452:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002456:	f04f 0200 	mov.w	r2, #0
 800245a:	f000 fccb 	bl	8002df4 <rt_evt_wait>
  }

  if (res == OS_R_EVT) {
 800245e:	2802      	cmp	r0, #2
 8002460:	d108      	bne.n	8002474 <svcSignalWait+0x5c>
    ret.status = osEventSignal;
    ret.value.signals = signals ? signals : os_tsk.run->waits;
 8002462:	f240 03cc 	movw	r3, #204	; 0xcc
 8002466:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	8b59      	ldrh	r1, [r3, #26]
  } else {                                      // Wait for any signal
    res = rt_evt_wait(0xFFFF,  rt_ms2tick(millisec), __FALSE);
  }

  if (res == OS_R_EVT) {
    ret.status = osEventSignal;
 800246e:	f04f 0008 	mov.w	r0, #8
 8002472:	e00c      	b.n	800248e <svcSignalWait+0x76>
    ret.value.signals = signals ? signals : os_tsk.run->waits;
  } else {
    ret.status = millisec ? osEventTimeout : osOK;
 8002474:	b145      	cbz	r5, 8002488 <svcSignalWait+0x70>
    ret.value.signals = 0;
 8002476:	f04f 0100 	mov.w	r1, #0

  if (res == OS_R_EVT) {
    ret.status = osEventSignal;
    ret.value.signals = signals ? signals : os_tsk.run->waits;
  } else {
    ret.status = millisec ? osEventTimeout : osOK;
 800247a:	f04f 0040 	mov.w	r0, #64	; 0x40
 800247e:	e006      	b.n	800248e <svcSignalWait+0x76>
    res = rt_evt_wait(0xFFFF,  rt_ms2tick(millisec), __FALSE);
  }

  if (res == OS_R_EVT) {
    ret.status = osEventSignal;
    ret.value.signals = signals ? signals : os_tsk.run->waits;
 8002480:	4621      	mov	r1, r4
  } else {                                      // Wait for any signal
    res = rt_evt_wait(0xFFFF,  rt_ms2tick(millisec), __FALSE);
  }

  if (res == OS_R_EVT) {
    ret.status = osEventSignal;
 8002482:	f04f 0008 	mov.w	r0, #8
 8002486:	e002      	b.n	800248e <svcSignalWait+0x76>
    ret.value.signals = signals ? signals : os_tsk.run->waits;
  } else {
    ret.status = millisec ? osEventTimeout : osOK;
    ret.value.signals = 0;
 8002488:	f04f 0100 	mov.w	r1, #0

  if (res == OS_R_EVT) {
    ret.status = osEventSignal;
    ret.value.signals = signals ? signals : os_tsk.run->waits;
  } else {
    ret.status = millisec ? osEventTimeout : osOK;
 800248c:	4608      	mov	r0, r1
    ret.value.signals = 0;
  }

  return osEvent_ret_value;
 800248e:	f04f 0300 	mov.w	r3, #0
 8002492:	461a      	mov	r2, r3
}
 8002494:	bd70      	pop	{r4, r5, r6, pc}
 8002496:	bf00      	nop

08002498 <isrSignalSet>:


// Signal ISR Calls

/// Set the specified Signal Flags of an active thread
static __INLINE int32_t isrSignalSet (osThreadId thread_id, int32_t signals) {
 8002498:	b538      	push	{r3, r4, r5, lr}
 800249a:	460c      	mov	r4, r1
  P_TCB   ptcb;
  int32_t sig;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
 800249c:	f7ff fb1c 	bl	8001ad8 <rt_tid2ptcb>
  if (ptcb == NULL) return 0x80000000;
 80024a0:	4603      	mov	r3, r0
 80024a2:	b138      	cbz	r0, 80024b4 <isrSignalSet+0x1c>

  if (signals & (0xFFFFFFFF << osFeature_Signals)) return 0x80000000;
 80024a4:	0c22      	lsrs	r2, r4, #16
 80024a6:	d108      	bne.n	80024ba <isrSignalSet+0x22>

  sig = ptcb->events;                           // Previous signal flags
 80024a8:	8b05      	ldrh	r5, [r0, #24]

  isr_evt_set(signals, ptcb->task_id);          // Set event flags
 80024aa:	b2a0      	uxth	r0, r4
 80024ac:	78d9      	ldrb	r1, [r3, #3]
 80024ae:	f000 fda5 	bl	8002ffc <isr_evt_set>

  return sig;
 80024b2:	e004      	b.n	80024be <isrSignalSet+0x26>
static __INLINE int32_t isrSignalSet (osThreadId thread_id, int32_t signals) {
  P_TCB   ptcb;
  int32_t sig;

  ptcb = rt_tid2ptcb(thread_id);                // Get TCB pointer
  if (ptcb == NULL) return 0x80000000;
 80024b4:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 80024b8:	e001      	b.n	80024be <isrSignalSet+0x26>

  if (signals & (0xFFFFFFFF << osFeature_Signals)) return 0x80000000;
 80024ba:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
  sig = ptcb->events;                           // Previous signal flags

  isr_evt_set(signals, ptcb->task_id);          // Set event flags

  return sig;
}
 80024be:	4628      	mov	r0, r5
 80024c0:	bd38      	pop	{r3, r4, r5, pc}
 80024c2:	bf00      	nop

080024c4 <osSignalSet>:


// Signal Public API

/// Set the specified Signal Flags of an active thread
int32_t osSignalSet (osThreadId thread_id, int32_t signals) {
 80024c4:	b510      	push	{r4, lr}
 80024c6:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) {                      // in ISR
 80024ca:	b114      	cbz	r4, 80024d2 <osSignalSet+0xe>
    return   isrSignalSet(thread_id, signals); 
 80024cc:	f7ff ffe4 	bl	8002498 <isrSignalSet>
 80024d0:	bd10      	pop	{r4, pc}


// ==== Signal Management ====

// Signal Service Calls declarations
SVC_2_1(svcSignalSet,             int32_t, osThreadId, int32_t,  RET_int32_t)
 80024d2:	f8df c008 	ldr.w	ip, [pc, #8]	; 80024dc <osSignalSet+0x18>
 80024d6:	df00      	svc	0
  if (__get_IPSR() != 0) {                      // in ISR
    return   isrSignalSet(thread_id, signals); 
  } else {                                      // in Thread
    return __svcSignalSet(thread_id, signals);
  }
}
 80024d8:	bd10      	pop	{r4, pc}
 80024da:	0000      	.short	0x0000
 80024dc:	080023c1 	.word	0x080023c1

080024e0 <osSignalClear>:

/// Clear the specified Signal Flags of an active thread
int32_t osSignalClear (osThreadId thread_id, int32_t signals) {
 80024e0:	b510      	push	{r4, lr}
 80024e2:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 80024e6:	b91c      	cbnz	r4, 80024f0 <osSignalClear+0x10>

// ==== Signal Management ====

// Signal Service Calls declarations
SVC_2_1(svcSignalSet,             int32_t, osThreadId, int32_t,  RET_int32_t)
SVC_2_1(svcSignalClear,           int32_t, osThreadId, int32_t,  RET_int32_t)
 80024e8:	f8df c00c 	ldr.w	ip, [pc, #12]	; 80024f8 <osSignalClear+0x18>
 80024ec:	df00      	svc	0
}

/// Clear the specified Signal Flags of an active thread
int32_t osSignalClear (osThreadId thread_id, int32_t signals) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcSignalClear(thread_id, signals);
 80024ee:	bd10      	pop	{r4, pc}
  }
}

/// Clear the specified Signal Flags of an active thread
int32_t osSignalClear (osThreadId thread_id, int32_t signals) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 80024f0:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcSignalClear(thread_id, signals);
}
 80024f4:	bd10      	pop	{r4, pc}
 80024f6:	0000      	.short	0x0000
 80024f8:	080023ed 	.word	0x080023ed

080024fc <osSignalWait>:

/// Wait for one or more Signal Flags to become signaled for the current RUNNING thread
os_InRegs osEvent osSignalWait (int32_t signals, uint32_t millisec) {
 80024fc:	b570      	push	{r4, r5, r6, lr}
 80024fe:	4604      	mov	r4, r0
 8002500:	4616      	mov	r6, r2
 8002502:	f3ef 8505 	mrs	r5, IPSR
  osEvent ret;

  if (__get_IPSR() != 0) {                      // Not allowed in ISR
 8002506:	b11d      	cbz	r5, 8002510 <osSignalWait+0x14>
    ret.status = osErrorISR;
    return ret;
 8002508:	f04f 0382 	mov.w	r3, #130	; 0x82
 800250c:	6003      	str	r3, [r0, #0]
 800250e:	e007      	b.n	8002520 <osSignalWait+0x24>
// ==== Signal Management ====

// Signal Service Calls declarations
SVC_2_1(svcSignalSet,             int32_t, osThreadId, int32_t,  RET_int32_t)
SVC_2_1(svcSignalClear,           int32_t, osThreadId, int32_t,  RET_int32_t)
SVC_2_3(svcSignalWait,  os_InRegs osEvent, int32_t,    uint32_t, RET_osEvent)
 8002510:	4608      	mov	r0, r1
 8002512:	4611      	mov	r1, r2
 8002514:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002524 <osSignalWait+0x28>
 8002518:	df00      	svc	0
 800251a:	6020      	str	r0, [r4, #0]
 800251c:	6061      	str	r1, [r4, #4]
 800251e:	60a2      	str	r2, [r4, #8]
  if (__get_IPSR() != 0) {                      // Not allowed in ISR
    ret.status = osErrorISR;
    return ret;
  }
  return __svcSignalWait(signals, millisec);
}
 8002520:	4620      	mov	r0, r4
 8002522:	bd70      	pop	{r4, r5, r6, pc}
 8002524:	08002419 	.word	0x08002419

08002528 <svcMutexCreate>:
SVC_1_1(svcMutexDelete,  osStatus,        osMutexId,                RET_osStatus)

// Mutex Service Calls

/// Create and Initialize a Mutex object
osMutexId svcMutexCreate (const osMutexDef_t *mutex_def) {
 8002528:	b510      	push	{r4, lr}
  OS_ID mut;

  if (mutex_def == NULL) {
 800252a:	b138      	cbz	r0, 800253c <svcMutexCreate+0x14>
    sysThreadError(osErrorParameter);
    return NULL;
  }

  mut = mutex_def->mutex;
 800252c:	6804      	ldr	r4, [r0, #0]
  if (mut == NULL) {
 800252e:	b154      	cbz	r4, 8002546 <svcMutexCreate+0x1e>
    sysThreadError(osErrorParameter);
    return NULL;
  }

  if (((P_MUCB)mut)->cb_type != 0) {
 8002530:	7823      	ldrb	r3, [r4, #0]
 8002532:	b933      	cbnz	r3, 8002542 <svcMutexCreate+0x1a>
    sysThreadError(osErrorParameter);
    return NULL;
  }

  rt_mut_init(mut);                             // Initialize Mutex
 8002534:	4620      	mov	r0, r4
 8002536:	f001 fcc1 	bl	8003ebc <rt_mut_init>

  return mut;
 800253a:	e004      	b.n	8002546 <svcMutexCreate+0x1e>
osMutexId svcMutexCreate (const osMutexDef_t *mutex_def) {
  OS_ID mut;

  if (mutex_def == NULL) {
    sysThreadError(osErrorParameter);
    return NULL;
 800253c:	f04f 0400 	mov.w	r4, #0
 8002540:	e001      	b.n	8002546 <svcMutexCreate+0x1e>
    return NULL;
  }

  if (((P_MUCB)mut)->cb_type != 0) {
    sysThreadError(osErrorParameter);
    return NULL;
 8002542:	f04f 0400 	mov.w	r4, #0
  }

  rt_mut_init(mut);                             // Initialize Mutex

  return mut;
}
 8002546:	4620      	mov	r0, r4
 8002548:	bd10      	pop	{r4, pc}
 800254a:	bf00      	nop

0800254c <svcMutexWait>:

/// Wait until a Mutex becomes available
osStatus svcMutexWait (osMutexId mutex_id, uint32_t millisec) {
 800254c:	b538      	push	{r3, r4, r5, lr}
 800254e:	460d      	mov	r5, r1
  OS_ID     mut;
  OS_RESULT res;

  mut = rt_id2obj(mutex_id);
 8002550:	f7ff fad4 	bl	8001afc <rt_id2obj>
  if (mut == NULL) return osErrorParameter;
 8002554:	4604      	mov	r4, r0
 8002556:	b180      	cbz	r0, 800257a <svcMutexWait+0x2e>

  if (((P_MUCB)mut)->cb_type != MUCB) return osErrorParameter;
 8002558:	7803      	ldrb	r3, [r0, #0]
 800255a:	2b03      	cmp	r3, #3
 800255c:	d110      	bne.n	8002580 <svcMutexWait+0x34>

  res = rt_mut_wait(mut, rt_ms2tick(millisec)); // Wait for Mutex
 800255e:	4628      	mov	r0, r5
 8002560:	f7ff fa98 	bl	8001a94 <rt_ms2tick>
 8002564:	b281      	uxth	r1, r0
 8002566:	4620      	mov	r0, r4
 8002568:	f001 fe6a 	bl	8004240 <rt_mut_wait>

  if (res == OS_R_TMO) {
 800256c:	2801      	cmp	r0, #1
 800256e:	d10a      	bne.n	8002586 <svcMutexWait+0x3a>
    return (millisec ? osErrorTimeoutResource : osErrorResource);
 8002570:	2d00      	cmp	r5, #0
 8002572:	bf0c      	ite	eq
 8002574:	2081      	moveq	r0, #129	; 0x81
 8002576:	20c1      	movne	r0, #193	; 0xc1
 8002578:	bd38      	pop	{r3, r4, r5, pc}
osStatus svcMutexWait (osMutexId mutex_id, uint32_t millisec) {
  OS_ID     mut;
  OS_RESULT res;

  mut = rt_id2obj(mutex_id);
  if (mut == NULL) return osErrorParameter;
 800257a:	f04f 0080 	mov.w	r0, #128	; 0x80
 800257e:	bd38      	pop	{r3, r4, r5, pc}

  if (((P_MUCB)mut)->cb_type != MUCB) return osErrorParameter;
 8002580:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002584:	bd38      	pop	{r3, r4, r5, pc}

  if (res == OS_R_TMO) {
    return (millisec ? osErrorTimeoutResource : osErrorResource);
  }

  return osOK;
 8002586:	f04f 0000 	mov.w	r0, #0
}
 800258a:	bd38      	pop	{r3, r4, r5, pc}

0800258c <svcMutexRelease>:

/// Release a Mutex that was obtained with osMutexWait
osStatus svcMutexRelease (osMutexId mutex_id) {
 800258c:	b508      	push	{r3, lr}
  OS_ID     mut;
  OS_RESULT res;

  mut = rt_id2obj(mutex_id);
 800258e:	f7ff fab5 	bl	8001afc <rt_id2obj>
  if (mut == NULL) return osErrorParameter;
 8002592:	b148      	cbz	r0, 80025a8 <svcMutexRelease+0x1c>

  if (((P_MUCB)mut)->cb_type != MUCB) return osErrorParameter;
 8002594:	7802      	ldrb	r2, [r0, #0]
 8002596:	2a03      	cmp	r2, #3
 8002598:	d109      	bne.n	80025ae <svcMutexRelease+0x22>

  res = rt_mut_release(mut);                    // Release Mutex
 800259a:	f001 fd5d 	bl	8004058 <rt_mut_release>

  if (res == OS_R_NOK) return osErrorResource;  // Thread not owner or Zero Counter
 800259e:	28ff      	cmp	r0, #255	; 0xff
 80025a0:	bf0c      	ite	eq
 80025a2:	2081      	moveq	r0, #129	; 0x81
 80025a4:	2000      	movne	r0, #0
 80025a6:	bd08      	pop	{r3, pc}
osStatus svcMutexRelease (osMutexId mutex_id) {
  OS_ID     mut;
  OS_RESULT res;

  mut = rt_id2obj(mutex_id);
  if (mut == NULL) return osErrorParameter;
 80025a8:	f04f 0080 	mov.w	r0, #128	; 0x80
 80025ac:	bd08      	pop	{r3, pc}

  if (((P_MUCB)mut)->cb_type != MUCB) return osErrorParameter;
 80025ae:	f04f 0080 	mov.w	r0, #128	; 0x80
  res = rt_mut_release(mut);                    // Release Mutex

  if (res == OS_R_NOK) return osErrorResource;  // Thread not owner or Zero Counter

  return osOK;
}
 80025b2:	bd08      	pop	{r3, pc}

080025b4 <svcMutexDelete>:

/// Delete a Mutex that was created by osMutexCreate
osStatus svcMutexDelete (osMutexId mutex_id) {
 80025b4:	b508      	push	{r3, lr}
  OS_ID mut;

  mut = rt_id2obj(mutex_id);
 80025b6:	f7ff faa1 	bl	8001afc <rt_id2obj>
  if (mut == NULL) return osErrorParameter;
 80025ba:	b138      	cbz	r0, 80025cc <svcMutexDelete+0x18>

  if (((P_MUCB)mut)->cb_type != MUCB) return osErrorParameter;
 80025bc:	7802      	ldrb	r2, [r0, #0]
 80025be:	2a03      	cmp	r2, #3
 80025c0:	d107      	bne.n	80025d2 <svcMutexDelete+0x1e>

  rt_mut_delete(mut);                           // Release Mutex
 80025c2:	f001 fc9b 	bl	8003efc <rt_mut_delete>

  return osOK;
 80025c6:	f04f 0000 	mov.w	r0, #0
 80025ca:	bd08      	pop	{r3, pc}
/// Delete a Mutex that was created by osMutexCreate
osStatus svcMutexDelete (osMutexId mutex_id) {
  OS_ID mut;

  mut = rt_id2obj(mutex_id);
  if (mut == NULL) return osErrorParameter;
 80025cc:	f04f 0080 	mov.w	r0, #128	; 0x80
 80025d0:	bd08      	pop	{r3, pc}

  if (((P_MUCB)mut)->cb_type != MUCB) return osErrorParameter;
 80025d2:	f04f 0080 	mov.w	r0, #128	; 0x80

  rt_mut_delete(mut);                           // Release Mutex

  return osOK;
}
 80025d6:	bd08      	pop	{r3, pc}

080025d8 <osMutexCreate>:


// Mutex Public API

/// Create and Initialize a Mutex object
osMutexId osMutexCreate (const osMutexDef_t *mutex_def) {
 80025d8:	b510      	push	{r4, lr}
 80025da:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 80025de:	b98c      	cbnz	r4, 8002604 <osMutexCreate+0x2c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80025e0:	f3ef 8414 	mrs	r4, CONTROL
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
 80025e4:	f014 0f01 	tst.w	r4, #1
 80025e8:	d108      	bne.n	80025fc <osMutexCreate+0x24>
 80025ea:	f240 0489 	movw	r4, #137	; 0x89
 80025ee:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80025f2:	7824      	ldrb	r4, [r4, #0]
 80025f4:	b914      	cbnz	r4, 80025fc <osMutexCreate+0x24>
    // Privileged and not running
    return    svcMutexCreate(mutex_def);
 80025f6:	f7ff ff97 	bl	8002528 <svcMutexCreate>
 80025fa:	bd10      	pop	{r4, pc}


// ==== Mutex Management ====

// Mutex Service Calls declarations
SVC_1_1(svcMutexCreate,  osMutexId, const osMutexDef_t *,           RET_pointer)
 80025fc:	f8df c00c 	ldr.w	ip, [pc, #12]	; 800260c <osMutexCreate+0x34>
 8002600:	df00      	svc	0
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
    // Privileged and not running
    return    svcMutexCreate(mutex_def);
  } else {
    return __svcMutexCreate(mutex_def);
 8002602:	bd10      	pop	{r4, pc}

// Mutex Public API

/// Create and Initialize a Mutex object
osMutexId osMutexCreate (const osMutexDef_t *mutex_def) {
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8002604:	f04f 0000 	mov.w	r0, #0
    // Privileged and not running
    return    svcMutexCreate(mutex_def);
  } else {
    return __svcMutexCreate(mutex_def);
  }
}
 8002608:	bd10      	pop	{r4, pc}
 800260a:	0000      	.short	0x0000
 800260c:	08002529 	.word	0x08002529

08002610 <osMutexWait>:

/// Wait until a Mutex becomes available
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec) {
 8002610:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002612:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8002616:	b91c      	cbnz	r4, 8002620 <osMutexWait+0x10>

// ==== Mutex Management ====

// Mutex Service Calls declarations
SVC_1_1(svcMutexCreate,  osMutexId, const osMutexDef_t *,           RET_pointer)
SVC_2_1(svcMutexWait,    osStatus,        osMutexId,      uint32_t, RET_osStatus)
 8002618:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002628 <osMutexWait+0x18>
 800261c:	df00      	svc	0
}

/// Wait until a Mutex becomes available
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcMutexWait(mutex_id, millisec);
 800261e:	bd10      	pop	{r4, pc}
  }
}

/// Wait until a Mutex becomes available
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8002620:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcMutexWait(mutex_id, millisec);
}
 8002624:	bd10      	pop	{r4, pc}
 8002626:	0000      	.short	0x0000
 8002628:	0800254d 	.word	0x0800254d

0800262c <osMutexRelease>:

/// Release a Mutex that was obtained with osMutexWait
osStatus osMutexRelease (osMutexId mutex_id) {
 800262c:	b510      	push	{r4, lr}
 800262e:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8002632:	b91c      	cbnz	r4, 800263c <osMutexRelease+0x10>
// ==== Mutex Management ====

// Mutex Service Calls declarations
SVC_1_1(svcMutexCreate,  osMutexId, const osMutexDef_t *,           RET_pointer)
SVC_2_1(svcMutexWait,    osStatus,        osMutexId,      uint32_t, RET_osStatus)
SVC_1_1(svcMutexRelease, osStatus,        osMutexId,                RET_osStatus)
 8002634:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002644 <osMutexRelease+0x18>
 8002638:	df00      	svc	0
}

/// Release a Mutex that was obtained with osMutexWait
osStatus osMutexRelease (osMutexId mutex_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcMutexRelease(mutex_id);
 800263a:	bd10      	pop	{r4, pc}
  return __svcMutexWait(mutex_id, millisec);
}

/// Release a Mutex that was obtained with osMutexWait
osStatus osMutexRelease (osMutexId mutex_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 800263c:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcMutexRelease(mutex_id);
}
 8002640:	bd10      	pop	{r4, pc}
 8002642:	0000      	.short	0x0000
 8002644:	0800258d 	.word	0x0800258d

08002648 <osMutexDelete>:

/// Delete a Mutex that was created by osMutexCreate
osStatus osMutexDelete (osMutexId mutex_id) {
 8002648:	b510      	push	{r4, lr}
 800264a:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 800264e:	b91c      	cbnz	r4, 8002658 <osMutexDelete+0x10>

// Mutex Service Calls declarations
SVC_1_1(svcMutexCreate,  osMutexId, const osMutexDef_t *,           RET_pointer)
SVC_2_1(svcMutexWait,    osStatus,        osMutexId,      uint32_t, RET_osStatus)
SVC_1_1(svcMutexRelease, osStatus,        osMutexId,                RET_osStatus)
SVC_1_1(svcMutexDelete,  osStatus,        osMutexId,                RET_osStatus)
 8002650:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002660 <osMutexDelete+0x18>
 8002654:	df00      	svc	0
}

/// Delete a Mutex that was created by osMutexCreate
osStatus osMutexDelete (osMutexId mutex_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcMutexDelete(mutex_id);
 8002656:	bd10      	pop	{r4, pc}
  return __svcMutexRelease(mutex_id);
}

/// Delete a Mutex that was created by osMutexCreate
osStatus osMutexDelete (osMutexId mutex_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 8002658:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcMutexDelete(mutex_id);
}
 800265c:	bd10      	pop	{r4, pc}
 800265e:	0000      	.short	0x0000
 8002660:	080025b5 	.word	0x080025b5

08002664 <svcSemaphoreCreate>:
SVC_1_1(svcSemaphoreDelete,  osStatus,            osSemaphoreId,                RET_osStatus)

// Semaphore Service Calls

/// Create and Initialize a Semaphore object
osSemaphoreId svcSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count) {
 8002664:	b510      	push	{r4, lr}
  OS_ID sem;

  if (semaphore_def == NULL) {
 8002666:	b158      	cbz	r0, 8002680 <svcSemaphoreCreate+0x1c>
    sysThreadError(osErrorParameter);
    return NULL;
  }

  sem = semaphore_def->semaphore;
 8002668:	6804      	ldr	r4, [r0, #0]
  if (sem == NULL) {
 800266a:	b18c      	cbz	r4, 8002690 <svcSemaphoreCreate+0x2c>
    sysThreadError(osErrorParameter);
    return NULL;
  }

  if (((P_SCB)sem)->cb_type != 0) {
 800266c:	7823      	ldrb	r3, [r4, #0]
 800266e:	b953      	cbnz	r3, 8002686 <svcSemaphoreCreate+0x22>
    sysThreadError(osErrorParameter);
    return NULL;
  }

  if (count > osFeature_Semaphore) {
 8002670:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8002674:	da0a      	bge.n	800268c <svcSemaphoreCreate+0x28>
    sysThreadError(osErrorValue);
    return NULL;
  }

  rt_sem_init(sem, count);                      // Initialize Semaphore
 8002676:	4620      	mov	r0, r4
 8002678:	b289      	uxth	r1, r1
 800267a:	f001 fed3 	bl	8004424 <rt_sem_init>
  
  return sem;
 800267e:	e007      	b.n	8002690 <svcSemaphoreCreate+0x2c>
osSemaphoreId svcSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count) {
  OS_ID sem;

  if (semaphore_def == NULL) {
    sysThreadError(osErrorParameter);
    return NULL;
 8002680:	f04f 0400 	mov.w	r4, #0
 8002684:	e004      	b.n	8002690 <svcSemaphoreCreate+0x2c>
    return NULL;
  }

  if (((P_SCB)sem)->cb_type != 0) {
    sysThreadError(osErrorParameter);
    return NULL;
 8002686:	f04f 0400 	mov.w	r4, #0
 800268a:	e001      	b.n	8002690 <svcSemaphoreCreate+0x2c>
  }

  if (count > osFeature_Semaphore) {
    sysThreadError(osErrorValue);
    return NULL;
 800268c:	f04f 0400 	mov.w	r4, #0
  }

  rt_sem_init(sem, count);                      // Initialize Semaphore
  
  return sem;
}
 8002690:	4620      	mov	r0, r4
 8002692:	bd10      	pop	{r4, pc}

08002694 <svcSemaphoreWait>:

/// Wait until a Semaphore becomes available
int32_t svcSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec) {
 8002694:	b538      	push	{r3, r4, r5, lr}
 8002696:	460d      	mov	r5, r1
  OS_ID     sem;
  OS_RESULT res;

  sem = rt_id2obj(semaphore_id);
 8002698:	f7ff fa30 	bl	8001afc <rt_id2obj>
  if (sem == NULL) return -1;
 800269c:	4604      	mov	r4, r0
 800269e:	b178      	cbz	r0, 80026c0 <svcSemaphoreWait+0x2c>

  if (((P_SCB)sem)->cb_type != SCB) return -1;
 80026a0:	7803      	ldrb	r3, [r0, #0]
 80026a2:	2b02      	cmp	r3, #2
 80026a4:	d10f      	bne.n	80026c6 <svcSemaphoreWait+0x32>

  res = rt_sem_wait(sem, rt_ms2tick(millisec)); // Wait for Semaphore
 80026a6:	4628      	mov	r0, r5
 80026a8:	f7ff f9f4 	bl	8001a94 <rt_ms2tick>
 80026ac:	b281      	uxth	r1, r0
 80026ae:	4620      	mov	r0, r4
 80026b0:	f001 ff52 	bl	8004558 <rt_sem_wait>

  if (res == OS_R_TMO) return 0;                // Timeout
 80026b4:	2801      	cmp	r0, #1
 80026b6:	d009      	beq.n	80026cc <svcSemaphoreWait+0x38>

  return (((P_SCB)sem)->tokens + 1);
 80026b8:	8860      	ldrh	r0, [r4, #2]
 80026ba:	f100 0001 	add.w	r0, r0, #1
 80026be:	bd38      	pop	{r3, r4, r5, pc}
int32_t svcSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec) {
  OS_ID     sem;
  OS_RESULT res;

  sem = rt_id2obj(semaphore_id);
  if (sem == NULL) return -1;
 80026c0:	f04f 30ff 	mov.w	r0, #4294967295
 80026c4:	bd38      	pop	{r3, r4, r5, pc}

  if (((P_SCB)sem)->cb_type != SCB) return -1;
 80026c6:	f04f 30ff 	mov.w	r0, #4294967295
 80026ca:	bd38      	pop	{r3, r4, r5, pc}

  res = rt_sem_wait(sem, rt_ms2tick(millisec)); // Wait for Semaphore

  if (res == OS_R_TMO) return 0;                // Timeout
 80026cc:	f04f 0000 	mov.w	r0, #0

  return (((P_SCB)sem)->tokens + 1);
}
 80026d0:	bd38      	pop	{r3, r4, r5, pc}
 80026d2:	bf00      	nop

080026d4 <svcSemaphoreRelease>:

/// Release a Semaphore
osStatus svcSemaphoreRelease (osSemaphoreId semaphore_id) {
 80026d4:	b508      	push	{r3, lr}
  OS_ID sem;

  sem = rt_id2obj(semaphore_id);
 80026d6:	f7ff fa11 	bl	8001afc <rt_id2obj>
  if (sem == NULL) return osErrorParameter;
 80026da:	b160      	cbz	r0, 80026f6 <svcSemaphoreRelease+0x22>

  if (((P_SCB)sem)->cb_type != SCB) return osErrorParameter;
 80026dc:	7802      	ldrb	r2, [r0, #0]
 80026de:	2a02      	cmp	r2, #2
 80026e0:	d10c      	bne.n	80026fc <svcSemaphoreRelease+0x28>

  if (((P_SCB)sem)->tokens == osFeature_Semaphore) return osErrorResource;
 80026e2:	8841      	ldrh	r1, [r0, #2]
 80026e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026e8:	4291      	cmp	r1, r2
 80026ea:	d00a      	beq.n	8002702 <svcSemaphoreRelease+0x2e>
  
  rt_sem_send(sem);                             // Release Semaphore
 80026ec:	f001 ff0c 	bl	8004508 <rt_sem_send>

  return osOK;
 80026f0:	f04f 0000 	mov.w	r0, #0
 80026f4:	bd08      	pop	{r3, pc}
/// Release a Semaphore
osStatus svcSemaphoreRelease (osSemaphoreId semaphore_id) {
  OS_ID sem;

  sem = rt_id2obj(semaphore_id);
  if (sem == NULL) return osErrorParameter;
 80026f6:	f04f 0080 	mov.w	r0, #128	; 0x80
 80026fa:	bd08      	pop	{r3, pc}

  if (((P_SCB)sem)->cb_type != SCB) return osErrorParameter;
 80026fc:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002700:	bd08      	pop	{r3, pc}

  if (((P_SCB)sem)->tokens == osFeature_Semaphore) return osErrorResource;
 8002702:	f04f 0081 	mov.w	r0, #129	; 0x81
  
  rt_sem_send(sem);                             // Release Semaphore

  return osOK;
}
 8002706:	bd08      	pop	{r3, pc}

08002708 <svcSemaphoreDelete>:

/// Delete a Semaphore that was created by osSemaphoreCreate
osStatus svcSemaphoreDelete (osSemaphoreId semaphore_id) {
 8002708:	b508      	push	{r3, lr}
  OS_ID sem;

  sem = rt_id2obj(semaphore_id);
 800270a:	f7ff f9f7 	bl	8001afc <rt_id2obj>
  if (sem == NULL) return osErrorParameter;
 800270e:	b138      	cbz	r0, 8002720 <svcSemaphoreDelete+0x18>

  if (((P_SCB)sem)->cb_type != SCB) return osErrorParameter;
 8002710:	7802      	ldrb	r2, [r0, #0]
 8002712:	2a02      	cmp	r2, #2
 8002714:	d107      	bne.n	8002726 <svcSemaphoreDelete+0x1e>

  rt_sem_delete(sem);                           // Delete Semaphore
 8002716:	f001 fe9d 	bl	8004454 <rt_sem_delete>

  return osOK;
 800271a:	f04f 0000 	mov.w	r0, #0
 800271e:	bd08      	pop	{r3, pc}
/// Delete a Semaphore that was created by osSemaphoreCreate
osStatus svcSemaphoreDelete (osSemaphoreId semaphore_id) {
  OS_ID sem;

  sem = rt_id2obj(semaphore_id);
  if (sem == NULL) return osErrorParameter;
 8002720:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002724:	bd08      	pop	{r3, pc}

  if (((P_SCB)sem)->cb_type != SCB) return osErrorParameter;
 8002726:	f04f 0080 	mov.w	r0, #128	; 0x80

  rt_sem_delete(sem);                           // Delete Semaphore

  return osOK;
}
 800272a:	bd08      	pop	{r3, pc}

0800272c <isrSemaphoreRelease>:


// Semaphore ISR Calls

/// Release a Semaphore
static __INLINE osStatus isrSemaphoreRelease (osSemaphoreId semaphore_id) {
 800272c:	b508      	push	{r3, lr}
  OS_ID sem;

  sem = rt_id2obj(semaphore_id);
 800272e:	f7ff f9e5 	bl	8001afc <rt_id2obj>
  if (sem == NULL) return osErrorParameter;
 8002732:	b160      	cbz	r0, 800274e <isrSemaphoreRelease+0x22>

  if (((P_SCB)sem)->cb_type != SCB) return osErrorParameter;
 8002734:	7802      	ldrb	r2, [r0, #0]
 8002736:	2a02      	cmp	r2, #2
 8002738:	d10c      	bne.n	8002754 <isrSemaphoreRelease+0x28>

  if (((P_SCB)sem)->tokens == osFeature_Semaphore) return osErrorResource;
 800273a:	8841      	ldrh	r1, [r0, #2]
 800273c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002740:	4291      	cmp	r1, r2
 8002742:	d00a      	beq.n	800275a <isrSemaphoreRelease+0x2e>

  isr_sem_send(sem);                            // Release Semaphore
 8002744:	f001 ff56 	bl	80045f4 <isr_sem_send>

  return osOK;
 8002748:	f04f 0000 	mov.w	r0, #0
 800274c:	bd08      	pop	{r3, pc}
/// Release a Semaphore
static __INLINE osStatus isrSemaphoreRelease (osSemaphoreId semaphore_id) {
  OS_ID sem;

  sem = rt_id2obj(semaphore_id);
  if (sem == NULL) return osErrorParameter;
 800274e:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002752:	bd08      	pop	{r3, pc}

  if (((P_SCB)sem)->cb_type != SCB) return osErrorParameter;
 8002754:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002758:	bd08      	pop	{r3, pc}

  if (((P_SCB)sem)->tokens == osFeature_Semaphore) return osErrorResource;
 800275a:	f04f 0081 	mov.w	r0, #129	; 0x81

  isr_sem_send(sem);                            // Release Semaphore

  return osOK;
}
 800275e:	bd08      	pop	{r3, pc}

08002760 <osSemaphoreCreate>:


// Semaphore Public API

/// Create and Initialize a Semaphore object
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count) {
 8002760:	b510      	push	{r4, lr}
 8002762:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8002766:	b98c      	cbnz	r4, 800278c <osSemaphoreCreate+0x2c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8002768:	f3ef 8414 	mrs	r4, CONTROL
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
 800276c:	f014 0f01 	tst.w	r4, #1
 8002770:	d108      	bne.n	8002784 <osSemaphoreCreate+0x24>
 8002772:	f240 0489 	movw	r4, #137	; 0x89
 8002776:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800277a:	7824      	ldrb	r4, [r4, #0]
 800277c:	b914      	cbnz	r4, 8002784 <osSemaphoreCreate+0x24>
    // Privileged and not running
    return   svcSemaphoreCreate(semaphore_def, count);
 800277e:	f7ff ff71 	bl	8002664 <svcSemaphoreCreate>
 8002782:	bd10      	pop	{r4, pc}


// ==== Semaphore Management ====

// Semaphore Service Calls declarations
SVC_2_1(svcSemaphoreCreate,  osSemaphoreId, const osSemaphoreDef_t *,  int32_t, RET_pointer)
 8002784:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002794 <osSemaphoreCreate+0x34>
 8002788:	df00      	svc	0
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
    // Privileged and not running
    return   svcSemaphoreCreate(semaphore_def, count);
  } else {
    return __svcSemaphoreCreate(semaphore_def, count);
 800278a:	bd10      	pop	{r4, pc}

// Semaphore Public API

/// Create and Initialize a Semaphore object
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count) {
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 800278c:	f04f 0000 	mov.w	r0, #0
    // Privileged and not running
    return   svcSemaphoreCreate(semaphore_def, count);
  } else {
    return __svcSemaphoreCreate(semaphore_def, count);
  }
}
 8002790:	bd10      	pop	{r4, pc}
 8002792:	0000      	.short	0x0000
 8002794:	08002665 	.word	0x08002665

08002798 <osSemaphoreWait>:

/// Wait until a Semaphore becomes available
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec) {
 8002798:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800279a:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return -1;             // Not allowed in ISR
 800279e:	b91c      	cbnz	r4, 80027a8 <osSemaphoreWait+0x10>

// ==== Semaphore Management ====

// Semaphore Service Calls declarations
SVC_2_1(svcSemaphoreCreate,  osSemaphoreId, const osSemaphoreDef_t *,  int32_t, RET_pointer)
SVC_2_1(svcSemaphoreWait,    int32_t,             osSemaphoreId,      uint32_t, RET_int32_t)
 80027a0:	f8df c00c 	ldr.w	ip, [pc, #12]	; 80027b0 <osSemaphoreWait+0x18>
 80027a4:	df00      	svc	0
}

/// Wait until a Semaphore becomes available
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec) {
  if (__get_IPSR() != 0) return -1;             // Not allowed in ISR
  return __svcSemaphoreWait(semaphore_id, millisec);
 80027a6:	bd10      	pop	{r4, pc}
  }
}

/// Wait until a Semaphore becomes available
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec) {
  if (__get_IPSR() != 0) return -1;             // Not allowed in ISR
 80027a8:	f04f 30ff 	mov.w	r0, #4294967295
  return __svcSemaphoreWait(semaphore_id, millisec);
}
 80027ac:	bd10      	pop	{r4, pc}
 80027ae:	0000      	.short	0x0000
 80027b0:	08002695 	.word	0x08002695

080027b4 <osSemaphoreRelease>:

/// Release a Semaphore
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id) {
 80027b4:	b510      	push	{r4, lr}
 80027b6:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) {                      // in ISR
 80027ba:	b114      	cbz	r4, 80027c2 <osSemaphoreRelease+0xe>
    return   isrSemaphoreRelease(semaphore_id);
 80027bc:	f7ff ffb6 	bl	800272c <isrSemaphoreRelease>
 80027c0:	bd10      	pop	{r4, pc}
// ==== Semaphore Management ====

// Semaphore Service Calls declarations
SVC_2_1(svcSemaphoreCreate,  osSemaphoreId, const osSemaphoreDef_t *,  int32_t, RET_pointer)
SVC_2_1(svcSemaphoreWait,    int32_t,             osSemaphoreId,      uint32_t, RET_int32_t)
SVC_1_1(svcSemaphoreRelease, osStatus,            osSemaphoreId,                RET_osStatus)
 80027c2:	f8df c008 	ldr.w	ip, [pc, #8]	; 80027cc <osSemaphoreRelease+0x18>
 80027c6:	df00      	svc	0
  if (__get_IPSR() != 0) {                      // in ISR
    return   isrSemaphoreRelease(semaphore_id);
  } else {                                      // in Thread
    return __svcSemaphoreRelease(semaphore_id);
  }
}
 80027c8:	bd10      	pop	{r4, pc}
 80027ca:	0000      	.short	0x0000
 80027cc:	080026d5 	.word	0x080026d5

080027d0 <osSemaphoreDelete>:

/// Delete a Semaphore that was created by osSemaphoreCreate
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id) {
 80027d0:	b510      	push	{r4, lr}
 80027d2:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 80027d6:	b91c      	cbnz	r4, 80027e0 <osSemaphoreDelete+0x10>

// Semaphore Service Calls declarations
SVC_2_1(svcSemaphoreCreate,  osSemaphoreId, const osSemaphoreDef_t *,  int32_t, RET_pointer)
SVC_2_1(svcSemaphoreWait,    int32_t,             osSemaphoreId,      uint32_t, RET_int32_t)
SVC_1_1(svcSemaphoreRelease, osStatus,            osSemaphoreId,                RET_osStatus)
SVC_1_1(svcSemaphoreDelete,  osStatus,            osSemaphoreId,                RET_osStatus)
 80027d8:	f8df c00c 	ldr.w	ip, [pc, #12]	; 80027e8 <osSemaphoreDelete+0x18>
 80027dc:	df00      	svc	0
}

/// Delete a Semaphore that was created by osSemaphoreCreate
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
  return __svcSemaphoreDelete(semaphore_id);
 80027de:	bd10      	pop	{r4, pc}
  }
}

/// Delete a Semaphore that was created by osSemaphoreCreate
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id) {
  if (__get_IPSR() != 0) return osErrorISR;     // Not allowed in ISR
 80027e0:	f04f 0082 	mov.w	r0, #130	; 0x82
  return __svcSemaphoreDelete(semaphore_id);
}
 80027e4:	bd10      	pop	{r4, pc}
 80027e6:	0000      	.short	0x0000
 80027e8:	08002709 	.word	0x08002709

080027ec <rt_clr_box>:

// Clear Memory Box (Zero init)
static void rt_clr_box (void *box_mem, void *box) {
  uint32_t *p, n;

  if (box) {
 80027ec:	b139      	cbz	r1, 80027fe <rt_clr_box+0x12>
    p = box;
    for (n = ((P_BM)box_mem)->blk_size; n; n -= 4) {
 80027ee:	6883      	ldr	r3, [r0, #8]
 80027f0:	b12b      	cbz	r3, 80027fe <rt_clr_box+0x12>
      *p++ = 0;
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	f841 2b04 	str.w	r2, [r1], #4
static void rt_clr_box (void *box_mem, void *box) {
  uint32_t *p, n;

  if (box) {
    p = box;
    for (n = ((P_BM)box_mem)->blk_size; n; n -= 4) {
 80027fa:	3b04      	subs	r3, #4
 80027fc:	d1fb      	bne.n	80027f6 <rt_clr_box+0xa>
 80027fe:	4770      	bx	lr

08002800 <svcPoolCreate>:
SVC_2_1(sysPoolFree,   osStatus,       osPoolId,      void *,   RET_osStatus)

// Memory Management Service & ISR Calls

/// Create and Initialize memory pool
osPoolId svcPoolCreate (const osPoolDef_t *pool_def) {
 8002800:	b510      	push	{r4, lr}
  uint32_t blk_sz;

  if ((pool_def == NULL) ||
 8002802:	4604      	mov	r4, r0
 8002804:	b188      	cbz	r0, 800282a <svcPoolCreate+0x2a>
      (pool_def->pool_sz == 0) ||
 8002806:	6801      	ldr	r1, [r0, #0]

/// Create and Initialize memory pool
osPoolId svcPoolCreate (const osPoolDef_t *pool_def) {
  uint32_t blk_sz;

  if ((pool_def == NULL) ||
 8002808:	b191      	cbz	r1, 8002830 <svcPoolCreate+0x30>
      (pool_def->pool_sz == 0) ||
      (pool_def->item_sz == 0) ||
 800280a:	6842      	ldr	r2, [r0, #4]
/// Create and Initialize memory pool
osPoolId svcPoolCreate (const osPoolDef_t *pool_def) {
  uint32_t blk_sz;

  if ((pool_def == NULL) ||
      (pool_def->pool_sz == 0) ||
 800280c:	b19a      	cbz	r2, 8002836 <svcPoolCreate+0x36>
      (pool_def->item_sz == 0) ||
      (pool_def->pool == NULL)) {
 800280e:	6880      	ldr	r0, [r0, #8]
osPoolId svcPoolCreate (const osPoolDef_t *pool_def) {
  uint32_t blk_sz;

  if ((pool_def == NULL) ||
      (pool_def->pool_sz == 0) ||
      (pool_def->item_sz == 0) ||
 8002810:	b1a0      	cbz	r0, 800283c <svcPoolCreate+0x3c>
      (pool_def->pool == NULL)) {
    sysThreadError(osErrorParameter);
    return NULL;
  }

  blk_sz = (pool_def->item_sz + 3) & ~3;
 8002812:	f102 0203 	add.w	r2, r2, #3
 8002816:	f022 0203 	bic.w	r2, r2, #3

  _init_box(pool_def->pool, sizeof(struct OS_BM) + pool_def->pool_sz * blk_sz, blk_sz);
 800281a:	fb01 f102 	mul.w	r1, r1, r2
 800281e:	f101 010c 	add.w	r1, r1, #12
 8002822:	f001 f9b5 	bl	8003b90 <_init_box>

  return pool_def->pool;
 8002826:	68a0      	ldr	r0, [r4, #8]
 8002828:	bd10      	pop	{r4, pc}
  if ((pool_def == NULL) ||
      (pool_def->pool_sz == 0) ||
      (pool_def->item_sz == 0) ||
      (pool_def->pool == NULL)) {
    sysThreadError(osErrorParameter);
    return NULL;
 800282a:	f04f 0000 	mov.w	r0, #0
 800282e:	bd10      	pop	{r4, pc}
 8002830:	f04f 0000 	mov.w	r0, #0
 8002834:	bd10      	pop	{r4, pc}
 8002836:	f04f 0000 	mov.w	r0, #0
 800283a:	bd10      	pop	{r4, pc}
 800283c:	f04f 0000 	mov.w	r0, #0
  blk_sz = (pool_def->item_sz + 3) & ~3;

  _init_box(pool_def->pool, sizeof(struct OS_BM) + pool_def->pool_sz * blk_sz, blk_sz);

  return pool_def->pool;
}
 8002840:	bd10      	pop	{r4, pc}
 8002842:	bf00      	nop

08002844 <sysPoolAlloc>:

/// Allocate a memory block from a memory pool
void *sysPoolAlloc (osPoolId pool_id, uint32_t clr) {
 8002844:	b570      	push	{r4, r5, r6, lr}
 8002846:	460e      	mov	r6, r1
  void *ptr;

  if (pool_id == NULL) return NULL;
 8002848:	4605      	mov	r5, r0
 800284a:	b140      	cbz	r0, 800285e <sysPoolAlloc+0x1a>

  ptr = rt_alloc_box(pool_id);
 800284c:	f001 fa00 	bl	8003c50 <rt_alloc_box>
 8002850:	4604      	mov	r4, r0
  if (clr) {
 8002852:	b136      	cbz	r6, 8002862 <sysPoolAlloc+0x1e>
    rt_clr_box(pool_id, ptr);
 8002854:	4628      	mov	r0, r5
 8002856:	4621      	mov	r1, r4
 8002858:	f7ff ffc8 	bl	80027ec <rt_clr_box>
 800285c:	e001      	b.n	8002862 <sysPoolAlloc+0x1e>

/// Allocate a memory block from a memory pool
void *sysPoolAlloc (osPoolId pool_id, uint32_t clr) {
  void *ptr;

  if (pool_id == NULL) return NULL;
 800285e:	f04f 0400 	mov.w	r4, #0
  if (clr) {
    rt_clr_box(pool_id, ptr);
  }

  return ptr;
}
 8002862:	4620      	mov	r0, r4
 8002864:	bd70      	pop	{r4, r5, r6, pc}
 8002866:	bf00      	nop

08002868 <sysPoolFree>:

/// Return an allocated memory block back to a specific memory pool
osStatus sysPoolFree (osPoolId pool_id, void *block) {
 8002868:	b508      	push	{r3, lr}
  int32_t res;
    
  if (pool_id == NULL) return osErrorParameter;
 800286a:	b130      	cbz	r0, 800287a <sysPoolFree+0x12>

  res = rt_free_box(pool_id, block);
 800286c:	f001 fa38 	bl	8003ce0 <rt_free_box>
  if (res != 0) return osErrorValue;
 8002870:	2800      	cmp	r0, #0
 8002872:	bf14      	ite	ne
 8002874:	2086      	movne	r0, #134	; 0x86
 8002876:	2000      	moveq	r0, #0
 8002878:	bd08      	pop	{r3, pc}

/// Return an allocated memory block back to a specific memory pool
osStatus sysPoolFree (osPoolId pool_id, void *block) {
  int32_t res;
    
  if (pool_id == NULL) return osErrorParameter;
 800287a:	f04f 0080 	mov.w	r0, #128	; 0x80

  res = rt_free_box(pool_id, block);
  if (res != 0) return osErrorValue;

  return osOK;
}
 800287e:	bd08      	pop	{r3, pc}

08002880 <osPoolCreate>:


// Memory Management Public API

/// Create and Initialize memory pool
osPoolId osPoolCreate (const osPoolDef_t *pool_def) {
 8002880:	b510      	push	{r4, lr}
 8002882:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8002886:	b98c      	cbnz	r4, 80028ac <osPoolCreate+0x2c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8002888:	f3ef 8414 	mrs	r4, CONTROL
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
 800288c:	f014 0f01 	tst.w	r4, #1
 8002890:	d108      	bne.n	80028a4 <osPoolCreate+0x24>
 8002892:	f240 0489 	movw	r4, #137	; 0x89
 8002896:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800289a:	7824      	ldrb	r4, [r4, #0]
 800289c:	b914      	cbnz	r4, 80028a4 <osPoolCreate+0x24>
    // Privileged and not running
    return   svcPoolCreate(pool_def);
 800289e:	f7ff ffaf 	bl	8002800 <svcPoolCreate>
 80028a2:	bd10      	pop	{r4, pc}
    }
  }
}

// Memory Management Service Calls declarations
SVC_1_1(svcPoolCreate, osPoolId, const osPoolDef_t *,           RET_pointer)
 80028a4:	f8df c00c 	ldr.w	ip, [pc, #12]	; 80028b4 <osPoolCreate+0x34>
 80028a8:	df00      	svc	0
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
    // Privileged and not running
    return   svcPoolCreate(pool_def);
  } else {
    return __svcPoolCreate(pool_def);
 80028aa:	bd10      	pop	{r4, pc}

// Memory Management Public API

/// Create and Initialize memory pool
osPoolId osPoolCreate (const osPoolDef_t *pool_def) {
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 80028ac:	f04f 0000 	mov.w	r0, #0
    // Privileged and not running
    return   svcPoolCreate(pool_def);
  } else {
    return __svcPoolCreate(pool_def);
  }
}
 80028b0:	bd10      	pop	{r4, pc}
 80028b2:	0000      	.short	0x0000
 80028b4:	08002801 	.word	0x08002801

080028b8 <osPoolAlloc>:

/// Allocate a memory block from a memory pool
void *osPoolAlloc (osPoolId pool_id) {
 80028b8:	b508      	push	{r3, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028ba:	f3ef 8105 	mrs	r1, IPSR
  if ((__get_IPSR() != 0) || ((__get_CONTROL() & 1) == 0)) {    // in ISR or Privileged
 80028be:	b921      	cbnz	r1, 80028ca <osPoolAlloc+0x12>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80028c0:	f3ef 8114 	mrs	r1, CONTROL
 80028c4:	f011 0f01 	tst.w	r1, #1
 80028c8:	d104      	bne.n	80028d4 <osPoolAlloc+0x1c>
    return   sysPoolAlloc(pool_id, 0);
 80028ca:	f04f 0100 	mov.w	r1, #0
 80028ce:	f7ff ffb9 	bl	8002844 <sysPoolAlloc>
 80028d2:	bd08      	pop	{r3, pc}
  }
}

// Memory Management Service Calls declarations
SVC_1_1(svcPoolCreate, osPoolId, const osPoolDef_t *,           RET_pointer)
SVC_2_1(sysPoolAlloc,  void *,         osPoolId,      uint32_t, RET_pointer)
 80028d4:	f04f 0100 	mov.w	r1, #0
 80028d8:	f8df c004 	ldr.w	ip, [pc, #4]	; 80028e0 <osPoolAlloc+0x28>
 80028dc:	df00      	svc	0
  if ((__get_IPSR() != 0) || ((__get_CONTROL() & 1) == 0)) {    // in ISR or Privileged
    return   sysPoolAlloc(pool_id, 0);
  } else {                                      // in Thread
    return __sysPoolAlloc(pool_id, 0);
  }
}
 80028de:	bd08      	pop	{r3, pc}
 80028e0:	08002845 	.word	0x08002845

080028e4 <osPoolCAlloc>:

/// Allocate a memory block from a memory pool and set memory block to zero
void *osPoolCAlloc (osPoolId pool_id) {
 80028e4:	b508      	push	{r3, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028e6:	f3ef 8105 	mrs	r1, IPSR
  if ((__get_IPSR() != 0) || ((__get_CONTROL() & 1) == 0)) {    // in ISR or Privileged
 80028ea:	b921      	cbnz	r1, 80028f6 <osPoolCAlloc+0x12>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80028ec:	f3ef 8114 	mrs	r1, CONTROL
 80028f0:	f011 0f01 	tst.w	r1, #1
 80028f4:	d104      	bne.n	8002900 <osPoolCAlloc+0x1c>
    return   sysPoolAlloc(pool_id, 1);
 80028f6:	f04f 0101 	mov.w	r1, #1
 80028fa:	f7ff ffa3 	bl	8002844 <sysPoolAlloc>
 80028fe:	bd08      	pop	{r3, pc}
  }
}

// Memory Management Service Calls declarations
SVC_1_1(svcPoolCreate, osPoolId, const osPoolDef_t *,           RET_pointer)
SVC_2_1(sysPoolAlloc,  void *,         osPoolId,      uint32_t, RET_pointer)
 8002900:	f04f 0101 	mov.w	r1, #1
 8002904:	f8df c004 	ldr.w	ip, [pc, #4]	; 800290c <osPoolCAlloc+0x28>
 8002908:	df00      	svc	0
  if ((__get_IPSR() != 0) || ((__get_CONTROL() & 1) == 0)) {    // in ISR or Privileged
    return   sysPoolAlloc(pool_id, 1);
  } else {                                      // in Thread
    return __sysPoolAlloc(pool_id, 1);
  }
}
 800290a:	bd08      	pop	{r3, pc}
 800290c:	08002845 	.word	0x08002845

08002910 <osPoolFree>:

/// Return an allocated memory block back to a specific memory pool
osStatus osPoolFree (osPoolId pool_id, void *block) {
 8002910:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002912:	f3ef 8405 	mrs	r4, IPSR
  if ((__get_IPSR() != 0) || ((__get_CONTROL() & 1) == 0)) {    // in ISR or Privileged
 8002916:	b924      	cbnz	r4, 8002922 <osPoolFree+0x12>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8002918:	f3ef 8414 	mrs	r4, CONTROL
 800291c:	f014 0f01 	tst.w	r4, #1
 8002920:	d102      	bne.n	8002928 <osPoolFree+0x18>
    return   sysPoolFree(pool_id, block);
 8002922:	f7ff ffa1 	bl	8002868 <sysPoolFree>
 8002926:	bd10      	pop	{r4, pc}
}

// Memory Management Service Calls declarations
SVC_1_1(svcPoolCreate, osPoolId, const osPoolDef_t *,           RET_pointer)
SVC_2_1(sysPoolAlloc,  void *,         osPoolId,      uint32_t, RET_pointer)
SVC_2_1(sysPoolFree,   osStatus,       osPoolId,      void *,   RET_osStatus)
 8002928:	f8df c004 	ldr.w	ip, [pc, #4]	; 8002930 <osPoolFree+0x20>
 800292c:	df00      	svc	0
  if ((__get_IPSR() != 0) || ((__get_CONTROL() & 1) == 0)) {    // in ISR or Privileged
    return   sysPoolFree(pool_id, block);
  } else {                                      // in Thread
    return __sysPoolFree(pool_id, block);
  }
}
 800292e:	bd10      	pop	{r4, pc}
 8002930:	08002869 	.word	0x08002869

08002934 <svcMessageCreate>:
SVC_2_3(svcMessageGet, os_InRegs osEvent,            osMessageQId,      uint32_t,             RET_osEvent)

// Message Queue Service Calls

/// Create and Initialize Message Queue
osMessageQId svcMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id) {
 8002934:	b510      	push	{r4, lr}

  if ((queue_def == NULL) ||
 8002936:	4604      	mov	r4, r0
 8002938:	b180      	cbz	r0, 800295c <svcMessageCreate+0x28>
      (queue_def->queue_sz == 0) ||
 800293a:	6803      	ldr	r3, [r0, #0]
// Message Queue Service Calls

/// Create and Initialize Message Queue
osMessageQId svcMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id) {

  if ((queue_def == NULL) ||
 800293c:	b18b      	cbz	r3, 8002962 <svcMessageCreate+0x2e>
      (queue_def->queue_sz == 0) ||
      (queue_def->pool == NULL)) {
 800293e:	6840      	ldr	r0, [r0, #4]

/// Create and Initialize Message Queue
osMessageQId svcMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id) {

  if ((queue_def == NULL) ||
      (queue_def->queue_sz == 0) ||
 8002940:	b190      	cbz	r0, 8002968 <svcMessageCreate+0x34>
      (queue_def->pool == NULL)) {
    sysThreadError(osErrorParameter);
    return NULL;
  }
  
  if (((P_MCB)queue_def->pool)->cb_type != 0) {
 8002942:	7802      	ldrb	r2, [r0, #0]
 8002944:	b99a      	cbnz	r2, 800296e <svcMessageCreate+0x3a>
    sysThreadError(osErrorParameter);
    return NULL;
  }

  rt_mbx_init(queue_def->pool, 4*(queue_def->queue_sz + 4));
 8002946:	f103 0304 	add.w	r3, r3, #4
 800294a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800294e:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 8002952:	4019      	ands	r1, r3
 8002954:	f000 fe80 	bl	8003658 <rt_mbx_init>

  return queue_def->pool;
 8002958:	6860      	ldr	r0, [r4, #4]
 800295a:	bd10      	pop	{r4, pc}

  if ((queue_def == NULL) ||
      (queue_def->queue_sz == 0) ||
      (queue_def->pool == NULL)) {
    sysThreadError(osErrorParameter);
    return NULL;
 800295c:	f04f 0000 	mov.w	r0, #0
 8002960:	bd10      	pop	{r4, pc}
 8002962:	f04f 0000 	mov.w	r0, #0
 8002966:	bd10      	pop	{r4, pc}
 8002968:	f04f 0000 	mov.w	r0, #0
 800296c:	bd10      	pop	{r4, pc}
  }
  
  if (((P_MCB)queue_def->pool)->cb_type != 0) {
    sysThreadError(osErrorParameter);
    return NULL;
 800296e:	f04f 0000 	mov.w	r0, #0
  }

  rt_mbx_init(queue_def->pool, 4*(queue_def->queue_sz + 4));

  return queue_def->pool;
}
 8002972:	bd10      	pop	{r4, pc}

08002974 <svcMessagePut>:

/// Put a Message to a Queue
osStatus svcMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec) {
 8002974:	b570      	push	{r4, r5, r6, lr}
 8002976:	460e      	mov	r6, r1
 8002978:	4615      	mov	r5, r2
  OS_RESULT res;

  if (queue_id == NULL) return osErrorParameter;
 800297a:	4604      	mov	r4, r0
 800297c:	b188      	cbz	r0, 80029a2 <svcMessagePut+0x2e>

  if (((P_MCB)queue_id)->cb_type != MCB) return osErrorParameter;
 800297e:	7803      	ldrb	r3, [r0, #0]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d111      	bne.n	80029a8 <svcMessagePut+0x34>

  res = rt_mbx_send(queue_id, (void *)info, rt_ms2tick(millisec));
 8002984:	4610      	mov	r0, r2
 8002986:	f7ff f885 	bl	8001a94 <rt_ms2tick>
 800298a:	b282      	uxth	r2, r0
 800298c:	4620      	mov	r0, r4
 800298e:	4631      	mov	r1, r6
 8002990:	f000 fe94 	bl	80036bc <rt_mbx_send>

  if (res == OS_R_TMO) {
 8002994:	2801      	cmp	r0, #1
 8002996:	d10a      	bne.n	80029ae <svcMessagePut+0x3a>
    return (millisec ? osErrorTimeoutResource : osErrorResource);
 8002998:	2d00      	cmp	r5, #0
 800299a:	bf0c      	ite	eq
 800299c:	2081      	moveq	r0, #129	; 0x81
 800299e:	20c1      	movne	r0, #193	; 0xc1
 80029a0:	bd70      	pop	{r4, r5, r6, pc}

/// Put a Message to a Queue
osStatus svcMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec) {
  OS_RESULT res;

  if (queue_id == NULL) return osErrorParameter;
 80029a2:	f04f 0080 	mov.w	r0, #128	; 0x80
 80029a6:	bd70      	pop	{r4, r5, r6, pc}

  if (((P_MCB)queue_id)->cb_type != MCB) return osErrorParameter;
 80029a8:	f04f 0080 	mov.w	r0, #128	; 0x80
 80029ac:	bd70      	pop	{r4, r5, r6, pc}

  if (res == OS_R_TMO) {
    return (millisec ? osErrorTimeoutResource : osErrorResource);
  }

  return osOK;
 80029ae:	f04f 0000 	mov.w	r0, #0
}
 80029b2:	bd70      	pop	{r4, r5, r6, pc}

080029b4 <svcMessageGet>:

/// Get a Message or Wait for a Message from a Queue
os_InRegs osEvent_type svcMessageGet (osMessageQId queue_id, uint32_t millisec) {
 80029b4:	b530      	push	{r4, r5, lr}
 80029b6:	b085      	sub	sp, #20
 80029b8:	460d      	mov	r5, r1
  OS_RESULT res;
  osEvent   ret;

  if (queue_id == NULL) {
 80029ba:	4604      	mov	r4, r0
 80029bc:	b930      	cbnz	r0, 80029cc <svcMessageGet+0x18>
    ret.status = osErrorParameter;
    return osEvent_ret_status;
 80029be:	f04f 0100 	mov.w	r1, #0
 80029c2:	460a      	mov	r2, r1
 80029c4:	460b      	mov	r3, r1
 80029c6:	f04f 0080 	mov.w	r0, #128	; 0x80
 80029ca:	e022      	b.n	8002a12 <svcMessageGet+0x5e>
  }

  if (((P_MCB)queue_id)->cb_type != MCB) {
 80029cc:	7803      	ldrb	r3, [r0, #0]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d006      	beq.n	80029e0 <svcMessageGet+0x2c>
    ret.status = osErrorParameter;
    return osEvent_ret_status;
 80029d2:	f04f 0100 	mov.w	r1, #0
 80029d6:	460a      	mov	r2, r1
 80029d8:	460b      	mov	r3, r1
 80029da:	f04f 0080 	mov.w	r0, #128	; 0x80
 80029de:	e018      	b.n	8002a12 <svcMessageGet+0x5e>
  }

  res = rt_mbx_wait(queue_id, &ret.value.p, rt_ms2tick(millisec));
 80029e0:	4608      	mov	r0, r1
 80029e2:	f7ff f857 	bl	8001a94 <rt_ms2tick>
 80029e6:	b282      	uxth	r2, r0
 80029e8:	4620      	mov	r0, r4
 80029ea:	a902      	add	r1, sp, #8
 80029ec:	f000 fefa 	bl	80037e4 <rt_mbx_wait>
  
  if (res == OS_R_TMO) {
 80029f0:	2801      	cmp	r0, #1
 80029f2:	d108      	bne.n	8002a06 <svcMessageGet+0x52>
    ret.status = millisec ? osEventTimeout : osOK;
    return osEvent_ret_value;
 80029f4:	f04f 0300 	mov.w	r3, #0
 80029f8:	429d      	cmp	r5, r3
 80029fa:	bf14      	ite	ne
 80029fc:	2040      	movne	r0, #64	; 0x40
 80029fe:	4618      	moveq	r0, r3
 8002a00:	9902      	ldr	r1, [sp, #8]
 8002a02:	461a      	mov	r2, r3
 8002a04:	e005      	b.n	8002a12 <svcMessageGet+0x5e>
  }

  ret.status = osEventMessage;

  return osEvent_ret_value;
 8002a06:	f04f 0300 	mov.w	r3, #0
 8002a0a:	f04f 0010 	mov.w	r0, #16
 8002a0e:	9902      	ldr	r1, [sp, #8]
 8002a10:	461a      	mov	r2, r3
}
 8002a12:	b005      	add	sp, #20
 8002a14:	bd30      	pop	{r4, r5, pc}
 8002a16:	bf00      	nop

08002a18 <isrMessagePut>:


// Message Queue ISR Calls

/// Put a Message to a Queue
static __INLINE osStatus isrMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec) {
 8002a18:	b538      	push	{r3, r4, r5, lr}
 8002a1a:	460d      	mov	r5, r1

  if ((queue_id == NULL) || (millisec != 0)) {
 8002a1c:	4604      	mov	r4, r0
 8002a1e:	b168      	cbz	r0, 8002a3c <isrMessagePut+0x24>
 8002a20:	b97a      	cbnz	r2, 8002a42 <isrMessagePut+0x2a>
    return osErrorParameter;
  }

  if (((P_MCB)queue_id)->cb_type != MCB) return osErrorParameter;
 8002a22:	7803      	ldrb	r3, [r0, #0]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d10f      	bne.n	8002a48 <isrMessagePut+0x30>

  if (rt_mbx_check(queue_id) == 0) {            // Check if Queue is full
 8002a28:	f000 ff82 	bl	8003930 <rt_mbx_check>
 8002a2c:	b178      	cbz	r0, 8002a4e <isrMessagePut+0x36>
    return osErrorResource;
  }

  isr_mbx_send(queue_id, (void *)info);
 8002a2e:	4620      	mov	r0, r4
 8002a30:	4629      	mov	r1, r5
 8002a32:	f000 ff8f 	bl	8003954 <isr_mbx_send>

  return osOK;
 8002a36:	f04f 0000 	mov.w	r0, #0
 8002a3a:	bd38      	pop	{r3, r4, r5, pc}

/// Put a Message to a Queue
static __INLINE osStatus isrMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec) {

  if ((queue_id == NULL) || (millisec != 0)) {
    return osErrorParameter;
 8002a3c:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002a40:	bd38      	pop	{r3, r4, r5, pc}
 8002a42:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002a46:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (((P_MCB)queue_id)->cb_type != MCB) return osErrorParameter;
 8002a48:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002a4c:	bd38      	pop	{r3, r4, r5, pc}

  if (rt_mbx_check(queue_id) == 0) {            // Check if Queue is full
    return osErrorResource;
 8002a4e:	f04f 0081 	mov.w	r0, #129	; 0x81
  }

  isr_mbx_send(queue_id, (void *)info);

  return osOK;
}
 8002a52:	bd38      	pop	{r3, r4, r5, pc}

08002a54 <isrMessageGet>:

/// Get a Message or Wait for a Message from a Queue
static __INLINE os_InRegs osEvent isrMessageGet (osMessageQId queue_id, uint32_t millisec) {
 8002a54:	b510      	push	{r4, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	4604      	mov	r4, r0
  OS_RESULT res;
  osEvent   ret;

  if ((queue_id == NULL) || (millisec != 0)) {
 8002a5a:	4608      	mov	r0, r1
 8002a5c:	b101      	cbz	r1, 8002a60 <isrMessageGet+0xc>
 8002a5e:	b14a      	cbz	r2, 8002a74 <isrMessageGet+0x20>
    ret.status = osErrorParameter;
 8002a60:	ab04      	add	r3, sp, #16
 8002a62:	f04f 0280 	mov.w	r2, #128	; 0x80
 8002a66:	f843 2d0c 	str.w	r2, [r3, #-12]!
    return ret;
 8002a6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002a6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002a72:	e01a      	b.n	8002aaa <isrMessageGet+0x56>
  }

  if (((P_MCB)queue_id)->cb_type != MCB) {
 8002a74:	780b      	ldrb	r3, [r1, #0]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d009      	beq.n	8002a8e <isrMessageGet+0x3a>
    ret.status = osErrorParameter;
 8002a7a:	ab04      	add	r3, sp, #16
 8002a7c:	f04f 0280 	mov.w	r2, #128	; 0x80
 8002a80:	f843 2d0c 	str.w	r2, [r3, #-12]!
    return ret;
 8002a84:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002a88:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002a8c:	e00d      	b.n	8002aaa <isrMessageGet+0x56>
  }

  res = isr_mbx_receive(queue_id, &ret.value.p);
 8002a8e:	a902      	add	r1, sp, #8
 8002a90:	f000 ff72 	bl	8003978 <isr_mbx_receive>
  
  if (res != OS_R_MBX) {
 8002a94:	2804      	cmp	r0, #4
    ret.status = osOK;
 8002a96:	ab04      	add	r3, sp, #16
 8002a98:	bf14      	ite	ne
 8002a9a:	2200      	movne	r2, #0
    return ret;
  }

  ret.status = osEventMessage; 
 8002a9c:	2210      	moveq	r2, #16
 8002a9e:	f843 2d0c 	str.w	r2, [r3, #-12]!

  return ret;
 8002aa2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002aa6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8002aaa:	4620      	mov	r0, r4
 8002aac:	b004      	add	sp, #16
 8002aae:	bd10      	pop	{r4, pc}

08002ab0 <osMessageCreate>:


// Message Queue Management Public API

/// Create and Initialize Message Queue
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id) {
 8002ab0:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ab2:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8002ab6:	b98c      	cbnz	r4, 8002adc <osMessageCreate+0x2c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8002ab8:	f3ef 8414 	mrs	r4, CONTROL
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
 8002abc:	f014 0f01 	tst.w	r4, #1
 8002ac0:	d108      	bne.n	8002ad4 <osMessageCreate+0x24>
 8002ac2:	f240 0489 	movw	r4, #137	; 0x89
 8002ac6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8002aca:	7824      	ldrb	r4, [r4, #0]
 8002acc:	b914      	cbnz	r4, 8002ad4 <osMessageCreate+0x24>
    // Privileged and not running
    return   svcMessageCreate(queue_def, thread_id);
 8002ace:	f7ff ff31 	bl	8002934 <svcMessageCreate>
 8002ad2:	bd10      	pop	{r4, pc}


// ==== Message Queue Management Functions ====

// Message Queue Management Service Calls declarations
SVC_2_1(svcMessageCreate,        osMessageQId, const osMessageQDef_t *, osThreadId,           RET_pointer)
 8002ad4:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002ae4 <osMessageCreate+0x34>
 8002ad8:	df00      	svc	0
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
    // Privileged and not running
    return   svcMessageCreate(queue_def, thread_id);
  } else {
    return __svcMessageCreate(queue_def, thread_id);
 8002ada:	bd10      	pop	{r4, pc}

// Message Queue Management Public API

/// Create and Initialize Message Queue
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id) {
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8002adc:	f04f 0000 	mov.w	r0, #0
    // Privileged and not running
    return   svcMessageCreate(queue_def, thread_id);
  } else {
    return __svcMessageCreate(queue_def, thread_id);
  }
}
 8002ae0:	bd10      	pop	{r4, pc}
 8002ae2:	0000      	.short	0x0000
 8002ae4:	08002935 	.word	0x08002935

08002ae8 <osMessagePut>:

/// Put a Message to a Queue
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec) {
 8002ae8:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002aea:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) {                      // in ISR
 8002aee:	b114      	cbz	r4, 8002af6 <osMessagePut+0xe>
    return   isrMessagePut(queue_id, info, millisec);
 8002af0:	f7ff ff92 	bl	8002a18 <isrMessagePut>
 8002af4:	bd10      	pop	{r4, pc}

// ==== Message Queue Management Functions ====

// Message Queue Management Service Calls declarations
SVC_2_1(svcMessageCreate,        osMessageQId, const osMessageQDef_t *, osThreadId,           RET_pointer)
SVC_3_1(svcMessagePut,           osStatus,           osMessageQId,      uint32_t,   uint32_t, RET_osStatus)
 8002af6:	f8df c008 	ldr.w	ip, [pc, #8]	; 8002b00 <osMessagePut+0x18>
 8002afa:	df00      	svc	0
  if (__get_IPSR() != 0) {                      // in ISR
    return   isrMessagePut(queue_id, info, millisec);
  } else {                                      // in Thread
    return __svcMessagePut(queue_id, info, millisec);
  }
}
 8002afc:	bd10      	pop	{r4, pc}
 8002afe:	0000      	.short	0x0000
 8002b00:	08002975 	.word	0x08002975

08002b04 <osMessageGet>:

/// Get a Message or Wait for a Message from a Queue
os_InRegs osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec) {
 8002b04:	b570      	push	{r4, r5, r6, lr}
 8002b06:	4604      	mov	r4, r0
 8002b08:	4616      	mov	r6, r2
 8002b0a:	f3ef 8505 	mrs	r5, IPSR
  if (__get_IPSR() != 0) {                      // in ISR
 8002b0e:	b115      	cbz	r5, 8002b16 <osMessageGet+0x12>
    return   isrMessageGet(queue_id, millisec);
 8002b10:	f7ff ffa0 	bl	8002a54 <isrMessageGet>
 8002b14:	e007      	b.n	8002b26 <osMessageGet+0x22>
// ==== Message Queue Management Functions ====

// Message Queue Management Service Calls declarations
SVC_2_1(svcMessageCreate,        osMessageQId, const osMessageQDef_t *, osThreadId,           RET_pointer)
SVC_3_1(svcMessagePut,           osStatus,           osMessageQId,      uint32_t,   uint32_t, RET_osStatus)
SVC_2_3(svcMessageGet, os_InRegs osEvent,            osMessageQId,      uint32_t,             RET_osEvent)
 8002b16:	4608      	mov	r0, r1
 8002b18:	4611      	mov	r1, r2
 8002b1a:	f8df c010 	ldr.w	ip, [pc, #16]	; 8002b2c <osMessageGet+0x28>
 8002b1e:	df00      	svc	0
 8002b20:	6020      	str	r0, [r4, #0]
 8002b22:	6061      	str	r1, [r4, #4]
 8002b24:	60a2      	str	r2, [r4, #8]
  if (__get_IPSR() != 0) {                      // in ISR
    return   isrMessageGet(queue_id, millisec);
  } else {                                      // in Thread
    return __svcMessageGet(queue_id, millisec);
  }
}
 8002b26:	4620      	mov	r0, r4
 8002b28:	bd70      	pop	{r4, r5, r6, pc}
 8002b2a:	0000      	.short	0x0000
 8002b2c:	080029b5 	.word	0x080029b5

08002b30 <svcMailCreate>:
SVC_3_1(sysMailFree,   osStatus,        osMailQId,      void *,   uint32_t,           RET_osStatus)

// Mail Queue Management Service & ISR Calls

/// Create and Initialize mail queue
osMailQId svcMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id) {
 8002b30:	b538      	push	{r3, r4, r5, lr}
  uint32_t blk_sz;
  P_MCB    pmcb;
  void    *pool;

  if ((queue_def == NULL) ||
 8002b32:	4604      	mov	r4, r0
 8002b34:	2800      	cmp	r0, #0
 8002b36:	d028      	beq.n	8002b8a <svcMailCreate+0x5a>
      (queue_def->queue_sz == 0) ||
 8002b38:	6801      	ldr	r1, [r0, #0]
osMailQId svcMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id) {
  uint32_t blk_sz;
  P_MCB    pmcb;
  void    *pool;

  if ((queue_def == NULL) ||
 8002b3a:	2900      	cmp	r1, #0
 8002b3c:	d028      	beq.n	8002b90 <svcMailCreate+0x60>
      (queue_def->queue_sz == 0) ||
      (queue_def->item_sz  == 0) ||
 8002b3e:	6842      	ldr	r2, [r0, #4]
  uint32_t blk_sz;
  P_MCB    pmcb;
  void    *pool;

  if ((queue_def == NULL) ||
      (queue_def->queue_sz == 0) ||
 8002b40:	2a00      	cmp	r2, #0
 8002b42:	d028      	beq.n	8002b96 <svcMailCreate+0x66>
      (queue_def->item_sz  == 0) ||
      (queue_def->pool == NULL)) {
 8002b44:	6883      	ldr	r3, [r0, #8]
  P_MCB    pmcb;
  void    *pool;

  if ((queue_def == NULL) ||
      (queue_def->queue_sz == 0) ||
      (queue_def->item_sz  == 0) ||
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d028      	beq.n	8002b9c <svcMailCreate+0x6c>
      (queue_def->pool == NULL)) {
    sysThreadError(osErrorParameter);
    return NULL;
  }

  pmcb = *(((void **)queue_def->pool) + 0);
 8002b4a:	681d      	ldr	r5, [r3, #0]
  pool = *(((void **)queue_def->pool) + 1);
 8002b4c:	6858      	ldr	r0, [r3, #4]

  if ((pool == NULL) || (pmcb == NULL) || (pmcb->cb_type != 0)) {
 8002b4e:	2800      	cmp	r0, #0
 8002b50:	d027      	beq.n	8002ba2 <svcMailCreate+0x72>
 8002b52:	2d00      	cmp	r5, #0
 8002b54:	d028      	beq.n	8002ba8 <svcMailCreate+0x78>
 8002b56:	782b      	ldrb	r3, [r5, #0]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d128      	bne.n	8002bae <svcMailCreate+0x7e>
    sysThreadError(osErrorParameter);
    return NULL;
  }

  blk_sz = (queue_def->item_sz + 3) & ~3;
 8002b5c:	f102 0203 	add.w	r2, r2, #3
 8002b60:	f022 0203 	bic.w	r2, r2, #3

  _init_box(pool, sizeof(struct OS_BM) + queue_def->queue_sz * blk_sz, blk_sz);
 8002b64:	fb01 f102 	mul.w	r1, r1, r2
 8002b68:	f101 010c 	add.w	r1, r1, #12
 8002b6c:	f001 f810 	bl	8003b90 <_init_box>

  rt_mbx_init(pmcb, 4*(queue_def->queue_sz + 4));
 8002b70:	6823      	ldr	r3, [r4, #0]
 8002b72:	f103 0304 	add.w	r3, r3, #4
 8002b76:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002b7a:	4628      	mov	r0, r5
 8002b7c:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 8002b80:	4019      	ands	r1, r3
 8002b82:	f000 fd69 	bl	8003658 <rt_mbx_init>

  return queue_def->pool;
 8002b86:	68a0      	ldr	r0, [r4, #8]
 8002b88:	bd38      	pop	{r3, r4, r5, pc}
  if ((queue_def == NULL) ||
      (queue_def->queue_sz == 0) ||
      (queue_def->item_sz  == 0) ||
      (queue_def->pool == NULL)) {
    sysThreadError(osErrorParameter);
    return NULL;
 8002b8a:	f04f 0000 	mov.w	r0, #0
 8002b8e:	bd38      	pop	{r3, r4, r5, pc}
 8002b90:	f04f 0000 	mov.w	r0, #0
 8002b94:	bd38      	pop	{r3, r4, r5, pc}
 8002b96:	f04f 0000 	mov.w	r0, #0
 8002b9a:	bd38      	pop	{r3, r4, r5, pc}
 8002b9c:	f04f 0000 	mov.w	r0, #0
 8002ba0:	bd38      	pop	{r3, r4, r5, pc}
  pmcb = *(((void **)queue_def->pool) + 0);
  pool = *(((void **)queue_def->pool) + 1);

  if ((pool == NULL) || (pmcb == NULL) || (pmcb->cb_type != 0)) {
    sysThreadError(osErrorParameter);
    return NULL;
 8002ba2:	f04f 0000 	mov.w	r0, #0
 8002ba6:	bd38      	pop	{r3, r4, r5, pc}
 8002ba8:	f04f 0000 	mov.w	r0, #0
 8002bac:	bd38      	pop	{r3, r4, r5, pc}
 8002bae:	f04f 0000 	mov.w	r0, #0
  _init_box(pool, sizeof(struct OS_BM) + queue_def->queue_sz * blk_sz, blk_sz);

  rt_mbx_init(pmcb, 4*(queue_def->queue_sz + 4));

  return queue_def->pool;
}
 8002bb2:	bd38      	pop	{r3, r4, r5, pc}

08002bb4 <sysMailAlloc>:

/// Allocate a memory block from a mail
void *sysMailAlloc (osMailQId queue_id, uint32_t millisec, uint32_t isr, uint32_t clr) {
 8002bb4:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8002bb8:	4689      	mov	r9, r1
 8002bba:	4698      	mov	r8, r3
  P_MCB pmcb;
  void *pool;
  void *mem;

  if (queue_id == NULL) return NULL;
 8002bbc:	2800      	cmp	r0, #0
 8002bbe:	d038      	beq.n	8002c32 <sysMailAlloc+0x7e>

  pmcb = *(((void **)queue_id) + 0);
 8002bc0:	6806      	ldr	r6, [r0, #0]
  pool = *(((void **)queue_id) + 1);
 8002bc2:	6845      	ldr	r5, [r0, #4]

  if ((pool == NULL) || (pmcb == NULL)) return NULL;
 8002bc4:	2d00      	cmp	r5, #0
 8002bc6:	d037      	beq.n	8002c38 <sysMailAlloc+0x84>
 8002bc8:	2e00      	cmp	r6, #0
 8002bca:	d038      	beq.n	8002c3e <sysMailAlloc+0x8a>

  if (isr && (millisec != 0)) return NULL;
 8002bcc:	b10a      	cbz	r2, 8002bd2 <sysMailAlloc+0x1e>
 8002bce:	2900      	cmp	r1, #0
 8002bd0:	d138      	bne.n	8002c44 <sysMailAlloc+0x90>

  mem = rt_alloc_box(pool);
 8002bd2:	4628      	mov	r0, r5
 8002bd4:	f001 f83c 	bl	8003c50 <rt_alloc_box>
 8002bd8:	4604      	mov	r4, r0
  if (clr) {
 8002bda:	f1b8 0f00 	cmp.w	r8, #0
 8002bde:	d003      	beq.n	8002be8 <sysMailAlloc+0x34>
    rt_clr_box(pool, mem);
 8002be0:	4628      	mov	r0, r5
 8002be2:	4621      	mov	r1, r4
 8002be4:	f7ff fe02 	bl	80027ec <rt_clr_box>
  }

  if ((mem == NULL) && (millisec != 0)) {
 8002be8:	bb74      	cbnz	r4, 8002c48 <sysMailAlloc+0x94>
 8002bea:	f1b9 0f00 	cmp.w	r9, #0
 8002bee:	d02b      	beq.n	8002c48 <sysMailAlloc+0x94>
    // Put Task to sleep when Memory not available
    if (pmcb->p_lnk != NULL) {
 8002bf0:	6873      	ldr	r3, [r6, #4]
 8002bf2:	b143      	cbz	r3, 8002c06 <sysMailAlloc+0x52>
      rt_put_prio((P_XCB)pmcb, os_tsk.run);
 8002bf4:	f240 03cc 	movw	r3, #204	; 0xcc
 8002bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bfc:	4630      	mov	r0, r6
 8002bfe:	6819      	ldr	r1, [r3, #0]
 8002c00:	f000 fab2 	bl	8003168 <rt_put_prio>
 8002c04:	e00c      	b.n	8002c20 <sysMailAlloc+0x6c>
    } else {
      pmcb->p_lnk = os_tsk.run;
 8002c06:	f240 03cc 	movw	r3, #204	; 0xcc
 8002c0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	6073      	str	r3, [r6, #4]
      os_tsk.run->p_lnk = NULL;
 8002c12:	f04f 0200 	mov.w	r2, #0
 8002c16:	605a      	str	r2, [r3, #4]
      os_tsk.run->p_rlnk = (P_TCB)pmcb;
 8002c18:	609e      	str	r6, [r3, #8]
      // Task is waiting to allocate a message
      pmcb->state = 3;
 8002c1a:	f04f 0303 	mov.w	r3, #3
 8002c1e:	7073      	strb	r3, [r6, #1]
    }
    rt_block(rt_ms2tick(millisec), WAIT_MBX);
 8002c20:	4648      	mov	r0, r9
 8002c22:	f7fe ff37 	bl	8001a94 <rt_ms2tick>
 8002c26:	b280      	uxth	r0, r0
 8002c28:	f04f 0108 	mov.w	r1, #8
 8002c2c:	f002 f954 	bl	8004ed8 <rt_block>
 8002c30:	e00a      	b.n	8002c48 <sysMailAlloc+0x94>
void *sysMailAlloc (osMailQId queue_id, uint32_t millisec, uint32_t isr, uint32_t clr) {
  P_MCB pmcb;
  void *pool;
  void *mem;

  if (queue_id == NULL) return NULL;
 8002c32:	f04f 0400 	mov.w	r4, #0
 8002c36:	e007      	b.n	8002c48 <sysMailAlloc+0x94>

  pmcb = *(((void **)queue_id) + 0);
  pool = *(((void **)queue_id) + 1);

  if ((pool == NULL) || (pmcb == NULL)) return NULL;
 8002c38:	f04f 0400 	mov.w	r4, #0
 8002c3c:	e004      	b.n	8002c48 <sysMailAlloc+0x94>
 8002c3e:	f04f 0400 	mov.w	r4, #0
 8002c42:	e001      	b.n	8002c48 <sysMailAlloc+0x94>

  if (isr && (millisec != 0)) return NULL;
 8002c44:	f04f 0400 	mov.w	r4, #0
    }
    rt_block(rt_ms2tick(millisec), WAIT_MBX);
  }

  return mem;  
}
 8002c48:	4620      	mov	r0, r4
 8002c4a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8002c4e:	bf00      	nop

08002c50 <sysMailFree>:

/// Free a memory block from a mail
osStatus sysMailFree (osMailQId queue_id, void *mail, uint32_t isr) {
 8002c50:	b570      	push	{r4, r5, r6, lr}
 8002c52:	4616      	mov	r6, r2
  P_TCB   ptcb;
  void   *pool;
  void   *mem;
  int32_t res;

  if (queue_id == NULL) return osErrorParameter;
 8002c54:	2800      	cmp	r0, #0
 8002c56:	d030      	beq.n	8002cba <sysMailFree+0x6a>

  pmcb = *(((void **)queue_id) + 0);
 8002c58:	6804      	ldr	r4, [r0, #0]
  pool = *(((void **)queue_id) + 1);
 8002c5a:	6845      	ldr	r5, [r0, #4]

  if ((pmcb == NULL) || (pool == NULL)) return osErrorParameter;
 8002c5c:	2c00      	cmp	r4, #0
 8002c5e:	d02f      	beq.n	8002cc0 <sysMailFree+0x70>
 8002c60:	2d00      	cmp	r5, #0
 8002c62:	d030      	beq.n	8002cc6 <sysMailFree+0x76>

  res = rt_free_box(pool, mail);
 8002c64:	4628      	mov	r0, r5
 8002c66:	f001 f83b 	bl	8003ce0 <rt_free_box>

  if (res != 0) return osErrorValue;
 8002c6a:	2800      	cmp	r0, #0
 8002c6c:	d12e      	bne.n	8002ccc <sysMailFree+0x7c>

  if ((pmcb->p_lnk != NULL) && (pmcb->state == 3)) {
 8002c6e:	6863      	ldr	r3, [r4, #4]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d02e      	beq.n	8002cd2 <sysMailFree+0x82>
 8002c74:	7863      	ldrb	r3, [r4, #1]
 8002c76:	2b03      	cmp	r3, #3
 8002c78:	d12e      	bne.n	8002cd8 <sysMailFree+0x88>
    // Task is waiting to allocate a message
    if (isr) {
 8002c7a:	b146      	cbz	r6, 8002c8e <sysMailFree+0x3e>
      rt_psq_enq (pmcb, (U32)pool);
 8002c7c:	4620      	mov	r0, r4
 8002c7e:	4629      	mov	r1, r5
 8002c80:	f000 fcae 	bl	80035e0 <rt_psq_enq>
      rt_psh_req ();
 8002c84:	f001 fef4 	bl	8004a70 <rt_psh_req>
        rt_dispatch(ptcb);
      }
    }
  }

  return osOK;
 8002c88:	f04f 0000 	mov.w	r0, #0
 8002c8c:	bd70      	pop	{r4, r5, r6, pc}
    // Task is waiting to allocate a message
    if (isr) {
      rt_psq_enq (pmcb, (U32)pool);
      rt_psh_req ();
    } else {
      mem = rt_alloc_box(pool);
 8002c8e:	4628      	mov	r0, r5
 8002c90:	f000 ffde 	bl	8003c50 <rt_alloc_box>
      if (mem != NULL) {
 8002c94:	4605      	mov	r5, r0
 8002c96:	2800      	cmp	r0, #0
 8002c98:	d021      	beq.n	8002cde <sysMailFree+0x8e>
        ptcb = rt_get_first((P_XCB)pmcb);
 8002c9a:	4620      	mov	r0, r4
 8002c9c:	f000 faac 	bl	80031f8 <rt_get_first>
 8002ca0:	4604      	mov	r4, r0
        rt_ret_val(ptcb, (U32)mem);
 8002ca2:	4629      	mov	r1, r5
 8002ca4:	f7fe fe0e 	bl	80018c4 <rt_ret_val>
        rt_rmv_dly(ptcb);
 8002ca8:	4620      	mov	r0, r4
 8002caa:	f000 fc69 	bl	8003580 <rt_rmv_dly>
        rt_dispatch(ptcb);
 8002cae:	4620      	mov	r0, r4
 8002cb0:	f002 f8d2 	bl	8004e58 <rt_dispatch>
      }
    }
  }

  return osOK;
 8002cb4:	f04f 0000 	mov.w	r0, #0
 8002cb8:	bd70      	pop	{r4, r5, r6, pc}
  P_TCB   ptcb;
  void   *pool;
  void   *mem;
  int32_t res;

  if (queue_id == NULL) return osErrorParameter;
 8002cba:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002cbe:	bd70      	pop	{r4, r5, r6, pc}

  pmcb = *(((void **)queue_id) + 0);
  pool = *(((void **)queue_id) + 1);

  if ((pmcb == NULL) || (pool == NULL)) return osErrorParameter;
 8002cc0:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002cc4:	bd70      	pop	{r4, r5, r6, pc}
 8002cc6:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002cca:	bd70      	pop	{r4, r5, r6, pc}

  res = rt_free_box(pool, mail);

  if (res != 0) return osErrorValue;
 8002ccc:	f04f 0086 	mov.w	r0, #134	; 0x86
 8002cd0:	bd70      	pop	{r4, r5, r6, pc}
        rt_dispatch(ptcb);
      }
    }
  }

  return osOK;
 8002cd2:	f04f 0000 	mov.w	r0, #0
 8002cd6:	bd70      	pop	{r4, r5, r6, pc}
 8002cd8:	f04f 0000 	mov.w	r0, #0
 8002cdc:	bd70      	pop	{r4, r5, r6, pc}
 8002cde:	f04f 0000 	mov.w	r0, #0
}
 8002ce2:	bd70      	pop	{r4, r5, r6, pc}

08002ce4 <osMailCreate>:


// Mail Queue Management Public API

/// Create and Initialize mail queue
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id) {
 8002ce4:	b510      	push	{r4, lr}
 8002ce6:	f3ef 8405 	mrs	r4, IPSR
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8002cea:	b98c      	cbnz	r4, 8002d10 <osMailCreate+0x2c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8002cec:	f3ef 8414 	mrs	r4, CONTROL
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
 8002cf0:	f014 0f01 	tst.w	r4, #1
 8002cf4:	d108      	bne.n	8002d08 <osMailCreate+0x24>
 8002cf6:	f240 0489 	movw	r4, #137	; 0x89
 8002cfa:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8002cfe:	7824      	ldrb	r4, [r4, #0]
 8002d00:	b914      	cbnz	r4, 8002d08 <osMailCreate+0x24>
    // Privileged and not running
    return   svcMailCreate(queue_def, thread_id);
 8002d02:	f7ff ff15 	bl	8002b30 <svcMailCreate>
 8002d06:	bd10      	pop	{r4, pc}


// ==== Mail Queue Management Functions ====

// Mail Queue Management Service Calls declarations
SVC_2_1(svcMailCreate, osMailQId, const osMailQDef_t *, osThreadId,                   RET_pointer)
 8002d08:	f8df c00c 	ldr.w	ip, [pc, #12]	; 8002d18 <osMailCreate+0x34>
 8002d0c:	df00      	svc	0
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
  if (((__get_CONTROL() & 1) == 0) && (os_running == 0)) {
    // Privileged and not running
    return   svcMailCreate(queue_def, thread_id);
  } else {
    return __svcMailCreate(queue_def, thread_id);
 8002d0e:	bd10      	pop	{r4, pc}

// Mail Queue Management Public API

/// Create and Initialize mail queue
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id) {
  if (__get_IPSR() != 0) return NULL;           // Not allowed in ISR
 8002d10:	f04f 0000 	mov.w	r0, #0
    // Privileged and not running
    return   svcMailCreate(queue_def, thread_id);
  } else {
    return __svcMailCreate(queue_def, thread_id);
  }
}
 8002d14:	bd10      	pop	{r4, pc}
 8002d16:	0000      	.short	0x0000
 8002d18:	08002b31 	.word	0x08002b31

08002d1c <osMailAlloc>:

/// Allocate a memory block from a mail
void *osMailAlloc (osMailQId queue_id, uint32_t millisec) {
 8002d1c:	b508      	push	{r3, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d1e:	f3ef 8305 	mrs	r3, IPSR
  if (__get_IPSR() != 0) {                      // in ISR
 8002d22:	b133      	cbz	r3, 8002d32 <osMailAlloc+0x16>
    return   sysMailAlloc(queue_id, millisec, 1, 0);
 8002d24:	f04f 0201 	mov.w	r2, #1
 8002d28:	f04f 0300 	mov.w	r3, #0
 8002d2c:	f7ff ff42 	bl	8002bb4 <sysMailAlloc>
 8002d30:	bd08      	pop	{r3, pc}

// ==== Mail Queue Management Functions ====

// Mail Queue Management Service Calls declarations
SVC_2_1(svcMailCreate, osMailQId, const osMailQDef_t *, osThreadId,                   RET_pointer)
SVC_4_1(sysMailAlloc,  void *,          osMailQId,      uint32_t, uint32_t, uint32_t, RET_pointer)
 8002d32:	f04f 0200 	mov.w	r2, #0
 8002d36:	4613      	mov	r3, r2
 8002d38:	f8df c004 	ldr.w	ip, [pc, #4]	; 8002d40 <osMailAlloc+0x24>
 8002d3c:	df00      	svc	0
  if (__get_IPSR() != 0) {                      // in ISR
    return   sysMailAlloc(queue_id, millisec, 1, 0);
  } else {                                      // in Thread
    return __sysMailAlloc(queue_id, millisec, 0, 0);
  }
}
 8002d3e:	bd08      	pop	{r3, pc}
 8002d40:	08002bb5 	.word	0x08002bb5

08002d44 <osMailCAlloc>:

/// Allocate a memory block from a mail and set memory block to zero
void *osMailCAlloc (osMailQId queue_id, uint32_t millisec) {
 8002d44:	b508      	push	{r3, lr}
 8002d46:	f3ef 8305 	mrs	r3, IPSR
  if (__get_IPSR() != 0) {                      // in ISR
 8002d4a:	b12b      	cbz	r3, 8002d58 <osMailCAlloc+0x14>
    return   sysMailAlloc(queue_id, millisec, 1, 1);
 8002d4c:	f04f 0201 	mov.w	r2, #1
 8002d50:	4613      	mov	r3, r2
 8002d52:	f7ff ff2f 	bl	8002bb4 <sysMailAlloc>
 8002d56:	bd08      	pop	{r3, pc}

// ==== Mail Queue Management Functions ====

// Mail Queue Management Service Calls declarations
SVC_2_1(svcMailCreate, osMailQId, const osMailQDef_t *, osThreadId,                   RET_pointer)
SVC_4_1(sysMailAlloc,  void *,          osMailQId,      uint32_t, uint32_t, uint32_t, RET_pointer)
 8002d58:	f04f 0200 	mov.w	r2, #0
 8002d5c:	f04f 0301 	mov.w	r3, #1
 8002d60:	f8df c004 	ldr.w	ip, [pc, #4]	; 8002d68 <osMailCAlloc+0x24>
 8002d64:	df00      	svc	0
  if (__get_IPSR() != 0) {                      // in ISR
    return   sysMailAlloc(queue_id, millisec, 1, 1);
  } else {                                      // in Thread
    return __sysMailAlloc(queue_id, millisec, 0, 1);
  }
}
 8002d66:	bd08      	pop	{r3, pc}
 8002d68:	08002bb5 	.word	0x08002bb5

08002d6c <osMailFree>:

/// Free a memory block from a mail
osStatus osMailFree (osMailQId queue_id, void *mail) {
 8002d6c:	b508      	push	{r3, lr}
 8002d6e:	f3ef 8205 	mrs	r2, IPSR
  if (__get_IPSR() != 0) {                      // in ISR
 8002d72:	b122      	cbz	r2, 8002d7e <osMailFree+0x12>
    return   sysMailFree(queue_id, mail, 1);
 8002d74:	f04f 0201 	mov.w	r2, #1
 8002d78:	f7ff ff6a 	bl	8002c50 <sysMailFree>
 8002d7c:	bd08      	pop	{r3, pc}
// ==== Mail Queue Management Functions ====

// Mail Queue Management Service Calls declarations
SVC_2_1(svcMailCreate, osMailQId, const osMailQDef_t *, osThreadId,                   RET_pointer)
SVC_4_1(sysMailAlloc,  void *,          osMailQId,      uint32_t, uint32_t, uint32_t, RET_pointer)
SVC_3_1(sysMailFree,   osStatus,        osMailQId,      void *,   uint32_t,           RET_osStatus)
 8002d7e:	f04f 0200 	mov.w	r2, #0
 8002d82:	f8df c008 	ldr.w	ip, [pc, #8]	; 8002d8c <osMailFree+0x20>
 8002d86:	df00      	svc	0
  if (__get_IPSR() != 0) {                      // in ISR
    return   sysMailFree(queue_id, mail, 1);
  } else {                                      // in Thread
    return __sysMailFree(queue_id, mail, 0);
  }
}
 8002d88:	bd08      	pop	{r3, pc}
 8002d8a:	0000      	.short	0x0000
 8002d8c:	08002c51 	.word	0x08002c51

08002d90 <osMailPut>:

/// Put a mail to a queue
osStatus osMailPut (osMailQId queue_id, void *mail) {
 8002d90:	b508      	push	{r3, lr}
  if (queue_id == NULL) return osErrorParameter;
 8002d92:	b130      	cbz	r0, 8002da2 <osMailPut+0x12>
  if (mail == NULL)     return osErrorValue;
 8002d94:	b141      	cbz	r1, 8002da8 <osMailPut+0x18>
  return osMessagePut(*((void **)queue_id), (uint32_t)mail, 0);
 8002d96:	6800      	ldr	r0, [r0, #0]
 8002d98:	f04f 0200 	mov.w	r2, #0
 8002d9c:	f7ff fea4 	bl	8002ae8 <osMessagePut>
 8002da0:	bd08      	pop	{r3, pc}
  }
}

/// Put a mail to a queue
osStatus osMailPut (osMailQId queue_id, void *mail) {
  if (queue_id == NULL) return osErrorParameter;
 8002da2:	f04f 0080 	mov.w	r0, #128	; 0x80
 8002da6:	bd08      	pop	{r3, pc}
  if (mail == NULL)     return osErrorValue;
 8002da8:	f04f 0086 	mov.w	r0, #134	; 0x86
  return osMessagePut(*((void **)queue_id), (uint32_t)mail, 0);
}
 8002dac:	bd08      	pop	{r3, pc}
 8002dae:	bf00      	nop

08002db0 <osMailGet>:

/// Get a mail from a queue
os_InRegs osEvent osMailGet (osMailQId queue_id, uint32_t millisec) {
 8002db0:	b510      	push	{r4, lr}
 8002db2:	4604      	mov	r4, r0
  osEvent ret;

  if (queue_id == NULL) {
 8002db4:	b919      	cbnz	r1, 8002dbe <osMailGet+0xe>
    ret.status = osErrorParameter;
    return ret;
 8002db6:	f04f 0380 	mov.w	r3, #128	; 0x80
 8002dba:	6003      	str	r3, [r0, #0]
 8002dbc:	e007      	b.n	8002dce <osMailGet+0x1e>
  }

  ret = osMessageGet(*((void **)queue_id), millisec);
 8002dbe:	6809      	ldr	r1, [r1, #0]
 8002dc0:	f7ff fea0 	bl	8002b04 <osMessageGet>
 8002dc4:	6823      	ldr	r3, [r4, #0]
 8002dc6:	2b10      	cmp	r3, #16
 8002dc8:	bf08      	it	eq
 8002dca:	2320      	moveq	r3, #32
  if (ret.status == osEventMessage) ret.status = osEventMail;

  return ret;
 8002dcc:	6023      	str	r3, [r4, #0]
}
 8002dce:	4620      	mov	r0, r4
 8002dd0:	bd10      	pop	{r4, pc}
 8002dd2:	bf00      	nop

08002dd4 <os_suspend>:


// Public API

/// Suspends the OS task scheduler
uint32_t os_suspend (void) {
 8002dd4:	b500      	push	{lr}


//  ==== RTX Extensions ====

// Service Calls declarations
SVC_0_1(rt_suspend, uint32_t, RET_uint32_t)
 8002dd6:	f8df c008 	ldr.w	ip, [pc, #8]	; 8002de0 <os_suspend+0xc>
 8002dda:	df00      	svc	0
// Public API

/// Suspends the OS task scheduler
uint32_t os_suspend (void) {
  return __rt_suspend();
}
 8002ddc:	f85d fb04 	ldr.w	pc, [sp], #4
 8002de0:	08004709 	.word	0x08004709

08002de4 <os_resume>:

/// Resumes the OS task scheduler
void os_resume (uint32_t sleep_time) {
 8002de4:	b500      	push	{lr}

//  ==== RTX Extensions ====

// Service Calls declarations
SVC_0_1(rt_suspend, uint32_t, RET_uint32_t)
SVC_1_0(rt_resume,  void,     uint32_t)
 8002de6:	f8df c008 	ldr.w	ip, [pc, #8]	; 8002df0 <os_resume+0xc>
 8002dea:	df00      	svc	0
 8002dec:	f85d fb04 	ldr.w	pc, [sp], #4
 8002df0:	08004751 	.word	0x08004751

08002df4 <rt_evt_wait>:
 *---------------------------------------------------------------------------*/


/*--------------------------- rt_evt_wait -----------------------------------*/

OS_RESULT rt_evt_wait (U16 wait_flags, U16 timeout, BOOL and_wait) {
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	460b      	mov	r3, r1
 8002dfc:	603a      	str	r2, [r7, #0]
 8002dfe:	4602      	mov	r2, r0
 8002e00:	80fa      	strh	r2, [r7, #6]
 8002e02:	80bb      	strh	r3, [r7, #4]
  /* "timeout" is the time-out limit in system ticks (0xffff if no time-out) */
  /* "and_wait" specifies the AND-ing of "wait_flags" as condition to be met */
  /* to complete the wait. (OR-ing if set to 0).                             */
  U32 block_state;

  if (and_wait) {
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d026      	beq.n	8002e58 <rt_evt_wait+0x64>
    /* Check for AND-connected events */
    if ((os_tsk.run->events & wait_flags) == wait_flags) {
 8002e0a:	f240 03cc 	movw	r3, #204	; 0xcc
 8002e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	8b1a      	ldrh	r2, [r3, #24]
 8002e16:	88fb      	ldrh	r3, [r7, #6]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	88fa      	ldrh	r2, [r7, #6]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d116      	bne.n	8002e50 <rt_evt_wait+0x5c>
      os_tsk.run->events &= ~wait_flags;
 8002e22:	f240 03cc 	movw	r3, #204	; 0xcc
 8002e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	f240 03cc 	movw	r3, #204	; 0xcc
 8002e30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	8b1b      	ldrh	r3, [r3, #24]
 8002e38:	b299      	uxth	r1, r3
 8002e3a:	88fb      	ldrh	r3, [r7, #6]
 8002e3c:	ea6f 0303 	mvn.w	r3, r3
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	400b      	ands	r3, r1
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	8313      	strh	r3, [r2, #24]
      return (OS_R_EVT);
 8002e4a:	f04f 0302 	mov.w	r3, #2
 8002e4e:	e047      	b.n	8002ee0 <rt_evt_wait+0xec>
    }
    block_state = WAIT_AND;
 8002e50:	f04f 0306 	mov.w	r3, #6
 8002e54:	60fb      	str	r3, [r7, #12]
 8002e56:	e033      	b.n	8002ec0 <rt_evt_wait+0xcc>
  }
  else {
    /* Check for OR-connected events */
    if (os_tsk.run->events & wait_flags) {
 8002e58:	f240 03cc 	movw	r3, #204	; 0xcc
 8002e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	8b1a      	ldrh	r2, [r3, #24]
 8002e64:	88fb      	ldrh	r3, [r7, #6]
 8002e66:	4013      	ands	r3, r2
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d025      	beq.n	8002eba <rt_evt_wait+0xc6>
      os_tsk.run->waits = os_tsk.run->events & wait_flags;
 8002e6e:	f240 03cc 	movw	r3, #204	; 0xcc
 8002e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	f240 03cc 	movw	r3, #204	; 0xcc
 8002e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	8b19      	ldrh	r1, [r3, #24]
 8002e84:	88fb      	ldrh	r3, [r7, #6]
 8002e86:	400b      	ands	r3, r1
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	8353      	strh	r3, [r2, #26]
      os_tsk.run->events &= ~wait_flags;
 8002e8c:	f240 03cc 	movw	r3, #204	; 0xcc
 8002e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	f240 03cc 	movw	r3, #204	; 0xcc
 8002e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	8b1b      	ldrh	r3, [r3, #24]
 8002ea2:	b299      	uxth	r1, r3
 8002ea4:	88fb      	ldrh	r3, [r7, #6]
 8002ea6:	ea6f 0303 	mvn.w	r3, r3
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	400b      	ands	r3, r1
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	8313      	strh	r3, [r2, #24]
      return (OS_R_EVT);
 8002eb4:	f04f 0302 	mov.w	r3, #2
 8002eb8:	e012      	b.n	8002ee0 <rt_evt_wait+0xec>
    }
    block_state = WAIT_OR;
 8002eba:	f04f 0305 	mov.w	r3, #5
 8002ebe:	60fb      	str	r3, [r7, #12]
  }
  /* Task has to wait */
  os_tsk.run->waits = wait_flags;
 8002ec0:	f240 03cc 	movw	r3, #204	; 0xcc
 8002ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	88fa      	ldrh	r2, [r7, #6]
 8002ecc:	835a      	strh	r2, [r3, #26]
  rt_block (timeout, (U8)block_state);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	88ba      	ldrh	r2, [r7, #4]
 8002ed4:	4610      	mov	r0, r2
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	f001 fffe 	bl	8004ed8 <rt_block>
  return (OS_R_TMO);
 8002edc:	f04f 0301 	mov.w	r3, #1
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f107 0710 	add.w	r7, r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop

08002eec <rt_evt_set>:


/*--------------------------- rt_evt_set ------------------------------------*/

void rt_evt_set (U16 event_flags, OS_TID task_id) {
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	6039      	str	r1, [r7, #0]
 8002ef6:	80fb      	strh	r3, [r7, #6]
  /* Set one or more event flags of a selectable task. */
  P_TCB p_tcb;

  p_tcb = os_active_TCB[task_id-1];
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	f103 32ff 	add.w	r2, r3, #4294967295
 8002efe:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8002f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f0a:	60fb      	str	r3, [r7, #12]
  if (p_tcb == NULL) {
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d049      	beq.n	8002fa6 <rt_evt_set+0xba>
    return;
  }
  p_tcb->events |= event_flags;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	8b1a      	ldrh	r2, [r3, #24]
 8002f16:	88fb      	ldrh	r3, [r7, #6]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	b29a      	uxth	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	831a      	strh	r2, [r3, #24]
  event_flags    = p_tcb->waits;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8b5b      	ldrh	r3, [r3, #26]
 8002f24:	80fb      	strh	r3, [r7, #6]
  /* If the task is not waiting for an event, it should not be put */
  /* to ready state. */
  if (p_tcb->state == WAIT_AND) {
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	785b      	ldrb	r3, [r3, #1]
 8002f2a:	2b06      	cmp	r3, #6
 8002f2c:	d107      	bne.n	8002f3e <rt_evt_set+0x52>
    /* Check for AND-connected events */
    if ((p_tcb->events & event_flags) == event_flags) {
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	8b1a      	ldrh	r2, [r3, #24]
 8002f32:	88fb      	ldrh	r3, [r7, #6]
 8002f34:	4013      	ands	r3, r2
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	88fa      	ldrh	r2, [r7, #6]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d013      	beq.n	8002f66 <rt_evt_set+0x7a>
      goto wkup;
    }
  }
  if (p_tcb->state == WAIT_OR) {
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	785b      	ldrb	r3, [r3, #1]
 8002f42:	2b05      	cmp	r3, #5
 8002f44:	d130      	bne.n	8002fa8 <rt_evt_set+0xbc>
    /* Check for OR-connected events */
    if (p_tcb->events & event_flags) {
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	8b1a      	ldrh	r2, [r3, #24]
 8002f4a:	88fb      	ldrh	r3, [r7, #6]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d029      	beq.n	8002fa8 <rt_evt_set+0xbc>
      p_tcb->waits  &= p_tcb->events;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8b5a      	ldrh	r2, [r3, #26]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	8b1b      	ldrh	r3, [r3, #24]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	835a      	strh	r2, [r3, #26]
 8002f64:	e000      	b.n	8002f68 <rt_evt_set+0x7c>
  /* If the task is not waiting for an event, it should not be put */
  /* to ready state. */
  if (p_tcb->state == WAIT_AND) {
    /* Check for AND-connected events */
    if ((p_tcb->events & event_flags) == event_flags) {
      goto wkup;
 8002f66:	bf00      	nop
  }
  if (p_tcb->state == WAIT_OR) {
    /* Check for OR-connected events */
    if (p_tcb->events & event_flags) {
      p_tcb->waits  &= p_tcb->events;
wkup: p_tcb->events &= ~event_flags;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8b1b      	ldrh	r3, [r3, #24]
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	88fb      	ldrh	r3, [r7, #6]
 8002f70:	ea6f 0303 	mvn.w	r3, r3
 8002f74:	b29b      	uxth	r3, r3
 8002f76:	4013      	ands	r3, r2
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	831a      	strh	r2, [r3, #24]
      rt_rmv_dly (p_tcb);
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	f000 fafd 	bl	8003580 <rt_rmv_dly>
      p_tcb->state   = READY;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f04f 0201 	mov.w	r2, #1
 8002f8c:	705a      	strb	r2, [r3, #1]
#ifdef __CMSIS_RTOS
      rt_ret_val2(p_tcb, 0x08/*osEventSignal*/, p_tcb->waits); 
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8b5b      	ldrh	r3, [r3, #26]
 8002f92:	68f8      	ldr	r0, [r7, #12]
 8002f94:	f04f 0108 	mov.w	r1, #8
 8002f98:	461a      	mov	r2, r3
 8002f9a:	f7fe fca3 	bl	80018e4 <rt_ret_val2>
#else
      rt_ret_val (p_tcb, OS_R_EVT);
#endif
      rt_dispatch (p_tcb);
 8002f9e:	68f8      	ldr	r0, [r7, #12]
 8002fa0:	f001 ff5a 	bl	8004e58 <rt_dispatch>
 8002fa4:	e000      	b.n	8002fa8 <rt_evt_set+0xbc>
  /* Set one or more event flags of a selectable task. */
  P_TCB p_tcb;

  p_tcb = os_active_TCB[task_id-1];
  if (p_tcb == NULL) {
    return;
 8002fa6:	bf00      	nop
      rt_ret_val (p_tcb, OS_R_EVT);
#endif
      rt_dispatch (p_tcb);
    }
  }
}
 8002fa8:	f107 0710 	add.w	r7, r7, #16
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <rt_evt_clr>:


/*--------------------------- rt_evt_clr ------------------------------------*/

void rt_evt_clr (U16 clear_flags, OS_TID task_id) {
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	6039      	str	r1, [r7, #0]
 8002fba:	80fb      	strh	r3, [r7, #6]
  /* Clear one or more event flags (identified by "clear_flags") of a */
  /* selectable task (identified by "task"). */
  P_TCB task = os_active_TCB[task_id-1];
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	f103 32ff 	add.w	r2, r3, #4294967295
 8002fc2:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8002fc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fce:	60fb      	str	r3, [r7, #12]

  if (task == NULL) {
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00c      	beq.n	8002ff0 <rt_evt_clr+0x40>
    return;
  }
  task->events &= ~clear_flags;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	8b1b      	ldrh	r3, [r3, #24]
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	88fb      	ldrh	r3, [r7, #6]
 8002fde:	ea6f 0303 	mvn.w	r3, r3
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	831a      	strh	r2, [r3, #24]
 8002fee:	e000      	b.n	8002ff2 <rt_evt_clr+0x42>
  /* Clear one or more event flags (identified by "clear_flags") of a */
  /* selectable task (identified by "task"). */
  P_TCB task = os_active_TCB[task_id-1];

  if (task == NULL) {
    return;
 8002ff0:	bf00      	nop
  }
  task->events &= ~clear_flags;
}
 8002ff2:	f107 0714 	add.w	r7, r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr

08002ffc <isr_evt_set>:


/*--------------------------- isr_evt_set -----------------------------------*/

void isr_evt_set (U16 event_flags, OS_TID task_id) {
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	4603      	mov	r3, r0
 8003004:	6039      	str	r1, [r7, #0]
 8003006:	80fb      	strh	r3, [r7, #6]
  /* Same function as "os_evt_set", but to be called by ISRs. */
  P_TCB p_tcb = os_active_TCB[task_id-1];
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	f103 32ff 	add.w	r2, r3, #4294967295
 800300e:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8003012:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800301a:	60fb      	str	r3, [r7, #12]

  if (p_tcb == NULL) {
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d007      	beq.n	8003032 <isr_evt_set+0x36>
    return;
  }
  rt_psq_enq (p_tcb, event_flags);
 8003022:	88fb      	ldrh	r3, [r7, #6]
 8003024:	68f8      	ldr	r0, [r7, #12]
 8003026:	4619      	mov	r1, r3
 8003028:	f000 fada 	bl	80035e0 <rt_psq_enq>
  rt_psh_req ();
 800302c:	f001 fd20 	bl	8004a70 <rt_psh_req>
 8003030:	e000      	b.n	8003034 <isr_evt_set+0x38>
void isr_evt_set (U16 event_flags, OS_TID task_id) {
  /* Same function as "os_evt_set", but to be called by ISRs. */
  P_TCB p_tcb = os_active_TCB[task_id-1];

  if (p_tcb == NULL) {
    return;
 8003032:	bf00      	nop
  }
  rt_psq_enq (p_tcb, event_flags);
  rt_psh_req ();
}
 8003034:	f107 0710 	add.w	r7, r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <rt_evt_get>:


/*--------------------------- rt_evt_get ------------------------------------*/

U16 rt_evt_get (void) {
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  /* Get events of a running task after waiting for OR connected events. */
  return (os_tsk.run->waits);
 8003040:	f240 03cc 	movw	r3, #204	; 0xcc
 8003044:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	8b5b      	ldrh	r3, [r3, #26]
}
 800304c:	4618      	mov	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	bc80      	pop	{r7}
 8003052:	4770      	bx	lr

08003054 <rt_evt_psh>:


/*--------------------------- rt_evt_psh ------------------------------------*/

void rt_evt_psh (P_TCB p_CB, U16 set_flags) {
 8003054:	b580      	push	{r7, lr}
 8003056:	b084      	sub	sp, #16
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
 800305c:	460b      	mov	r3, r1
 800305e:	807b      	strh	r3, [r7, #2]
  /* Check if task has to be waken up */
  U16 event_flags;

  p_CB->events |= set_flags;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	8b1a      	ldrh	r2, [r3, #24]
 8003064:	887b      	ldrh	r3, [r7, #2]
 8003066:	4313      	orrs	r3, r2
 8003068:	b29a      	uxth	r2, r3
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	831a      	strh	r2, [r3, #24]
  event_flags = p_CB->waits;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	8b5b      	ldrh	r3, [r3, #26]
 8003072:	81fb      	strh	r3, [r7, #14]
  if (p_CB->state == WAIT_AND) {
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	785b      	ldrb	r3, [r3, #1]
 8003078:	2b06      	cmp	r3, #6
 800307a:	d107      	bne.n	800308c <rt_evt_psh+0x38>
    /* Check for AND-connected events */
    if ((p_CB->events & event_flags) == event_flags) {
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	8b1a      	ldrh	r2, [r3, #24]
 8003080:	89fb      	ldrh	r3, [r7, #14]
 8003082:	4013      	ands	r3, r2
 8003084:	b29b      	uxth	r3, r3
 8003086:	89fa      	ldrh	r2, [r7, #14]
 8003088:	429a      	cmp	r2, r3
 800308a:	d013      	beq.n	80030b4 <rt_evt_psh+0x60>
      goto rdy;
    }
  }
  if (p_CB->state == WAIT_OR) {
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	785b      	ldrb	r3, [r3, #1]
 8003090:	2b05      	cmp	r3, #5
 8003092:	d132      	bne.n	80030fa <rt_evt_psh+0xa6>
    /* Check for OR-connected events */
    if (p_CB->events & event_flags) {
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	8b1a      	ldrh	r2, [r3, #24]
 8003098:	89fb      	ldrh	r3, [r7, #14]
 800309a:	4013      	ands	r3, r2
 800309c:	b29b      	uxth	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d02b      	beq.n	80030fa <rt_evt_psh+0xa6>
      p_CB->waits  &= p_CB->events;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	8b5a      	ldrh	r2, [r3, #26]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	8b1b      	ldrh	r3, [r3, #24]
 80030aa:	4013      	ands	r3, r2
 80030ac:	b29a      	uxth	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	835a      	strh	r2, [r3, #26]
 80030b2:	e000      	b.n	80030b6 <rt_evt_psh+0x62>
  p_CB->events |= set_flags;
  event_flags = p_CB->waits;
  if (p_CB->state == WAIT_AND) {
    /* Check for AND-connected events */
    if ((p_CB->events & event_flags) == event_flags) {
      goto rdy;
 80030b4:	bf00      	nop
  }
  if (p_CB->state == WAIT_OR) {
    /* Check for OR-connected events */
    if (p_CB->events & event_flags) {
      p_CB->waits  &= p_CB->events;
rdy:  p_CB->events &= ~event_flags;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	8b1b      	ldrh	r3, [r3, #24]
 80030ba:	b29a      	uxth	r2, r3
 80030bc:	89fb      	ldrh	r3, [r7, #14]
 80030be:	ea6f 0303 	mvn.w	r3, r3
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	4013      	ands	r3, r2
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	b29a      	uxth	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	831a      	strh	r2, [r3, #24]
      rt_rmv_dly (p_CB);
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 fa56 	bl	8003580 <rt_rmv_dly>
      p_CB->state   = READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f04f 0201 	mov.w	r2, #1
 80030da:	705a      	strb	r2, [r3, #1]
#ifdef __CMSIS_RTOS
      rt_ret_val2(p_CB, 0x08/*osEventSignal*/, p_CB->waits); 
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	8b5b      	ldrh	r3, [r3, #26]
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f04f 0108 	mov.w	r1, #8
 80030e6:	461a      	mov	r2, r3
 80030e8:	f7fe fbfc 	bl	80018e4 <rt_ret_val2>
#else
      rt_ret_val (p_CB, OS_R_EVT);
#endif
      rt_put_prio (&os_rdy, p_CB);
 80030ec:	f240 0090 	movw	r0, #144	; 0x90
 80030f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80030f4:	6879      	ldr	r1, [r7, #4]
 80030f6:	f000 f837 	bl	8003168 <rt_put_prio>
    }
  }
}
 80030fa:	f107 0710 	add.w	r7, r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop

08003104 <rt_inc_qi>:
#else
 #define rt_inc(p)     __disable_irq();(*p)++;__enable_irq();
 #define rt_dec(p)     __disable_irq();(*p)--;__enable_irq();
#endif

__inline static U32 rt_inc_qi (U32 size, U8 *count, U8 *first) {
 8003104:	b490      	push	{r4, r7}
 8003106:	b088      	sub	sp, #32
 8003108:	af00      	add	r7, sp, #0
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	60b9      	str	r1, [r7, #8]
 800310e:	607a      	str	r2, [r7, #4]

__attribute__((always_inline)) static inline U32 __disable_irq(void)
{
  U32 result;

  __asm volatile ("mrs %0, primask" : "=r" (result));
 8003110:	f3ef 8410 	mrs	r4, PRIMASK
 8003114:	617c      	str	r4, [r7, #20]
  __asm volatile ("cpsid i");
 8003116:	b672      	cpsid	i
    c2 = (cnt = __ldrex(first)) + 1;
    if (c2 == size) c2 = 0;
  } while (__strex(c2, first));
#else
  __disable_irq();
  if ((cnt = *count) < size) {
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	61fb      	str	r3, [r7, #28]
 800311e:	69fa      	ldr	r2, [r7, #28]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	429a      	cmp	r2, r3
 8003124:	d218      	bcs.n	8003158 <rt_inc_qi+0x54>
    *count = cnt+1;
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	b2db      	uxtb	r3, r3
 800312a:	f103 0301 	add.w	r3, r3, #1
 800312e:	b2da      	uxtb	r2, r3
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	701a      	strb	r2, [r3, #0]
    c2 = (cnt = *first) + 1;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	61fb      	str	r3, [r7, #28]
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	f103 0301 	add.w	r3, r3, #1
 8003140:	61bb      	str	r3, [r7, #24]
    if (c2 == size) c2 = 0;
 8003142:	69ba      	ldr	r2, [r7, #24]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	429a      	cmp	r2, r3
 8003148:	d102      	bne.n	8003150 <rt_inc_qi+0x4c>
 800314a:	f04f 0300 	mov.w	r3, #0
 800314e:	61bb      	str	r3, [r7, #24]
    *first = c2; 
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	b2da      	uxtb	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	701a      	strb	r2, [r3, #0]

#ifndef __CMSIS_GENERIC

__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i");
 8003158:	b662      	cpsie	i
    if (c2 == size) c2 = 0;
    *first = c2; 
  }
  __enable_irq ();
#endif
  return (cnt);
 800315a:	69fb      	ldr	r3, [r7, #28]
}
 800315c:	4618      	mov	r0, r3
 800315e:	f107 0720 	add.w	r7, r7, #32
 8003162:	46bd      	mov	sp, r7
 8003164:	bc90      	pop	{r4, r7}
 8003166:	4770      	bx	lr

08003168 <rt_put_prio>:
 *---------------------------------------------------------------------------*/


/*--------------------------- rt_put_prio -----------------------------------*/

void rt_put_prio (P_XCB p_CB, P_TCB p_task) {
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  /* Put task identified with "p_task" into list ordered by priority.       */
  /* "p_CB" points to head of list; list has always an element at end with  */
  /* a priority less than "p_task->prio".                                   */
  P_TCB p_CB2;
  U32 prio;
  BOOL sem_mbx = __FALSE;
 8003172:	f04f 0300 	mov.w	r3, #0
 8003176:	613b      	str	r3, [r7, #16]

  if (p_CB->cb_type == SCB || p_CB->cb_type == MCB || p_CB->cb_type == MUCB) {
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	2b02      	cmp	r3, #2
 800317e:	d007      	beq.n	8003190 <rt_put_prio+0x28>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	2b01      	cmp	r3, #1
 8003186:	d003      	beq.n	8003190 <rt_put_prio+0x28>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	2b03      	cmp	r3, #3
 800318e:	d102      	bne.n	8003196 <rt_put_prio+0x2e>
    sem_mbx = __TRUE;
 8003190:	f04f 0301 	mov.w	r3, #1
 8003194:	613b      	str	r3, [r7, #16]
  }
  prio = p_task->prio;
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	789b      	ldrb	r3, [r3, #2]
 800319a:	60fb      	str	r3, [r7, #12]
  p_CB2 = p_CB->p_lnk;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	617b      	str	r3, [r7, #20]
  /* Search for an entry in the list */
  while (p_CB2 != NULL && prio <= p_CB2->prio) {
 80031a2:	e004      	b.n	80031ae <rt_put_prio+0x46>
    p_CB = (P_XCB)p_CB2;
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	607b      	str	r3, [r7, #4]
    p_CB2 = p_CB2->p_lnk;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	617b      	str	r3, [r7, #20]
    sem_mbx = __TRUE;
  }
  prio = p_task->prio;
  p_CB2 = p_CB->p_lnk;
  /* Search for an entry in the list */
  while (p_CB2 != NULL && prio <= p_CB2->prio) {
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d005      	beq.n	80031c0 <rt_put_prio+0x58>
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	789b      	ldrb	r3, [r3, #2]
 80031b8:	461a      	mov	r2, r3
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d2f1      	bcs.n	80031a4 <rt_put_prio+0x3c>
    p_CB = (P_XCB)p_CB2;
    p_CB2 = p_CB2->p_lnk;
  }
  /* Entry found, insert the task into the list */
  p_task->p_lnk = p_CB2;
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	605a      	str	r2, [r3, #4]
  p_CB->p_lnk = p_task;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	683a      	ldr	r2, [r7, #0]
 80031ca:	605a      	str	r2, [r3, #4]
  if (sem_mbx) {
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d009      	beq.n	80031e6 <rt_put_prio+0x7e>
    if (p_CB2 != NULL) {
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d002      	beq.n	80031de <rt_put_prio+0x76>
      p_CB2->p_rlnk = p_task;
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	609a      	str	r2, [r3, #8]
    }
    p_task->p_rlnk = (P_TCB)p_CB;
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	e003      	b.n	80031ee <rt_put_prio+0x86>
  }
  else {
    p_task->p_rlnk = NULL;
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	f04f 0200 	mov.w	r2, #0
 80031ec:	609a      	str	r2, [r3, #8]
  }
}
 80031ee:	f107 071c 	add.w	r7, r7, #28
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr

080031f8 <rt_get_first>:


/*--------------------------- rt_get_first ----------------------------------*/

P_TCB rt_get_first (P_XCB p_CB) {
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  /* Get task at head of list: it is the task with highest priority. */
  /* "p_CB" points to head of list. */
  P_TCB p_first;

  p_first = p_CB->p_lnk;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	60fb      	str	r3, [r7, #12]
  p_CB->p_lnk = p_first->p_lnk;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	685a      	ldr	r2, [r3, #4]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	605a      	str	r2, [r3, #4]
  if (p_CB->cb_type == SCB || p_CB->cb_type == MCB || p_CB->cb_type == MUCB) {
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	2b02      	cmp	r3, #2
 8003214:	d007      	beq.n	8003226 <rt_get_first+0x2e>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d003      	beq.n	8003226 <rt_get_first+0x2e>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	2b03      	cmp	r3, #3
 8003224:	d110      	bne.n	8003248 <rt_get_first+0x50>
    if (p_first->p_lnk != NULL) {
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d007      	beq.n	800323e <rt_get_first+0x46>
      p_first->p_lnk->p_rlnk = (P_TCB)p_CB;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	609a      	str	r2, [r3, #8]
      p_first->p_lnk = NULL;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	f04f 0200 	mov.w	r2, #0
 800323c:	605a      	str	r2, [r3, #4]
    }
    p_first->p_rlnk = NULL;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	609a      	str	r2, [r3, #8]
 8003246:	e003      	b.n	8003250 <rt_get_first+0x58>
  }
  else {
    p_first->p_lnk = NULL;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f04f 0200 	mov.w	r2, #0
 800324e:	605a      	str	r2, [r3, #4]
  }
  return (p_first);
 8003250:	68fb      	ldr	r3, [r7, #12]
}
 8003252:	4618      	mov	r0, r3
 8003254:	f107 0714 	add.w	r7, r7, #20
 8003258:	46bd      	mov	sp, r7
 800325a:	bc80      	pop	{r7}
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop

08003260 <rt_put_rdy_first>:


/*--------------------------- rt_put_rdy_first ------------------------------*/

void rt_put_rdy_first (P_TCB p_task) {
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Put task identified with "p_task" at the head of the ready list. The   */
  /* task must have at least a priority equal to highest priority in list.  */
  p_task->p_lnk = os_rdy.p_lnk;
 8003268:	f240 0390 	movw	r3, #144	; 0x90
 800326c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003270:	685a      	ldr	r2, [r3, #4]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	605a      	str	r2, [r3, #4]
  p_task->p_rlnk = NULL;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f04f 0200 	mov.w	r2, #0
 800327c:	609a      	str	r2, [r3, #8]
  os_rdy.p_lnk = p_task;
 800327e:	f240 0390 	movw	r3, #144	; 0x90
 8003282:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	605a      	str	r2, [r3, #4]
}
 800328a:	f107 070c 	add.w	r7, r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	bc80      	pop	{r7}
 8003292:	4770      	bx	lr

08003294 <rt_get_same_rdy_prio>:


/*--------------------------- rt_get_same_rdy_prio --------------------------*/

P_TCB rt_get_same_rdy_prio (void) {
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
  /* Remove a task of same priority from ready list if any exists. Other-   */
  /* wise return NULL.                                                      */
  P_TCB p_first;

  p_first = os_rdy.p_lnk;
 800329a:	f240 0390 	movw	r3, #144	; 0x90
 800329e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	607b      	str	r3, [r7, #4]
  if (p_first->prio == os_tsk.run->prio) {
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	789a      	ldrb	r2, [r3, #2]
 80032aa:	f240 03cc 	movw	r3, #204	; 0xcc
 80032ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	789b      	ldrb	r3, [r3, #2]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d10c      	bne.n	80032d4 <rt_get_same_rdy_prio+0x40>
    os_rdy.p_lnk = os_rdy.p_lnk->p_lnk;
 80032ba:	f240 0390 	movw	r3, #144	; 0x90
 80032be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	685a      	ldr	r2, [r3, #4]
 80032c6:	f240 0390 	movw	r3, #144	; 0x90
 80032ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032ce:	605a      	str	r2, [r3, #4]
    return (p_first);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	e001      	b.n	80032d8 <rt_get_same_rdy_prio+0x44>
  }
  return (NULL);
 80032d4:	f04f 0300 	mov.w	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	f107 070c 	add.w	r7, r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	bc80      	pop	{r7}
 80032e2:	4770      	bx	lr

080032e4 <rt_resort_prio>:


/*--------------------------- rt_resort_prio --------------------------------*/

void rt_resort_prio (P_TCB p_task) {
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Re-sort ordered lists after the priority of 'p_task' has changed.      */
  P_TCB p_CB;

  if (p_task->p_rlnk == NULL) {
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d109      	bne.n	8003308 <rt_resort_prio+0x24>
    if (p_task->state == READY) {
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	785b      	ldrb	r3, [r3, #1]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d117      	bne.n	800332c <rt_resort_prio+0x48>
      /* Task is chained into READY list. */
      p_CB = (P_TCB)&os_rdy;
 80032fc:	f240 0390 	movw	r3, #144	; 0x90
 8003300:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003304:	60fb      	str	r3, [r7, #12]
      goto res;
 8003306:	e00a      	b.n	800331e <rt_resort_prio+0x3a>
    }
  }
  else {
    p_CB = p_task->p_rlnk;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	60fb      	str	r3, [r7, #12]
    while (p_CB->cb_type == TCB) {
 800330e:	e002      	b.n	8003316 <rt_resort_prio+0x32>
      /* Find a header of this task chain list. */
      p_CB = p_CB->p_rlnk;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	60fb      	str	r3, [r7, #12]
      goto res;
    }
  }
  else {
    p_CB = p_task->p_rlnk;
    while (p_CB->cb_type == TCB) {
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d0f8      	beq.n	8003310 <rt_resort_prio+0x2c>
      /* Find a header of this task chain list. */
      p_CB = p_CB->p_rlnk;
    }
res:rt_rmv_list (p_task);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f8fa 	bl	8003518 <rt_rmv_list>
    rt_put_prio ((P_XCB)p_CB, p_task);
 8003324:	68f8      	ldr	r0, [r7, #12]
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	f7ff ff1e 	bl	8003168 <rt_put_prio>
  }
}
 800332c:	f107 0710 	add.w	r7, r7, #16
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <rt_put_dly>:


/*--------------------------- rt_put_dly ------------------------------------*/

void rt_put_dly (P_TCB p_task, U16 delay) {
 8003334:	b480      	push	{r7}
 8003336:	b087      	sub	sp, #28
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	460b      	mov	r3, r1
 800333e:	807b      	strh	r3, [r7, #2]
  /* Put a task identified with "p_task" into chained delay wait list using */
  /* a delay value of "delay".                                              */
  P_TCB p;
  U32 delta,idelay = delay;
 8003340:	887b      	ldrh	r3, [r7, #2]
 8003342:	60fb      	str	r3, [r7, #12]

  p = (P_TCB)&os_dly;
 8003344:	f240 03a8 	movw	r3, #168	; 0xa8
 8003348:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800334c:	617b      	str	r3, [r7, #20]
  if (p->p_dlnk == NULL) {
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d103      	bne.n	800335e <rt_put_dly+0x2a>
    /* Delay list empty */
    delta = 0;
 8003356:	f04f 0300 	mov.w	r3, #0
 800335a:	613b      	str	r3, [r7, #16]
    goto last;
 800335c:	e00a      	b.n	8003374 <rt_put_dly+0x40>
  }
  delta = os_dly.delta_time;
 800335e:	f240 03a8 	movw	r3, #168	; 0xa8
 8003362:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003366:	8a9b      	ldrh	r3, [r3, #20]
 8003368:	613b      	str	r3, [r7, #16]
  while (delta < idelay) {
 800336a:	e022      	b.n	80033b2 <rt_put_dly+0x7e>
    if (p->p_dlnk == NULL) {
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d116      	bne.n	80033a2 <rt_put_dly+0x6e>
      /* End of list found */
last: p_task->p_dlnk = NULL;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f04f 0200 	mov.w	r2, #0
 800337a:	60da      	str	r2, [r3, #12]
      p->p_dlnk = p_task;
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	60da      	str	r2, [r3, #12]
      p_task->p_blnk = p;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	697a      	ldr	r2, [r7, #20]
 8003386:	611a      	str	r2, [r3, #16]
      p->delta_time = (U16)(idelay - delta);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	b29a      	uxth	r2, r3
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	b29b      	uxth	r3, r3
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	b29a      	uxth	r2, r3
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	829a      	strh	r2, [r3, #20]
      p_task->delta_time = 0;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f04f 0200 	mov.w	r2, #0
 800339e:	829a      	strh	r2, [r3, #20]
      return;
 80033a0:	e02d      	b.n	80033fe <rt_put_dly+0xca>
    }
    p = p->p_dlnk;
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	617b      	str	r3, [r7, #20]
    delta += p->delta_time;
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	8a9b      	ldrh	r3, [r3, #20]
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	18d3      	adds	r3, r2, r3
 80033b0:	613b      	str	r3, [r7, #16]
    /* Delay list empty */
    delta = 0;
    goto last;
  }
  delta = os_dly.delta_time;
  while (delta < idelay) {
 80033b2:	693a      	ldr	r2, [r7, #16]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d3d8      	bcc.n	800336c <rt_put_dly+0x38>
    }
    p = p->p_dlnk;
    delta += p->delta_time;
  }
  /* Right place found */
  p_task->p_dlnk = p->p_dlnk;
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	68da      	ldr	r2, [r3, #12]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	60da      	str	r2, [r3, #12]
  p->p_dlnk = p_task;
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	60da      	str	r2, [r3, #12]
  p_task->p_blnk = p;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	611a      	str	r2, [r3, #16]
  if (p_task->p_dlnk != NULL) {
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d003      	beq.n	80033de <rt_put_dly+0xaa>
    p_task->p_dlnk->p_blnk = p_task;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	611a      	str	r2, [r3, #16]
  }
  p_task->delta_time = (U16)(delta - idelay);
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	b29a      	uxth	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	829a      	strh	r2, [r3, #20]
  p->delta_time -= p_task->delta_time;
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	8a9a      	ldrh	r2, [r3, #20]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	8a9b      	ldrh	r3, [r3, #20]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	829a      	strh	r2, [r3, #20]
}
 80033fe:	f107 071c 	add.w	r7, r7, #28
 8003402:	46bd      	mov	sp, r7
 8003404:	bc80      	pop	{r7}
 8003406:	4770      	bx	lr

08003408 <rt_dec_dly>:


/*--------------------------- rt_dec_dly ------------------------------------*/

void rt_dec_dly (void) {
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
  /* Decrement delta time of list head: remove tasks having a value of zero.*/
  P_TCB p_rdy;

  if (os_dly.p_dlnk == NULL) {
 800340e:	f240 03a8 	movw	r3, #168	; 0xa8
 8003412:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d078      	beq.n	800350e <rt_dec_dly+0x106>
    return;
  }
  os_dly.delta_time--;
 800341c:	f240 03a8 	movw	r3, #168	; 0xa8
 8003420:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003424:	8a9b      	ldrh	r3, [r3, #20]
 8003426:	f103 33ff 	add.w	r3, r3, #4294967295
 800342a:	b29a      	uxth	r2, r3
 800342c:	f240 03a8 	movw	r3, #168	; 0xa8
 8003430:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003434:	829a      	strh	r2, [r3, #20]
  while ((os_dly.delta_time == 0) && (os_dly.p_dlnk != NULL)) {
 8003436:	e05b      	b.n	80034f0 <rt_dec_dly+0xe8>
    p_rdy = os_dly.p_dlnk;
 8003438:	f240 03a8 	movw	r3, #168	; 0xa8
 800343c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	607b      	str	r3, [r7, #4]
    if (p_rdy->p_rlnk != NULL) {
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d015      	beq.n	8003478 <rt_dec_dly+0x70>
      /* Task is really enqueued, remove task from semaphore/mailbox */
      /* timeout waiting list. */
      p_rdy->p_rlnk->p_lnk = p_rdy->p_lnk;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	6852      	ldr	r2, [r2, #4]
 8003454:	605a      	str	r2, [r3, #4]
      if (p_rdy->p_lnk != NULL) {
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d008      	beq.n	8003470 <rt_dec_dly+0x68>
        p_rdy->p_lnk->p_rlnk = p_rdy->p_rlnk;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	6892      	ldr	r2, [r2, #8]
 8003466:	609a      	str	r2, [r3, #8]
        p_rdy->p_lnk = NULL;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f04f 0200 	mov.w	r2, #0
 800346e:	605a      	str	r2, [r3, #4]
      }
      p_rdy->p_rlnk = NULL;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f04f 0200 	mov.w	r2, #0
 8003476:	609a      	str	r2, [r3, #8]
    }
    rt_put_prio (&os_rdy, p_rdy);
 8003478:	f240 0090 	movw	r0, #144	; 0x90
 800347c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003480:	6879      	ldr	r1, [r7, #4]
 8003482:	f7ff fe71 	bl	8003168 <rt_put_prio>
    os_dly.delta_time = p_rdy->delta_time;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	8a9a      	ldrh	r2, [r3, #20]
 800348a:	f240 03a8 	movw	r3, #168	; 0xa8
 800348e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003492:	829a      	strh	r2, [r3, #20]
    if (p_rdy->state == WAIT_ITV) {
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	785b      	ldrb	r3, [r3, #1]
 8003498:	2b04      	cmp	r3, #4
 800349a:	d10b      	bne.n	80034b4 <rt_dec_dly+0xac>
      /* Calculate the next time for interval wait. */
      p_rdy->delta_time = p_rdy->interval_time + (U16)os_time;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	8ada      	ldrh	r2, [r3, #22]
 80034a0:	f240 1308 	movw	r3, #264	; 0x108
 80034a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	18d3      	adds	r3, r2, r3
 80034ae:	b29a      	uxth	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	829a      	strh	r2, [r3, #20]
    }
    p_rdy->state   = READY;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	f04f 0201 	mov.w	r2, #1
 80034ba:	705a      	strb	r2, [r3, #1]
    os_dly.p_dlnk = p_rdy->p_dlnk;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	f240 03a8 	movw	r3, #168	; 0xa8
 80034c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034c8:	60da      	str	r2, [r3, #12]
    if (p_rdy->p_dlnk != NULL) {
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d00a      	beq.n	80034e8 <rt_dec_dly+0xe0>
      p_rdy->p_dlnk->p_blnk =  (P_TCB)&os_dly;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	f240 03a8 	movw	r3, #168	; 0xa8
 80034da:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034de:	6113      	str	r3, [r2, #16]
      p_rdy->p_dlnk = NULL;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f04f 0200 	mov.w	r2, #0
 80034e6:	60da      	str	r2, [r3, #12]
    }
    p_rdy->p_blnk = NULL;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f04f 0200 	mov.w	r2, #0
 80034ee:	611a      	str	r2, [r3, #16]

  if (os_dly.p_dlnk == NULL) {
    return;
  }
  os_dly.delta_time--;
  while ((os_dly.delta_time == 0) && (os_dly.p_dlnk != NULL)) {
 80034f0:	f240 03a8 	movw	r3, #168	; 0xa8
 80034f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80034f8:	8a9b      	ldrh	r3, [r3, #20]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d108      	bne.n	8003510 <rt_dec_dly+0x108>
 80034fe:	f240 03a8 	movw	r3, #168	; 0xa8
 8003502:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d195      	bne.n	8003438 <rt_dec_dly+0x30>
 800350c:	e000      	b.n	8003510 <rt_dec_dly+0x108>
void rt_dec_dly (void) {
  /* Decrement delta time of list head: remove tasks having a value of zero.*/
  P_TCB p_rdy;

  if (os_dly.p_dlnk == NULL) {
    return;
 800350e:	bf00      	nop
      p_rdy->p_dlnk->p_blnk =  (P_TCB)&os_dly;
      p_rdy->p_dlnk = NULL;
    }
    p_rdy->p_blnk = NULL;
  }
}
 8003510:	f107 0708 	add.w	r7, r7, #8
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <rt_rmv_list>:


/*--------------------------- rt_rmv_list -----------------------------------*/

void rt_rmv_list (P_TCB p_task) {
 8003518:	b480      	push	{r7}
 800351a:	b085      	sub	sp, #20
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Remove task identified with "p_task" from ready, semaphore or mailbox  */
  /* waiting list if enqueued.                                              */
  P_TCB p_b;

  if (p_task->p_rlnk != NULL) {
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d00e      	beq.n	8003546 <rt_rmv_list+0x2e>
    /* A task is enqueued in semaphore / mailbox waiting list. */
    p_task->p_rlnk->p_lnk = p_task->p_lnk;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	6852      	ldr	r2, [r2, #4]
 8003530:	605a      	str	r2, [r3, #4]
    if (p_task->p_lnk != NULL) {
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d01c      	beq.n	8003574 <rt_rmv_list+0x5c>
      p_task->p_lnk->p_rlnk = p_task->p_rlnk;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	6892      	ldr	r2, [r2, #8]
 8003542:	609a      	str	r2, [r3, #8]
    }
    return;
 8003544:	e016      	b.n	8003574 <rt_rmv_list+0x5c>
  }

  p_b = (P_TCB)&os_rdy;
 8003546:	f240 0390 	movw	r3, #144	; 0x90
 800354a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800354e:	60fb      	str	r3, [r7, #12]
  while (p_b != NULL) {
 8003550:	e00c      	b.n	800356c <rt_rmv_list+0x54>
    /* Search the ready list for task "p_task" */
    if (p_b->p_lnk == p_task) {
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	429a      	cmp	r2, r3
 800355a:	d104      	bne.n	8003566 <rt_rmv_list+0x4e>
      p_b->p_lnk = p_task->p_lnk;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685a      	ldr	r2, [r3, #4]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	605a      	str	r2, [r3, #4]
      return;
 8003564:	e007      	b.n	8003576 <rt_rmv_list+0x5e>
    }
    p_b = p_b->p_lnk;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	60fb      	str	r3, [r7, #12]
    }
    return;
  }

  p_b = (P_TCB)&os_rdy;
  while (p_b != NULL) {
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d1ef      	bne.n	8003552 <rt_rmv_list+0x3a>
 8003572:	e000      	b.n	8003576 <rt_rmv_list+0x5e>
    /* A task is enqueued in semaphore / mailbox waiting list. */
    p_task->p_rlnk->p_lnk = p_task->p_lnk;
    if (p_task->p_lnk != NULL) {
      p_task->p_lnk->p_rlnk = p_task->p_rlnk;
    }
    return;
 8003574:	bf00      	nop
      p_b->p_lnk = p_task->p_lnk;
      return;
    }
    p_b = p_b->p_lnk;
  }
}
 8003576:	f107 0714 	add.w	r7, r7, #20
 800357a:	46bd      	mov	sp, r7
 800357c:	bc80      	pop	{r7}
 800357e:	4770      	bx	lr

08003580 <rt_rmv_dly>:


/*--------------------------- rt_rmv_dly ------------------------------------*/

void rt_rmv_dly (P_TCB p_task) {
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  /* Remove task identified with "p_task" from delay list if enqueued.      */
  P_TCB p_b;

  p_b = p_task->p_blnk;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	691b      	ldr	r3, [r3, #16]
 800358c:	60fb      	str	r3, [r7, #12]
  if (p_b != NULL) {
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d020      	beq.n	80035d6 <rt_rmv_dly+0x56>
    /* Task is really enqueued */
    p_b->p_dlnk = p_task->p_dlnk;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	68da      	ldr	r2, [r3, #12]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	60da      	str	r2, [r3, #12]
    if (p_task->p_dlnk != NULL) {
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d010      	beq.n	80035c6 <rt_rmv_dly+0x46>
      /* 'p_task' is in the middle of list */
      p_b->delta_time += p_task->delta_time;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	8a9a      	ldrh	r2, [r3, #20]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	8a9b      	ldrh	r3, [r3, #20]
 80035ac:	18d3      	adds	r3, r2, r3
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	829a      	strh	r2, [r3, #20]
      p_task->p_dlnk->p_blnk = p_b;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	68fa      	ldr	r2, [r7, #12]
 80035ba:	611a      	str	r2, [r3, #16]
      p_task->p_dlnk = NULL;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	f04f 0200 	mov.w	r2, #0
 80035c2:	60da      	str	r2, [r3, #12]
 80035c4:	e003      	b.n	80035ce <rt_rmv_dly+0x4e>
    }
    else {
      /* 'p_task' is at the end of list */
      p_b->delta_time = 0;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f04f 0200 	mov.w	r2, #0
 80035cc:	829a      	strh	r2, [r3, #20]
    }
    p_task->p_blnk = NULL;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f04f 0200 	mov.w	r2, #0
 80035d4:	611a      	str	r2, [r3, #16]
  }
}
 80035d6:	f107 0714 	add.w	r7, r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	bc80      	pop	{r7}
 80035de:	4770      	bx	lr

080035e0 <rt_psq_enq>:


/*--------------------------- rt_psq_enq ------------------------------------*/

void rt_psq_enq (OS_ID entry, U32 arg) {
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	6039      	str	r1, [r7, #0]
  /* Insert post service request "entry" into ps-queue. */
  U32 idx;

  idx = rt_inc_qi (os_psq->size, &os_psq->count, &os_psq->first);
 80035ea:	f240 63d8 	movw	r3, #1752	; 0x6d8
 80035ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80035f2:	78db      	ldrb	r3, [r3, #3]
 80035f4:	4618      	mov	r0, r3
 80035f6:	4917      	ldr	r1, [pc, #92]	; (8003654 <rt_psq_enq+0x74>)
 80035f8:	f240 62d8 	movw	r2, #1752	; 0x6d8
 80035fc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003600:	f7ff fd80 	bl	8003104 <rt_inc_qi>
 8003604:	60f8      	str	r0, [r7, #12]
  if (idx < os_psq->size) {
 8003606:	f240 63d8 	movw	r3, #1752	; 0x6d8
 800360a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800360e:	78db      	ldrb	r3, [r3, #3]
 8003610:	461a      	mov	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	429a      	cmp	r2, r3
 8003616:	d914      	bls.n	8003642 <rt_psq_enq+0x62>
    os_psq->q[idx].id  = entry;
 8003618:	f240 62d8 	movw	r2, #1752	; 0x6d8
 800361c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8003626:	18d3      	adds	r3, r2, r3
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	605a      	str	r2, [r3, #4]
    os_psq->q[idx].arg = arg;
 800362c:	f240 62d8 	movw	r2, #1752	; 0x6d8
 8003630:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800363a:	18d3      	adds	r3, r2, r3
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	609a      	str	r2, [r3, #8]
 8003640:	e003      	b.n	800364a <rt_psq_enq+0x6a>
  }
  else {
    os_error (OS_ERR_FIFO_OVF);
 8003642:	f04f 0002 	mov.w	r0, #2
 8003646:	f002 f92b 	bl	80058a0 <os_error>
  }
}
 800364a:	f107 0710 	add.w	r7, r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	200006da 	.word	0x200006da

08003658 <rt_mbx_init>:
 *---------------------------------------------------------------------------*/


/*--------------------------- rt_mbx_init -----------------------------------*/

void rt_mbx_init (OS_ID mailbox, U16 mbx_size) {
 8003658:	b480      	push	{r7}
 800365a:	b085      	sub	sp, #20
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	460b      	mov	r3, r1
 8003662:	807b      	strh	r3, [r7, #2]
  /* Initialize a mailbox */
  P_MCB p_MCB = mailbox;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	60fb      	str	r3, [r7, #12]

  p_MCB->cb_type = MCB;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f04f 0201 	mov.w	r2, #1
 800366e:	701a      	strb	r2, [r3, #0]
  p_MCB->state   = 0;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f04f 0200 	mov.w	r2, #0
 8003676:	705a      	strb	r2, [r3, #1]
  p_MCB->isr_st  = 0;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f04f 0200 	mov.w	r2, #0
 800367e:	709a      	strb	r2, [r3, #2]
  p_MCB->p_lnk   = NULL;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f04f 0200 	mov.w	r2, #0
 8003686:	605a      	str	r2, [r3, #4]
  p_MCB->first   = 0;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f04f 0200 	mov.w	r2, #0
 800368e:	811a      	strh	r2, [r3, #8]
  p_MCB->last    = 0;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f04f 0200 	mov.w	r2, #0
 8003696:	815a      	strh	r2, [r3, #10]
  p_MCB->count   = 0;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	f04f 0200 	mov.w	r2, #0
 800369e:	819a      	strh	r2, [r3, #12]
  p_MCB->size    = (mbx_size + sizeof(void *) - sizeof(struct OS_MCB)) /
 80036a0:	887b      	ldrh	r3, [r7, #2]
 80036a2:	f1a3 0310 	sub.w	r3, r3, #16
 80036a6:	ea4f 0393 	mov.w	r3, r3, lsr #2
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	81da      	strh	r2, [r3, #14]
                                                     (U32)sizeof (void *);
}
 80036b0:	f107 0714 	add.w	r7, r7, #20
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bc80      	pop	{r7}
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop

080036bc <rt_mbx_send>:


/*--------------------------- rt_mbx_send -----------------------------------*/

OS_RESULT rt_mbx_send (OS_ID mailbox, void *p_msg, U16 timeout) {
 80036bc:	b590      	push	{r4, r7, lr}
 80036be:	b089      	sub	sp, #36	; 0x24
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	60f8      	str	r0, [r7, #12]
 80036c4:	60b9      	str	r1, [r7, #8]
 80036c6:	4613      	mov	r3, r2
 80036c8:	80fb      	strh	r3, [r7, #6]
  /* Send message to a mailbox */
  P_MCB p_MCB = mailbox;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	61fb      	str	r3, [r7, #28]
  P_TCB p_TCB;

  if ((p_MCB->p_lnk != NULL) && (p_MCB->state == 1)) {
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d015      	beq.n	8003702 <rt_mbx_send+0x46>
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	785b      	ldrb	r3, [r3, #1]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d111      	bne.n	8003702 <rt_mbx_send+0x46>
    /* A task is waiting for message */
    p_TCB = rt_get_first ((P_XCB)p_MCB);
 80036de:	69f8      	ldr	r0, [r7, #28]
 80036e0:	f7ff fd8a 	bl	80031f8 <rt_get_first>
 80036e4:	61b8      	str	r0, [r7, #24]
#ifdef __CMSIS_RTOS
    rt_ret_val2(p_TCB, 0x10/*osEventMessage*/, (U32)p_msg);
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	69b8      	ldr	r0, [r7, #24]
 80036ea:	f04f 0110 	mov.w	r1, #16
 80036ee:	461a      	mov	r2, r3
 80036f0:	f7fe f8f8 	bl	80018e4 <rt_ret_val2>
#else
    *p_TCB->msg = p_msg;
    rt_ret_val (p_TCB, OS_R_MBX);
#endif
    rt_rmv_dly (p_TCB);
 80036f4:	69b8      	ldr	r0, [r7, #24]
 80036f6:	f7ff ff43 	bl	8003580 <rt_rmv_dly>
    rt_dispatch (p_TCB);
 80036fa:	69b8      	ldr	r0, [r7, #24]
 80036fc:	f001 fbac 	bl	8004e58 <rt_dispatch>
 8003700:	e069      	b.n	80037d6 <rt_mbx_send+0x11a>
  }
  else {
    /* Store message in mailbox queue */
    if (p_MCB->count == p_MCB->size) {
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	899a      	ldrh	r2, [r3, #12]
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	89db      	ldrh	r3, [r3, #14]
 800370a:	429a      	cmp	r2, r3
 800370c:	d13d      	bne.n	800378a <rt_mbx_send+0xce>
      /* No free message entry, wait for one. If message queue is full, */
      /* then no task is waiting for message. The 'p_MCB->p_lnk' list   */
      /* pointer can now be reused for send message waits task list.    */
      if (timeout == 0) {
 800370e:	88fb      	ldrh	r3, [r7, #6]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d102      	bne.n	800371a <rt_mbx_send+0x5e>
        return (OS_R_TMO);
 8003714:	f04f 0301 	mov.w	r3, #1
 8003718:	e05f      	b.n	80037da <rt_mbx_send+0x11e>
      }
      if (p_MCB->p_lnk != NULL) {
 800371a:	69fb      	ldr	r3, [r7, #28]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d009      	beq.n	8003736 <rt_mbx_send+0x7a>
        rt_put_prio ((P_XCB)p_MCB, os_tsk.run);
 8003722:	f240 03cc 	movw	r3, #204	; 0xcc
 8003726:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	69f8      	ldr	r0, [r7, #28]
 800372e:	4619      	mov	r1, r3
 8003730:	f7ff fd1a 	bl	8003168 <rt_put_prio>
 8003734:	e019      	b.n	800376a <rt_mbx_send+0xae>
      }
      else {
        p_MCB->p_lnk = os_tsk.run;
 8003736:	f240 03cc 	movw	r3, #204	; 0xcc
 800373a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	605a      	str	r2, [r3, #4]
        os_tsk.run->p_lnk  = NULL;
 8003744:	f240 03cc 	movw	r3, #204	; 0xcc
 8003748:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f04f 0200 	mov.w	r2, #0
 8003752:	605a      	str	r2, [r3, #4]
        os_tsk.run->p_rlnk = (P_TCB)p_MCB;
 8003754:	f240 03cc 	movw	r3, #204	; 0xcc
 8003758:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	69fa      	ldr	r2, [r7, #28]
 8003760:	609a      	str	r2, [r3, #8]
        /* Task is waiting to send a message */      
        p_MCB->state = 2;
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	f04f 0202 	mov.w	r2, #2
 8003768:	705a      	strb	r2, [r3, #1]
      }
      os_tsk.run->msg = p_msg;
 800376a:	f240 03cc 	movw	r3, #204	; 0xcc
 800376e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	68ba      	ldr	r2, [r7, #8]
 8003776:	61da      	str	r2, [r3, #28]
      rt_block (timeout, WAIT_MBX);
 8003778:	88fb      	ldrh	r3, [r7, #6]
 800377a:	4618      	mov	r0, r3
 800377c:	f04f 0108 	mov.w	r1, #8
 8003780:	f001 fbaa 	bl	8004ed8 <rt_block>
      return (OS_R_TMO);
 8003784:	f04f 0301 	mov.w	r3, #1
 8003788:	e027      	b.n	80037da <rt_mbx_send+0x11e>
    }
    /* Yes, there is a free entry in a mailbox. */
    p_MCB->msg[p_MCB->first] = p_msg;
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	891b      	ldrh	r3, [r3, #8]
 800378e:	461a      	mov	r2, r3
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	f102 0204 	add.w	r2, r2, #4
 8003796:	68b9      	ldr	r1, [r7, #8]
 8003798:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

__attribute__((always_inline)) static inline U32 __disable_irq(void)
{
  U32 result;

  __asm volatile ("mrs %0, primask" : "=r" (result));
 800379c:	f3ef 8410 	mrs	r4, PRIMASK
 80037a0:	617c      	str	r4, [r7, #20]
  __asm volatile ("cpsid i");
 80037a2:	b672      	cpsid	i
    rt_inc (&p_MCB->count);
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	899b      	ldrh	r3, [r3, #12]
 80037a8:	f103 0301 	add.w	r3, r3, #1
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	819a      	strh	r2, [r3, #12]

#ifndef __CMSIS_GENERIC

__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i");
 80037b2:	b662      	cpsie	i
    if (++p_MCB->first == p_MCB->size) {
 80037b4:	69fb      	ldr	r3, [r7, #28]
 80037b6:	891b      	ldrh	r3, [r3, #8]
 80037b8:	f103 0301 	add.w	r3, r3, #1
 80037bc:	b29a      	uxth	r2, r3
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	811a      	strh	r2, [r3, #8]
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	891a      	ldrh	r2, [r3, #8]
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	89db      	ldrh	r3, [r3, #14]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d103      	bne.n	80037d6 <rt_mbx_send+0x11a>
      p_MCB->first = 0;
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	f04f 0200 	mov.w	r2, #0
 80037d4:	811a      	strh	r2, [r3, #8]
    }
  }
  return (OS_R_OK);
 80037d6:	f04f 0300 	mov.w	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd90      	pop	{r4, r7, pc}

080037e4 <rt_mbx_wait>:


/*--------------------------- rt_mbx_wait -----------------------------------*/

OS_RESULT rt_mbx_wait (OS_ID mailbox, void **message, U16 timeout) {
 80037e4:	b590      	push	{r4, r7, lr}
 80037e6:	b089      	sub	sp, #36	; 0x24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	4613      	mov	r3, r2
 80037f0:	80fb      	strh	r3, [r7, #6]
  /* Receive a message; possibly wait for it */
  P_MCB p_MCB = mailbox;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	61fb      	str	r3, [r7, #28]
  P_TCB p_TCB;

  /* If a message is available in the fifo buffer */
  /* remove it from the fifo buffer and return. */
  if (p_MCB->count) {
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	899b      	ldrh	r3, [r3, #12]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d05c      	beq.n	80038b8 <rt_mbx_wait+0xd4>
    *message = p_MCB->msg[p_MCB->last];
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	895b      	ldrh	r3, [r3, #10]
 8003802:	461a      	mov	r2, r3
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	f102 0204 	add.w	r2, r2, #4
 800380a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	601a      	str	r2, [r3, #0]
    if (++p_MCB->last == p_MCB->size) {
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	895b      	ldrh	r3, [r3, #10]
 8003816:	f103 0301 	add.w	r3, r3, #1
 800381a:	b29a      	uxth	r2, r3
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	815a      	strh	r2, [r3, #10]
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	895a      	ldrh	r2, [r3, #10]
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	89db      	ldrh	r3, [r3, #14]
 8003828:	429a      	cmp	r2, r3
 800382a:	d103      	bne.n	8003834 <rt_mbx_wait+0x50>
      p_MCB->last = 0;
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	f04f 0200 	mov.w	r2, #0
 8003832:	815a      	strh	r2, [r3, #10]
    }
    if ((p_MCB->p_lnk != NULL) && (p_MCB->state == 2)) {
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d02e      	beq.n	800389a <rt_mbx_wait+0xb6>
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	785b      	ldrb	r3, [r3, #1]
 8003840:	2b02      	cmp	r3, #2
 8003842:	d12a      	bne.n	800389a <rt_mbx_wait+0xb6>
      /* A task is waiting to send message */
      p_TCB = rt_get_first ((P_XCB)p_MCB);
 8003844:	69f8      	ldr	r0, [r7, #28]
 8003846:	f7ff fcd7 	bl	80031f8 <rt_get_first>
 800384a:	61b8      	str	r0, [r7, #24]
#ifdef __CMSIS_RTOS
      rt_ret_val(p_TCB, 0/*osOK*/);
 800384c:	69b8      	ldr	r0, [r7, #24]
 800384e:	f04f 0100 	mov.w	r1, #0
 8003852:	f7fe f837 	bl	80018c4 <rt_ret_val>
#else
      rt_ret_val(p_TCB, OS_R_OK);
#endif
      p_MCB->msg[p_MCB->first] = p_TCB->msg;
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	891b      	ldrh	r3, [r3, #8]
 800385a:	461a      	mov	r2, r3
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	69d9      	ldr	r1, [r3, #28]
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	f102 0204 	add.w	r2, r2, #4
 8003866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      if (++p_MCB->first == p_MCB->size) {
 800386a:	69fb      	ldr	r3, [r7, #28]
 800386c:	891b      	ldrh	r3, [r3, #8]
 800386e:	f103 0301 	add.w	r3, r3, #1
 8003872:	b29a      	uxth	r2, r3
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	811a      	strh	r2, [r3, #8]
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	891a      	ldrh	r2, [r3, #8]
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	89db      	ldrh	r3, [r3, #14]
 8003880:	429a      	cmp	r2, r3
 8003882:	d103      	bne.n	800388c <rt_mbx_wait+0xa8>
        p_MCB->first = 0;
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	f04f 0200 	mov.w	r2, #0
 800388a:	811a      	strh	r2, [r3, #8]
      }
      rt_rmv_dly (p_TCB);
 800388c:	69b8      	ldr	r0, [r7, #24]
 800388e:	f7ff fe77 	bl	8003580 <rt_rmv_dly>
      rt_dispatch (p_TCB);
 8003892:	69b8      	ldr	r0, [r7, #24]
 8003894:	f001 fae0 	bl	8004e58 <rt_dispatch>
 8003898:	e00b      	b.n	80038b2 <rt_mbx_wait+0xce>

__attribute__((always_inline)) static inline U32 __disable_irq(void)
{
  U32 result;

  __asm volatile ("mrs %0, primask" : "=r" (result));
 800389a:	f3ef 8410 	mrs	r4, PRIMASK
 800389e:	617c      	str	r4, [r7, #20]
  __asm volatile ("cpsid i");
 80038a0:	b672      	cpsid	i
    }
    else {
      rt_dec (&p_MCB->count);
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	899b      	ldrh	r3, [r3, #12]
 80038a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	819a      	strh	r2, [r3, #12]

#ifndef __CMSIS_GENERIC

__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i");
 80038b0:	b662      	cpsie	i
    }
    return (OS_R_OK);
 80038b2:	f04f 0300 	mov.w	r3, #0
 80038b6:	e035      	b.n	8003924 <rt_mbx_wait+0x140>
  }
  /* No message available: wait for one */
  if (timeout == 0) {
 80038b8:	88fb      	ldrh	r3, [r7, #6]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d102      	bne.n	80038c4 <rt_mbx_wait+0xe0>
    return (OS_R_TMO);
 80038be:	f04f 0301 	mov.w	r3, #1
 80038c2:	e02f      	b.n	8003924 <rt_mbx_wait+0x140>
  }
  if (p_MCB->p_lnk != NULL) {
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d009      	beq.n	80038e0 <rt_mbx_wait+0xfc>
    rt_put_prio ((P_XCB)p_MCB, os_tsk.run);
 80038cc:	f240 03cc 	movw	r3, #204	; 0xcc
 80038d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	69f8      	ldr	r0, [r7, #28]
 80038d8:	4619      	mov	r1, r3
 80038da:	f7ff fc45 	bl	8003168 <rt_put_prio>
 80038de:	e019      	b.n	8003914 <rt_mbx_wait+0x130>
  }
  else {
    p_MCB->p_lnk = os_tsk.run;
 80038e0:	f240 03cc 	movw	r3, #204	; 0xcc
 80038e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	605a      	str	r2, [r3, #4]
    os_tsk.run->p_lnk = NULL;
 80038ee:	f240 03cc 	movw	r3, #204	; 0xcc
 80038f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f04f 0200 	mov.w	r2, #0
 80038fc:	605a      	str	r2, [r3, #4]
    os_tsk.run->p_rlnk = (P_TCB)p_MCB;
 80038fe:	f240 03cc 	movw	r3, #204	; 0xcc
 8003902:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	69fa      	ldr	r2, [r7, #28]
 800390a:	609a      	str	r2, [r3, #8]
    /* Task is waiting to receive a message */      
    p_MCB->state = 1;
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	f04f 0201 	mov.w	r2, #1
 8003912:	705a      	strb	r2, [r3, #1]
  }
  rt_block(timeout, WAIT_MBX);
 8003914:	88fb      	ldrh	r3, [r7, #6]
 8003916:	4618      	mov	r0, r3
 8003918:	f04f 0108 	mov.w	r1, #8
 800391c:	f001 fadc 	bl	8004ed8 <rt_block>
#ifndef __CMSIS_RTOS
  os_tsk.run->msg = message;
#endif
  return (OS_R_TMO);
 8003920:	f04f 0301 	mov.w	r3, #1
}
 8003924:	4618      	mov	r0, r3
 8003926:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800392a:	46bd      	mov	sp, r7
 800392c:	bd90      	pop	{r4, r7, pc}
 800392e:	bf00      	nop

08003930 <rt_mbx_check>:


/*--------------------------- rt_mbx_check ----------------------------------*/

OS_RESULT rt_mbx_check (OS_ID mailbox) {
 8003930:	b480      	push	{r7}
 8003932:	b085      	sub	sp, #20
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  /* Check for free space in a mailbox. Returns the number of messages     */
  /* that can be stored to a mailbox. It returns 0 when mailbox is full.   */
  P_MCB p_MCB = mailbox;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	60fb      	str	r3, [r7, #12]

  return (p_MCB->size - p_MCB->count);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	89db      	ldrh	r3, [r3, #14]
 8003940:	461a      	mov	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	899b      	ldrh	r3, [r3, #12]
 8003946:	1ad3      	subs	r3, r2, r3
}
 8003948:	4618      	mov	r0, r3
 800394a:	f107 0714 	add.w	r7, r7, #20
 800394e:	46bd      	mov	sp, r7
 8003950:	bc80      	pop	{r7}
 8003952:	4770      	bx	lr

08003954 <isr_mbx_send>:


/*--------------------------- isr_mbx_send ----------------------------------*/

void isr_mbx_send (OS_ID mailbox, void *p_msg) {
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  /* Same function as "os_mbx_send", but to be called by ISRs. */
  P_MCB p_MCB = mailbox;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	60fb      	str	r3, [r7, #12]

  rt_psq_enq (p_MCB, (U32)p_msg);
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	4619      	mov	r1, r3
 8003968:	f7ff fe3a 	bl	80035e0 <rt_psq_enq>
  rt_psh_req ();
 800396c:	f001 f880 	bl	8004a70 <rt_psh_req>
}
 8003970:	f107 0710 	add.w	r7, r7, #16
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <isr_mbx_receive>:


/*--------------------------- isr_mbx_receive -------------------------------*/

OS_RESULT isr_mbx_receive (OS_ID mailbox, void **message) {
 8003978:	b590      	push	{r4, r7, lr}
 800397a:	b085      	sub	sp, #20
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
 8003980:	6039      	str	r1, [r7, #0]
  /* Receive a message in the interrupt function. The interrupt function   */
  /* should not wait for a message since this would block the rtx os.      */
  P_MCB p_MCB = mailbox;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	60fb      	str	r3, [r7, #12]

  if (p_MCB->count) {
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	899b      	ldrh	r3, [r3, #12]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d034      	beq.n	80039f8 <isr_mbx_receive+0x80>
    /* A message is available in the fifo buffer. */
    *message = p_MCB->msg[p_MCB->last];
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	895b      	ldrh	r3, [r3, #10]
 8003992:	461a      	mov	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f102 0204 	add.w	r2, r2, #4
 800399a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	601a      	str	r2, [r3, #0]
    if (p_MCB->state == 2) {
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	785b      	ldrb	r3, [r3, #1]
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	d106      	bne.n	80039b8 <isr_mbx_receive+0x40>
      /* A task is locked waiting to send message */
      rt_psq_enq (p_MCB, 0);
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f04f 0100 	mov.w	r1, #0
 80039b0:	f7ff fe16 	bl	80035e0 <rt_psq_enq>
      rt_psh_req ();
 80039b4:	f001 f85c 	bl	8004a70 <rt_psh_req>

__attribute__((always_inline)) static inline U32 __disable_irq(void)
{
  U32 result;

  __asm volatile ("mrs %0, primask" : "=r" (result));
 80039b8:	f3ef 8410 	mrs	r4, PRIMASK
 80039bc:	60bc      	str	r4, [r7, #8]
  __asm volatile ("cpsid i");
 80039be:	b672      	cpsid	i
    }
    rt_dec (&p_MCB->count);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	899b      	ldrh	r3, [r3, #12]
 80039c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	819a      	strh	r2, [r3, #12]

#ifndef __CMSIS_GENERIC

__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i");
 80039ce:	b662      	cpsie	i
    if (++p_MCB->last == p_MCB->size) {
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	895b      	ldrh	r3, [r3, #10]
 80039d4:	f103 0301 	add.w	r3, r3, #1
 80039d8:	b29a      	uxth	r2, r3
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	815a      	strh	r2, [r3, #10]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	895a      	ldrh	r2, [r3, #10]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	89db      	ldrh	r3, [r3, #14]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d103      	bne.n	80039f2 <isr_mbx_receive+0x7a>
      p_MCB->last = 0;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	f04f 0200 	mov.w	r2, #0
 80039f0:	815a      	strh	r2, [r3, #10]
    }
    return (OS_R_MBX);
 80039f2:	f04f 0304 	mov.w	r3, #4
 80039f6:	e001      	b.n	80039fc <isr_mbx_receive+0x84>
  }
  return (OS_R_OK);
 80039f8:	f04f 0300 	mov.w	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	f107 0714 	add.w	r7, r7, #20
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd90      	pop	{r4, r7, pc}
 8003a06:	bf00      	nop

08003a08 <rt_mbx_psh>:


/*--------------------------- rt_mbx_psh ------------------------------------*/

void rt_mbx_psh (P_MCB p_CB, void *p_msg) {
 8003a08:	b590      	push	{r4, r7, lr}
 8003a0a:	b087      	sub	sp, #28
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  /* Store the message to the mailbox queue or pass it to task directly. */
  P_TCB p_TCB;
  void *mem;

  if (p_CB->p_lnk != NULL) switch (p_CB->state) {
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f000 8083 	beq.w	8003b22 <rt_mbx_psh+0x11a>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	785b      	ldrb	r3, [r3, #1]
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d024      	beq.n	8003a6e <rt_mbx_psh+0x66>
 8003a24:	2b03      	cmp	r3, #3
 8003a26:	d002      	beq.n	8003a2e <rt_mbx_psh+0x26>
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d05f      	beq.n	8003aec <rt_mbx_psh+0xe4>
 8003a2c:	e0ac      	b.n	8003b88 <rt_mbx_psh+0x180>
#ifdef __CMSIS_RTOS
    case 3:
      /* Task is waiting to allocate memory, remove it from the waiting list */
      mem = rt_alloc_box(p_msg);
 8003a2e:	6838      	ldr	r0, [r7, #0]
 8003a30:	f000 f90e 	bl	8003c50 <rt_alloc_box>
 8003a34:	6178      	str	r0, [r7, #20]
      if (mem == NULL) break;
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f000 80a4 	beq.w	8003b86 <rt_mbx_psh+0x17e>
      p_TCB = rt_get_first ((P_XCB)p_CB);
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f7ff fbda 	bl	80031f8 <rt_get_first>
 8003a44:	6138      	str	r0, [r7, #16]
      rt_ret_val(p_TCB, (U32)mem);
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	6938      	ldr	r0, [r7, #16]
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	f7fd ff3a 	bl	80018c4 <rt_ret_val>
      p_TCB->state = READY;
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	f04f 0201 	mov.w	r2, #1
 8003a56:	705a      	strb	r2, [r3, #1]
      rt_rmv_dly (p_TCB);
 8003a58:	6938      	ldr	r0, [r7, #16]
 8003a5a:	f7ff fd91 	bl	8003580 <rt_rmv_dly>
      rt_put_prio (&os_rdy, p_TCB);
 8003a5e:	f240 0090 	movw	r0, #144	; 0x90
 8003a62:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003a66:	6939      	ldr	r1, [r7, #16]
 8003a68:	f7ff fb7e 	bl	8003168 <rt_put_prio>
      break;
 8003a6c:	e08c      	b.n	8003b88 <rt_mbx_psh+0x180>
#endif
    case 2:
      /* Task is waiting to send a message, remove it from the waiting list */
      p_TCB = rt_get_first ((P_XCB)p_CB);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7ff fbc2 	bl	80031f8 <rt_get_first>
 8003a74:	6138      	str	r0, [r7, #16]
#ifdef __CMSIS_RTOS
      rt_ret_val(p_TCB, 0/*osOK*/);
 8003a76:	6938      	ldr	r0, [r7, #16]
 8003a78:	f04f 0100 	mov.w	r1, #0
 8003a7c:	f7fd ff22 	bl	80018c4 <rt_ret_val>
#else
      rt_ret_val(p_TCB, OS_R_OK);
#endif
      p_CB->msg[p_CB->first] = p_TCB->msg;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	891b      	ldrh	r3, [r3, #8]
 8003a84:	461a      	mov	r2, r3
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	69d9      	ldr	r1, [r3, #28]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f102 0204 	add.w	r2, r2, #4
 8003a90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

__attribute__((always_inline)) static inline U32 __disable_irq(void)
{
  U32 result;

  __asm volatile ("mrs %0, primask" : "=r" (result));
 8003a94:	f3ef 8410 	mrs	r4, PRIMASK
 8003a98:	60fc      	str	r4, [r7, #12]
  __asm volatile ("cpsid i");
 8003a9a:	b672      	cpsid	i
      rt_inc (&p_CB->count);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	899b      	ldrh	r3, [r3, #12]
 8003aa0:	f103 0301 	add.w	r3, r3, #1
 8003aa4:	b29a      	uxth	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	819a      	strh	r2, [r3, #12]

#ifndef __CMSIS_GENERIC

__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i");
 8003aaa:	b662      	cpsie	i
      if (++p_CB->first == p_CB->size) {
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	891b      	ldrh	r3, [r3, #8]
 8003ab0:	f103 0301 	add.w	r3, r3, #1
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	811a      	strh	r2, [r3, #8]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	891a      	ldrh	r2, [r3, #8]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	89db      	ldrh	r3, [r3, #14]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d103      	bne.n	8003ace <rt_mbx_psh+0xc6>
        p_CB->first = 0;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f04f 0200 	mov.w	r2, #0
 8003acc:	811a      	strh	r2, [r3, #8]
      }
      p_TCB->state = READY;
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	f04f 0201 	mov.w	r2, #1
 8003ad4:	705a      	strb	r2, [r3, #1]
      rt_rmv_dly (p_TCB);
 8003ad6:	6938      	ldr	r0, [r7, #16]
 8003ad8:	f7ff fd52 	bl	8003580 <rt_rmv_dly>
      rt_put_prio (&os_rdy, p_TCB);
 8003adc:	f240 0090 	movw	r0, #144	; 0x90
 8003ae0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003ae4:	6939      	ldr	r1, [r7, #16]
 8003ae6:	f7ff fb3f 	bl	8003168 <rt_put_prio>
      break;
 8003aea:	e04d      	b.n	8003b88 <rt_mbx_psh+0x180>
    case 1:
      /* Task is waiting for a message, pass the message to the task directly */
      p_TCB = rt_get_first ((P_XCB)p_CB);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f7ff fb83 	bl	80031f8 <rt_get_first>
 8003af2:	6138      	str	r0, [r7, #16]
#ifdef __CMSIS_RTOS
      rt_ret_val2(p_TCB, 0x10/*osEventMessage*/, (U32)p_msg);
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	6938      	ldr	r0, [r7, #16]
 8003af8:	f04f 0110 	mov.w	r1, #16
 8003afc:	461a      	mov	r2, r3
 8003afe:	f7fd fef1 	bl	80018e4 <rt_ret_val2>
#else
      *p_TCB->msg = p_msg;
      rt_ret_val (p_TCB, OS_R_MBX);
#endif
      p_TCB->state = READY;
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	f04f 0201 	mov.w	r2, #1
 8003b08:	705a      	strb	r2, [r3, #1]
      rt_rmv_dly (p_TCB);
 8003b0a:	6938      	ldr	r0, [r7, #16]
 8003b0c:	f7ff fd38 	bl	8003580 <rt_rmv_dly>
      rt_put_prio (&os_rdy, p_TCB);
 8003b10:	f240 0090 	movw	r0, #144	; 0x90
 8003b14:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003b18:	6939      	ldr	r1, [r7, #16]
 8003b1a:	f7ff fb25 	bl	8003168 <rt_put_prio>
      break;
 8003b1e:	bf00      	nop
 8003b20:	e032      	b.n	8003b88 <rt_mbx_psh+0x180>
  } else {
    /* No task is waiting for a message, store it to the mailbox queue */
    if (p_CB->count < p_CB->size) {
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	899a      	ldrh	r2, [r3, #12]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	89db      	ldrh	r3, [r3, #14]
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d226      	bcs.n	8003b7c <rt_mbx_psh+0x174>
      p_CB->msg[p_CB->first] = p_msg;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	891b      	ldrh	r3, [r3, #8]
 8003b32:	461a      	mov	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	f102 0204 	add.w	r2, r2, #4
 8003b3a:	6839      	ldr	r1, [r7, #0]
 8003b3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

__attribute__((always_inline)) static inline U32 __disable_irq(void)
{
  U32 result;

  __asm volatile ("mrs %0, primask" : "=r" (result));
 8003b40:	f3ef 8410 	mrs	r4, PRIMASK
 8003b44:	60bc      	str	r4, [r7, #8]
  __asm volatile ("cpsid i");
 8003b46:	b672      	cpsid	i
      rt_inc (&p_CB->count);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	899b      	ldrh	r3, [r3, #12]
 8003b4c:	f103 0301 	add.w	r3, r3, #1
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	819a      	strh	r2, [r3, #12]

#ifndef __CMSIS_GENERIC

__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i");
 8003b56:	b662      	cpsie	i
      if (++p_CB->first == p_CB->size) {
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	891b      	ldrh	r3, [r3, #8]
 8003b5c:	f103 0301 	add.w	r3, r3, #1
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	811a      	strh	r2, [r3, #8]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	891a      	ldrh	r2, [r3, #8]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	89db      	ldrh	r3, [r3, #14]
 8003b6e:	429a      	cmp	r2, r3
 8003b70:	d10a      	bne.n	8003b88 <rt_mbx_psh+0x180>
        p_CB->first = 0;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f04f 0200 	mov.w	r2, #0
 8003b78:	811a      	strh	r2, [r3, #8]
 8003b7a:	e005      	b.n	8003b88 <rt_mbx_psh+0x180>
      }
    }
    else {
      os_error (OS_ERR_MBX_OVF);
 8003b7c:	f04f 0003 	mov.w	r0, #3
 8003b80:	f001 fe8e 	bl	80058a0 <os_error>
 8003b84:	e000      	b.n	8003b88 <rt_mbx_psh+0x180>
  if (p_CB->p_lnk != NULL) switch (p_CB->state) {
#ifdef __CMSIS_RTOS
    case 3:
      /* Task is waiting to allocate memory, remove it from the waiting list */
      mem = rt_alloc_box(p_msg);
      if (mem == NULL) break;
 8003b86:	bf00      	nop
    }
    else {
      os_error (OS_ERR_MBX_OVF);
    }
  }
}
 8003b88:	f107 071c 	add.w	r7, r7, #28
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd90      	pop	{r4, r7, pc}

08003b90 <_init_box>:
 *---------------------------------------------------------------------------*/


/*--------------------------- _init_box -------------------------------------*/

int _init_box  (void *box_mem, U32 box_size, U32 blk_size) {
 8003b90:	b480      	push	{r7}
 8003b92:	b089      	sub	sp, #36	; 0x24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
  void *blk;
  void *next;
  U32  sizeof_bm;

  /* Create memory structure. */
  if (blk_size & BOX_ALIGN_8) {
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	da0b      	bge.n	8003bba <_init_box+0x2a>
    /* Memory blocks 8-byte aligned. */ 
    blk_size = ((blk_size & ~BOX_ALIGN_8) + 7) & ~7;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ba8:	f103 0307 	add.w	r3, r3, #7
 8003bac:	f023 0307 	bic.w	r3, r3, #7
 8003bb0:	607b      	str	r3, [r7, #4]
    sizeof_bm = (sizeof (struct OS_BM) + 7) & ~7;
 8003bb2:	f04f 0310 	mov.w	r3, #16
 8003bb6:	61bb      	str	r3, [r7, #24]
 8003bb8:	e008      	b.n	8003bcc <_init_box+0x3c>
  }
  else {
    /* Memory blocks 4-byte aligned. */
    blk_size = (blk_size + 3) & ~3;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f103 0303 	add.w	r3, r3, #3
 8003bc0:	f023 0303 	bic.w	r3, r3, #3
 8003bc4:	607b      	str	r3, [r7, #4]
    sizeof_bm = sizeof (struct OS_BM);
 8003bc6:	f04f 030c 	mov.w	r3, #12
 8003bca:	61bb      	str	r3, [r7, #24]
  }
  if (blk_size == 0) {
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d102      	bne.n	8003bd8 <_init_box+0x48>
    return (1);
 8003bd2:	f04f 0301 	mov.w	r3, #1
 8003bd6:	e034      	b.n	8003c42 <_init_box+0xb2>
  }
  if ((blk_size + sizeof_bm) > box_size) {
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	18d2      	adds	r2, r2, r3
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d902      	bls.n	8003bea <_init_box+0x5a>
    return (1);
 8003be4:	f04f 0301 	mov.w	r3, #1
 8003be8:	e02b      	b.n	8003c42 <_init_box+0xb2>
  }
  /* Create a Memory structure. */
  blk = ((U8 *) box_mem) + sizeof_bm;
 8003bea:	68fa      	ldr	r2, [r7, #12]
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	18d3      	adds	r3, r2, r3
 8003bf0:	61fb      	str	r3, [r7, #28]
  ((P_BM) box_mem)->free = blk;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	69fa      	ldr	r2, [r7, #28]
 8003bf6:	601a      	str	r2, [r3, #0]
  end = ((U8 *) box_mem) + box_size;
 8003bf8:	68fa      	ldr	r2, [r7, #12]
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	18d3      	adds	r3, r2, r3
 8003bfe:	617b      	str	r3, [r7, #20]
  ((P_BM) box_mem)->end      = end;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	697a      	ldr	r2, [r7, #20]
 8003c04:	605a      	str	r2, [r3, #4]
  ((P_BM) box_mem)->blk_size = blk_size;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	609a      	str	r2, [r3, #8]

  /* Link all free blocks using offsets. */
  end = ((U8 *) end) - blk_size;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f1c3 0300 	rsb	r3, r3, #0
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	18d3      	adds	r3, r2, r3
 8003c16:	617b      	str	r3, [r7, #20]
  while (1)  {
    next = ((U8 *) blk) + blk_size;
 8003c18:	69fa      	ldr	r2, [r7, #28]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	18d3      	adds	r3, r2, r3
 8003c1e:	613b      	str	r3, [r7, #16]
    if (next > end)  break;
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d805      	bhi.n	8003c34 <_init_box+0xa4>
    *((void **)blk) = next;
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	601a      	str	r2, [r3, #0]
    blk = next;
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	61fb      	str	r3, [r7, #28]
  }
 8003c32:	e7f1      	b.n	8003c18 <_init_box+0x88>

  /* Link all free blocks using offsets. */
  end = ((U8 *) end) - blk_size;
  while (1)  {
    next = ((U8 *) blk) + blk_size;
    if (next > end)  break;
 8003c34:	bf00      	nop
    *((void **)blk) = next;
    blk = next;
  }
  /* end marker */
  *((void **)blk) = 0;
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	f04f 0200 	mov.w	r2, #0
 8003c3c:	601a      	str	r2, [r3, #0]
  return (0);
 8003c3e:	f04f 0300 	mov.w	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bc80      	pop	{r7}
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop

08003c50 <rt_alloc_box>:

/*--------------------------- rt_alloc_box ----------------------------------*/

void *rt_alloc_box (void *box_mem) {
 8003c50:	b490      	push	{r4, r7}
 8003c52:	b086      	sub	sp, #24
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]

__attribute__((always_inline)) static inline U32 __disable_irq(void)
{
  U32 result;

  __asm volatile ("mrs %0, primask" : "=r" (result));
 8003c58:	f3ef 8410 	mrs	r4, PRIMASK
 8003c5c:	60fc      	str	r4, [r7, #12]
  __asm volatile ("cpsid i");
 8003c5e:	b672      	cpsid	i
  return(result & 1);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f003 0301 	and.w	r3, r3, #1
  /* Allocate a memory block and return start address. */
  void **free;
#ifndef __USE_EXCLUSIVE_ACCESS
  int  irq_dis;

  irq_dis = __disable_irq ();
 8003c66:	617b      	str	r3, [r7, #20]
  free = ((P_BM) box_mem)->free;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	613b      	str	r3, [r7, #16]
  if (free) {
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d003      	beq.n	8003c7c <rt_alloc_box+0x2c>
    ((P_BM) box_mem)->free = *free;
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	601a      	str	r2, [r3, #0]
  }
  if (!irq_dis) __enable_irq ();
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d100      	bne.n	8003c84 <rt_alloc_box+0x34>

#ifndef __CMSIS_GENERIC

__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i");
 8003c82:	b662      	cpsie	i
      __clrex();
      break;
    }
  } while (__strex((U32)*free, &((P_BM) box_mem)->free));
#endif
  return (free);
 8003c84:	693b      	ldr	r3, [r7, #16]
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	f107 0718 	add.w	r7, r7, #24
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bc90      	pop	{r4, r7}
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop

08003c94 <_calloc_box>:


/*--------------------------- _calloc_box -----------------------------------*/

void *_calloc_box (void *box_mem)  {
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  /* Allocate a 0-initialized memory block and return start address. */
  void *free;
  U32 *p;
  U32 i;

  free = _alloc_box (box_mem);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f7fd fe49 	bl	8001934 <_alloc_box>
 8003ca2:	60f8      	str	r0, [r7, #12]
  if (free)  {
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d014      	beq.n	8003cd4 <_calloc_box+0x40>
    p = free;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	617b      	str	r3, [r7, #20]
    for (i = ((P_BM) box_mem)->blk_size; i; i -= 4)  {
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	613b      	str	r3, [r7, #16]
 8003cb4:	e00b      	b.n	8003cce <_calloc_box+0x3a>
      *p = 0;
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	f04f 0200 	mov.w	r2, #0
 8003cbc:	601a      	str	r2, [r3, #0]
      p++;
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	f103 0304 	add.w	r3, r3, #4
 8003cc4:	617b      	str	r3, [r7, #20]
  U32 i;

  free = _alloc_box (box_mem);
  if (free)  {
    p = free;
    for (i = ((P_BM) box_mem)->blk_size; i; i -= 4)  {
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	f1a3 0304 	sub.w	r3, r3, #4
 8003ccc:	613b      	str	r3, [r7, #16]
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1f0      	bne.n	8003cb6 <_calloc_box+0x22>
      *p = 0;
      p++;
    }
  }
  return (free);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f107 0718 	add.w	r7, r7, #24
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <rt_free_box>:


/*--------------------------- rt_free_box -----------------------------------*/

int rt_free_box (void *box_mem, void *box) {
 8003ce0:	b490      	push	{r4, r7}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  /* Free a memory block, returns 0 if OK, 1 if box does not belong to box_mem */
#ifndef __USE_EXCLUSIVE_ACCESS
  int irq_dis;
#endif

  if (box < box_mem || box >= ((P_BM) box_mem)->end) {
 8003cea:	683a      	ldr	r2, [r7, #0]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d304      	bcc.n	8003cfc <rt_free_box+0x1c>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d802      	bhi.n	8003d02 <rt_free_box+0x22>
    return (1);
 8003cfc:	f04f 0301 	mov.w	r3, #1
 8003d00:	e014      	b.n	8003d2c <rt_free_box+0x4c>

__attribute__((always_inline)) static inline U32 __disable_irq(void)
{
  U32 result;

  __asm volatile ("mrs %0, primask" : "=r" (result));
 8003d02:	f3ef 8410 	mrs	r4, PRIMASK
 8003d06:	60bc      	str	r4, [r7, #8]
  __asm volatile ("cpsid i");
 8003d08:	b672      	cpsid	i
  return(result & 1);
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	f003 0301 	and.w	r3, r3, #1
  }

#ifndef __USE_EXCLUSIVE_ACCESS
  irq_dis = __disable_irq ();
 8003d10:	60fb      	str	r3, [r7, #12]
  *((void **)box) = ((P_BM) box_mem)->free;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	601a      	str	r2, [r3, #0]
  ((P_BM) box_mem)->free = box;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	683a      	ldr	r2, [r7, #0]
 8003d1e:	601a      	str	r2, [r3, #0]
  if (!irq_dis) __enable_irq ();
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d100      	bne.n	8003d28 <rt_free_box+0x48>

#ifndef __CMSIS_GENERIC

__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i");
 8003d26:	b662      	cpsie	i
#else
  do {
    *((void **)box) = (void *)__ldrex(&((P_BM) box_mem)->free);
  } while (__strex ((U32)box, &((P_BM) box_mem)->free));
#endif
  return (0);
 8003d28:	f04f 0300 	mov.w	r3, #0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f107 0710 	add.w	r7, r7, #16
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bc90      	pop	{r4, r7}
 8003d36:	4770      	bx	lr

08003d38 <rt_init_mem>:
//   Parameters:
//     pool:    Pointer to memory pool
//     size:    Size of memory pool in bytes
//   Return:    0 - OK, 1 - Error

int rt_init_mem (void *pool, U32 size) {
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  MEMP *ptr;

  if ((pool == NULL) || (size < sizeof(MEMP))) return (1);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d002      	beq.n	8003d4e <rt_init_mem+0x16>
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	2b07      	cmp	r3, #7
 8003d4c:	d802      	bhi.n	8003d54 <rt_init_mem+0x1c>
 8003d4e:	f04f 0301 	mov.w	r3, #1
 8003d52:	e014      	b.n	8003d7e <rt_init_mem+0x46>

  ptr = (MEMP *)pool;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	60fb      	str	r3, [r7, #12]
  ptr->next = (MEMP *)((U32)pool + size - sizeof(MEMP *));
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	18d3      	adds	r3, r2, r3
 8003d5e:	f1a3 0304 	sub.w	r3, r3, #4
 8003d62:	461a      	mov	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	601a      	str	r2, [r3, #0]
  ptr->next->next = NULL;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f04f 0200 	mov.w	r2, #0
 8003d70:	601a      	str	r2, [r3, #0]
  ptr->len = 0; 
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f04f 0200 	mov.w	r2, #0
 8003d78:	605a      	str	r2, [r3, #4]

  return (0);
 8003d7a:	f04f 0300 	mov.w	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f107 0714 	add.w	r7, r7, #20
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bc80      	pop	{r7}
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop

08003d8c <rt_alloc_mem>:
//   Parameters:
//     pool:    Pointer to memory pool
//     size:    Size of memory in bytes to allocate
//   Return:    Pointer to allocated memory

void *rt_alloc_mem (void *pool, U32 size) {
 8003d8c:	b480      	push	{r7}
 8003d8e:	b087      	sub	sp, #28
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  MEMP *p, *p_search, *p_new;
  U32   hole_size;

  if ((pool == NULL) || (size == 0)) return NULL;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <rt_alloc_mem+0x16>
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d102      	bne.n	8003da8 <rt_alloc_mem+0x1c>
 8003da2:	f04f 0300 	mov.w	r3, #0
 8003da6:	e047      	b.n	8003e38 <rt_alloc_mem+0xac>

  /* Add header offset to 'size' */
  size += sizeof(MEMP);
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	f103 0308 	add.w	r3, r3, #8
 8003dae:	603b      	str	r3, [r7, #0]
  /* Make sure that block is 4-byte aligned  */
  size = (size + 3) & ~3;
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	f103 0303 	add.w	r3, r3, #3
 8003db6:	f023 0303 	bic.w	r3, r3, #3
 8003dba:	603b      	str	r3, [r7, #0]

  p_search = (MEMP *)pool;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	613b      	str	r3, [r7, #16]
 8003dc0:	e000      	b.n	8003dc4 <rt_alloc_mem+0x38>
    p_search = p_search->next;
    if (p_search->next == NULL) {
      /* Failed, we are at the end of the list */
      return NULL;
    }
  }
 8003dc2:	bf00      	nop
  /* Make sure that block is 4-byte aligned  */
  size = (size + 3) & ~3;

  p_search = (MEMP *)pool;
  while (1) {
    hole_size  = (U32)p_search->next - (U32)p_search;
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	461a      	mov	r2, r3
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	60fb      	str	r3, [r7, #12]
    hole_size -= p_search->len;
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	60fb      	str	r3, [r7, #12]
    /* Check if hole size is big enough */
    if (hole_size >= size) break;
 8003dda:	68fa      	ldr	r2, [r7, #12]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d209      	bcs.n	8003df6 <rt_alloc_mem+0x6a>
    p_search = p_search->next;
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	613b      	str	r3, [r7, #16]
    if (p_search->next == NULL) {
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d1e8      	bne.n	8003dc2 <rt_alloc_mem+0x36>
      /* Failed, we are at the end of the list */
      return NULL;
 8003df0:	f04f 0300 	mov.w	r3, #0
 8003df4:	e020      	b.n	8003e38 <rt_alloc_mem+0xac>
  p_search = (MEMP *)pool;
  while (1) {
    hole_size  = (U32)p_search->next - (U32)p_search;
    hole_size -= p_search->len;
    /* Check if hole size is big enough */
    if (hole_size >= size) break;
 8003df6:	bf00      	nop
      /* Failed, we are at the end of the list */
      return NULL;
    }
  }

  if (p_search->len == 0) {
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	685b      	ldr	r3, [r3, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d107      	bne.n	8003e10 <rt_alloc_mem+0x84>
    /* No block is allocated, set the Length of the first element */
    p_search->len = size;
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	605a      	str	r2, [r3, #4]
    p = (MEMP *)(((U32)p_search) + sizeof(MEMP));
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	f103 0308 	add.w	r3, r3, #8
 8003e0c:	617b      	str	r3, [r7, #20]
 8003e0e:	e012      	b.n	8003e36 <rt_alloc_mem+0xaa>
  } else {
    /* Insert new list element into the memory list */
    p_new       = (MEMP *)((U32)p_search + p_search->len);
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	18d3      	adds	r3, r2, r3
 8003e18:	60bb      	str	r3, [r7, #8]
    p_new->next = p_search->next;
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	601a      	str	r2, [r3, #0]
    p_new->len  = size;
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	683a      	ldr	r2, [r7, #0]
 8003e26:	605a      	str	r2, [r3, #4]
    p_search->next = p_new;
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	68ba      	ldr	r2, [r7, #8]
 8003e2c:	601a      	str	r2, [r3, #0]
    p = (MEMP *)(((U32)p_new) + sizeof(MEMP));
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	f103 0308 	add.w	r3, r3, #8
 8003e34:	617b      	str	r3, [r7, #20]
  }

  return (p);
 8003e36:	697b      	ldr	r3, [r7, #20]
}
 8003e38:	4618      	mov	r0, r3
 8003e3a:	f107 071c 	add.w	r7, r7, #28
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bc80      	pop	{r7}
 8003e42:	4770      	bx	lr

08003e44 <rt_free_mem>:
//   Parameters:
//     pool:    Pointer to memory pool
//     mem:     Pointer to memory to free
//   Return:    0 - OK, 1 - Error

int rt_free_mem (void *pool, void *mem) {
 8003e44:	b480      	push	{r7}
 8003e46:	b087      	sub	sp, #28
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  MEMP *p_search, *p_prev, *p_return;

  if ((pool == NULL) || (mem == NULL)) return (1);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d002      	beq.n	8003e5a <rt_free_mem+0x16>
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d102      	bne.n	8003e60 <rt_free_mem+0x1c>
 8003e5a:	f04f 0301 	mov.w	r3, #1
 8003e5e:	e026      	b.n	8003eae <rt_free_mem+0x6a>

  p_return = (MEMP *)((U32)mem - sizeof(MEMP));
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	f1a3 0308 	sub.w	r3, r3, #8
 8003e66:	60fb      	str	r3, [r7, #12]
  
  /* Set list header */
  p_prev = NULL;
 8003e68:	f04f 0300 	mov.w	r3, #0
 8003e6c:	613b      	str	r3, [r7, #16]
  p_search = (MEMP *)pool;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	617b      	str	r3, [r7, #20]
  while (p_search != p_return) {
 8003e72:	e00a      	b.n	8003e8a <rt_free_mem+0x46>
    p_prev   = p_search;
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	613b      	str	r3, [r7, #16]
    p_search = p_search->next;
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	617b      	str	r3, [r7, #20]
    if (p_search == NULL) {
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d102      	bne.n	8003e8a <rt_free_mem+0x46>
      /* Valid Memory block not found */
      return (1);
 8003e84:	f04f 0301 	mov.w	r3, #1
 8003e88:	e011      	b.n	8003eae <rt_free_mem+0x6a>
  p_return = (MEMP *)((U32)mem - sizeof(MEMP));
  
  /* Set list header */
  p_prev = NULL;
  p_search = (MEMP *)pool;
  while (p_search != p_return) {
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d1f0      	bne.n	8003e74 <rt_free_mem+0x30>
      /* Valid Memory block not found */
      return (1);
    }
  }

  if (p_prev == NULL) {
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d104      	bne.n	8003ea2 <rt_free_mem+0x5e>
    /* First block to be released, only set length to 0 */
    p_search->len = 0;
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	f04f 0200 	mov.w	r2, #0
 8003e9e:	605a      	str	r2, [r3, #4]
 8003ea0:	e003      	b.n	8003eaa <rt_free_mem+0x66>
  } else {
    /* Discard block from chain list */
    p_prev->next = p_search->next;
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	601a      	str	r2, [r3, #0]
  }

  return (0);
 8003eaa:	f04f 0300 	mov.w	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f107 071c 	add.w	r7, r7, #28
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bc80      	pop	{r7}
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop

08003ebc <rt_mut_init>:
 *---------------------------------------------------------------------------*/


/*--------------------------- rt_mut_init -----------------------------------*/

void rt_mut_init (OS_ID mutex) {
 8003ebc:	b480      	push	{r7}
 8003ebe:	b085      	sub	sp, #20
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Initialize a mutex object */
  P_MUCB p_MCB = mutex;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	60fb      	str	r3, [r7, #12]

  p_MCB->cb_type = MUCB;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f04f 0203 	mov.w	r2, #3
 8003ece:	701a      	strb	r2, [r3, #0]
  p_MCB->level   = 0;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f04f 0200 	mov.w	r2, #0
 8003ed6:	805a      	strh	r2, [r3, #2]
  p_MCB->p_lnk   = NULL;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f04f 0200 	mov.w	r2, #0
 8003ede:	605a      	str	r2, [r3, #4]
  p_MCB->owner   = NULL;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f04f 0200 	mov.w	r2, #0
 8003ee6:	609a      	str	r2, [r3, #8]
  p_MCB->p_mlnk  = NULL;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f04f 0200 	mov.w	r2, #0
 8003eee:	60da      	str	r2, [r3, #12]
}
 8003ef0:	f107 0714 	add.w	r7, r7, #20
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bc80      	pop	{r7}
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop

08003efc <rt_mut_delete>:


/*--------------------------- rt_mut_delete ---------------------------------*/

#ifdef __CMSIS_RTOS
OS_RESULT rt_mut_delete (OS_ID mutex) {
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  /* Delete a mutex object */
  P_MUCB p_MCB = mutex;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	60fb      	str	r3, [r7, #12]
  P_TCB  p_TCB;
  P_MUCB p_mlnk;
  U8     prio;

  if (p_MCB->level != 0) {
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	885b      	ldrh	r3, [r3, #2]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d066      	beq.n	8003fde <rt_mut_delete+0xe2>

    p_TCB = p_MCB->owner;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	60bb      	str	r3, [r7, #8]

    /* Remove mutex from task mutex owner list. */
    p_mlnk = p_TCB->p_mlnk;
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	6a1b      	ldr	r3, [r3, #32]
 8003f1a:	617b      	str	r3, [r7, #20]
    if (p_mlnk == p_MCB) {
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d111      	bne.n	8003f48 <rt_mut_delete+0x4c>
      p_TCB->p_mlnk = p_MCB->p_mlnk;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	68da      	ldr	r2, [r3, #12]
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	621a      	str	r2, [r3, #32]
 8003f2c:	e00f      	b.n	8003f4e <rt_mut_delete+0x52>
    }
    else {
      while (p_mlnk) {
        if (p_mlnk->p_mlnk == p_MCB) {
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	68da      	ldr	r2, [r3, #12]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d104      	bne.n	8003f42 <rt_mut_delete+0x46>
          p_mlnk->p_mlnk = p_MCB->p_mlnk;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	68da      	ldr	r2, [r3, #12]
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	60da      	str	r2, [r3, #12]
          break;
 8003f40:	e005      	b.n	8003f4e <rt_mut_delete+0x52>
        }
        p_mlnk = p_mlnk->p_mlnk;
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	617b      	str	r3, [r7, #20]
    p_mlnk = p_TCB->p_mlnk;
    if (p_mlnk == p_MCB) {
      p_TCB->p_mlnk = p_MCB->p_mlnk;
    }
    else {
      while (p_mlnk) {
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1ef      	bne.n	8003f2e <rt_mut_delete+0x32>
        p_mlnk = p_mlnk->p_mlnk;
      }
    }

    /* Restore owner task's priority. */
    prio = p_TCB->prio_base;
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f54:	74fb      	strb	r3, [r7, #19]
    p_mlnk = p_TCB->p_mlnk;
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	6a1b      	ldr	r3, [r3, #32]
 8003f5a:	617b      	str	r3, [r7, #20]
    while (p_mlnk) {
 8003f5c:	e010      	b.n	8003f80 <rt_mut_delete+0x84>
      if (p_mlnk->p_lnk && (p_mlnk->p_lnk->prio > prio)) {
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d009      	beq.n	8003f7a <rt_mut_delete+0x7e>
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	789b      	ldrb	r3, [r3, #2]
 8003f6c:	7cfa      	ldrb	r2, [r7, #19]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d203      	bcs.n	8003f7a <rt_mut_delete+0x7e>
        /* A task with higher priority is waiting for mutex. */
        prio = p_mlnk->p_lnk->prio;
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	789b      	ldrb	r3, [r3, #2]
 8003f78:	74fb      	strb	r3, [r7, #19]
      }
      p_mlnk = p_mlnk->p_mlnk;
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	617b      	str	r3, [r7, #20]
    }

    /* Restore owner task's priority. */
    prio = p_TCB->prio_base;
    p_mlnk = p_TCB->p_mlnk;
    while (p_mlnk) {
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1eb      	bne.n	8003f5e <rt_mut_delete+0x62>
        /* A task with higher priority is waiting for mutex. */
        prio = p_mlnk->p_lnk->prio;
      }
      p_mlnk = p_mlnk->p_mlnk;
    }
    if (p_TCB->prio != prio) {
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	789b      	ldrb	r3, [r3, #2]
 8003f8a:	7cfa      	ldrb	r2, [r7, #19]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	d026      	beq.n	8003fde <rt_mut_delete+0xe2>
      p_TCB->prio = prio;
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	7cfa      	ldrb	r2, [r7, #19]
 8003f94:	709a      	strb	r2, [r3, #2]
      if (p_TCB != os_tsk.run) {
 8003f96:	f240 03cc 	movw	r3, #204	; 0xcc
 8003f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d01b      	beq.n	8003fde <rt_mut_delete+0xe2>
        rt_resort_prio (p_TCB);
 8003fa6:	68b8      	ldr	r0, [r7, #8]
 8003fa8:	f7ff f99c 	bl	80032e4 <rt_resort_prio>
      }
    }

  }

  while (p_MCB->p_lnk != NULL) {
 8003fac:	e017      	b.n	8003fde <rt_mut_delete+0xe2>
    /* A task is waiting for mutex. */
    p_TCB = rt_get_first ((P_XCB)p_MCB);
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f7ff f922 	bl	80031f8 <rt_get_first>
 8003fb4:	60b8      	str	r0, [r7, #8]
    rt_ret_val(p_TCB, 0/*osOK*/);
 8003fb6:	68b8      	ldr	r0, [r7, #8]
 8003fb8:	f04f 0100 	mov.w	r1, #0
 8003fbc:	f7fd fc82 	bl	80018c4 <rt_ret_val>
    rt_rmv_dly(p_TCB);
 8003fc0:	68b8      	ldr	r0, [r7, #8]
 8003fc2:	f7ff fadd 	bl	8003580 <rt_rmv_dly>
    p_TCB->state = READY;
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	f04f 0201 	mov.w	r2, #1
 8003fcc:	705a      	strb	r2, [r3, #1]
    rt_put_prio (&os_rdy, p_TCB);
 8003fce:	f240 0090 	movw	r0, #144	; 0x90
 8003fd2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003fd6:	68b9      	ldr	r1, [r7, #8]
 8003fd8:	f7ff f8c6 	bl	8003168 <rt_put_prio>
 8003fdc:	e000      	b.n	8003fe0 <rt_mut_delete+0xe4>
      }
    }

  }

  while (p_MCB->p_lnk != NULL) {
 8003fde:	bf00      	nop
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1e2      	bne.n	8003fae <rt_mut_delete+0xb2>
    rt_rmv_dly(p_TCB);
    p_TCB->state = READY;
    rt_put_prio (&os_rdy, p_TCB);
  }

  if (os_rdy.p_lnk && (os_rdy.p_lnk->prio > os_tsk.run->prio)) {
 8003fe8:	f240 0390 	movw	r3, #144	; 0x90
 8003fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d025      	beq.n	8004042 <rt_mut_delete+0x146>
 8003ff6:	f240 0390 	movw	r3, #144	; 0x90
 8003ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	789a      	ldrb	r2, [r3, #2]
 8004002:	f240 03cc 	movw	r3, #204	; 0xcc
 8004006:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	789b      	ldrb	r3, [r3, #2]
 800400e:	429a      	cmp	r2, r3
 8004010:	d917      	bls.n	8004042 <rt_mut_delete+0x146>
    /* preempt running task */
    rt_put_prio (&os_rdy, os_tsk.run);
 8004012:	f240 03cc 	movw	r3, #204	; 0xcc
 8004016:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f240 0090 	movw	r0, #144	; 0x90
 8004020:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004024:	4619      	mov	r1, r3
 8004026:	f7ff f89f 	bl	8003168 <rt_put_prio>
    os_tsk.run->state = READY;
 800402a:	f240 03cc 	movw	r3, #204	; 0xcc
 800402e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f04f 0201 	mov.w	r2, #1
 8004038:	705a      	strb	r2, [r3, #1]
    rt_dispatch (NULL);
 800403a:	f04f 0000 	mov.w	r0, #0
 800403e:	f000 ff0b 	bl	8004e58 <rt_dispatch>
  }

  p_MCB->cb_type = 0;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	f04f 0200 	mov.w	r2, #0
 8004048:	701a      	strb	r2, [r3, #0]

  return (OS_R_OK);
 800404a:	f04f 0300 	mov.w	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	f107 0718 	add.w	r7, r7, #24
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <rt_mut_release>:
#endif


/*--------------------------- rt_mut_release --------------------------------*/

OS_RESULT rt_mut_release (OS_ID mutex) {
 8004058:	b580      	push	{r7, lr}
 800405a:	b086      	sub	sp, #24
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Release a mutex object */
  P_MUCB p_MCB = mutex;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	60fb      	str	r3, [r7, #12]
  P_TCB  p_TCB;
  P_MUCB p_mlnk;
  U8     prio;

  if (p_MCB->level == 0 || p_MCB->owner != os_tsk.run) {
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	885b      	ldrh	r3, [r3, #2]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d008      	beq.n	800407e <rt_mut_release+0x26>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	689a      	ldr	r2, [r3, #8]
 8004070:	f240 03cc 	movw	r3, #204	; 0xcc
 8004074:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	429a      	cmp	r2, r3
 800407c:	d002      	beq.n	8004084 <rt_mut_release+0x2c>
    /* Unbalanced mutex release or task is not the owner */
    return (OS_R_NOK);
 800407e:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8004082:	e0d8      	b.n	8004236 <rt_mut_release+0x1de>
  }
  if (--p_MCB->level != 0) {
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	885b      	ldrh	r3, [r3, #2]
 8004088:	f103 33ff 	add.w	r3, r3, #4294967295
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	805a      	strh	r2, [r3, #2]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	885b      	ldrh	r3, [r3, #2]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d002      	beq.n	80040a0 <rt_mut_release+0x48>
    return (OS_R_OK);
 800409a:	f04f 0300 	mov.w	r3, #0
 800409e:	e0ca      	b.n	8004236 <rt_mut_release+0x1de>
  }

  /* Remove mutex from task mutex owner list. */
  p_mlnk = os_tsk.run->p_mlnk;
 80040a0:	f240 03cc 	movw	r3, #204	; 0xcc
 80040a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	6a1b      	ldr	r3, [r3, #32]
 80040ac:	617b      	str	r3, [r7, #20]
  if (p_mlnk == p_MCB) {
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	429a      	cmp	r2, r3
 80040b4:	d115      	bne.n	80040e2 <rt_mut_release+0x8a>
    os_tsk.run->p_mlnk = p_MCB->p_mlnk;
 80040b6:	f240 03cc 	movw	r3, #204	; 0xcc
 80040ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68fa      	ldr	r2, [r7, #12]
 80040c2:	68d2      	ldr	r2, [r2, #12]
 80040c4:	621a      	str	r2, [r3, #32]
 80040c6:	e00f      	b.n	80040e8 <rt_mut_release+0x90>
  }
  else {
    while (p_mlnk) {
      if (p_mlnk->p_mlnk == p_MCB) {
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	68da      	ldr	r2, [r3, #12]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d104      	bne.n	80040dc <rt_mut_release+0x84>
        p_mlnk->p_mlnk = p_MCB->p_mlnk;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	68da      	ldr	r2, [r3, #12]
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	60da      	str	r2, [r3, #12]
        break;
 80040da:	e005      	b.n	80040e8 <rt_mut_release+0x90>
      }
      p_mlnk = p_mlnk->p_mlnk;
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	617b      	str	r3, [r7, #20]
  p_mlnk = os_tsk.run->p_mlnk;
  if (p_mlnk == p_MCB) {
    os_tsk.run->p_mlnk = p_MCB->p_mlnk;
  }
  else {
    while (p_mlnk) {
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1ef      	bne.n	80040c8 <rt_mut_release+0x70>
      p_mlnk = p_mlnk->p_mlnk;
    }
  }

  /* Restore owner task's priority. */
  prio = os_tsk.run->prio_base;
 80040e8:	f240 03cc 	movw	r3, #204	; 0xcc
 80040ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80040f6:	74fb      	strb	r3, [r7, #19]
  p_mlnk = os_tsk.run->p_mlnk;
 80040f8:	f240 03cc 	movw	r3, #204	; 0xcc
 80040fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	6a1b      	ldr	r3, [r3, #32]
 8004104:	617b      	str	r3, [r7, #20]
  while (p_mlnk) {
 8004106:	e010      	b.n	800412a <rt_mut_release+0xd2>
    if (p_mlnk->p_lnk && (p_mlnk->p_lnk->prio > prio)) {
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d009      	beq.n	8004124 <rt_mut_release+0xcc>
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	789b      	ldrb	r3, [r3, #2]
 8004116:	7cfa      	ldrb	r2, [r7, #19]
 8004118:	429a      	cmp	r2, r3
 800411a:	d203      	bcs.n	8004124 <rt_mut_release+0xcc>
      /* A task with higher priority is waiting for mutex. */
      prio = p_mlnk->p_lnk->prio;
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	789b      	ldrb	r3, [r3, #2]
 8004122:	74fb      	strb	r3, [r7, #19]
    }
    p_mlnk = p_mlnk->p_mlnk;
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	617b      	str	r3, [r7, #20]
  }

  /* Restore owner task's priority. */
  prio = os_tsk.run->prio_base;
  p_mlnk = os_tsk.run->p_mlnk;
  while (p_mlnk) {
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1eb      	bne.n	8004108 <rt_mut_release+0xb0>
      /* A task with higher priority is waiting for mutex. */
      prio = p_mlnk->p_lnk->prio;
    }
    p_mlnk = p_mlnk->p_mlnk;
  }
  os_tsk.run->prio = prio;
 8004130:	f240 03cc 	movw	r3, #204	; 0xcc
 8004134:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	7cfa      	ldrb	r2, [r7, #19]
 800413c:	709a      	strb	r2, [r3, #2]

  if (p_MCB->p_lnk != NULL) {
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d04f      	beq.n	80041e6 <rt_mut_release+0x18e>
    /* A task is waiting for mutex. */
    p_TCB = rt_get_first ((P_XCB)p_MCB);
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f7ff f856 	bl	80031f8 <rt_get_first>
 800414c:	60b8      	str	r0, [r7, #8]
#ifdef __CMSIS_RTOS
    rt_ret_val(p_TCB, 0/*osOK*/);
 800414e:	68b8      	ldr	r0, [r7, #8]
 8004150:	f04f 0100 	mov.w	r1, #0
 8004154:	f7fd fbb6 	bl	80018c4 <rt_ret_val>
#else
    rt_ret_val(p_TCB, OS_R_MUT); 
#endif
    rt_rmv_dly (p_TCB);
 8004158:	68b8      	ldr	r0, [r7, #8]
 800415a:	f7ff fa11 	bl	8003580 <rt_rmv_dly>
    /* A waiting task becomes the owner of this mutex. */
    p_MCB->level  = 1;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f04f 0201 	mov.w	r2, #1
 8004164:	805a      	strh	r2, [r3, #2]
    p_MCB->owner  = p_TCB;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	68ba      	ldr	r2, [r7, #8]
 800416a:	609a      	str	r2, [r3, #8]
    p_MCB->p_mlnk = p_TCB->p_mlnk;
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	6a1a      	ldr	r2, [r3, #32]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	60da      	str	r2, [r3, #12]
    p_TCB->p_mlnk = p_MCB; 
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	621a      	str	r2, [r3, #32]
    /* Priority inversion, check which task continues. */
    if (os_tsk.run->prio >= rt_rdy_prio()) {
 800417a:	f240 03cc 	movw	r3, #204	; 0xcc
 800417e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	789a      	ldrb	r2, [r3, #2]
 8004186:	f240 0390 	movw	r3, #144	; 0x90
 800418a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	789b      	ldrb	r3, [r3, #2]
 8004192:	429a      	cmp	r2, r3
 8004194:	d303      	bcc.n	800419e <rt_mut_release+0x146>
      rt_dispatch (p_TCB);
 8004196:	68b8      	ldr	r0, [r7, #8]
 8004198:	f000 fe5e 	bl	8004e58 <rt_dispatch>
 800419c:	e049      	b.n	8004232 <rt_mut_release+0x1da>
    }
    else {
      /* Ready task has higher priority than running task. */
      rt_put_prio (&os_rdy, os_tsk.run);
 800419e:	f240 03cc 	movw	r3, #204	; 0xcc
 80041a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f240 0090 	movw	r0, #144	; 0x90
 80041ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80041b0:	4619      	mov	r1, r3
 80041b2:	f7fe ffd9 	bl	8003168 <rt_put_prio>
      rt_put_prio (&os_rdy, p_TCB);
 80041b6:	f240 0090 	movw	r0, #144	; 0x90
 80041ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80041be:	68b9      	ldr	r1, [r7, #8]
 80041c0:	f7fe ffd2 	bl	8003168 <rt_put_prio>
      os_tsk.run->state = READY;
 80041c4:	f240 03cc 	movw	r3, #204	; 0xcc
 80041c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f04f 0201 	mov.w	r2, #1
 80041d2:	705a      	strb	r2, [r3, #1]
      p_TCB->state      = READY;
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	f04f 0201 	mov.w	r2, #1
 80041da:	705a      	strb	r2, [r3, #1]
      rt_dispatch (NULL);
 80041dc:	f04f 0000 	mov.w	r0, #0
 80041e0:	f000 fe3a 	bl	8004e58 <rt_dispatch>
 80041e4:	e025      	b.n	8004232 <rt_mut_release+0x1da>
    }
  }
  else {
    /* Check if own priority lowered by priority inversion. */
    if (rt_rdy_prio() > os_tsk.run->prio) {
 80041e6:	f240 0390 	movw	r3, #144	; 0x90
 80041ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	789a      	ldrb	r2, [r3, #2]
 80041f2:	f240 03cc 	movw	r3, #204	; 0xcc
 80041f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	789b      	ldrb	r3, [r3, #2]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d917      	bls.n	8004232 <rt_mut_release+0x1da>
      rt_put_prio (&os_rdy, os_tsk.run);
 8004202:	f240 03cc 	movw	r3, #204	; 0xcc
 8004206:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f240 0090 	movw	r0, #144	; 0x90
 8004210:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004214:	4619      	mov	r1, r3
 8004216:	f7fe ffa7 	bl	8003168 <rt_put_prio>
      os_tsk.run->state = READY;
 800421a:	f240 03cc 	movw	r3, #204	; 0xcc
 800421e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f04f 0201 	mov.w	r2, #1
 8004228:	705a      	strb	r2, [r3, #1]
      rt_dispatch (NULL);
 800422a:	f04f 0000 	mov.w	r0, #0
 800422e:	f000 fe13 	bl	8004e58 <rt_dispatch>
    }
  }
  return (OS_R_OK);
 8004232:	f04f 0300 	mov.w	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	f107 0718 	add.w	r7, r7, #24
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <rt_mut_wait>:


/*--------------------------- rt_mut_wait -----------------------------------*/

OS_RESULT rt_mut_wait (OS_ID mutex, U16 timeout) {
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	460b      	mov	r3, r1
 800424a:	807b      	strh	r3, [r7, #2]
  /* Wait for a mutex, continue when mutex is free. */
  P_MUCB p_MCB = mutex;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	60fb      	str	r3, [r7, #12]

  if (p_MCB->level == 0) {
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	885b      	ldrh	r3, [r3, #2]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d116      	bne.n	8004286 <rt_mut_wait+0x46>
    p_MCB->owner  = os_tsk.run;
 8004258:	f240 03cc 	movw	r3, #204	; 0xcc
 800425c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004260:	681a      	ldr	r2, [r3, #0]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	609a      	str	r2, [r3, #8]
    p_MCB->p_mlnk = os_tsk.run->p_mlnk;
 8004266:	f240 03cc 	movw	r3, #204	; 0xcc
 800426a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6a1a      	ldr	r2, [r3, #32]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	60da      	str	r2, [r3, #12]
    os_tsk.run->p_mlnk = p_MCB; 
 8004276:	f240 03cc 	movw	r3, #204	; 0xcc
 800427a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	621a      	str	r2, [r3, #32]
    goto inc;
 8004284:	e008      	b.n	8004298 <rt_mut_wait+0x58>
  }
  if (p_MCB->owner == os_tsk.run) {
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	689a      	ldr	r2, [r3, #8]
 800428a:	f240 03cc 	movw	r3, #204	; 0xcc
 800428e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	429a      	cmp	r2, r3
 8004296:	d109      	bne.n	80042ac <rt_mut_wait+0x6c>
    /* OK, running task is the owner of this mutex. */
inc:p_MCB->level++;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	885b      	ldrh	r3, [r3, #2]
 800429c:	f103 0301 	add.w	r3, r3, #1
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	805a      	strh	r2, [r3, #2]
    return (OS_R_OK);
 80042a6:	f04f 0300 	mov.w	r3, #0
 80042aa:	e04a      	b.n	8004342 <rt_mut_wait+0x102>
  }
  /* Mutex owned by another task, wait until released. */
  if (timeout == 0) {
 80042ac:	887b      	ldrh	r3, [r7, #2]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d102      	bne.n	80042b8 <rt_mut_wait+0x78>
    return (OS_R_TMO);
 80042b2:	f04f 0301 	mov.w	r3, #1
 80042b6:	e044      	b.n	8004342 <rt_mut_wait+0x102>
  }
  /* Raise the owner task priority if lower than current priority. */
  /* This priority inversion is called priority inheritance.       */
  if (p_MCB->owner->prio < os_tsk.run->prio) {
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	789a      	ldrb	r2, [r3, #2]
 80042be:	f240 03cc 	movw	r3, #204	; 0xcc
 80042c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	789b      	ldrb	r3, [r3, #2]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d20d      	bcs.n	80042ea <rt_mut_wait+0xaa>
    p_MCB->owner->prio = os_tsk.run->prio;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	689a      	ldr	r2, [r3, #8]
 80042d2:	f240 03cc 	movw	r3, #204	; 0xcc
 80042d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	789b      	ldrb	r3, [r3, #2]
 80042de:	7093      	strb	r3, [r2, #2]
    rt_resort_prio (p_MCB->owner);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	4618      	mov	r0, r3
 80042e6:	f7fe fffd 	bl	80032e4 <rt_resort_prio>
  }
  if (p_MCB->p_lnk != NULL) {
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d009      	beq.n	8004306 <rt_mut_wait+0xc6>
    rt_put_prio ((P_XCB)p_MCB, os_tsk.run);
 80042f2:	f240 03cc 	movw	r3, #204	; 0xcc
 80042f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	4619      	mov	r1, r3
 8004300:	f7fe ff32 	bl	8003168 <rt_put_prio>
 8004304:	e015      	b.n	8004332 <rt_mut_wait+0xf2>
  }
  else {
    p_MCB->p_lnk = os_tsk.run;
 8004306:	f240 03cc 	movw	r3, #204	; 0xcc
 800430a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	605a      	str	r2, [r3, #4]
    os_tsk.run->p_lnk  = NULL;
 8004314:	f240 03cc 	movw	r3, #204	; 0xcc
 8004318:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f04f 0200 	mov.w	r2, #0
 8004322:	605a      	str	r2, [r3, #4]
    os_tsk.run->p_rlnk = (P_TCB)p_MCB;
 8004324:	f240 03cc 	movw	r3, #204	; 0xcc
 8004328:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	68fa      	ldr	r2, [r7, #12]
 8004330:	609a      	str	r2, [r3, #8]
  }
  rt_block(timeout, WAIT_MUT);
 8004332:	887b      	ldrh	r3, [r7, #2]
 8004334:	4618      	mov	r0, r3
 8004336:	f04f 0109 	mov.w	r1, #9
 800433a:	f000 fdcd 	bl	8004ed8 <rt_block>
  return (OS_R_TMO);
 800433e:	f04f 0301 	mov.w	r3, #1
}
 8004342:	4618      	mov	r0, r3
 8004344:	f107 0710 	add.w	r7, r7, #16
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <rt_init_robin>:
 *      Global Functions
 *---------------------------------------------------------------------------*/

/*--------------------------- rt_init_robin ---------------------------------*/

__weak void rt_init_robin (void) {
 800434c:	b480      	push	{r7}
 800434e:	af00      	add	r7, sp, #0
  /* Initialize Round Robin variables. */
  os_robin.task = NULL;
 8004350:	f240 03c0 	movw	r3, #192	; 0xc0
 8004354:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004358:	f04f 0200 	mov.w	r2, #0
 800435c:	601a      	str	r2, [r3, #0]
  os_robin.tout = (U16)os_rrobin;
 800435e:	f246 6394 	movw	r3, #26260	; 0x6694
 8004362:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	b29a      	uxth	r2, r3
 800436a:	f240 03c0 	movw	r3, #192	; 0xc0
 800436e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004372:	80da      	strh	r2, [r3, #6]
}
 8004374:	46bd      	mov	sp, r7
 8004376:	bc80      	pop	{r7}
 8004378:	4770      	bx	lr
 800437a:	bf00      	nop

0800437c <rt_chk_robin>:

/*--------------------------- rt_chk_robin ----------------------------------*/

__weak void rt_chk_robin (void) {
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
  /* Check if Round Robin timeout expired and switch to the next ready task.*/
  P_TCB p_new;

  if (os_robin.task != os_rdy.p_lnk) {
 8004382:	f240 03c0 	movw	r3, #192	; 0xc0
 8004386:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	f240 0390 	movw	r3, #144	; 0x90
 8004390:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	429a      	cmp	r2, r3
 8004398:	d01e      	beq.n	80043d8 <rt_chk_robin+0x5c>
    /* New task was suspended, reset Round Robin timeout. */
    os_robin.task = os_rdy.p_lnk;
 800439a:	f240 0390 	movw	r3, #144	; 0x90
 800439e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043a2:	685a      	ldr	r2, [r3, #4]
 80043a4:	f240 03c0 	movw	r3, #192	; 0xc0
 80043a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043ac:	601a      	str	r2, [r3, #0]
    os_robin.time = (U16)os_time + os_robin.tout - 1;
 80043ae:	f240 1308 	movw	r3, #264	; 0x108
 80043b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	f240 03c0 	movw	r3, #192	; 0xc0
 80043be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043c2:	88db      	ldrh	r3, [r3, #6]
 80043c4:	18d3      	adds	r3, r2, r3
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	f103 33ff 	add.w	r3, r3, #4294967295
 80043cc:	b29a      	uxth	r2, r3
 80043ce:	f240 03c0 	movw	r3, #192	; 0xc0
 80043d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043d6:	809a      	strh	r2, [r3, #4]
  }
  if (os_robin.time == (U16)os_time) {
 80043d8:	f240 03c0 	movw	r3, #192	; 0xc0
 80043dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043e0:	889a      	ldrh	r2, [r3, #4]
 80043e2:	f240 1308 	movw	r3, #264	; 0x108
 80043e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	b29b      	uxth	r3, r3
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d114      	bne.n	800441c <rt_chk_robin+0xa0>
    /* Round Robin timeout has expired, swap Robin tasks. */
    os_robin.task = NULL;
 80043f2:	f240 03c0 	movw	r3, #192	; 0xc0
 80043f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80043fa:	f04f 0200 	mov.w	r2, #0
 80043fe:	601a      	str	r2, [r3, #0]
    p_new = rt_get_first (&os_rdy);
 8004400:	f240 0090 	movw	r0, #144	; 0x90
 8004404:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004408:	f7fe fef6 	bl	80031f8 <rt_get_first>
 800440c:	6078      	str	r0, [r7, #4]
    rt_put_prio ((P_XCB)&os_rdy, p_new);
 800440e:	f240 0090 	movw	r0, #144	; 0x90
 8004412:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004416:	6879      	ldr	r1, [r7, #4]
 8004418:	f7fe fea6 	bl	8003168 <rt_put_prio>
  }
}
 800441c:	f107 0708 	add.w	r7, r7, #8
 8004420:	46bd      	mov	sp, r7
 8004422:	bd80      	pop	{r7, pc}

08004424 <rt_sem_init>:
 *---------------------------------------------------------------------------*/


/*--------------------------- rt_sem_init -----------------------------------*/

void rt_sem_init (OS_ID semaphore, U16 token_count) {
 8004424:	b480      	push	{r7}
 8004426:	b085      	sub	sp, #20
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	460b      	mov	r3, r1
 800442e:	807b      	strh	r3, [r7, #2]
  /* Initialize a semaphore */
  P_SCB p_SCB = semaphore;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	60fb      	str	r3, [r7, #12]

  p_SCB->cb_type = SCB;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f04f 0202 	mov.w	r2, #2
 800443a:	701a      	strb	r2, [r3, #0]
  p_SCB->p_lnk  = NULL;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f04f 0200 	mov.w	r2, #0
 8004442:	605a      	str	r2, [r3, #4]
  p_SCB->tokens = token_count;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	887a      	ldrh	r2, [r7, #2]
 8004448:	805a      	strh	r2, [r3, #2]
}
 800444a:	f107 0714 	add.w	r7, r7, #20
 800444e:	46bd      	mov	sp, r7
 8004450:	bc80      	pop	{r7}
 8004452:	4770      	bx	lr

08004454 <rt_sem_delete>:


/*--------------------------- rt_sem_delete ---------------------------------*/

#ifdef __CMSIS_RTOS
OS_RESULT rt_sem_delete (OS_ID semaphore) {
 8004454:	b580      	push	{r7, lr}
 8004456:	b084      	sub	sp, #16
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  /* Delete semaphore */
  P_SCB p_SCB = semaphore;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	60fb      	str	r3, [r7, #12]
  P_TCB p_TCB;

  while (p_SCB->p_lnk != NULL) {
 8004460:	e016      	b.n	8004490 <rt_sem_delete+0x3c>
    /* A task is waiting for token */
    p_TCB = rt_get_first ((P_XCB)p_SCB);
 8004462:	68f8      	ldr	r0, [r7, #12]
 8004464:	f7fe fec8 	bl	80031f8 <rt_get_first>
 8004468:	60b8      	str	r0, [r7, #8]
    rt_ret_val(p_TCB, 0);
 800446a:	68b8      	ldr	r0, [r7, #8]
 800446c:	f04f 0100 	mov.w	r1, #0
 8004470:	f7fd fa28 	bl	80018c4 <rt_ret_val>
    rt_rmv_dly(p_TCB);
 8004474:	68b8      	ldr	r0, [r7, #8]
 8004476:	f7ff f883 	bl	8003580 <rt_rmv_dly>
    p_TCB->state = READY;
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	f04f 0201 	mov.w	r2, #1
 8004480:	705a      	strb	r2, [r3, #1]
    rt_put_prio (&os_rdy, p_TCB);
 8004482:	f240 0090 	movw	r0, #144	; 0x90
 8004486:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800448a:	68b9      	ldr	r1, [r7, #8]
 800448c:	f7fe fe6c 	bl	8003168 <rt_put_prio>
OS_RESULT rt_sem_delete (OS_ID semaphore) {
  /* Delete semaphore */
  P_SCB p_SCB = semaphore;
  P_TCB p_TCB;

  while (p_SCB->p_lnk != NULL) {
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1e4      	bne.n	8004462 <rt_sem_delete+0xe>
    rt_rmv_dly(p_TCB);
    p_TCB->state = READY;
    rt_put_prio (&os_rdy, p_TCB);
  }

  if (os_rdy.p_lnk && (os_rdy.p_lnk->prio > os_tsk.run->prio)) {
 8004498:	f240 0390 	movw	r3, #144	; 0x90
 800449c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d025      	beq.n	80044f2 <rt_sem_delete+0x9e>
 80044a6:	f240 0390 	movw	r3, #144	; 0x90
 80044aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	789a      	ldrb	r2, [r3, #2]
 80044b2:	f240 03cc 	movw	r3, #204	; 0xcc
 80044b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	789b      	ldrb	r3, [r3, #2]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d917      	bls.n	80044f2 <rt_sem_delete+0x9e>
    /* preempt running task */
    rt_put_prio (&os_rdy, os_tsk.run);
 80044c2:	f240 03cc 	movw	r3, #204	; 0xcc
 80044c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f240 0090 	movw	r0, #144	; 0x90
 80044d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80044d4:	4619      	mov	r1, r3
 80044d6:	f7fe fe47 	bl	8003168 <rt_put_prio>
    os_tsk.run->state = READY;
 80044da:	f240 03cc 	movw	r3, #204	; 0xcc
 80044de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f04f 0201 	mov.w	r2, #1
 80044e8:	705a      	strb	r2, [r3, #1]
    rt_dispatch (NULL);
 80044ea:	f04f 0000 	mov.w	r0, #0
 80044ee:	f000 fcb3 	bl	8004e58 <rt_dispatch>
  }

  p_SCB->cb_type = 0;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f04f 0200 	mov.w	r2, #0
 80044f8:	701a      	strb	r2, [r3, #0]

  return (OS_R_OK);
 80044fa:	f04f 0300 	mov.w	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	f107 0710 	add.w	r7, r7, #16
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}

08004508 <rt_sem_send>:
#endif


/*--------------------------- rt_sem_send -----------------------------------*/

OS_RESULT rt_sem_send (OS_ID semaphore) {
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
  /* Return a token to semaphore */
  P_SCB p_SCB = semaphore;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	60fb      	str	r3, [r7, #12]
  P_TCB p_TCB;

  if (p_SCB->p_lnk != NULL) {
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00f      	beq.n	800453c <rt_sem_send+0x34>
    /* A task is waiting for token */
    p_TCB = rt_get_first ((P_XCB)p_SCB);
 800451c:	68f8      	ldr	r0, [r7, #12]
 800451e:	f7fe fe6b 	bl	80031f8 <rt_get_first>
 8004522:	60b8      	str	r0, [r7, #8]
#ifdef __CMSIS_RTOS
    rt_ret_val(p_TCB, 1);
 8004524:	68b8      	ldr	r0, [r7, #8]
 8004526:	f04f 0101 	mov.w	r1, #1
 800452a:	f7fd f9cb 	bl	80018c4 <rt_ret_val>
#else
    rt_ret_val(p_TCB, OS_R_SEM);
#endif
    rt_rmv_dly (p_TCB);
 800452e:	68b8      	ldr	r0, [r7, #8]
 8004530:	f7ff f826 	bl	8003580 <rt_rmv_dly>
    rt_dispatch (p_TCB);
 8004534:	68b8      	ldr	r0, [r7, #8]
 8004536:	f000 fc8f 	bl	8004e58 <rt_dispatch>
 800453a:	e006      	b.n	800454a <rt_sem_send+0x42>
  }
  else {
    /* Store token. */
    p_SCB->tokens++;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	885b      	ldrh	r3, [r3, #2]
 8004540:	f103 0301 	add.w	r3, r3, #1
 8004544:	b29a      	uxth	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	805a      	strh	r2, [r3, #2]
  }
  return (OS_R_OK);
 800454a:	f04f 0300 	mov.w	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	f107 0710 	add.w	r7, r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <rt_sem_wait>:


/*--------------------------- rt_sem_wait -----------------------------------*/

OS_RESULT rt_sem_wait (OS_ID semaphore, U16 timeout) {
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	460b      	mov	r3, r1
 8004562:	807b      	strh	r3, [r7, #2]
  /* Obtain a token; possibly wait for it */
  P_SCB p_SCB = semaphore;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	60fb      	str	r3, [r7, #12]

  if (p_SCB->tokens) {
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	885b      	ldrh	r3, [r3, #2]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d009      	beq.n	8004584 <rt_sem_wait+0x2c>
    p_SCB->tokens--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	885b      	ldrh	r3, [r3, #2]
 8004574:	f103 33ff 	add.w	r3, r3, #4294967295
 8004578:	b29a      	uxth	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	805a      	strh	r2, [r3, #2]
    return (OS_R_OK);
 800457e:	f04f 0300 	mov.w	r3, #0
 8004582:	e031      	b.n	80045e8 <rt_sem_wait+0x90>
  }
  /* No token available: wait for one */
  if (timeout == 0) {
 8004584:	887b      	ldrh	r3, [r7, #2]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d102      	bne.n	8004590 <rt_sem_wait+0x38>
    return (OS_R_TMO);
 800458a:	f04f 0301 	mov.w	r3, #1
 800458e:	e02b      	b.n	80045e8 <rt_sem_wait+0x90>
  }
  if (p_SCB->p_lnk != NULL) {
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d009      	beq.n	80045ac <rt_sem_wait+0x54>
    rt_put_prio ((P_XCB)p_SCB, os_tsk.run);
 8004598:	f240 03cc 	movw	r3, #204	; 0xcc
 800459c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	68f8      	ldr	r0, [r7, #12]
 80045a4:	4619      	mov	r1, r3
 80045a6:	f7fe fddf 	bl	8003168 <rt_put_prio>
 80045aa:	e015      	b.n	80045d8 <rt_sem_wait+0x80>
  }
  else {
    p_SCB->p_lnk = os_tsk.run;
 80045ac:	f240 03cc 	movw	r3, #204	; 0xcc
 80045b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	605a      	str	r2, [r3, #4]
    os_tsk.run->p_lnk = NULL;
 80045ba:	f240 03cc 	movw	r3, #204	; 0xcc
 80045be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f04f 0200 	mov.w	r2, #0
 80045c8:	605a      	str	r2, [r3, #4]
    os_tsk.run->p_rlnk = (P_TCB)p_SCB;
 80045ca:	f240 03cc 	movw	r3, #204	; 0xcc
 80045ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	609a      	str	r2, [r3, #8]
  }
  rt_block(timeout, WAIT_SEM);
 80045d8:	887b      	ldrh	r3, [r7, #2]
 80045da:	4618      	mov	r0, r3
 80045dc:	f04f 0107 	mov.w	r1, #7
 80045e0:	f000 fc7a 	bl	8004ed8 <rt_block>
  return (OS_R_TMO);
 80045e4:	f04f 0301 	mov.w	r3, #1
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	f107 0710 	add.w	r7, r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
 80045f2:	bf00      	nop

080045f4 <isr_sem_send>:


/*--------------------------- isr_sem_send ----------------------------------*/

void isr_sem_send (OS_ID semaphore) {
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  /* Same function as "os_sem_send", but to be called by ISRs */
  P_SCB p_SCB = semaphore;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	60fb      	str	r3, [r7, #12]

  rt_psq_enq (p_SCB, 0);
 8004600:	68f8      	ldr	r0, [r7, #12]
 8004602:	f04f 0100 	mov.w	r1, #0
 8004606:	f7fe ffeb 	bl	80035e0 <rt_psq_enq>
  rt_psh_req ();
 800460a:	f000 fa31 	bl	8004a70 <rt_psh_req>
}
 800460e:	f107 0710 	add.w	r7, r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop

08004618 <rt_sem_psh>:


/*--------------------------- rt_sem_psh ------------------------------------*/

void rt_sem_psh (P_SCB p_CB) {
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  /* Check if task has to be waken up */
  P_TCB p_TCB;

  if (p_CB->p_lnk != NULL) {
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d017      	beq.n	8004658 <rt_sem_psh+0x40>
    /* A task is waiting for token */
    p_TCB = rt_get_first ((P_XCB)p_CB);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f7fe fde5 	bl	80031f8 <rt_get_first>
 800462e:	60f8      	str	r0, [r7, #12]
    rt_rmv_dly (p_TCB);
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f7fe ffa5 	bl	8003580 <rt_rmv_dly>
    p_TCB->state   = READY;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f04f 0201 	mov.w	r2, #1
 800463c:	705a      	strb	r2, [r3, #1]
#ifdef __CMSIS_RTOS
    rt_ret_val(p_TCB, 1);
 800463e:	68f8      	ldr	r0, [r7, #12]
 8004640:	f04f 0101 	mov.w	r1, #1
 8004644:	f7fd f93e 	bl	80018c4 <rt_ret_val>
#else
    rt_ret_val(p_TCB, OS_R_SEM);
#endif
    rt_put_prio (&os_rdy, p_TCB);
 8004648:	f240 0090 	movw	r0, #144	; 0x90
 800464c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004650:	68f9      	ldr	r1, [r7, #12]
 8004652:	f7fe fd89 	bl	8003168 <rt_put_prio>
 8004656:	e006      	b.n	8004666 <rt_sem_psh+0x4e>
  }
  else {
    /* Store token */
    p_CB->tokens++;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	885b      	ldrh	r3, [r3, #2]
 800465c:	f103 0301 	add.w	r3, r3, #1
 8004660:	b29a      	uxth	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	805a      	strh	r2, [r3, #2]
  }
}
 8004666:	f107 0710 	add.w	r7, r7, #16
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop

08004670 <rt_systick_init>:
  __enable_irq ();
#endif
  return (cnt);
}

__inline static void rt_systick_init (void) {
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
  NVIC_ST_RELOAD  = os_trv;
 8004674:	f24e 0314 	movw	r3, #57364	; 0xe014
 8004678:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800467c:	f246 62a0 	movw	r2, #26272	; 0x66a0
 8004680:	f6c0 0200 	movt	r2, #2048	; 0x800
 8004684:	6812      	ldr	r2, [r2, #0]
 8004686:	601a      	str	r2, [r3, #0]
  NVIC_ST_CURRENT = 0;
 8004688:	f24e 0318 	movw	r3, #57368	; 0xe018
 800468c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004690:	f04f 0200 	mov.w	r2, #0
 8004694:	601a      	str	r2, [r3, #0]
  NVIC_ST_CTRL    = 0x0007;
 8004696:	f24e 0310 	movw	r3, #57360	; 0xe010
 800469a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800469e:	f04f 0207 	mov.w	r2, #7
 80046a2:	601a      	str	r2, [r3, #0]
  NVIC_SYS_PRI3  |= 0xFF000000;
 80046a4:	f64e 5320 	movw	r3, #60704	; 0xed20
 80046a8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80046ac:	f64e 5220 	movw	r2, #60704	; 0xed20
 80046b0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80046b4:	6812      	ldr	r2, [r2, #0]
 80046b6:	f042 427f 	orr.w	r2, r2, #4278190080	; 0xff000000
 80046ba:	601a      	str	r2, [r3, #0]
}
 80046bc:	46bd      	mov	sp, r7
 80046be:	bc80      	pop	{r7}
 80046c0:	4770      	bx	lr
 80046c2:	bf00      	nop

080046c4 <rt_systick_val>:

__inline static U32 rt_systick_val (void) {
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
  return (os_trv - NVIC_ST_CURRENT);
 80046c8:	f246 63a0 	movw	r3, #26272	; 0x66a0
 80046cc:	f6c0 0300 	movt	r3, #2048	; 0x800
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	f24e 0318 	movw	r3, #57368	; 0xe018
 80046d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	1ad3      	subs	r3, r2, r3
}
 80046de:	4618      	mov	r0, r3
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bc80      	pop	{r7}
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop

080046e8 <rt_systick_ovf>:

__inline static U32 rt_systick_ovf (void) {
 80046e8:	b480      	push	{r7}
 80046ea:	af00      	add	r7, sp, #0
  return ((NVIC_INT_CTRL >> 26) & 1);
 80046ec:	f64e 5304 	movw	r3, #60676	; 0xed04
 80046f0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	ea4f 6393 	mov.w	r3, r3, lsr #26
 80046fa:	f003 0301 	and.w	r3, r3, #1
}
 80046fe:	4618      	mov	r0, r3
 8004700:	46bd      	mov	sp, r7
 8004702:	bc80      	pop	{r7}
 8004704:	4770      	bx	lr
 8004706:	bf00      	nop

08004708 <rt_suspend>:

/*--------------------------- rt_suspend ------------------------------------*/

extern U32 sysUserTimerWakeupTime(void);

U32 rt_suspend (void) {
 8004708:	b580      	push	{r7, lr}
 800470a:	b082      	sub	sp, #8
 800470c:	af00      	add	r7, sp, #0
  /* Suspend OS scheduler */
  U32 delta = 0xFFFF;
 800470e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004712:	607b      	str	r3, [r7, #4]
#ifdef __CMSIS_RTOS
  U32 sleep;
#endif

  rt_tsk_lock();
 8004714:	f000 f8c4 	bl	80048a0 <rt_tsk_lock>
  
  if (os_dly.p_dlnk) {
 8004718:	f240 03a8 	movw	r3, #168	; 0xa8
 800471c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d005      	beq.n	8004732 <rt_suspend+0x2a>
    delta = os_dly.delta_time;
 8004726:	f240 03a8 	movw	r3, #168	; 0xa8
 800472a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800472e:	8a9b      	ldrh	r3, [r3, #20]
 8004730:	607b      	str	r3, [r7, #4]
  }
#ifdef __CMSIS_RTOS
  sleep = sysUserTimerWakeupTime();
 8004732:	f7fd fda5 	bl	8002280 <sysUserTimerWakeupTime>
 8004736:	6038      	str	r0, [r7, #0]
  if (sleep < delta) delta = sleep;
 8004738:	683a      	ldr	r2, [r7, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	429a      	cmp	r2, r3
 800473e:	d201      	bcs.n	8004744 <rt_suspend+0x3c>
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	607b      	str	r3, [r7, #4]
  if (os_tmr.next) {
    if (os_tmr.tcnt < delta) delta = os_tmr.tcnt;
  }
#endif

  return (delta);
 8004744:	687b      	ldr	r3, [r7, #4]
}
 8004746:	4618      	mov	r0, r3
 8004748:	f107 0708 	add.w	r7, r7, #8
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <rt_resume>:

/*--------------------------- rt_resume -------------------------------------*/

extern void sysUserTimerUpdate (U32 sleep_time);

void rt_resume (U32 sleep_time) {
 8004750:	b580      	push	{r7, lr}
 8004752:	b084      	sub	sp, #16
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  /* Resume OS scheduler after suspend */
  P_TCB next;
  U32   delta;

  os_tsk.run->state = READY;
 8004758:	f240 03cc 	movw	r3, #204	; 0xcc
 800475c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f04f 0201 	mov.w	r2, #1
 8004766:	705a      	strb	r2, [r3, #1]
  rt_put_rdy_first (os_tsk.run);
 8004768:	f240 03cc 	movw	r3, #204	; 0xcc
 800476c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f7fe fd74 	bl	8003260 <rt_put_rdy_first>

  os_robin.task = NULL;
 8004778:	f240 03c0 	movw	r3, #192	; 0xc0
 800477c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004780:	f04f 0200 	mov.w	r2, #0
 8004784:	601a      	str	r2, [r3, #0]

  /* Update delays. */
  if (os_dly.p_dlnk) {
 8004786:	f240 03a8 	movw	r3, #168	; 0xa8
 800478a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d063      	beq.n	800485c <rt_resume+0x10c>
    delta = sleep_time;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	60fb      	str	r3, [r7, #12]
    if (delta >= os_dly.delta_time) {
 8004798:	f240 03a8 	movw	r3, #168	; 0xa8
 800479c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047a0:	8a9b      	ldrh	r3, [r3, #20]
 80047a2:	461a      	mov	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d83d      	bhi.n	8004826 <rt_resume+0xd6>
      delta   -= os_dly.delta_time;
 80047aa:	f240 03a8 	movw	r3, #168	; 0xa8
 80047ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047b2:	8a9b      	ldrh	r3, [r3, #20]
 80047b4:	68fa      	ldr	r2, [r7, #12]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	60fb      	str	r3, [r7, #12]
      os_time += os_dly.delta_time;
 80047ba:	f240 03a8 	movw	r3, #168	; 0xa8
 80047be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047c2:	8a9b      	ldrh	r3, [r3, #20]
 80047c4:	461a      	mov	r2, r3
 80047c6:	f240 1308 	movw	r3, #264	; 0x108
 80047ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	18d2      	adds	r2, r2, r3
 80047d2:	f240 1308 	movw	r3, #264	; 0x108
 80047d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047da:	601a      	str	r2, [r3, #0]
      os_dly.delta_time = 1;
 80047dc:	f240 03a8 	movw	r3, #168	; 0xa8
 80047e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80047e4:	f04f 0201 	mov.w	r2, #1
 80047e8:	829a      	strh	r2, [r3, #20]
      while (os_dly.p_dlnk) {
 80047ea:	e014      	b.n	8004816 <rt_resume+0xc6>
        rt_dec_dly();
 80047ec:	f7fe fe0c 	bl	8003408 <rt_dec_dly>
        if (delta == 0) break;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d03f      	beq.n	8004876 <rt_resume+0x126>
        delta--;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f103 33ff 	add.w	r3, r3, #4294967295
 80047fc:	60fb      	str	r3, [r7, #12]
        os_time++;
 80047fe:	f240 1308 	movw	r3, #264	; 0x108
 8004802:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f103 0201 	add.w	r2, r3, #1
 800480c:	f240 1308 	movw	r3, #264	; 0x108
 8004810:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004814:	601a      	str	r2, [r3, #0]
    delta = sleep_time;
    if (delta >= os_dly.delta_time) {
      delta   -= os_dly.delta_time;
      os_time += os_dly.delta_time;
      os_dly.delta_time = 1;
      while (os_dly.p_dlnk) {
 8004816:	f240 03a8 	movw	r3, #168	; 0xa8
 800481a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d1e3      	bne.n	80047ec <rt_resume+0x9c>
 8004824:	e028      	b.n	8004878 <rt_resume+0x128>
        if (delta == 0) break;
        delta--;
        os_time++;
      }
    } else {
      os_time           += delta;
 8004826:	f240 1308 	movw	r3, #264	; 0x108
 800482a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	18d2      	adds	r2, r2, r3
 8004834:	f240 1308 	movw	r3, #264	; 0x108
 8004838:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800483c:	601a      	str	r2, [r3, #0]
      os_dly.delta_time -= delta;
 800483e:	f240 03a8 	movw	r3, #168	; 0xa8
 8004842:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004846:	8a9a      	ldrh	r2, [r3, #20]
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	b29b      	uxth	r3, r3
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	b29a      	uxth	r2, r3
 8004850:	f240 03a8 	movw	r3, #168	; 0xa8
 8004854:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004858:	829a      	strh	r2, [r3, #20]
 800485a:	e00d      	b.n	8004878 <rt_resume+0x128>
    }
  } else {
    os_time += sleep_time;
 800485c:	f240 1308 	movw	r3, #264	; 0x108
 8004860:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004864:	681a      	ldr	r2, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	18d2      	adds	r2, r2, r3
 800486a:	f240 1308 	movw	r3, #264	; 0x108
 800486e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004872:	601a      	str	r2, [r3, #0]
 8004874:	e000      	b.n	8004878 <rt_resume+0x128>
      delta   -= os_dly.delta_time;
      os_time += os_dly.delta_time;
      os_dly.delta_time = 1;
      while (os_dly.p_dlnk) {
        rt_dec_dly();
        if (delta == 0) break;
 8004876:	bf00      	nop
    os_time += sleep_time;
  }

  /* Check the user timers. */
#ifdef __CMSIS_RTOS
  sysUserTimerUpdate(sleep_time);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f7fd fd0d 	bl	8002298 <sysUserTimerUpdate>
    }
  }
#endif

  /* Switch back to highest ready task */
  next = rt_get_first (&os_rdy);
 800487e:	f240 0090 	movw	r0, #144	; 0x90
 8004882:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004886:	f7fe fcb7 	bl	80031f8 <rt_get_first>
 800488a:	60b8      	str	r0, [r7, #8]
  rt_switch_req (next);
 800488c:	68b8      	ldr	r0, [r7, #8]
 800488e:	f000 facf 	bl	8004e30 <rt_switch_req>

  rt_tsk_unlock();
 8004892:	f000 f879 	bl	8004988 <rt_tsk_unlock>
}
 8004896:	f107 0710 	add.w	r7, r7, #16
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop

080048a0 <rt_tsk_lock>:


/*--------------------------- rt_tsk_lock -----------------------------------*/

void rt_tsk_lock (void) {
 80048a0:	b480      	push	{r7}
 80048a2:	af00      	add	r7, sp, #0
  /* Prevent task switching by locking out scheduler */
  if (os_tick_irqn < 0) {
 80048a4:	f240 03c8 	movw	r3, #200	; 0xc8
 80048a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	da2a      	bge.n	8004908 <rt_tsk_lock+0x68>
    OS_LOCK();
 80048b2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80048b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80048ba:	f04f 0205 	mov.w	r2, #5
 80048be:	601a      	str	r2, [r3, #0]
    os_lock = __TRUE;
 80048c0:	f240 033c 	movw	r3, #60	; 0x3c
 80048c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80048c8:	f04f 0201 	mov.w	r2, #1
 80048cc:	701a      	strb	r2, [r3, #0]
    OS_UNPEND (&pend_flags);
 80048ce:	f64e 5304 	movw	r3, #60676	; 0xed04
 80048d2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80048d6:	f64e 5204 	movw	r2, #60676	; 0xed04
 80048da:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80048de:	6812      	ldr	r2, [r2, #0]
 80048e0:	ea4f 6292 	mov.w	r2, r2, lsr #26
 80048e4:	b2d2      	uxtb	r2, r2
 80048e6:	f002 0205 	and.w	r2, r2, #5
 80048ea:	b2d1      	uxtb	r1, r2
 80048ec:	f240 023e 	movw	r2, #62	; 0x3e
 80048f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80048f4:	7011      	strb	r1, [r2, #0]
 80048f6:	f240 023e 	movw	r2, #62	; 0x3e
 80048fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80048fe:	7812      	ldrb	r2, [r2, #0]
 8004900:	ea4f 6242 	mov.w	r2, r2, lsl #25
 8004904:	601a      	str	r2, [r3, #0]
 8004906:	e03c      	b.n	8004982 <rt_tsk_lock+0xe2>
  } else {
    OS_X_LOCK(os_tick_irqn);
 8004908:	f240 03c8 	movw	r3, #200	; 0xc8
 800490c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	ea4f 1363 	mov.w	r3, r3, asr #5
 8004916:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800491a:	f24e 1380 	movw	r3, #57728	; 0xe180
 800491e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004922:	18d3      	adds	r3, r2, r3
 8004924:	f240 02c8 	movw	r2, #200	; 0xc8
 8004928:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800492c:	6812      	ldr	r2, [r2, #0]
 800492e:	f002 021f 	and.w	r2, r2, #31
 8004932:	f04f 0101 	mov.w	r1, #1
 8004936:	fa01 f202 	lsl.w	r2, r1, r2
 800493a:	601a      	str	r2, [r3, #0]
    os_lock = __TRUE;
 800493c:	f240 033c 	movw	r3, #60	; 0x3c
 8004940:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004944:	f04f 0201 	mov.w	r2, #1
 8004948:	701a      	strb	r2, [r3, #0]
    OS_X_UNPEND (&pend_flags);
 800494a:	f64e 5304 	movw	r3, #60676	; 0xed04
 800494e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004952:	f64e 5204 	movw	r2, #60676	; 0xed04
 8004956:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800495a:	6812      	ldr	r2, [r2, #0]
 800495c:	ea4f 7212 	mov.w	r2, r2, lsr #28
 8004960:	b2d2      	uxtb	r2, r2
 8004962:	f002 0201 	and.w	r2, r2, #1
 8004966:	b2d1      	uxtb	r1, r2
 8004968:	f240 023e 	movw	r2, #62	; 0x3e
 800496c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004970:	7011      	strb	r1, [r2, #0]
 8004972:	f240 023e 	movw	r2, #62	; 0x3e
 8004976:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800497a:	7812      	ldrb	r2, [r2, #0]
 800497c:	ea4f 62c2 	mov.w	r2, r2, lsl #27
 8004980:	601a      	str	r2, [r3, #0]
  }
}
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr

08004988 <rt_tsk_unlock>:


/*--------------------------- rt_tsk_unlock ---------------------------------*/

void rt_tsk_unlock (void) {
 8004988:	b480      	push	{r7}
 800498a:	af00      	add	r7, sp, #0
  /* Unlock scheduler and re-enable task switching */
  if (os_tick_irqn < 0) {
 800498c:	f240 03c8 	movw	r3, #200	; 0xc8
 8004990:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	2b00      	cmp	r3, #0
 8004998:	da2b      	bge.n	80049f2 <rt_tsk_unlock+0x6a>
    OS_UNLOCK();
 800499a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800499e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80049a2:	f04f 0207 	mov.w	r2, #7
 80049a6:	601a      	str	r2, [r3, #0]
    os_lock = __FALSE;
 80049a8:	f240 033c 	movw	r3, #60	; 0x3c
 80049ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049b0:	f04f 0200 	mov.w	r2, #0
 80049b4:	701a      	strb	r2, [r3, #0]
    OS_PEND (pend_flags, os_psh_flag);
 80049b6:	f64e 5304 	movw	r3, #60676	; 0xed04
 80049ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80049be:	f240 023e 	movw	r2, #62	; 0x3e
 80049c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80049c6:	7812      	ldrb	r2, [r2, #0]
 80049c8:	4611      	mov	r1, r2
 80049ca:	f240 023d 	movw	r2, #61	; 0x3d
 80049ce:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80049d2:	7812      	ldrb	r2, [r2, #0]
 80049d4:	b2d2      	uxtb	r2, r2
 80049d6:	ea4f 0282 	mov.w	r2, r2, lsl #2
 80049da:	430a      	orrs	r2, r1
 80049dc:	ea4f 6282 	mov.w	r2, r2, lsl #26
 80049e0:	601a      	str	r2, [r3, #0]
    os_psh_flag = __FALSE;
 80049e2:	f240 033d 	movw	r3, #61	; 0x3d
 80049e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049ea:	f04f 0200 	mov.w	r2, #0
 80049ee:	701a      	strb	r2, [r3, #0]
 80049f0:	e03a      	b.n	8004a68 <rt_tsk_unlock+0xe0>
  } else {
    OS_X_UNLOCK(os_tick_irqn);
 80049f2:	f240 03c8 	movw	r3, #200	; 0xc8
 80049f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	ea4f 1363 	mov.w	r3, r3, asr #5
 8004a00:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004a04:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004a08:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8004a0c:	f240 02c8 	movw	r2, #200	; 0xc8
 8004a10:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004a14:	6812      	ldr	r2, [r2, #0]
 8004a16:	f002 021f 	and.w	r2, r2, #31
 8004a1a:	f04f 0101 	mov.w	r1, #1
 8004a1e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a22:	601a      	str	r2, [r3, #0]
    os_lock = __FALSE;
 8004a24:	f240 033c 	movw	r3, #60	; 0x3c
 8004a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a2c:	f04f 0200 	mov.w	r2, #0
 8004a30:	701a      	strb	r2, [r3, #0]
    OS_X_PEND (pend_flags, os_psh_flag);
 8004a32:	f64e 5304 	movw	r3, #60676	; 0xed04
 8004a36:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004a3a:	f240 023e 	movw	r2, #62	; 0x3e
 8004a3e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004a42:	7811      	ldrb	r1, [r2, #0]
 8004a44:	f240 023d 	movw	r2, #61	; 0x3d
 8004a48:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004a4c:	7812      	ldrb	r2, [r2, #0]
 8004a4e:	b2d2      	uxtb	r2, r2
 8004a50:	430a      	orrs	r2, r1
 8004a52:	b2d2      	uxtb	r2, r2
 8004a54:	ea4f 7202 	mov.w	r2, r2, lsl #28
 8004a58:	601a      	str	r2, [r3, #0]
    os_psh_flag = __FALSE;
 8004a5a:	f240 033d 	movw	r3, #61	; 0x3d
 8004a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a62:	f04f 0200 	mov.w	r2, #0
 8004a66:	701a      	strb	r2, [r3, #0]
  }
}
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bc80      	pop	{r7}
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop

08004a70 <rt_psh_req>:


/*--------------------------- rt_psh_req ------------------------------------*/

void rt_psh_req (void) {
 8004a70:	b480      	push	{r7}
 8004a72:	af00      	add	r7, sp, #0
  /* Initiate a post service handling request if required. */
  if (os_lock == __FALSE) {
 8004a74:	f240 033c 	movw	r3, #60	; 0x3c
 8004a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d107      	bne.n	8004a94 <rt_psh_req+0x24>
    OS_PEND_IRQ ();
 8004a84:	f64e 5304 	movw	r3, #60676	; 0xed04
 8004a88:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004a8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a90:	601a      	str	r2, [r3, #0]
 8004a92:	e006      	b.n	8004aa2 <rt_psh_req+0x32>
  }
  else {
    os_psh_flag = __TRUE;
 8004a94:	f240 033d 	movw	r3, #61	; 0x3d
 8004a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a9c:	f04f 0201 	mov.w	r2, #1
 8004aa0:	701a      	strb	r2, [r3, #0]
  }
}
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bc80      	pop	{r7}
 8004aa6:	4770      	bx	lr

08004aa8 <rt_pop_req>:


/*--------------------------- rt_pop_req ------------------------------------*/

void rt_pop_req (void) {
 8004aa8:	b590      	push	{r4, r7, lr}
 8004aaa:	b085      	sub	sp, #20
 8004aac:	af00      	add	r7, sp, #0
  /* Process an ISR post service requests. */
  struct OS_XCB *p_CB;
  P_TCB next;
  U32  idx;

  os_tsk.run->state = READY;
 8004aae:	f240 03cc 	movw	r3, #204	; 0xcc
 8004ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f04f 0201 	mov.w	r2, #1
 8004abc:	705a      	strb	r2, [r3, #1]
  rt_put_rdy_first (os_tsk.run);
 8004abe:	f240 03cc 	movw	r3, #204	; 0xcc
 8004ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7fe fbc9 	bl	8003260 <rt_put_rdy_first>

  idx = os_psq->last;
 8004ace:	f240 63d8 	movw	r3, #1752	; 0x6d8
 8004ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ad6:	785b      	ldrb	r3, [r3, #1]
 8004ad8:	60fb      	str	r3, [r7, #12]
  while (os_psq->count) {
 8004ada:	e04b      	b.n	8004b74 <rt_pop_req+0xcc>
    p_CB = os_psq->q[idx].id;
 8004adc:	f240 62d8 	movw	r2, #1752	; 0x6d8
 8004ae0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004aea:	18d3      	adds	r3, r2, r3
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	60bb      	str	r3, [r7, #8]
    if (p_CB->cb_type == TCB) {
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	781b      	ldrb	r3, [r3, #0]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10e      	bne.n	8004b16 <rt_pop_req+0x6e>
      /* Is of TCB type */
      rt_evt_psh ((P_TCB)p_CB, (U16)os_psq->q[idx].arg);
 8004af8:	f240 62d8 	movw	r2, #1752	; 0x6d8
 8004afc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004b06:	18d3      	adds	r3, r2, r3
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	b29b      	uxth	r3, r3
 8004b0c:	68b8      	ldr	r0, [r7, #8]
 8004b0e:	4619      	mov	r1, r3
 8004b10:	f7fe faa0 	bl	8003054 <rt_evt_psh>
 8004b14:	e014      	b.n	8004b40 <rt_pop_req+0x98>
    }
    else if (p_CB->cb_type == MCB) {
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d10d      	bne.n	8004b3a <rt_pop_req+0x92>
      /* Is of MCB type */
      rt_mbx_psh ((P_MCB)p_CB, (void *)os_psq->q[idx].arg);
 8004b1e:	f240 62d8 	movw	r2, #1752	; 0x6d8
 8004b22:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004b2c:	18d3      	adds	r3, r2, r3
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	68b8      	ldr	r0, [r7, #8]
 8004b32:	4619      	mov	r1, r3
 8004b34:	f7fe ff68 	bl	8003a08 <rt_mbx_psh>
 8004b38:	e002      	b.n	8004b40 <rt_pop_req+0x98>
    }
    else {
      /* Must be of SCB type */
      rt_sem_psh ((P_SCB)p_CB);
 8004b3a:	68b8      	ldr	r0, [r7, #8]
 8004b3c:	f7ff fd6c 	bl	8004618 <rt_sem_psh>
    }
    if (++idx == os_psq->size) idx = 0;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f103 0301 	add.w	r3, r3, #1
 8004b46:	60fb      	str	r3, [r7, #12]
 8004b48:	f240 63d8 	movw	r3, #1752	; 0x6d8
 8004b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b50:	78db      	ldrb	r3, [r3, #3]
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d102      	bne.n	8004b5e <rt_pop_req+0xb6>
 8004b58:	f04f 0300 	mov.w	r3, #0
 8004b5c:	60fb      	str	r3, [r7, #12]

__attribute__((always_inline)) static inline U32 __disable_irq(void)
{
  U32 result;

  __asm volatile ("mrs %0, primask" : "=r" (result));
 8004b5e:	f3ef 8410 	mrs	r4, PRIMASK
 8004b62:	603c      	str	r4, [r7, #0]
  __asm volatile ("cpsid i");
 8004b64:	b672      	cpsid	i
    rt_dec (&os_psq->count);
 8004b66:	4b11      	ldr	r3, [pc, #68]	; (8004bac <rt_pop_req+0x104>)
 8004b68:	781a      	ldrb	r2, [r3, #0]
 8004b6a:	f102 32ff 	add.w	r2, r2, #4294967295
 8004b6e:	b2d2      	uxtb	r2, r2
 8004b70:	701a      	strb	r2, [r3, #0]

#ifndef __CMSIS_GENERIC

__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i");
 8004b72:	b662      	cpsie	i

  os_tsk.run->state = READY;
  rt_put_rdy_first (os_tsk.run);

  idx = os_psq->last;
  while (os_psq->count) {
 8004b74:	f240 63d8 	movw	r3, #1752	; 0x6d8
 8004b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b7c:	789b      	ldrb	r3, [r3, #2]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d1ac      	bne.n	8004adc <rt_pop_req+0x34>
      rt_sem_psh ((P_SCB)p_CB);
    }
    if (++idx == os_psq->size) idx = 0;
    rt_dec (&os_psq->count);
  }
  os_psq->last = idx;
 8004b82:	f240 63d8 	movw	r3, #1752	; 0x6d8
 8004b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	b2d2      	uxtb	r2, r2
 8004b8e:	705a      	strb	r2, [r3, #1]

  next = rt_get_first (&os_rdy);
 8004b90:	f240 0090 	movw	r0, #144	; 0x90
 8004b94:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004b98:	f7fe fb2e 	bl	80031f8 <rt_get_first>
 8004b9c:	6078      	str	r0, [r7, #4]
  rt_switch_req (next);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f000 f946 	bl	8004e30 <rt_switch_req>
}
 8004ba4:	f107 0714 	add.w	r7, r7, #20
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd90      	pop	{r4, r7, pc}
 8004bac:	200006da 	.word	0x200006da

08004bb0 <os_tick_init>:


/*--------------------------- os_tick_init ----------------------------------*/

__weak int os_tick_init (void) {
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	af00      	add	r7, sp, #0
  /* Initialize SysTick timer as system tick timer. */
  rt_systick_init();
 8004bb4:	f7ff fd5c 	bl	8004670 <rt_systick_init>
  return (-1);  /* Return IRQ number of SysTick timer */
 8004bb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <os_tick_val>:

/*--------------------------- os_tick_val -----------------------------------*/

__weak U32 os_tick_val (void) {
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	af00      	add	r7, sp, #0
  /* Get SysTick timer current value (0 .. OS_TRV). */
  return rt_systick_val();
 8004bc4:	f7ff fd7e 	bl	80046c4 <rt_systick_val>
 8004bc8:	4603      	mov	r3, r0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop

08004bd0 <os_tick_ovf>:

/*--------------------------- os_tick_ovf -----------------------------------*/

__weak U32 os_tick_ovf (void) {
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	af00      	add	r7, sp, #0
  /* Get SysTick timer overflow flag */
  return rt_systick_ovf();
 8004bd4:	f7ff fd88 	bl	80046e8 <rt_systick_ovf>
 8004bd8:	4603      	mov	r3, r0
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop

08004be0 <os_tick_irqack>:

/*--------------------------- os_tick_irqack --------------------------------*/

__weak void os_tick_irqack (void) {
 8004be0:	b480      	push	{r7}
 8004be2:	af00      	add	r7, sp, #0
  /* Acknowledge timer interrupt. */
}
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bc80      	pop	{r7}
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop

08004bec <rt_systick>:

/*--------------------------- rt_systick ------------------------------------*/

extern void sysTimerTick(void);

void rt_systick (void) {
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
  /* Check for system clock update, suspend running task. */
  P_TCB next;

  os_tsk.run->state = READY;
 8004bf2:	f240 03cc 	movw	r3, #204	; 0xcc
 8004bf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f04f 0201 	mov.w	r2, #1
 8004c00:	705a      	strb	r2, [r3, #1]
  rt_put_rdy_first (os_tsk.run);
 8004c02:	f240 03cc 	movw	r3, #204	; 0xcc
 8004c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f7fe fb27 	bl	8003260 <rt_put_rdy_first>

  /* Check Round Robin timeout. */
  rt_chk_robin ();
 8004c12:	f7ff fbb3 	bl	800437c <rt_chk_robin>

  /* Update delays. */
  os_time++;
 8004c16:	f240 1308 	movw	r3, #264	; 0x108
 8004c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f103 0201 	add.w	r2, r3, #1
 8004c24:	f240 1308 	movw	r3, #264	; 0x108
 8004c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c2c:	601a      	str	r2, [r3, #0]
  rt_dec_dly ();
 8004c2e:	f7fe fbeb 	bl	8003408 <rt_dec_dly>

  /* Check the user timers. */
#ifdef __CMSIS_RTOS
  sysTimerTick();
 8004c32:	f7fd faf1 	bl	8002218 <sysTimerTick>
#else
  rt_tmr_tick ();
#endif

  /* Switch back to highest ready task */
  next = rt_get_first (&os_rdy);
 8004c36:	f240 0090 	movw	r0, #144	; 0x90
 8004c3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004c3e:	f7fe fadb 	bl	80031f8 <rt_get_first>
 8004c42:	6078      	str	r0, [r7, #4]
  rt_switch_req (next);
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f000 f8f3 	bl	8004e30 <rt_switch_req>
}
 8004c4a:	f107 0708 	add.w	r7, r7, #8
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop

08004c54 <rt_stk_check>:

/*--------------------------- rt_stk_check ----------------------------------*/

__weak void rt_stk_check (void) {
 8004c54:	b580      	push	{r7, lr}
 8004c56:	af00      	add	r7, sp, #0
  /* Check for stack overflow. */
  if ((os_tsk.run->tsk_stack < (U32)os_tsk.run->stack) || 
 8004c58:	f240 03cc 	movw	r3, #204	; 0xcc
 8004c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c64:	f240 03cc 	movw	r3, #204	; 0xcc
 8004c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c70:	429a      	cmp	r2, r3
 8004c72:	d30c      	bcc.n	8004c8e <rt_stk_check+0x3a>
      (os_tsk.run->stack[0] != MAGIC_WORD)) {
 8004c74:	f240 03cc 	movw	r3, #204	; 0xcc
 8004c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c80:	681a      	ldr	r2, [r3, #0]

/*--------------------------- rt_stk_check ----------------------------------*/

__weak void rt_stk_check (void) {
  /* Check for stack overflow. */
  if ((os_tsk.run->tsk_stack < (U32)os_tsk.run->stack) || 
 8004c82:	f642 63a5 	movw	r3, #11941	; 0x2ea5
 8004c86:	f2ce 235a 	movt	r3, #57946	; 0xe25a
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d003      	beq.n	8004c96 <rt_stk_check+0x42>
      (os_tsk.run->stack[0] != MAGIC_WORD)) {
    os_error (OS_ERR_STK_OVF);
 8004c8e:	f04f 0001 	mov.w	r0, #1
 8004c92:	f000 fe05 	bl	80058a0 <os_error>
  }
}
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <rt_svc_init>:

__inline static U32 rt_systick_ovf (void) {
  return ((NVIC_INT_CTRL >> 26) & 1);
}

__inline static void rt_svc_init (void) {
 8004c98:	b490      	push	{r4, r7}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
#if !(__TARGET_ARCH_6S_M)
  int sh,prigroup;
#endif
  NVIC_SYS_PRI3 |= 0x00FF0000;
 8004c9e:	f64e 5320 	movw	r3, #60704	; 0xed20
 8004ca2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004ca6:	f64e 5220 	movw	r2, #60704	; 0xed20
 8004caa:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004cae:	6812      	ldr	r2, [r2, #0]
 8004cb0:	f442 027f 	orr.w	r2, r2, #16711680	; 0xff0000
 8004cb4:	601a      	str	r2, [r3, #0]
#if (__TARGET_ARCH_6S_M)
  NVIC_SYS_PRI2 |= (NVIC_SYS_PRI3<<(8+1)) & 0xFC000000;
#else
  sh       = 8 - __clz (~((NVIC_SYS_PRI3 << 8) & 0xFF000000));
 8004cb6:	f64e 5320 	movw	r3, #60704	; 0xed20
 8004cba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004cc4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004cc8:	ea6f 0303 	mvn.w	r3, r3
 8004ccc:	607b      	str	r3, [r7, #4]

__attribute__(( always_inline)) static inline U8 __clz(U32 value)
{
  U8 result;
  
  __asm volatile ("clz %0, %1" : "=r" (result) : "r" (value));
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	fab3 f483 	clz	r4, r3
 8004cd4:	70fc      	strb	r4, [r7, #3]
  return(result);
 8004cd6:	78fb      	ldrb	r3, [r7, #3]
#endif
  NVIC_SYS_PRI3 |= 0x00FF0000;
#if (__TARGET_ARCH_6S_M)
  NVIC_SYS_PRI2 |= (NVIC_SYS_PRI3<<(8+1)) & 0xFC000000;
#else
  sh       = 8 - __clz (~((NVIC_SYS_PRI3 << 8) & 0xFF000000));
 8004cd8:	f1c3 0308 	rsb	r3, r3, #8
 8004cdc:	60fb      	str	r3, [r7, #12]
  prigroup = ((NVIC_AIR_CTRL >> 8) & 0x07);
 8004cde:	f64e 530c 	movw	r3, #60684	; 0xed0c
 8004ce2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8004cec:	f003 0307 	and.w	r3, r3, #7
 8004cf0:	60bb      	str	r3, [r7, #8]
  if (prigroup >= sh) {
 8004cf2:	68ba      	ldr	r2, [r7, #8]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	db03      	blt.n	8004d02 <rt_svc_init+0x6a>
    sh = prigroup + 1;
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	f103 0301 	add.w	r3, r3, #1
 8004d00:	60fb      	str	r3, [r7, #12]
  }
  NVIC_SYS_PRI2 = ((0xFEFFFFFF << sh) & 0xFF000000) | (NVIC_SYS_PRI2 & 0x00FFFFFF);
 8004d02:	f64e 531c 	movw	r3, #60700	; 0xed1c
 8004d06:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004d0a:	f06f 7180 	mvn.w	r1, #16777216	; 0x1000000
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	fa01 f202 	lsl.w	r2, r1, r2
 8004d14:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
 8004d18:	f64e 521c 	movw	r2, #60700	; 0xed1c
 8004d1c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004d20:	6812      	ldr	r2, [r2, #0]
 8004d22:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004d26:	430a      	orrs	r2, r1
 8004d28:	601a      	str	r2, [r3, #0]
#endif
}
 8004d2a:	f107 0710 	add.w	r7, r7, #16
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bc90      	pop	{r4, r7}
 8004d32:	4770      	bx	lr

08004d34 <rt_get_TID>:

/*----------------------------------------------------------------------------
 *      Local Functions
 *---------------------------------------------------------------------------*/

static OS_TID rt_get_TID (void) {
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
  U32 tid;

  for (tid = 1; tid <= os_maxtaskrun; tid++) {
 8004d3a:	f04f 0301 	mov.w	r3, #1
 8004d3e:	607b      	str	r3, [r7, #4]
 8004d40:	e010      	b.n	8004d64 <rt_get_TID+0x30>
    if (os_active_TCB[tid-1] == NULL) {
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f103 32ff 	add.w	r2, r3, #4294967295
 8004d48:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8004d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d101      	bne.n	8004d5c <rt_get_TID+0x28>
      return ((OS_TID)tid);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	e00e      	b.n	8004d7a <rt_get_TID+0x46>
 *---------------------------------------------------------------------------*/

static OS_TID rt_get_TID (void) {
  U32 tid;

  for (tid = 1; tid <= os_maxtaskrun; tid++) {
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f103 0301 	add.w	r3, r3, #1
 8004d62:	607b      	str	r3, [r7, #4]
 8004d64:	f246 638c 	movw	r3, #26252	; 0x668c
 8004d68:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004d6c:	881b      	ldrh	r3, [r3, #0]
 8004d6e:	461a      	mov	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	429a      	cmp	r2, r3
 8004d74:	d2e5      	bcs.n	8004d42 <rt_get_TID+0xe>
    if (os_active_TCB[tid-1] == NULL) {
      return ((OS_TID)tid);
    }
  }
  return (0);
 8004d76:	f04f 0300 	mov.w	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f107 070c 	add.w	r7, r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bc80      	pop	{r7}
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop

08004d88 <rt_init_context>:


/*--------------------------- rt_init_context -------------------------------*/

static void rt_init_context (P_TCB p_TCB, U8 priority, FUNCP task_body) {
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	460b      	mov	r3, r1
 8004d92:	607a      	str	r2, [r7, #4]
 8004d94:	72fb      	strb	r3, [r7, #11]
  /* Initialize general part of the Task Control Block. */
  p_TCB->cb_type   = TCB;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f04f 0200 	mov.w	r2, #0
 8004d9c:	701a      	strb	r2, [r3, #0]
  p_TCB->state     = READY;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f04f 0201 	mov.w	r2, #1
 8004da4:	705a      	strb	r2, [r3, #1]
  p_TCB->prio      = priority;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	7afa      	ldrb	r2, [r7, #11]
 8004daa:	709a      	strb	r2, [r3, #2]
  p_TCB->prio_base = priority;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	7afa      	ldrb	r2, [r7, #11]
 8004db0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  p_TCB->p_lnk     = NULL;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f04f 0200 	mov.w	r2, #0
 8004dba:	605a      	str	r2, [r3, #4]
  p_TCB->p_rlnk    = NULL;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f04f 0200 	mov.w	r2, #0
 8004dc2:	609a      	str	r2, [r3, #8]
  p_TCB->p_dlnk    = NULL;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f04f 0200 	mov.w	r2, #0
 8004dca:	60da      	str	r2, [r3, #12]
  p_TCB->p_blnk    = NULL;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f04f 0200 	mov.w	r2, #0
 8004dd2:	611a      	str	r2, [r3, #16]
  p_TCB->p_mlnk    = NULL;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f04f 0200 	mov.w	r2, #0
 8004dda:	621a      	str	r2, [r3, #32]
  p_TCB->delta_time    = 0;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f04f 0200 	mov.w	r2, #0
 8004de2:	829a      	strh	r2, [r3, #20]
  p_TCB->interval_time = 0;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f04f 0200 	mov.w	r2, #0
 8004dea:	82da      	strh	r2, [r3, #22]
  p_TCB->events  = 0;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	f04f 0200 	mov.w	r2, #0
 8004df2:	831a      	strh	r2, [r3, #24]
  p_TCB->waits   = 0;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f04f 0200 	mov.w	r2, #0
 8004dfa:	835a      	strh	r2, [r3, #26]
  p_TCB->stack_frame = 0;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f04f 0200 	mov.w	r2, #0
 8004e02:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  if (p_TCB->priv_stack == 0) {
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d108      	bne.n	8004e20 <rt_init_context+0x98>
    /* Allocate the memory space for the stack. */
    p_TCB->stack = rt_alloc_box (mp_stk);
 8004e0e:	f240 1018 	movw	r0, #280	; 0x118
 8004e12:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004e16:	f7fe ff1b 	bl	8003c50 <rt_alloc_box>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  rt_init_stack (p_TCB, task_body);
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	6879      	ldr	r1, [r7, #4]
 8004e24:	f7fc fcd4 	bl	80017d0 <rt_init_stack>
}
 8004e28:	f107 0710 	add.w	r7, r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <rt_switch_req>:


/*--------------------------- rt_switch_req ---------------------------------*/

void rt_switch_req (P_TCB p_new) {
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Switch to next task (identified by "p_new"). */
  os_tsk.new   = p_new;
 8004e38:	f240 03cc 	movw	r3, #204	; 0xcc
 8004e3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	605a      	str	r2, [r3, #4]
  p_new->state = RUNNING;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f04f 0202 	mov.w	r2, #2
 8004e4a:	705a      	strb	r2, [r3, #1]
  DBG_TASK_SWITCH(p_new->task_id);
}
 8004e4c:	f107 070c 	add.w	r7, r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bc80      	pop	{r7}
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop

08004e58 <rt_dispatch>:


/*--------------------------- rt_dispatch -----------------------------------*/

void rt_dispatch (P_TCB next_TCB) {
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  /* Dispatch next task if any identified or dispatch highest ready task    */
  /* "next_TCB" identifies a task to run or has value NULL (=no next task)  */
  if (next_TCB == NULL) {
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d10a      	bne.n	8004e7c <rt_dispatch+0x24>
    /* Running task was blocked: continue with highest ready task */
    next_TCB = rt_get_first (&os_rdy);
 8004e66:	f240 0090 	movw	r0, #144	; 0x90
 8004e6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004e6e:	f7fe f9c3 	bl	80031f8 <rt_get_first>
 8004e72:	6078      	str	r0, [r7, #4]
    rt_switch_req (next_TCB);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f7ff ffdb 	bl	8004e30 <rt_switch_req>
 8004e7a:	e028      	b.n	8004ece <rt_dispatch+0x76>
  }
  else {
    /* Check which task continues */
    if (next_TCB->prio > os_tsk.run->prio) {
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	789a      	ldrb	r2, [r3, #2]
 8004e80:	f240 03cc 	movw	r3, #204	; 0xcc
 8004e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	789b      	ldrb	r3, [r3, #2]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d913      	bls.n	8004eb8 <rt_dispatch+0x60>
      /* preempt running task */
      rt_put_rdy_first (os_tsk.run);
 8004e90:	f240 03cc 	movw	r3, #204	; 0xcc
 8004e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f7fe f9e0 	bl	8003260 <rt_put_rdy_first>
      os_tsk.run->state = READY;
 8004ea0:	f240 03cc 	movw	r3, #204	; 0xcc
 8004ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f04f 0201 	mov.w	r2, #1
 8004eae:	705a      	strb	r2, [r3, #1]
      rt_switch_req (next_TCB);
 8004eb0:	6878      	ldr	r0, [r7, #4]
 8004eb2:	f7ff ffbd 	bl	8004e30 <rt_switch_req>
 8004eb6:	e00a      	b.n	8004ece <rt_dispatch+0x76>
    }
    else {
      /* put next task into ready list, no task switch takes place */
      next_TCB->state = READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f04f 0201 	mov.w	r2, #1
 8004ebe:	705a      	strb	r2, [r3, #1]
      rt_put_prio (&os_rdy, next_TCB);
 8004ec0:	f240 0090 	movw	r0, #144	; 0x90
 8004ec4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004ec8:	6879      	ldr	r1, [r7, #4]
 8004eca:	f7fe f94d 	bl	8003168 <rt_put_prio>
    }
  }
}
 8004ece:	f107 0708 	add.w	r7, r7, #8
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop

08004ed8 <rt_block>:


/*--------------------------- rt_block --------------------------------------*/

void rt_block (U16 timeout, U8 block_state) {
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	4602      	mov	r2, r0
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	80fa      	strh	r2, [r7, #6]
 8004ee4:	717b      	strb	r3, [r7, #5]
  /* Block running task and choose next ready task.                         */
  /* "timeout" sets a time-out value or is 0xffff (=no time-out).           */
  /* "block_state" defines the appropriate task state */
  P_TCB next_TCB;

  if (timeout) {
 8004ee6:	88fb      	ldrh	r3, [r7, #6]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d01f      	beq.n	8004f2c <rt_block+0x54>
    if (timeout < 0xffff) {
 8004eec:	88fa      	ldrh	r2, [r7, #6]
 8004eee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d009      	beq.n	8004f0a <rt_block+0x32>
      rt_put_dly (os_tsk.run, timeout);
 8004ef6:	f240 03cc 	movw	r3, #204	; 0xcc
 8004efa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	88fb      	ldrh	r3, [r7, #6]
 8004f02:	4610      	mov	r0, r2
 8004f04:	4619      	mov	r1, r3
 8004f06:	f7fe fa15 	bl	8003334 <rt_put_dly>
    }
    os_tsk.run->state = block_state;
 8004f0a:	f240 03cc 	movw	r3, #204	; 0xcc
 8004f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	797a      	ldrb	r2, [r7, #5]
 8004f16:	705a      	strb	r2, [r3, #1]
    next_TCB = rt_get_first (&os_rdy);
 8004f18:	f240 0090 	movw	r0, #144	; 0x90
 8004f1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004f20:	f7fe f96a 	bl	80031f8 <rt_get_first>
 8004f24:	60f8      	str	r0, [r7, #12]
    rt_switch_req (next_TCB);
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f7ff ff82 	bl	8004e30 <rt_switch_req>
  }
}
 8004f2c:	f107 0710 	add.w	r7, r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <rt_tsk_pass>:


/*--------------------------- rt_tsk_pass -----------------------------------*/

void rt_tsk_pass (void) {
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b082      	sub	sp, #8
 8004f38:	af00      	add	r7, sp, #0
  /* Allow tasks of same priority level to run cooperatively.*/
  P_TCB p_new;

  p_new = rt_get_same_rdy_prio();
 8004f3a:	f7fe f9ab 	bl	8003294 <rt_get_same_rdy_prio>
 8004f3e:	6078      	str	r0, [r7, #4]
  if (p_new != NULL) {
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d016      	beq.n	8004f74 <rt_tsk_pass+0x40>
    rt_put_prio ((P_XCB)&os_rdy, os_tsk.run);
 8004f46:	f240 03cc 	movw	r3, #204	; 0xcc
 8004f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f240 0090 	movw	r0, #144	; 0x90
 8004f54:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8004f58:	4619      	mov	r1, r3
 8004f5a:	f7fe f905 	bl	8003168 <rt_put_prio>
    os_tsk.run->state = READY;
 8004f5e:	f240 03cc 	movw	r3, #204	; 0xcc
 8004f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f04f 0201 	mov.w	r2, #1
 8004f6c:	705a      	strb	r2, [r3, #1]
    rt_switch_req (p_new);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7ff ff5e 	bl	8004e30 <rt_switch_req>
  }
}
 8004f74:	f107 0708 	add.w	r7, r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <rt_tsk_self>:


/*--------------------------- rt_tsk_self -----------------------------------*/

OS_TID rt_tsk_self (void) {
 8004f7c:	b480      	push	{r7}
 8004f7e:	af00      	add	r7, sp, #0
  /* Return own task identifier value. */
  if (os_tsk.run == NULL) {
 8004f80:	f240 03cc 	movw	r3, #204	; 0xcc
 8004f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d102      	bne.n	8004f94 <rt_tsk_self+0x18>
    return (0);
 8004f8e:	f04f 0300 	mov.w	r3, #0
 8004f92:	e005      	b.n	8004fa0 <rt_tsk_self+0x24>
  }
  return (os_tsk.run->task_id);
 8004f94:	f240 03cc 	movw	r3, #204	; 0xcc
 8004f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	78db      	ldrb	r3, [r3, #3]
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bc80      	pop	{r7}
 8004fa6:	4770      	bx	lr

08004fa8 <rt_tsk_prio>:


/*--------------------------- rt_tsk_prio -----------------------------------*/

OS_RESULT rt_tsk_prio (OS_TID task_id, U8 new_prio) {
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	70fb      	strb	r3, [r7, #3]
  /* Change execution priority of a task to "new_prio". */
  P_TCB p_task;

  if (task_id == 0) {
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d134      	bne.n	8005024 <rt_tsk_prio+0x7c>
    /* Change execution priority of calling task. */
    os_tsk.run->prio      = new_prio;
 8004fba:	f240 03cc 	movw	r3, #204	; 0xcc
 8004fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	78fa      	ldrb	r2, [r7, #3]
 8004fc6:	709a      	strb	r2, [r3, #2]
    os_tsk.run->prio_base = new_prio;
 8004fc8:	f240 03cc 	movw	r3, #204	; 0xcc
 8004fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	78fa      	ldrb	r2, [r7, #3]
 8004fd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004fd8:	e000      	b.n	8004fdc <rt_tsk_prio+0x34>
  }
  p_task = os_active_TCB[task_id-1];
  p_task->prio      = new_prio;
  p_task->prio_base = new_prio;
  if (p_task == os_tsk.run) {
    goto run;
 8004fda:	bf00      	nop

  if (task_id == 0) {
    /* Change execution priority of calling task. */
    os_tsk.run->prio      = new_prio;
    os_tsk.run->prio_base = new_prio;
run:if (rt_rdy_prio() > new_prio) {
 8004fdc:	f240 0390 	movw	r3, #144	; 0x90
 8004fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	789b      	ldrb	r3, [r3, #2]
 8004fe8:	78fa      	ldrb	r2, [r7, #3]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d217      	bcs.n	800501e <rt_tsk_prio+0x76>
      rt_put_prio (&os_rdy, os_tsk.run);
 8004fee:	f240 03cc 	movw	r3, #204	; 0xcc
 8004ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f240 0090 	movw	r0, #144	; 0x90
 8004ffc:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005000:	4619      	mov	r1, r3
 8005002:	f7fe f8b1 	bl	8003168 <rt_put_prio>
      os_tsk.run->state   = READY;
 8005006:	f240 03cc 	movw	r3, #204	; 0xcc
 800500a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f04f 0201 	mov.w	r2, #1
 8005014:	705a      	strb	r2, [r3, #1]
      rt_dispatch (NULL);
 8005016:	f04f 0000 	mov.w	r0, #0
 800501a:	f7ff ff1d 	bl	8004e58 <rt_dispatch>
    }
    return (OS_R_OK);
 800501e:	f04f 0300 	mov.w	r3, #0
 8005022:	e042      	b.n	80050aa <rt_tsk_prio+0x102>
  }

  /* Find the task in the "os_active_TCB" array. */
  if (task_id > os_maxtaskrun || os_active_TCB[task_id-1] == NULL) {
 8005024:	f246 638c 	movw	r3, #26252	; 0x668c
 8005028:	f6c0 0300 	movt	r3, #2048	; 0x800
 800502c:	881b      	ldrh	r3, [r3, #0]
 800502e:	461a      	mov	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	429a      	cmp	r2, r3
 8005034:	d30a      	bcc.n	800504c <rt_tsk_prio+0xa4>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f103 32ff 	add.w	r2, r3, #4294967295
 800503c:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8005040:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d102      	bne.n	8005052 <rt_tsk_prio+0xaa>
    /* Task with "task_id" not found or not started. */
    return (OS_R_NOK);
 800504c:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8005050:	e02b      	b.n	80050aa <rt_tsk_prio+0x102>
  }
  p_task = os_active_TCB[task_id-1];
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	f103 32ff 	add.w	r2, r3, #4294967295
 8005058:	f240 63a0 	movw	r3, #1696	; 0x6a0
 800505c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005064:	60fb      	str	r3, [r7, #12]
  p_task->prio      = new_prio;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	78fa      	ldrb	r2, [r7, #3]
 800506a:	709a      	strb	r2, [r3, #2]
  p_task->prio_base = new_prio;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	78fa      	ldrb	r2, [r7, #3]
 8005070:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  if (p_task == os_tsk.run) {
 8005074:	f240 03cc 	movw	r3, #204	; 0xcc
 8005078:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	429a      	cmp	r2, r3
 8005082:	d0aa      	beq.n	8004fda <rt_tsk_prio+0x32>
    goto run;
  }
  rt_resort_prio (p_task);
 8005084:	68f8      	ldr	r0, [r7, #12]
 8005086:	f7fe f92d 	bl	80032e4 <rt_resort_prio>
  if (p_task->state == READY) {
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	785b      	ldrb	r3, [r3, #1]
 800508e:	2b01      	cmp	r3, #1
 8005090:	d109      	bne.n	80050a6 <rt_tsk_prio+0xfe>
    /* Task enqueued in a ready list. */
    p_task = rt_get_first (&os_rdy);
 8005092:	f240 0090 	movw	r0, #144	; 0x90
 8005096:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800509a:	f7fe f8ad 	bl	80031f8 <rt_get_first>
 800509e:	60f8      	str	r0, [r7, #12]
    rt_dispatch (p_task);
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f7ff fed9 	bl	8004e58 <rt_dispatch>
  }
  return (OS_R_OK);
 80050a6:	f04f 0300 	mov.w	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	f107 0710 	add.w	r7, r7, #16
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}

080050b4 <rt_tsk_create>:


/*--------------------------- rt_tsk_create ---------------------------------*/

OS_TID rt_tsk_create (FUNCP task, U32 prio_stksz, void *stk, void *argv) {
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
 80050c0:	603b      	str	r3, [r7, #0]
  /* Start a new task declared with "task". */
  P_TCB task_context;
  U32 i;

  /* Priority 0 is reserved for idle task! */
  if ((prio_stksz & 0xFF) == 0) {
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d103      	bne.n	80050d2 <rt_tsk_create+0x1e>
    prio_stksz += 1;
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	f103 0301 	add.w	r3, r3, #1
 80050d0:	60bb      	str	r3, [r7, #8]
  }
  task_context = rt_alloc_box (mp_tcb);
 80050d2:	f240 7060 	movw	r0, #1888	; 0x760
 80050d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80050da:	f7fe fdb9 	bl	8003c50 <rt_alloc_box>
 80050de:	6178      	str	r0, [r7, #20]
  if (task_context == NULL) {
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d102      	bne.n	80050ec <rt_tsk_create+0x38>
    return (0);
 80050e6:	f04f 0300 	mov.w	r3, #0
 80050ea:	e027      	b.n	800513c <rt_tsk_create+0x88>
  }
  /* If "size != 0" use a private user provided stack. */
  task_context->stack      = stk;
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	687a      	ldr	r2, [r7, #4]
 80050f0:	62da      	str	r2, [r3, #44]	; 0x2c
  task_context->priv_stack = prio_stksz >> 8;
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	84da      	strh	r2, [r3, #38]	; 0x26
  /* Pass parameter 'argv' to 'rt_init_context' */
  task_context->msg = argv;
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	683a      	ldr	r2, [r7, #0]
 8005102:	61da      	str	r2, [r3, #28]
  /* For 'size == 0' system allocates the user stack from the memory pool. */
  rt_init_context (task_context, prio_stksz & 0xFF, task);
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	b2db      	uxtb	r3, r3
 8005108:	6978      	ldr	r0, [r7, #20]
 800510a:	4619      	mov	r1, r3
 800510c:	68fa      	ldr	r2, [r7, #12]
 800510e:	f7ff fe3b 	bl	8004d88 <rt_init_context>

  /* Find a free entry in 'os_active_TCB' table. */
  i = rt_get_TID ();
 8005112:	f7ff fe0f 	bl	8004d34 <rt_get_TID>
 8005116:	6138      	str	r0, [r7, #16]
  os_active_TCB[i-1] = task_context;
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	f103 32ff 	add.w	r2, r3, #4294967295
 800511e:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8005122:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005126:	6979      	ldr	r1, [r7, #20]
 8005128:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  task_context->task_id = i;
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	b2da      	uxtb	r2, r3
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	70da      	strb	r2, [r3, #3]
  DBG_TASK_NOTIFY(task_context, __TRUE);
  rt_dispatch (task_context);
 8005134:	6978      	ldr	r0, [r7, #20]
 8005136:	f7ff fe8f 	bl	8004e58 <rt_dispatch>
  return ((OS_TID)i);
 800513a:	693b      	ldr	r3, [r7, #16]
}
 800513c:	4618      	mov	r0, r3
 800513e:	f107 0718 	add.w	r7, r7, #24
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop

08005148 <rt_tsk_delete>:


/*--------------------------- rt_tsk_delete ---------------------------------*/

OS_RESULT rt_tsk_delete (OS_TID task_id) {
 8005148:	b590      	push	{r4, r7, lr}
 800514a:	b087      	sub	sp, #28
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  /* Terminate the task identified with "task_id". */
  P_TCB  task_context;
  P_TCB  p_TCB;
  P_MUCB p_MCB, p_MCB0;

  if (task_id == 0 || task_id == os_tsk.run->task_id) {
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00a      	beq.n	800516c <rt_tsk_delete+0x24>
 8005156:	f240 03cc 	movw	r3, #204	; 0xcc
 800515a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	78db      	ldrb	r3, [r3, #3]
 8005162:	461a      	mov	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	429a      	cmp	r2, r3
 8005168:	f040 808d 	bne.w	8005286 <rt_tsk_delete+0x13e>
    /* Terminate itself. */
    os_tsk.run->state     = INACTIVE;
 800516c:	f240 03cc 	movw	r3, #204	; 0xcc
 8005170:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f04f 0200 	mov.w	r2, #0
 800517a:	705a      	strb	r2, [r3, #1]
    os_tsk.run->tsk_stack = rt_get_PSP ();
 800517c:	f240 03cc 	movw	r3, #204	; 0xcc
 8005180:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005184:	681c      	ldr	r4, [r3, #0]
 8005186:	f7fc fbc6 	bl	8001916 <rt_get_PSP>
 800518a:	4603      	mov	r3, r0
 800518c:	62a3      	str	r3, [r4, #40]	; 0x28
    rt_stk_check ();
 800518e:	f7ff fd61 	bl	8004c54 <rt_stk_check>
    p_MCB = os_tsk.run->p_mlnk;
 8005192:	f240 03cc 	movw	r3, #204	; 0xcc
 8005196:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	6a1b      	ldr	r3, [r3, #32]
 800519e:	617b      	str	r3, [r7, #20]
    while (p_MCB) {
 80051a0:	e031      	b.n	8005206 <rt_tsk_delete+0xbe>
      /* Release mutexes owned by this task */
      if (p_MCB->p_lnk) {
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d02a      	beq.n	8005200 <rt_tsk_delete+0xb8>
        /* A task is waiting for mutex. */
        p_TCB = rt_get_first ((P_XCB)p_MCB);
 80051aa:	6978      	ldr	r0, [r7, #20]
 80051ac:	f7fe f824 	bl	80031f8 <rt_get_first>
 80051b0:	60f8      	str	r0, [r7, #12]
#ifdef __CMSIS_RTOS
        rt_ret_val(p_TCB, 0/*osOK*/);
 80051b2:	68f8      	ldr	r0, [r7, #12]
 80051b4:	f04f 0100 	mov.w	r1, #0
 80051b8:	f7fc fb84 	bl	80018c4 <rt_ret_val>
#else
        rt_ret_val(p_TCB, OS_R_MUT); 
#endif
        rt_rmv_dly (p_TCB);
 80051bc:	68f8      	ldr	r0, [r7, #12]
 80051be:	f7fe f9df 	bl	8003580 <rt_rmv_dly>
        p_TCB->state = READY;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f04f 0201 	mov.w	r2, #1
 80051c8:	705a      	strb	r2, [r3, #1]
        rt_put_prio (&os_rdy, p_TCB);
 80051ca:	f240 0090 	movw	r0, #144	; 0x90
 80051ce:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80051d2:	68f9      	ldr	r1, [r7, #12]
 80051d4:	f7fd ffc8 	bl	8003168 <rt_put_prio>
        /* A waiting task becomes the owner of this mutex. */
        p_MCB0 = p_MCB;
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	60bb      	str	r3, [r7, #8]
        p_MCB->level  = 1;
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	f04f 0201 	mov.w	r2, #1
 80051e2:	805a      	strh	r2, [r3, #2]
        p_MCB->owner  = p_TCB;
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	609a      	str	r2, [r3, #8]
        p_MCB->p_mlnk = p_TCB->p_mlnk;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6a1a      	ldr	r2, [r3, #32]
 80051ee:	697b      	ldr	r3, [r7, #20]
 80051f0:	60da      	str	r2, [r3, #12]
        p_TCB->p_mlnk = p_MCB; 
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	621a      	str	r2, [r3, #32]
        p_MCB = p_MCB0->p_mlnk;
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	617b      	str	r3, [r7, #20]
 80051fe:	e002      	b.n	8005206 <rt_tsk_delete+0xbe>
      }
      else {
        p_MCB = p_MCB->p_mlnk;
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	617b      	str	r3, [r7, #20]
    /* Terminate itself. */
    os_tsk.run->state     = INACTIVE;
    os_tsk.run->tsk_stack = rt_get_PSP ();
    rt_stk_check ();
    p_MCB = os_tsk.run->p_mlnk;
    while (p_MCB) {
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1ca      	bne.n	80051a2 <rt_tsk_delete+0x5a>
      }
      else {
        p_MCB = p_MCB->p_mlnk;
      }
    }
    os_active_TCB[os_tsk.run->task_id-1] = NULL;
 800520c:	f240 03cc 	movw	r3, #204	; 0xcc
 8005210:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	78db      	ldrb	r3, [r3, #3]
 8005218:	f103 32ff 	add.w	r2, r3, #4294967295
 800521c:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8005220:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005224:	f04f 0100 	mov.w	r1, #0
 8005228:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    rt_free_box (mp_stk, os_tsk.run->stack);
 800522c:	f240 03cc 	movw	r3, #204	; 0xcc
 8005230:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005238:	f240 1018 	movw	r0, #280	; 0x118
 800523c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005240:	4619      	mov	r1, r3
 8005242:	f7fe fd4d 	bl	8003ce0 <rt_free_box>
    os_tsk.run->stack = NULL;
 8005246:	f240 03cc 	movw	r3, #204	; 0xcc
 800524a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f04f 0200 	mov.w	r2, #0
 8005254:	62da      	str	r2, [r3, #44]	; 0x2c
    DBG_TASK_NOTIFY(os_tsk.run, __FALSE);
    rt_free_box (mp_tcb, os_tsk.run);
 8005256:	f240 03cc 	movw	r3, #204	; 0xcc
 800525a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f240 7060 	movw	r0, #1888	; 0x760
 8005264:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005268:	4619      	mov	r1, r3
 800526a:	f7fe fd39 	bl	8003ce0 <rt_free_box>
    os_tsk.run = NULL;
 800526e:	f240 03cc 	movw	r3, #204	; 0xcc
 8005272:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005276:	f04f 0200 	mov.w	r2, #0
 800527a:	601a      	str	r2, [r3, #0]
    rt_dispatch (NULL);
 800527c:	f04f 0000 	mov.w	r0, #0
 8005280:	f7ff fdea 	bl	8004e58 <rt_dispatch>
 8005284:	e0a4      	b.n	80053d0 <rt_tsk_delete+0x288>
    /* The program should never come to this point. */
  }
  else {
    /* Find the task in the "os_active_TCB" array. */
    if (task_id > os_maxtaskrun || os_active_TCB[task_id-1] == NULL) {
 8005286:	f246 638c 	movw	r3, #26252	; 0x668c
 800528a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800528e:	881b      	ldrh	r3, [r3, #0]
 8005290:	461a      	mov	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	429a      	cmp	r2, r3
 8005296:	d30a      	bcc.n	80052ae <rt_tsk_delete+0x166>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f103 32ff 	add.w	r2, r3, #4294967295
 800529e:	f240 63a0 	movw	r3, #1696	; 0x6a0
 80052a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d102      	bne.n	80052b4 <rt_tsk_delete+0x16c>
      /* Task with "task_id" not found or not started. */
      return (OS_R_NOK);
 80052ae:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80052b2:	e08f      	b.n	80053d4 <rt_tsk_delete+0x28c>
    }
    task_context = os_active_TCB[task_id-1];
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f103 32ff 	add.w	r2, r3, #4294967295
 80052ba:	f240 63a0 	movw	r3, #1696	; 0x6a0
 80052be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80052c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052c6:	613b      	str	r3, [r7, #16]
    rt_rmv_list (task_context);
 80052c8:	6938      	ldr	r0, [r7, #16]
 80052ca:	f7fe f925 	bl	8003518 <rt_rmv_list>
    rt_rmv_dly (task_context);
 80052ce:	6938      	ldr	r0, [r7, #16]
 80052d0:	f7fe f956 	bl	8003580 <rt_rmv_dly>
    p_MCB = task_context->p_mlnk;
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	6a1b      	ldr	r3, [r3, #32]
 80052d8:	617b      	str	r3, [r7, #20]
    while (p_MCB) {
 80052da:	e031      	b.n	8005340 <rt_tsk_delete+0x1f8>
      /* Release mutexes owned by this task */
      if (p_MCB->p_lnk) {
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d02a      	beq.n	800533a <rt_tsk_delete+0x1f2>
        /* A task is waiting for mutex. */
        p_TCB = rt_get_first ((P_XCB)p_MCB);
 80052e4:	6978      	ldr	r0, [r7, #20]
 80052e6:	f7fd ff87 	bl	80031f8 <rt_get_first>
 80052ea:	60f8      	str	r0, [r7, #12]
#ifdef __CMSIS_RTOS
        rt_ret_val(p_TCB, 0/*osOK*/);
 80052ec:	68f8      	ldr	r0, [r7, #12]
 80052ee:	f04f 0100 	mov.w	r1, #0
 80052f2:	f7fc fae7 	bl	80018c4 <rt_ret_val>
#else
        rt_ret_val(p_TCB, OS_R_MUT); 
#endif
        rt_rmv_dly (p_TCB);
 80052f6:	68f8      	ldr	r0, [r7, #12]
 80052f8:	f7fe f942 	bl	8003580 <rt_rmv_dly>
        p_TCB->state = READY;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f04f 0201 	mov.w	r2, #1
 8005302:	705a      	strb	r2, [r3, #1]
        rt_put_prio (&os_rdy, p_TCB);
 8005304:	f240 0090 	movw	r0, #144	; 0x90
 8005308:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800530c:	68f9      	ldr	r1, [r7, #12]
 800530e:	f7fd ff2b 	bl	8003168 <rt_put_prio>
        /* A waiting task becomes the owner of this mutex. */
        p_MCB0 = p_MCB;
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	60bb      	str	r3, [r7, #8]
        p_MCB->level  = 1;
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	f04f 0201 	mov.w	r2, #1
 800531c:	805a      	strh	r2, [r3, #2]
        p_MCB->owner  = p_TCB;
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	609a      	str	r2, [r3, #8]
        p_MCB->p_mlnk = p_TCB->p_mlnk;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6a1a      	ldr	r2, [r3, #32]
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	60da      	str	r2, [r3, #12]
        p_TCB->p_mlnk = p_MCB; 
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	697a      	ldr	r2, [r7, #20]
 8005330:	621a      	str	r2, [r3, #32]
        p_MCB = p_MCB0->p_mlnk;
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	617b      	str	r3, [r7, #20]
 8005338:	e002      	b.n	8005340 <rt_tsk_delete+0x1f8>
      }
      else {
        p_MCB = p_MCB->p_mlnk;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	617b      	str	r3, [r7, #20]
    }
    task_context = os_active_TCB[task_id-1];
    rt_rmv_list (task_context);
    rt_rmv_dly (task_context);
    p_MCB = task_context->p_mlnk;
    while (p_MCB) {
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d1ca      	bne.n	80052dc <rt_tsk_delete+0x194>
      }
      else {
        p_MCB = p_MCB->p_mlnk;
      }
    }
    os_active_TCB[task_id-1] = NULL;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f103 32ff 	add.w	r2, r3, #4294967295
 800534c:	f240 63a0 	movw	r3, #1696	; 0x6a0
 8005350:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005354:	f04f 0100 	mov.w	r1, #0
 8005358:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    rt_free_box (mp_stk, task_context->stack);
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005360:	f240 1018 	movw	r0, #280	; 0x118
 8005364:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005368:	4619      	mov	r1, r3
 800536a:	f7fe fcb9 	bl	8003ce0 <rt_free_box>
    task_context->stack = NULL;
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	f04f 0200 	mov.w	r2, #0
 8005374:	62da      	str	r2, [r3, #44]	; 0x2c
    DBG_TASK_NOTIFY(task_context, __FALSE);
    rt_free_box (mp_tcb, task_context);
 8005376:	f240 7060 	movw	r0, #1888	; 0x760
 800537a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800537e:	6939      	ldr	r1, [r7, #16]
 8005380:	f7fe fcae 	bl	8003ce0 <rt_free_box>
    if (rt_rdy_prio() > os_tsk.run->prio) {
 8005384:	f240 0390 	movw	r3, #144	; 0x90
 8005388:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	789a      	ldrb	r2, [r3, #2]
 8005390:	f240 03cc 	movw	r3, #204	; 0xcc
 8005394:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	789b      	ldrb	r3, [r3, #2]
 800539c:	429a      	cmp	r2, r3
 800539e:	d917      	bls.n	80053d0 <rt_tsk_delete+0x288>
      /* Ready task has higher priority than running task. */
      os_tsk.run->state = READY;
 80053a0:	f240 03cc 	movw	r3, #204	; 0xcc
 80053a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f04f 0201 	mov.w	r2, #1
 80053ae:	705a      	strb	r2, [r3, #1]
      rt_put_prio (&os_rdy, os_tsk.run);
 80053b0:	f240 03cc 	movw	r3, #204	; 0xcc
 80053b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f240 0090 	movw	r0, #144	; 0x90
 80053be:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80053c2:	4619      	mov	r1, r3
 80053c4:	f7fd fed0 	bl	8003168 <rt_put_prio>
      rt_dispatch (NULL);
 80053c8:	f04f 0000 	mov.w	r0, #0
 80053cc:	f7ff fd44 	bl	8004e58 <rt_dispatch>
    }
  }
  return (OS_R_OK);
 80053d0:	f04f 0300 	mov.w	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	f107 071c 	add.w	r7, r7, #28
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd90      	pop	{r4, r7, pc}
 80053de:	bf00      	nop

080053e0 <rt_sys_init>:


/*--------------------------- rt_sys_init -----------------------------------*/

#ifdef __CMSIS_RTOS
void rt_sys_init (void) {
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
  U32 i;

  DBG_INIT();

  /* Initialize dynamic memory and task TCB pointers to NULL. */
  for (i = 0; i < os_maxtaskrun; i++) {
 80053e6:	f04f 0300 	mov.w	r3, #0
 80053ea:	607b      	str	r3, [r7, #4]
 80053ec:	e00c      	b.n	8005408 <rt_sys_init+0x28>
    os_active_TCB[i] = NULL;
 80053ee:	f240 63a0 	movw	r3, #1696	; 0x6a0
 80053f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	f04f 0100 	mov.w	r1, #0
 80053fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  U32 i;

  DBG_INIT();

  /* Initialize dynamic memory and task TCB pointers to NULL. */
  for (i = 0; i < os_maxtaskrun; i++) {
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f103 0301 	add.w	r3, r3, #1
 8005406:	607b      	str	r3, [r7, #4]
 8005408:	f246 638c 	movw	r3, #26252	; 0x668c
 800540c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005410:	881b      	ldrh	r3, [r3, #0]
 8005412:	461a      	mov	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	429a      	cmp	r2, r3
 8005418:	d8e9      	bhi.n	80053ee <rt_sys_init+0xe>
    os_active_TCB[i] = NULL;
  }
  rt_init_box (&mp_tcb, mp_tcb_size, sizeof(struct OS_TCB));
 800541a:	f246 63b8 	movw	r3, #26296	; 0x66b8
 800541e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005422:	881b      	ldrh	r3, [r3, #0]
 8005424:	f240 7060 	movw	r0, #1888	; 0x760
 8005428:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800542c:	4619      	mov	r1, r3
 800542e:	f04f 0234 	mov.w	r2, #52	; 0x34
 8005432:	f7fe fbad 	bl	8003b90 <_init_box>
  rt_init_box (&mp_stk, mp_stk_size, BOX_ALIGN_8 | (U16)(os_stackinfo));
 8005436:	f246 63bc 	movw	r3, #26300	; 0x66bc
 800543a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	f246 6390 	movw	r3, #26256	; 0x6690
 8005444:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	b29b      	uxth	r3, r3
 800544c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005450:	f240 1018 	movw	r0, #280	; 0x118
 8005454:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8005458:	4611      	mov	r1, r2
 800545a:	461a      	mov	r2, r3
 800545c:	f7fe fb98 	bl	8003b90 <_init_box>
  rt_init_box ((U32 *)m_tmr, mp_tmr_size, sizeof(struct OS_TMR));
 8005460:	f240 0360 	movw	r3, #96	; 0x60
 8005464:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	f246 63d0 	movw	r3, #26320	; 0x66d0
 800546e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005472:	881b      	ldrh	r3, [r3, #0]
 8005474:	4610      	mov	r0, r2
 8005476:	4619      	mov	r1, r3
 8005478:	f04f 0208 	mov.w	r2, #8
 800547c:	f7fe fb88 	bl	8003b90 <_init_box>

  /* Set up TCB of idle demon */
  os_idle_TCB.task_id    = 255;
 8005480:	f240 03d4 	movw	r3, #212	; 0xd4
 8005484:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005488:	f04f 02ff 	mov.w	r2, #255	; 0xff
 800548c:	70da      	strb	r2, [r3, #3]
  os_idle_TCB.priv_stack = 0;
 800548e:	f240 03d4 	movw	r3, #212	; 0xd4
 8005492:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005496:	f04f 0200 	mov.w	r2, #0
 800549a:	84da      	strh	r2, [r3, #38]	; 0x26
  rt_init_context (&os_idle_TCB, 0, os_idle_demon);
 800549c:	f240 00d4 	movw	r0, #212	; 0xd4
 80054a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80054a4:	f04f 0100 	mov.w	r1, #0
 80054a8:	f645 0279 	movw	r2, #22649	; 0x5879
 80054ac:	f6c0 0200 	movt	r2, #2048	; 0x800
 80054b0:	f7ff fc6a 	bl	8004d88 <rt_init_context>

  /* Set up ready list: initially empty */
  os_rdy.cb_type = HCB;
 80054b4:	f240 0390 	movw	r3, #144	; 0x90
 80054b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054bc:	f04f 0204 	mov.w	r2, #4
 80054c0:	701a      	strb	r2, [r3, #0]
  os_rdy.p_lnk   = NULL;
 80054c2:	f240 0390 	movw	r3, #144	; 0x90
 80054c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054ca:	f04f 0200 	mov.w	r2, #0
 80054ce:	605a      	str	r2, [r3, #4]
  /* Set up delay list: initially empty */
  os_dly.cb_type = HCB;
 80054d0:	f240 03a8 	movw	r3, #168	; 0xa8
 80054d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054d8:	f04f 0204 	mov.w	r2, #4
 80054dc:	701a      	strb	r2, [r3, #0]
  os_dly.p_dlnk  = NULL;
 80054de:	f240 03a8 	movw	r3, #168	; 0xa8
 80054e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054e6:	f04f 0200 	mov.w	r2, #0
 80054ea:	60da      	str	r2, [r3, #12]
  os_dly.p_blnk  = NULL;
 80054ec:	f240 03a8 	movw	r3, #168	; 0xa8
 80054f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80054f4:	f04f 0200 	mov.w	r2, #0
 80054f8:	611a      	str	r2, [r3, #16]
  os_dly.delta_time = 0;
 80054fa:	f240 03a8 	movw	r3, #168	; 0xa8
 80054fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005502:	f04f 0200 	mov.w	r2, #0
 8005506:	829a      	strh	r2, [r3, #20]
  /* Fix SP and system variables to assume idle task is running */
  /* Transform main program into idle task by assuming idle TCB */
#ifndef __CMSIS_RTOS
  rt_set_PSP (os_idle_TCB.tsk_stack+32);
#endif
  os_tsk.run = &os_idle_TCB;
 8005508:	f240 03cc 	movw	r3, #204	; 0xcc
 800550c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005510:	f240 02d4 	movw	r2, #212	; 0xd4
 8005514:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005518:	601a      	str	r2, [r3, #0]
  os_tsk.run->state = RUNNING;
 800551a:	f240 03cc 	movw	r3, #204	; 0xcc
 800551e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f04f 0202 	mov.w	r2, #2
 8005528:	705a      	strb	r2, [r3, #1]

  /* Initialize ps queue */
  os_psq->first = 0;
 800552a:	f240 63d8 	movw	r3, #1752	; 0x6d8
 800552e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005532:	f04f 0200 	mov.w	r2, #0
 8005536:	701a      	strb	r2, [r3, #0]
  os_psq->last  = 0;
 8005538:	f240 63d8 	movw	r3, #1752	; 0x6d8
 800553c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005540:	f04f 0200 	mov.w	r2, #0
 8005544:	705a      	strb	r2, [r3, #1]
  os_psq->size  = os_fifo_size;
 8005546:	f240 63d8 	movw	r3, #1752	; 0x6d8
 800554a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800554e:	f246 62c4 	movw	r2, #26308	; 0x66c4
 8005552:	f6c0 0200 	movt	r2, #2048	; 0x800
 8005556:	7812      	ldrb	r2, [r2, #0]
 8005558:	70da      	strb	r2, [r3, #3]

  rt_init_robin ();
 800555a:	f7fe fef7 	bl	800434c <rt_init_robin>

  /* Intitialize SVC and PendSV */
  rt_svc_init ();
 800555e:	f7ff fb9b 	bl	8004c98 <rt_svc_init>
  }

  /* Start up first user task before entering the endless loop */
  rt_tsk_create (first_task, prio_stksz, stk, NULL);
#endif
}
 8005562:	f107 0708 	add.w	r7, r7, #8
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop

0800556c <rt_sys_start>:


/*--------------------------- rt_sys_start ----------------------------------*/

#ifdef __CMSIS_RTOS
void rt_sys_start (void) {
 800556c:	b580      	push	{r7, lr}
 800556e:	af00      	add	r7, sp, #0
  /* Start system */

  /* Intitialize and start system clock timer */
  os_tick_irqn = os_tick_init ();
 8005570:	f7ff fb1e 	bl	8004bb0 <os_tick_init>
 8005574:	4602      	mov	r2, r0
 8005576:	f240 03c8 	movw	r3, #200	; 0xc8
 800557a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800557e:	601a      	str	r2, [r3, #0]
  if (os_tick_irqn >= 0) {
 8005580:	f240 03c8 	movw	r3, #200	; 0xc8
 8005584:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	db24      	blt.n	80055d8 <rt_sys_start+0x6c>
    OS_X_INIT(os_tick_irqn);
 800558e:	f240 03c8 	movw	r3, #200	; 0xc8
 8005592:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800559c:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80055a0:	f04f 02ff 	mov.w	r2, #255	; 0xff
 80055a4:	701a      	strb	r2, [r3, #0]
 80055a6:	f240 03c8 	movw	r3, #200	; 0xc8
 80055aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	ea4f 1363 	mov.w	r3, r3, asr #5
 80055b4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80055b8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80055bc:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 80055c0:	f240 02c8 	movw	r2, #200	; 0xc8
 80055c4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80055c8:	6812      	ldr	r2, [r2, #0]
 80055ca:	f002 021f 	and.w	r2, r2, #31
 80055ce:	f04f 0101 	mov.w	r1, #1
 80055d2:	fa01 f202 	lsl.w	r2, r1, r2
 80055d6:	601a      	str	r2, [r3, #0]
  }
}
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop

080055dc <rt_time_get>:
 *---------------------------------------------------------------------------*/


/*--------------------------- rt_time_get -----------------------------------*/

U32 rt_time_get (void) {
 80055dc:	b480      	push	{r7}
 80055de:	af00      	add	r7, sp, #0
  /* Get system time tick */
  return (os_time);
 80055e0:	f240 1308 	movw	r3, #264	; 0x108
 80055e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055e8:	681b      	ldr	r3, [r3, #0]
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bc80      	pop	{r7}
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop

080055f4 <rt_dly_wait>:


/*--------------------------- rt_dly_wait -----------------------------------*/

void rt_dly_wait (U16 delay_time) {
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	4603      	mov	r3, r0
 80055fc:	80fb      	strh	r3, [r7, #6]
  /* Delay task by "delay_time" */
  rt_block (delay_time, WAIT_DLY);
 80055fe:	88fb      	ldrh	r3, [r7, #6]
 8005600:	4618      	mov	r0, r3
 8005602:	f04f 0103 	mov.w	r1, #3
 8005606:	f7ff fc67 	bl	8004ed8 <rt_block>
}
 800560a:	f107 0708 	add.w	r7, r7, #8
 800560e:	46bd      	mov	sp, r7
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop

08005614 <rt_itv_set>:


/*--------------------------- rt_itv_set ------------------------------------*/

void rt_itv_set (U16 interval_time) {
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	4603      	mov	r3, r0
 800561c:	80fb      	strh	r3, [r7, #6]
  /* Set interval length and define start of first interval */
  os_tsk.run->interval_time = interval_time;
 800561e:	f240 03cc 	movw	r3, #204	; 0xcc
 8005622:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	88fa      	ldrh	r2, [r7, #6]
 800562a:	82da      	strh	r2, [r3, #22]
  os_tsk.run->delta_time = interval_time + (U16)os_time;
 800562c:	f240 03cc 	movw	r3, #204	; 0xcc
 8005630:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	f240 1308 	movw	r3, #264	; 0x108
 800563a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	b299      	uxth	r1, r3
 8005642:	88fb      	ldrh	r3, [r7, #6]
 8005644:	18cb      	adds	r3, r1, r3
 8005646:	b29b      	uxth	r3, r3
 8005648:	8293      	strh	r3, [r2, #20]
}
 800564a:	f107 070c 	add.w	r7, r7, #12
 800564e:	46bd      	mov	sp, r7
 8005650:	bc80      	pop	{r7}
 8005652:	4770      	bx	lr

08005654 <rt_itv_wait>:


/*--------------------------- rt_itv_wait -----------------------------------*/

void rt_itv_wait (void) {
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
  /* Wait for interval end and define start of next one */
  U16 delta;

  delta = os_tsk.run->delta_time - (U16)os_time;
 800565a:	f240 03cc 	movw	r3, #204	; 0xcc
 800565e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	8a9a      	ldrh	r2, [r3, #20]
 8005666:	f240 1308 	movw	r3, #264	; 0x108
 800566a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	b29b      	uxth	r3, r3
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	80fb      	strh	r3, [r7, #6]
  os_tsk.run->delta_time += os_tsk.run->interval_time;
 8005676:	f240 03cc 	movw	r3, #204	; 0xcc
 800567a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	f240 03cc 	movw	r3, #204	; 0xcc
 8005684:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	8a99      	ldrh	r1, [r3, #20]
 800568c:	f240 03cc 	movw	r3, #204	; 0xcc
 8005690:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	8adb      	ldrh	r3, [r3, #22]
 8005698:	18cb      	adds	r3, r1, r3
 800569a:	b29b      	uxth	r3, r3
 800569c:	8293      	strh	r3, [r2, #20]
  if ((delta & 0x8000) == 0) {
 800569e:	88fb      	ldrh	r3, [r7, #6]
 80056a0:	b21b      	sxth	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	db05      	blt.n	80056b2 <rt_itv_wait+0x5e>
    rt_block (delta, WAIT_ITV);
 80056a6:	88fb      	ldrh	r3, [r7, #6]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f04f 0104 	mov.w	r1, #4
 80056ae:	f7ff fc13 	bl	8004ed8 <rt_block>
  }
}
 80056b2:	f107 0708 	add.w	r7, r7, #8
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop

080056bc <rt_tmr_tick>:
 *      Functions
 *---------------------------------------------------------------------------*/

/*--------------------------- rt_tmr_tick -----------------------------------*/

void rt_tmr_tick (void) {
 80056bc:	b580      	push	{r7, lr}
 80056be:	b082      	sub	sp, #8
 80056c0:	af00      	add	r7, sp, #0
  /* Decrement delta count of timer list head. Timers having the value of   */
  /* zero are removed from the list and the callback function is called.    */
  P_TMR p;

  if (os_tmr.next == NULL) {
 80056c2:	f240 130c 	movw	r3, #268	; 0x10c
 80056c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d03a      	beq.n	8005746 <rt_tmr_tick+0x8a>
    return;
  }
  os_tmr.tcnt--;
 80056d0:	f240 130c 	movw	r3, #268	; 0x10c
 80056d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056d8:	889b      	ldrh	r3, [r3, #4]
 80056da:	f103 33ff 	add.w	r3, r3, #4294967295
 80056de:	b29a      	uxth	r2, r3
 80056e0:	f240 130c 	movw	r3, #268	; 0x10c
 80056e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056e8:	809a      	strh	r2, [r3, #4]
  while (os_tmr.tcnt == 0 && (p = os_tmr.next) != NULL) {
 80056ea:	e01b      	b.n	8005724 <rt_tmr_tick+0x68>
    /* Call a user provided function to handle an elapsed timer */
    os_tmr_call (p->info);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	88db      	ldrh	r3, [r3, #6]
 80056f0:	4618      	mov	r0, r3
 80056f2:	f000 f8c5 	bl	8005880 <os_tmr_call>
    os_tmr.tcnt = p->tcnt;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	889a      	ldrh	r2, [r3, #4]
 80056fa:	f240 130c 	movw	r3, #268	; 0x10c
 80056fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005702:	809a      	strh	r2, [r3, #4]
    os_tmr.next = p->next;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	f240 130c 	movw	r3, #268	; 0x10c
 800570c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005710:	601a      	str	r2, [r3, #0]
    rt_free_box ((U32 *)m_tmr, p);
 8005712:	f240 0360 	movw	r3, #96	; 0x60
 8005716:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4618      	mov	r0, r3
 800571e:	6879      	ldr	r1, [r7, #4]
 8005720:	f7fe fade 	bl	8003ce0 <rt_free_box>

  if (os_tmr.next == NULL) {
    return;
  }
  os_tmr.tcnt--;
  while (os_tmr.tcnt == 0 && (p = os_tmr.next) != NULL) {
 8005724:	f240 130c 	movw	r3, #268	; 0x10c
 8005728:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800572c:	889b      	ldrh	r3, [r3, #4]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10a      	bne.n	8005748 <rt_tmr_tick+0x8c>
 8005732:	f240 130c 	movw	r3, #268	; 0x10c
 8005736:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	607b      	str	r3, [r7, #4]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1d3      	bne.n	80056ec <rt_tmr_tick+0x30>
 8005744:	e000      	b.n	8005748 <rt_tmr_tick+0x8c>
  /* Decrement delta count of timer list head. Timers having the value of   */
  /* zero are removed from the list and the callback function is called.    */
  P_TMR p;

  if (os_tmr.next == NULL) {
    return;
 8005746:	bf00      	nop
    os_tmr_call (p->info);
    os_tmr.tcnt = p->tcnt;
    os_tmr.next = p->next;
    rt_free_box ((U32 *)m_tmr, p);
  }
}
 8005748:	f107 0708 	add.w	r7, r7, #8
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <rt_tmr_create>:

/*--------------------------- rt_tmr_create ---------------------------------*/

OS_ID rt_tmr_create (U16 tcnt, U16 info)  {
 8005750:	b580      	push	{r7, lr}
 8005752:	b086      	sub	sp, #24
 8005754:	af00      	add	r7, sp, #0
 8005756:	4602      	mov	r2, r0
 8005758:	460b      	mov	r3, r1
 800575a:	80fa      	strh	r2, [r7, #6]
 800575c:	80bb      	strh	r3, [r7, #4]
  /* Create an user timer and put it into the chained timer list using      */
  /* a timeout count value of "tcnt". User parameter "info" is used as a    */
  /* parameter for the user provided callback function "os_tmr_call ()".    */
  P_TMR p_tmr, p;
  U32 delta,itcnt = tcnt;
 800575e:	88fb      	ldrh	r3, [r7, #6]
 8005760:	60fb      	str	r3, [r7, #12]

  if (tcnt == 0 || m_tmr == NULL)  {
 8005762:	88fb      	ldrh	r3, [r7, #6]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d006      	beq.n	8005776 <rt_tmr_create+0x26>
 8005768:	f240 0360 	movw	r3, #96	; 0x60
 800576c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d102      	bne.n	800577c <rt_tmr_create+0x2c>
    return (NULL);
 8005776:	f04f 0300 	mov.w	r3, #0
 800577a:	e042      	b.n	8005802 <rt_tmr_create+0xb2>
  }
  p_tmr = rt_alloc_box ((U32 *)m_tmr);
 800577c:	f240 0360 	movw	r3, #96	; 0x60
 8005780:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4618      	mov	r0, r3
 8005788:	f7fe fa62 	bl	8003c50 <rt_alloc_box>
 800578c:	60b8      	str	r0, [r7, #8]
  if (!p_tmr)  {
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d102      	bne.n	800579a <rt_tmr_create+0x4a>
    return (NULL);
 8005794:	f04f 0300 	mov.w	r3, #0
 8005798:	e033      	b.n	8005802 <rt_tmr_create+0xb2>
  }
  p_tmr->info = info;
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	88ba      	ldrh	r2, [r7, #4]
 800579e:	80da      	strh	r2, [r3, #6]
  p = (P_TMR)&os_tmr;
 80057a0:	f240 130c 	movw	r3, #268	; 0x10c
 80057a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057a8:	617b      	str	r3, [r7, #20]
  delta = p->tcnt;
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	889b      	ldrh	r3, [r3, #4]
 80057ae:	613b      	str	r3, [r7, #16]
  while (delta < itcnt && p->next != NULL) {
 80057b0:	e007      	b.n	80057c2 <rt_tmr_create+0x72>
    p = p->next;
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	617b      	str	r3, [r7, #20]
    delta += p->tcnt;
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	889b      	ldrh	r3, [r3, #4]
 80057bc:	693a      	ldr	r2, [r7, #16]
 80057be:	18d3      	adds	r3, r2, r3
 80057c0:	613b      	str	r3, [r7, #16]
    return (NULL);
  }
  p_tmr->info = info;
  p = (P_TMR)&os_tmr;
  delta = p->tcnt;
  while (delta < itcnt && p->next != NULL) {
 80057c2:	693a      	ldr	r2, [r7, #16]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	429a      	cmp	r2, r3
 80057c8:	d203      	bcs.n	80057d2 <rt_tmr_create+0x82>
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d1ef      	bne.n	80057b2 <rt_tmr_create+0x62>
    p = p->next;
    delta += p->tcnt;
  }
  /* Right place found, insert timer into the list */
  p_tmr->next = p->next;
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	601a      	str	r2, [r3, #0]
  p_tmr->tcnt = (U16)(delta - itcnt);
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	b29a      	uxth	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	b29a      	uxth	r2, r3
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	809a      	strh	r2, [r3, #4]
  p->next = p_tmr;
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	68ba      	ldr	r2, [r7, #8]
 80057ee:	601a      	str	r2, [r3, #0]
  p->tcnt -= p_tmr->tcnt;
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	889a      	ldrh	r2, [r3, #4]
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	889b      	ldrh	r3, [r3, #4]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	b29a      	uxth	r2, r3
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	809a      	strh	r2, [r3, #4]
  return (p_tmr);
 8005800:	68bb      	ldr	r3, [r7, #8]
}
 8005802:	4618      	mov	r0, r3
 8005804:	f107 0718 	add.w	r7, r7, #24
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <rt_tmr_kill>:

/*--------------------------- rt_tmr_kill -----------------------------------*/

OS_ID rt_tmr_kill (OS_ID timer)  {
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  /* Remove user timer from the chained timer list. */
  P_TMR p, p_tmr;

  p_tmr = (P_TMR)timer;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	60bb      	str	r3, [r7, #8]
  p = (P_TMR)&os_tmr;
 8005818:	f240 130c 	movw	r3, #268	; 0x10c
 800581c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005820:	60fb      	str	r3, [r7, #12]
  /* Search timer list for requested timer */
  while (p->next != p_tmr)  {
 8005822:	e008      	b.n	8005836 <rt_tmr_kill+0x2a>
    if (p->next == NULL) {
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <rt_tmr_kill+0x24>
      /* Failed, "timer" is not in the timer list */
      return (p_tmr);
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	e01e      	b.n	800586e <rt_tmr_kill+0x62>
    }
    p = p->next;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	60fb      	str	r3, [r7, #12]
  P_TMR p, p_tmr;

  p_tmr = (P_TMR)timer;
  p = (P_TMR)&os_tmr;
  /* Search timer list for requested timer */
  while (p->next != p_tmr)  {
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	429a      	cmp	r2, r3
 800583e:	d1f1      	bne.n	8005824 <rt_tmr_kill+0x18>
      return (p_tmr);
    }
    p = p->next;
  }
  /* Timer was found, remove it from the list */
  p->next = p_tmr->next;
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	601a      	str	r2, [r3, #0]
  p->tcnt += p_tmr->tcnt;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	889a      	ldrh	r2, [r3, #4]
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	889b      	ldrh	r3, [r3, #4]
 8005850:	18d3      	adds	r3, r2, r3
 8005852:	b29a      	uxth	r2, r3
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	809a      	strh	r2, [r3, #4]
  rt_free_box ((U32 *)m_tmr, p_tmr);
 8005858:	f240 0360 	movw	r3, #96	; 0x60
 800585c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4618      	mov	r0, r3
 8005864:	68b9      	ldr	r1, [r7, #8]
 8005866:	f7fe fa3b 	bl	8003ce0 <rt_free_box>
  /* Timer killed */
  return (NULL);
 800586a:	f04f 0300 	mov.w	r3, #0
}
 800586e:	4618      	mov	r0, r3
 8005870:	f107 0710 	add.w	r7, r7, #16
 8005874:	46bd      	mov	sp, r7
 8005876:	bd80      	pop	{r7, pc}

08005878 <os_idle_demon>:
/*----------------------------------------------------------------------------
 *      Global Functions
 *---------------------------------------------------------------------------*/

/*--------------------------- os_idle_demon ---------------------------------*/
void os_idle_demon (void) {
 8005878:	b480      	push	{r7}
 800587a:	af00      	add	r7, sp, #0
  /* The idle demon is a system thread, running when no other thread is      */
  /* ready to run.                                                           */

  for (;;) {
    /* HERE: include optional user code to be executed when no thread runs.*/
  }
 800587c:	e7fe      	b.n	800587c <os_idle_demon+0x4>
 800587e:	bf00      	nop

08005880 <os_tmr_call>:
}

#if (OS_TIMERS == 0)
void os_tmr_call(uint16_t info) {
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	4603      	mov	r3, r0
 8005888:	80fb      	strh	r3, [r7, #6]
   switch (info) {
 800588a:	88fb      	ldrh	r3, [r7, #6]
 800588c:	2b01      	cmp	r3, #1
 800588e:	d001      	beq.n	8005894 <os_tmr_call+0x14>
 8005890:	2b02      	cmp	r3, #2
      case 1:                 /* Signal that first timer has expired.        */
                              /* Supervised task is locked, do some actions. */
               break;
      case 2:                 /* Second task is locked. Do some actions.     */

               break;
 8005892:	e000      	b.n	8005896 <os_tmr_call+0x16>
#if (OS_TIMERS == 0)
void os_tmr_call(uint16_t info) {
   switch (info) {
      case 1:                 /* Signal that first timer has expired.        */
                              /* Supervised task is locked, do some actions. */
               break;
 8005894:	bf00      	nop
      case 2:                 /* Second task is locked. Do some actions.     */

               break;
   }
}
 8005896:	f107 070c 	add.w	r7, r7, #12
 800589a:	46bd      	mov	sp, r7
 800589c:	bc80      	pop	{r7}
 800589e:	4770      	bx	lr

080058a0 <os_error>:
#define OS_ERROR_FIFO_OVF       2
#define OS_ERROR_MBX_OVF        3

extern osThreadId svcThreadGetId (void);

void os_error (uint32_t error_code) {
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* This function is called when a runtime error is detected.  */
  /* Parameter 'error_code' holds the runtime error code.       */

  /* HERE: include optional code to be executed on runtime error. */
  switch (error_code) {
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2b02      	cmp	r3, #2
 80058ac:	d005      	beq.n	80058ba <os_error+0x1a>
 80058ae:	2b03      	cmp	r3, #3
 80058b0:	d004      	beq.n	80058bc <os_error+0x1c>
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d000      	beq.n	80058b8 <os_error+0x18>
 80058b6:	e002      	b.n	80058be <os_error+0x1e>
    case OS_ERROR_STACK_OVF:
      /* Stack overflow detected for the currently running task. */
      /* Thread can be identified by calling svcThreadGetId().   */
      break;
 80058b8:	e001      	b.n	80058be <os_error+0x1e>
    case OS_ERROR_FIFO_OVF:
      /* ISR FIFO Queue buffer overflow detected. */
      break;
 80058ba:	e000      	b.n	80058be <os_error+0x1e>
    case OS_ERROR_MBX_OVF:
      /* Mailbox overflow detected. */
      break;
 80058bc:	bf00      	nop
  }
  for (;;);
 80058be:	e7fe      	b.n	80058be <os_error+0x1e>

080058c0 <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 80058c0:	b480      	push	{r7}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 80058c8:	f04f 0300 	mov.w	r3, #0
 80058cc:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 80058ce:	f04f 0300 	mov.w	r3, #0
 80058d2:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 80058d4:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80058d8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80058dc:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80058e4:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	f103 0310 	add.w	r3, r3, #16
 80058ec:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80058ee:	697a      	ldr	r2, [r7, #20]
 80058f0:	4613      	mov	r3, r2
 80058f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80058f6:	189b      	adds	r3, r3, r2
 80058f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 80058fc:	18cb      	adds	r3, r1, r3
 80058fe:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	601a      	str	r2, [r3, #0]
}
 800590a:	f107 071c 	add.w	r7, r7, #28
 800590e:	46bd      	mov	sp, r7
 8005910:	bc80      	pop	{r7}
 8005912:	4770      	bx	lr

08005914 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 800591c:	f04f 0300 	mov.w	r3, #0
 8005920:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8005922:	f04f 0300 	mov.w	r3, #0
 8005926:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8005928:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 800592c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005930:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8005938:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f103 0314 	add.w	r3, r3, #20
 8005940:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	4613      	mov	r3, r2
 8005946:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800594a:	189b      	adds	r3, r3, r2
 800594c:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8005950:	18cb      	adds	r3, r1, r3
 8005952:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	601a      	str	r2, [r3, #0]
}
 800595e:	f107 071c 	add.w	r7, r7, #28
 8005962:	46bd      	mov	sp, r7
 8005964:	bc80      	pop	{r7}
 8005966:	4770      	bx	lr

08005968 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8005968:	b480      	push	{r7}
 800596a:	b083      	sub	sp, #12
 800596c:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 800596e:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005972:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005976:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8005978:	f04f 0300 	mov.w	r3, #0
 800597c:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8005984:	78fb      	ldrb	r3, [r7, #3]
}
 8005986:	4618      	mov	r0, r3
 8005988:	f107 070c 	add.w	r7, r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	bc80      	pop	{r7}
 8005990:	4770      	bx	lr
 8005992:	bf00      	nop

08005994 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8005994:	b480      	push	{r7}
 8005996:	b089      	sub	sp, #36	; 0x24
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 800599c:	f04f 030f 	mov.w	r3, #15
 80059a0:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 80059a2:	f04f 0300 	mov.w	r3, #0
 80059a6:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 80059a8:	f04f 0300 	mov.w	r3, #0
 80059ac:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 80059ae:	f04f 0300 	mov.w	r3, #0
 80059b2:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 80059b4:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80059b8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80059bc:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80059c4:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	f103 030c 	add.w	r3, r3, #12
 80059cc:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 80059ce:	69ba      	ldr	r2, [r7, #24]
 80059d0:	4613      	mov	r3, r2
 80059d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80059d6:	189b      	adds	r3, r3, r2
 80059d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 80059dc:	18cb      	adds	r3, r1, r3
 80059de:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4013      	ands	r3, r2
 80059e8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80059ec:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d003      	beq.n	80059fc <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 80059f4:	f04f 0301 	mov.w	r3, #1
 80059f8:	61fb      	str	r3, [r7, #28]
 80059fa:	e002      	b.n	8005a02 <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 80059fc:	f04f 0300 	mov.w	r3, #0
 8005a00:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8005a02:	69fb      	ldr	r3, [r7, #28]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bc80      	pop	{r7}
 8005a0e:	4770      	bx	lr

08005a10 <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8005a16:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005a1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005a1e:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	f043 0201 	orr.w	r2, r3, #1
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	609a      	str	r2, [r3, #8]

}
 8005a2c:	f107 070c 	add.w	r7, r7, #12
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bc80      	pop	{r7}
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop

08005a38 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 1U<< 0;
 8005a3c:	f246 63d4 	movw	r3, #26324	; 0x66d4
 8005a40:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	f04f 0201 	mov.w	r2, #1
 8005a4a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
 8005a4c:	f246 63d4 	movw	r3, #26324	; 0x66d4
 8005a50:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005a54:	685a      	ldr	r2, [r3, #4]
 8005a56:	f246 63d4 	movw	r3, #26324	; 0x66d4
 8005a5a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a62:	f023 0307 	bic.w	r3, r3, #7
 8005a66:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
 8005a68:	f246 63d4 	movw	r3, #26324	; 0x66d4
 8005a6c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005a70:	685a      	ldr	r2, [r3, #4]
 8005a72:	f246 63d4 	movw	r3, #26324	; 0x66d4
 8005a76:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7e:	f043 0304 	orr.w	r3, r3, #4
 8005a82:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD0_Msk);
  IO004_Handle0.PortRegs->IOCR0 |= (0U << 3);   
 8005a84:	f246 63d4 	movw	r3, #26324	; 0x66d4
 8005a88:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005a8c:	685a      	ldr	r2, [r3, #4]
 8005a8e:	f246 63d4 	movw	r3, #26324	; 0x66d4
 8005a92:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	6113      	str	r3, [r2, #16]

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 1U<< 1;
 8005a9c:	f246 63dc 	movw	r3, #26332	; 0x66dc
 8005aa0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f04f 0202 	mov.w	r2, #2
 8005aaa:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 8005aac:	f246 63dc 	movw	r3, #26332	; 0x66dc
 8005ab0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005ab4:	685a      	ldr	r2, [r3, #4]
 8005ab6:	f246 63dc 	movw	r3, #26332	; 0x66dc
 8005aba:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ac6:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle1.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD1_Pos) & \
 8005ac8:	f246 63dc 	movw	r3, #26332	; 0x66dc
 8005acc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005ad0:	685a      	ldr	r2, [r3, #4]
 8005ad2:	f246 63dc 	movw	r3, #26332	; 0x66dc
 8005ad6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ade:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ae2:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT1_PDR0_PD1_Msk);
  IO004_Handle1.PortRegs->IOCR0 |= (0U << 11);
 8005ae4:	f246 63dc 	movw	r3, #26332	; 0x66dc
 8005ae8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005aec:	685a      	ldr	r2, [r3, #4]
 8005aee:	f246 63dc 	movw	r3, #26332	; 0x66dc
 8005af2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	691b      	ldr	r3, [r3, #16]
 8005afa:	6113      	str	r3, [r2, #16]
}
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bc80      	pop	{r7}
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop

08005b04 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b085      	sub	sp, #20
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	460b      	mov	r3, r1
 8005b0e:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	785b      	ldrb	r3, [r3, #1]
 8005b14:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8005b16:	7bfb      	ldrb	r3, [r7, #15]
 8005b18:	2b03      	cmp	r3, #3
 8005b1a:	d823      	bhi.n	8005b64 <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	6852      	ldr	r2, [r2, #4]
 8005b24:	6911      	ldr	r1, [r2, #16]
 8005b26:	7bfa      	ldrb	r2, [r7, #15]
 8005b28:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005b2c:	f102 0203 	add.w	r2, r2, #3
 8005b30:	f04f 001f 	mov.w	r0, #31
 8005b34:	fa00 f202 	lsl.w	r2, r0, r2
 8005b38:	ea6f 0202 	mvn.w	r2, r2
 8005b3c:	400a      	ands	r2, r1
 8005b3e:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	6852      	ldr	r2, [r2, #4]
 8005b48:	6911      	ldr	r1, [r2, #16]
 8005b4a:	78fa      	ldrb	r2, [r7, #3]
 8005b4c:	f002 001f 	and.w	r0, r2, #31
 8005b50:	7bfa      	ldrb	r2, [r7, #15]
 8005b52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005b56:	f102 0203 	add.w	r2, r2, #3
 8005b5a:	fa00 f202 	lsl.w	r2, r0, r2
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	611a      	str	r2, [r3, #16]
 8005b62:	e088      	b.n	8005c76 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8005b64:	7bfb      	ldrb	r3, [r7, #15]
 8005b66:	2b03      	cmp	r3, #3
 8005b68:	d92a      	bls.n	8005bc0 <IO004_DisableOutputDriver+0xbc>
 8005b6a:	7bfb      	ldrb	r3, [r7, #15]
 8005b6c:	2b07      	cmp	r3, #7
 8005b6e:	d827      	bhi.n	8005bc0 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8005b70:	7bfb      	ldrb	r3, [r7, #15]
 8005b72:	f1a3 0304 	sub.w	r3, r3, #4
 8005b76:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	6852      	ldr	r2, [r2, #4]
 8005b80:	6951      	ldr	r1, [r2, #20]
 8005b82:	7bfa      	ldrb	r2, [r7, #15]
 8005b84:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005b88:	f102 0203 	add.w	r2, r2, #3
 8005b8c:	f04f 001f 	mov.w	r0, #31
 8005b90:	fa00 f202 	lsl.w	r2, r0, r2
 8005b94:	ea6f 0202 	mvn.w	r2, r2
 8005b98:	400a      	ands	r2, r1
 8005b9a:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	6852      	ldr	r2, [r2, #4]
 8005ba4:	6951      	ldr	r1, [r2, #20]
 8005ba6:	78fa      	ldrb	r2, [r7, #3]
 8005ba8:	f002 001f 	and.w	r0, r2, #31
 8005bac:	7bfa      	ldrb	r2, [r7, #15]
 8005bae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005bb2:	f102 0203 	add.w	r2, r2, #3
 8005bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	615a      	str	r2, [r3, #20]
 8005bbe:	e05a      	b.n	8005c76 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8005bc0:	7bfb      	ldrb	r3, [r7, #15]
 8005bc2:	2b07      	cmp	r3, #7
 8005bc4:	d92a      	bls.n	8005c1c <IO004_DisableOutputDriver+0x118>
 8005bc6:	7bfb      	ldrb	r3, [r7, #15]
 8005bc8:	2b0b      	cmp	r3, #11
 8005bca:	d827      	bhi.n	8005c1c <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8005bcc:	7bfb      	ldrb	r3, [r7, #15]
 8005bce:	f1a3 0308 	sub.w	r3, r3, #8
 8005bd2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	6852      	ldr	r2, [r2, #4]
 8005bdc:	6991      	ldr	r1, [r2, #24]
 8005bde:	7bfa      	ldrb	r2, [r7, #15]
 8005be0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005be4:	f102 0203 	add.w	r2, r2, #3
 8005be8:	f04f 001f 	mov.w	r0, #31
 8005bec:	fa00 f202 	lsl.w	r2, r0, r2
 8005bf0:	ea6f 0202 	mvn.w	r2, r2
 8005bf4:	400a      	ands	r2, r1
 8005bf6:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	6852      	ldr	r2, [r2, #4]
 8005c00:	6991      	ldr	r1, [r2, #24]
 8005c02:	78fa      	ldrb	r2, [r7, #3]
 8005c04:	f002 001f 	and.w	r0, r2, #31
 8005c08:	7bfa      	ldrb	r2, [r7, #15]
 8005c0a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005c0e:	f102 0203 	add.w	r2, r2, #3
 8005c12:	fa00 f202 	lsl.w	r2, r0, r2
 8005c16:	430a      	orrs	r2, r1
 8005c18:	619a      	str	r2, [r3, #24]
 8005c1a:	e02c      	b.n	8005c76 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8005c1c:	7bfb      	ldrb	r3, [r7, #15]
 8005c1e:	2b0b      	cmp	r3, #11
 8005c20:	d929      	bls.n	8005c76 <IO004_DisableOutputDriver+0x172>
 8005c22:	7bfb      	ldrb	r3, [r7, #15]
 8005c24:	2b0f      	cmp	r3, #15
 8005c26:	d826      	bhi.n	8005c76 <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8005c28:	7bfb      	ldrb	r3, [r7, #15]
 8005c2a:	f1a3 030c 	sub.w	r3, r3, #12
 8005c2e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	687a      	ldr	r2, [r7, #4]
 8005c36:	6852      	ldr	r2, [r2, #4]
 8005c38:	69d1      	ldr	r1, [r2, #28]
 8005c3a:	7bfa      	ldrb	r2, [r7, #15]
 8005c3c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005c40:	f102 0203 	add.w	r2, r2, #3
 8005c44:	f04f 001f 	mov.w	r0, #31
 8005c48:	fa00 f202 	lsl.w	r2, r0, r2
 8005c4c:	ea6f 0202 	mvn.w	r2, r2
 8005c50:	400a      	ands	r2, r1
 8005c52:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	6852      	ldr	r2, [r2, #4]
 8005c5c:	69d1      	ldr	r1, [r2, #28]
 8005c5e:	78fa      	ldrb	r2, [r7, #3]
 8005c60:	f002 001f 	and.w	r0, r2, #31
 8005c64:	7bfa      	ldrb	r2, [r7, #15]
 8005c66:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005c6a:	f102 0203 	add.w	r2, r2, #3
 8005c6e:	fa00 f202 	lsl.w	r2, r0, r2
 8005c72:	430a      	orrs	r2, r1
 8005c74:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8005c76:	f107 0714 	add.w	r7, r7, #20
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bc80      	pop	{r7}
 8005c7e:	4770      	bx	lr

08005c80 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b085      	sub	sp, #20
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
 8005c88:	460b      	mov	r3, r1
 8005c8a:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	785b      	ldrb	r3, [r3, #1]
 8005c90:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8005c92:	7bfb      	ldrb	r3, [r7, #15]
 8005c94:	2b03      	cmp	r3, #3
 8005c96:	d823      	bhi.n	8005ce0 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	6852      	ldr	r2, [r2, #4]
 8005ca0:	6911      	ldr	r1, [r2, #16]
 8005ca2:	7bfa      	ldrb	r2, [r7, #15]
 8005ca4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005ca8:	f102 0203 	add.w	r2, r2, #3
 8005cac:	f04f 001f 	mov.w	r0, #31
 8005cb0:	fa00 f202 	lsl.w	r2, r0, r2
 8005cb4:	ea6f 0202 	mvn.w	r2, r2
 8005cb8:	400a      	ands	r2, r1
 8005cba:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	6852      	ldr	r2, [r2, #4]
 8005cc4:	6911      	ldr	r1, [r2, #16]
 8005cc6:	78fa      	ldrb	r2, [r7, #3]
 8005cc8:	f002 001f 	and.w	r0, r2, #31
 8005ccc:	7bfa      	ldrb	r2, [r7, #15]
 8005cce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005cd2:	f102 0203 	add.w	r2, r2, #3
 8005cd6:	fa00 f202 	lsl.w	r2, r0, r2
 8005cda:	430a      	orrs	r2, r1
 8005cdc:	611a      	str	r2, [r3, #16]
 8005cde:	e088      	b.n	8005df2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8005ce0:	7bfb      	ldrb	r3, [r7, #15]
 8005ce2:	2b03      	cmp	r3, #3
 8005ce4:	d92a      	bls.n	8005d3c <IO004_EnableOutputDriver+0xbc>
 8005ce6:	7bfb      	ldrb	r3, [r7, #15]
 8005ce8:	2b07      	cmp	r3, #7
 8005cea:	d827      	bhi.n	8005d3c <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8005cec:	7bfb      	ldrb	r3, [r7, #15]
 8005cee:	f1a3 0304 	sub.w	r3, r3, #4
 8005cf2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	6852      	ldr	r2, [r2, #4]
 8005cfc:	6951      	ldr	r1, [r2, #20]
 8005cfe:	7bfa      	ldrb	r2, [r7, #15]
 8005d00:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005d04:	f102 0203 	add.w	r2, r2, #3
 8005d08:	f04f 001f 	mov.w	r0, #31
 8005d0c:	fa00 f202 	lsl.w	r2, r0, r2
 8005d10:	ea6f 0202 	mvn.w	r2, r2
 8005d14:	400a      	ands	r2, r1
 8005d16:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	6852      	ldr	r2, [r2, #4]
 8005d20:	6951      	ldr	r1, [r2, #20]
 8005d22:	78fa      	ldrb	r2, [r7, #3]
 8005d24:	f002 001f 	and.w	r0, r2, #31
 8005d28:	7bfa      	ldrb	r2, [r7, #15]
 8005d2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005d2e:	f102 0203 	add.w	r2, r2, #3
 8005d32:	fa00 f202 	lsl.w	r2, r0, r2
 8005d36:	430a      	orrs	r2, r1
 8005d38:	615a      	str	r2, [r3, #20]
 8005d3a:	e05a      	b.n	8005df2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 8005d3c:	7bfb      	ldrb	r3, [r7, #15]
 8005d3e:	2b07      	cmp	r3, #7
 8005d40:	d92a      	bls.n	8005d98 <IO004_EnableOutputDriver+0x118>
 8005d42:	7bfb      	ldrb	r3, [r7, #15]
 8005d44:	2b0b      	cmp	r3, #11
 8005d46:	d827      	bhi.n	8005d98 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8005d48:	7bfb      	ldrb	r3, [r7, #15]
 8005d4a:	f1a3 0308 	sub.w	r3, r3, #8
 8005d4e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	6852      	ldr	r2, [r2, #4]
 8005d58:	6991      	ldr	r1, [r2, #24]
 8005d5a:	7bfa      	ldrb	r2, [r7, #15]
 8005d5c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005d60:	f102 0203 	add.w	r2, r2, #3
 8005d64:	f04f 001f 	mov.w	r0, #31
 8005d68:	fa00 f202 	lsl.w	r2, r0, r2
 8005d6c:	ea6f 0202 	mvn.w	r2, r2
 8005d70:	400a      	ands	r2, r1
 8005d72:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	687a      	ldr	r2, [r7, #4]
 8005d7a:	6852      	ldr	r2, [r2, #4]
 8005d7c:	6991      	ldr	r1, [r2, #24]
 8005d7e:	78fa      	ldrb	r2, [r7, #3]
 8005d80:	f002 001f 	and.w	r0, r2, #31
 8005d84:	7bfa      	ldrb	r2, [r7, #15]
 8005d86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005d8a:	f102 0203 	add.w	r2, r2, #3
 8005d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8005d92:	430a      	orrs	r2, r1
 8005d94:	619a      	str	r2, [r3, #24]
 8005d96:	e02c      	b.n	8005df2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8005d98:	7bfb      	ldrb	r3, [r7, #15]
 8005d9a:	2b0b      	cmp	r3, #11
 8005d9c:	d929      	bls.n	8005df2 <IO004_EnableOutputDriver+0x172>
 8005d9e:	7bfb      	ldrb	r3, [r7, #15]
 8005da0:	2b0f      	cmp	r3, #15
 8005da2:	d826      	bhi.n	8005df2 <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8005da4:	7bfb      	ldrb	r3, [r7, #15]
 8005da6:	f1a3 030c 	sub.w	r3, r3, #12
 8005daa:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	6852      	ldr	r2, [r2, #4]
 8005db4:	69d1      	ldr	r1, [r2, #28]
 8005db6:	7bfa      	ldrb	r2, [r7, #15]
 8005db8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005dbc:	f102 0203 	add.w	r2, r2, #3
 8005dc0:	f04f 001f 	mov.w	r0, #31
 8005dc4:	fa00 f202 	lsl.w	r2, r0, r2
 8005dc8:	ea6f 0202 	mvn.w	r2, r2
 8005dcc:	400a      	ands	r2, r1
 8005dce:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	687a      	ldr	r2, [r7, #4]
 8005dd6:	6852      	ldr	r2, [r2, #4]
 8005dd8:	69d1      	ldr	r1, [r2, #28]
 8005dda:	78fa      	ldrb	r2, [r7, #3]
 8005ddc:	f002 001f 	and.w	r0, r2, #31
 8005de0:	7bfa      	ldrb	r2, [r7, #15]
 8005de2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8005de6:	f102 0203 	add.w	r2, r2, #3
 8005dea:	fa00 f202 	lsl.w	r2, r0, r2
 8005dee:	430a      	orrs	r2, r1
 8005df0:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 8005df2:	f107 0714 	add.w	r7, r7, #20
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bc80      	pop	{r7}
 8005dfa:	4770      	bx	lr

08005dfc <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b085      	sub	sp, #20
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f003 0307 	and.w	r3, r3, #7
 8005e0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e0c:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005e10:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8005e18:	68ba      	ldr	r2, [r7, #8]
 8005e1a:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005e1e:	4013      	ands	r3, r2
 8005e20:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8005e2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e34:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8005e36:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8005e3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	60da      	str	r2, [r3, #12]
}
 8005e42:	f107 0714 	add.w	r7, r7, #20
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bc80      	pop	{r7}
 8005e4a:	4770      	bx	lr

08005e4c <RTOS001_Init>:
#if defined ( __CC_ARM )
static __inline void RTOS001_Init(void)
#else
static inline void RTOS001_Init(void)
#endif
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	af00      	add	r7, sp, #0
	osKernelInitialize();
 8005e50:	f7fb ff10 	bl	8001c74 <osKernelInitialize>
}
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	bf00      	nop

08005e58 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8005e5c:	f04f 0001 	mov.w	r0, #1
 8005e60:	f7ff ffcc 	bl	8005dfc <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8005e64:	f000 f8f6 	bl	8006054 <DAVE_MUX_PreInit>
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8005e68:	f7ff fde6 	bl	8005a38 <IO004_Init>
	 
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8005e6c:	f000 fb78 	bl	8006560 <CLK001_Init>
	 
	//  Initialization of app 'RTOS001'		     
	RTOS001_Init();
 8005e70:	f7ff ffec 	bl	8005e4c <RTOS001_Init>
	 
	//  Initialization of app 'UART002'		     
	UART002_Init();
 8005e74:	f7fb f902 	bl	800107c <UART002_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8005e78:	f000 f808 	bl	8005e8c <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8005e7c:	bd80      	pop	{r7, pc}
 8005e7e:	bf00      	nop

08005e80 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8005e84:	f000 fb6c 	bl	8006560 <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop

08005e8c <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8005e8c:	b480      	push	{r7}
 8005e8e:	b087      	sub	sp, #28
 8005e90:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8005e92:	463b      	mov	r3, r7
 8005e94:	f04f 0200 	mov.w	r2, #0
 8005e98:	601a      	str	r2, [r3, #0]
 8005e9a:	f103 0304 	add.w	r3, r3, #4
 8005e9e:	f04f 0200 	mov.w	r2, #0
 8005ea2:	601a      	str	r2, [r3, #0]
 8005ea4:	f103 0304 	add.w	r3, r3, #4
 8005ea8:	f04f 0200 	mov.w	r2, #0
 8005eac:	601a      	str	r2, [r3, #0]
 8005eae:	f103 0304 	add.w	r3, r3, #4
 8005eb2:	f04f 0200 	mov.w	r2, #0
 8005eb6:	601a      	str	r2, [r3, #0]
 8005eb8:	f103 0304 	add.w	r3, r3, #4
 8005ebc:	f04f 0200 	mov.w	r2, #0
 8005ec0:	601a      	str	r2, [r3, #0]
 8005ec2:	f103 0304 	add.w	r3, r3, #4
 8005ec6:	f04f 0200 	mov.w	r2, #0
 8005eca:	601a      	str	r2, [r3, #0]
 8005ecc:	f103 0304 	add.w	r3, r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
 8005ed0:	683a      	ldr	r2, [r7, #0]
 8005ed2:	f04f 0300 	mov.w	r3, #0
 8005ed6:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005edc:	f003 030f 	and.w	r3, r3, #15
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	603b      	str	r3, [r7, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
 8005ee4:	f04f 0300 	mov.w	r3, #0
 8005ee8:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005eec:	f04f 0200 	mov.w	r2, #0
 8005ef0:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005ef4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005ef6:	f022 020f 	bic.w	r2, r2, #15
 8005efa:	641a      	str	r2, [r3, #64]	; 0x40
                        
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC0_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,3); 
 8005efc:	f04f 0300 	mov.w	r3, #0
 8005f00:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005f04:	f04f 0200 	mov.w	r2, #0
 8005f08:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005f0c:	69d2      	ldr	r2, [r2, #28]
 8005f0e:	f022 0207 	bic.w	r2, r2, #7
 8005f12:	f042 0203 	orr.w	r2, r2, #3
 8005f16:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				         
 //Standard transmit buffer event is enabled.                 
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_STBIEN_Msk, USIC_CH_TBCTR_STBIEN_Pos,1);
 8005f18:	f04f 0300 	mov.w	r3, #0
 8005f1c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005f20:	f04f 0200 	mov.w	r2, #0
 8005f24:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005f28:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8005f2c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005f30:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
 8005f34:	f04f 0300 	mov.w	r3, #0
 8005f38:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005f3c:	f04f 0200 	mov.w	r2, #0
 8005f40:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005f44:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8005f48:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005f4c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					 									 					 					  									      					                
 //Interrupt node 5 is selected for Standard transmit buffer event                
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_STBINP_Msk, USIC_CH_TBCTR_STBINP_Pos,5);
 8005f50:	f04f 0300 	mov.w	r3, #0
 8005f54:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005f58:	f04f 0200 	mov.w	r2, #0
 8005f5c:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005f60:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8005f64:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8005f68:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8005f6c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    					  						       
 //Interrupt node 3 is selected for Standard receive buffer event                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBINP_Msk, USIC_CH_RBCTR_SRBINP_Pos,3);  
 8005f70:	f04f 0300 	mov.w	r3, #0
 8005f74:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005f78:	f04f 0200 	mov.w	r2, #0
 8005f7c:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005f80:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8005f84:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8005f88:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8005f8c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 					      
          
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x04000000);		/*    DPTR = 0,  SIZE = 4 */ 
 8005f90:	f04f 0300 	mov.w	r3, #0
 8005f94:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005f98:	f04f 0200 	mov.w	r2, #0
 8005f9c:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005fa0:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8005fa4:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8005fa8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8005fac:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005fb0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
           
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000010);		/*    DPTR = 16,  SIZE = 1 */ 
 8005fb4:	f04f 0300 	mov.w	r3, #0
 8005fb8:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005fbc:	f04f 0200 	mov.w	r2, #0
 8005fc0:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005fc4:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8005fc8:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8005fcc:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8005fd0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005fd4:	f042 0210 	orr.w	r2, r2, #16
 8005fd8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
 8005fdc:	f04f 0300 	mov.w	r3, #0
 8005fe0:	f2c4 0303 	movt	r3, #16387	; 0x4003
 8005fe4:	683a      	ldr	r2, [r7, #0]
 8005fe6:	f002 010f 	and.w	r1, r2, #15
 8005fea:	f04f 0200 	mov.w	r2, #0
 8005fee:	f2c4 0203 	movt	r2, #16387	; 0x4003
 8005ff2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005ff4:	f022 020f 	bic.w	r2, r2, #15
 8005ff8:	430a      	orrs	r2, r1
 8005ffa:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
 8005ffc:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8006000:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006004:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8006008:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800600c:	6912      	ldr	r2, [r2, #16]
 800600e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006012:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
 8006014:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8006018:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800601c:	f44f 4201 	mov.w	r2, #33024	; 0x8100
 8006020:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006024:	6912      	ldr	r2, [r2, #16]
 8006026:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800602a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x11U);                /*P5.1 : PORT5_IOCR0_PC1_PCR and PORT5_IOCR0_PC1_OE */					   
 800602c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006030:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006034:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006038:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800603c:	6912      	ldr	r2, [r2, #16]
 800603e:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8006042:	f442 4208 	orr.w	r2, r2, #34816	; 0x8800
 8006046:	611a      	str	r2, [r3, #16]
					      
}
 8006048:	f107 071c 	add.w	r7, r7, #28
 800604c:	46bd      	mov	sp, r7
 800604e:	bc80      	pop	{r7}
 8006050:	4770      	bx	lr
 8006052:	bf00      	nop

08006054 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8006058:	46bd      	mov	sp, r7
 800605a:	bc80      	pop	{r7}
 800605c:	4770      	bx	lr
 800605e:	bf00      	nop

08006060 <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8006068:	f04f 0300 	mov.w	r3, #0
 800606c:	60fb      	str	r3, [r7, #12]
 800606e:	e007      	b.n	8006080 <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8006070:	bf00      	nop
 8006072:	bf00      	nop
 8006074:	bf00      	nop
 8006076:	bf00      	nop
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f103 0301 	add.w	r3, r3, #1
 800607e:	60fb      	str	r3, [r7, #12]
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	429a      	cmp	r2, r3
 8006086:	d3f3      	bcc.n	8006070 <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8006088:	f107 0714 	add.w	r7, r7, #20
 800608c:	46bd      	mov	sp, r7
 800608e:	bc80      	pop	{r7}
 8006090:	4770      	bx	lr
 8006092:	bf00      	nop

08006094 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 800609a:	f04f 0301 	mov.w	r3, #1
 800609e:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 80060a0:	f244 7310 	movw	r3, #18192	; 0x4710
 80060a4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060a8:	685a      	ldr	r2, [r3, #4]
 80060aa:	f04f 0302 	mov.w	r3, #2
 80060ae:	f2c0 0301 	movt	r3, #1
 80060b2:	4013      	ands	r3, r2
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d002      	beq.n	80060be <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 80060b8:	f04f 0300 	mov.w	r3, #0
 80060bc:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 80060be:	687b      	ldr	r3, [r7, #4]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	f107 070c 	add.w	r7, r7, #12
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bc80      	pop	{r7}
 80060ca:	4770      	bx	lr

080060cc <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80060d0:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80060d4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 0301 	and.w	r3, r3, #1
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d10b      	bne.n	80060fa <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 80060e2:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80060e6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80060ea:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 80060ee:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80060f2:	6852      	ldr	r2, [r2, #4]
 80060f4:	f042 0201 	orr.w	r2, r2, #1
 80060f8:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 80060fa:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80060fe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00b      	beq.n	8006124 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 800610c:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8006110:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006114:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8006118:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800611c:	6892      	ldr	r2, [r2, #8]
 800611e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006122:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8006124:	f244 7310 	movw	r3, #18192	; 0x4710
 8006128:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800612c:	f244 7210 	movw	r2, #18192	; 0x4710
 8006130:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006134:	6852      	ldr	r2, [r2, #4]
 8006136:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800613a:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 800613c:	f04f 0064 	mov.w	r0, #100	; 0x64
 8006140:	f7ff ff8e 	bl	8006060 <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8006144:	f244 7310 	movw	r3, #18192	; 0x4710
 8006148:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800614c:	f244 7210 	movw	r2, #18192	; 0x4710
 8006150:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006154:	6852      	ldr	r2, [r2, #4]
 8006156:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800615a:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop

08006160 <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8006166:	f04f 0301 	mov.w	r3, #1
 800616a:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 800616c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006170:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006174:	f244 7210 	movw	r2, #18192	; 0x4710
 8006178:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800617c:	6852      	ldr	r2, [r2, #4]
 800617e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006182:	f022 0202 	bic.w	r2, r2, #2
 8006186:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8006188:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800618c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006196:	2b00      	cmp	r3, #0
 8006198:	d054      	beq.n	8006244 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 800619a:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 800619e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061a2:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 80061a6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80061aa:	6852      	ldr	r2, [r2, #4]
 80061ac:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80061b0:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 80061b2:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80061b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061ba:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 80061be:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80061c2:	6852      	ldr	r2, [r2, #4]
 80061c4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80061c8:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 80061ca:	f244 7310 	movw	r3, #18192	; 0x4710
 80061ce:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061d2:	f244 7210 	movw	r2, #18192	; 0x4710
 80061d6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80061da:	68d2      	ldr	r2, [r2, #12]
 80061dc:	f022 0201 	bic.w	r2, r2, #1
 80061e0:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 80061e2:	f244 7310 	movw	r3, #18192	; 0x4710
 80061e6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80061ea:	f244 7210 	movw	r2, #18192	; 0x4710
 80061ee:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80061f2:	6852      	ldr	r2, [r2, #4]
 80061f4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80061f8:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 80061fa:	f244 6350 	movw	r3, #18000	; 0x4650
 80061fe:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8006200:	f04f 000a 	mov.w	r0, #10
 8006204:	f7ff ff2c 	bl	8006060 <CLK001_Delay>
        timeout_count--;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	f103 33ff 	add.w	r3, r3, #4294967295
 800620e:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8006210:	f244 7310 	movw	r3, #18192	; 0x4710
 8006214:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 800621e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8006222:	d002      	beq.n	800622a <CLK001_SetMainPLLClkSrc+0xca>
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d1ea      	bne.n	8006200 <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 800622a:	f244 7310 	movw	r3, #18192	; 0x4710
 800622e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8006238:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 800623c:	d002      	beq.n	8006244 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 800623e:	f04f 0300 	mov.w	r3, #0
 8006242:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8006244:	687b      	ldr	r3, [r7, #4]
}
 8006246:	4618      	mov	r0, r3
 8006248:	f107 0708 	add.w	r7, r7, #8
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b082      	sub	sp, #8
 8006254:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8006256:	f04f 0301 	mov.w	r3, #1
 800625a:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 800625c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006260:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 0304 	and.w	r3, r3, #4
 800626a:	2b00      	cmp	r3, #0
 800626c:	f040 8097 	bne.w	800639e <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8006270:	f240 0364 	movw	r3, #100	; 0x64
 8006274:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006278:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800627c:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8006280:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8006282:	f240 0364 	movw	r3, #100	; 0x64
 8006286:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	f649 7381 	movw	r3, #40833	; 0x9f81
 8006290:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8006294:	fba3 1302 	umull	r1, r3, r3, r2
 8006298:	ea4f 5353 	mov.w	r3, r3, lsr #21
 800629c:	f103 32ff 	add.w	r2, r3, #4294967295
 80062a0:	f240 0368 	movw	r3, #104	; 0x68
 80062a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80062a8:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 80062aa:	f244 7310 	movw	r3, #18192	; 0x4710
 80062ae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80062b2:	f244 7210 	movw	r2, #18192	; 0x4710
 80062b6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80062ba:	6852      	ldr	r2, [r2, #4]
 80062bc:	f042 0201 	orr.w	r2, r2, #1
 80062c0:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 80062c2:	f244 7310 	movw	r3, #18192	; 0x4710
 80062c6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80062ca:	f244 7210 	movw	r2, #18192	; 0x4710
 80062ce:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80062d2:	6852      	ldr	r2, [r2, #4]
 80062d4:	f042 0210 	orr.w	r2, r2, #16
 80062d8:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80062da:	f244 7310 	movw	r3, #18192	; 0x4710
 80062de:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 80062e2:	f240 0268 	movw	r2, #104	; 0x68
 80062e6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80062ea:	6812      	ldr	r2, [r2, #0]
 80062ec:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80062f0:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 80062f4:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80062f6:	f244 7310 	movw	r3, #18192	; 0x4710
 80062fa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80062fe:	f244 7210 	movw	r2, #18192	; 0x4710
 8006302:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006306:	6852      	ldr	r2, [r2, #4]
 8006308:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800630c:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 800630e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006312:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006316:	f244 7210 	movw	r2, #18192	; 0x4710
 800631a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800631e:	6852      	ldr	r2, [r2, #4]
 8006320:	f022 0210 	bic.w	r2, r2, #16
 8006324:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8006326:	f244 7310 	movw	r3, #18192	; 0x4710
 800632a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800632e:	f244 7210 	movw	r2, #18192	; 0x4710
 8006332:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006336:	6852      	ldr	r2, [r2, #4]
 8006338:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800633c:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 800633e:	f244 6350 	movw	r3, #18000	; 0x4650
 8006342:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8006344:	f04f 000a 	mov.w	r0, #10
 8006348:	f7ff fe8a 	bl	8006060 <CLK001_Delay>
        timeout_count--;
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006352:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8006354:	f244 7310 	movw	r3, #18192	; 0x4710
 8006358:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8006362:	2b00      	cmp	r3, #0
 8006364:	d102      	bne.n	800636c <CLK001_ConfigMainPLL+0x11c>
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d1eb      	bne.n	8006344 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 800636c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006370:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f003 0304 	and.w	r3, r3, #4
 800637a:	2b00      	cmp	r3, #0
 800637c:	d00c      	beq.n	8006398 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800637e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006382:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006386:	f244 7210 	movw	r2, #18192	; 0x4710
 800638a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800638e:	6852      	ldr	r2, [r2, #4]
 8006390:	f022 0201 	bic.w	r2, r2, #1
 8006394:	605a      	str	r2, [r3, #4]
 8006396:	e002      	b.n	800639e <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8006398:	f04f 0300 	mov.w	r3, #0
 800639c:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 800639e:	687b      	ldr	r3, [r7, #4]
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	f107 0708 	add.w	r7, r7, #8
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop

080063ac <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b082      	sub	sp, #8
 80063b0:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 80063b2:	f04f 0301 	mov.w	r3, #1
 80063b6:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80063b8:	f244 7310 	movw	r3, #18192	; 0x4710
 80063bc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80063c0:	f244 7210 	movw	r2, #18192	; 0x4710
 80063c4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80063c8:	6852      	ldr	r2, [r2, #4]
 80063ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063ce:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 80063d0:	f240 0364 	movw	r3, #100	; 0x64
 80063d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063d8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80063dc:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 80063e0:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 80063e2:	f04f 0064 	mov.w	r0, #100	; 0x64
 80063e6:	f7ff fe3b 	bl	8006060 <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 80063ea:	f240 0364 	movw	r3, #100	; 0x64
 80063ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80063f8:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80063fc:	f2c0 131e 	movt	r3, #286	; 0x11e
 8006400:	fba3 1302 	umull	r1, r3, r3, r2
 8006404:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8006408:	f103 32ff 	add.w	r2, r3, #4294967295
 800640c:	f240 0368 	movw	r3, #104	; 0x68
 8006410:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006414:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8006416:	f244 7310 	movw	r3, #18192	; 0x4710
 800641a:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 800641e:	f240 0268 	movw	r2, #104	; 0x68
 8006422:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006426:	6812      	ldr	r2, [r2, #0]
 8006428:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800642c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8006430:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 8006432:	f04f 0064 	mov.w	r0, #100	; 0x64
 8006436:	f7ff fe13 	bl	8006060 <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 800643a:	f240 0364 	movw	r3, #100	; 0x64
 800643e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8006448:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800644c:	f2c0 03be 	movt	r3, #190	; 0xbe
 8006450:	fba3 1302 	umull	r1, r3, r3, r2
 8006454:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8006458:	f103 32ff 	add.w	r2, r3, #4294967295
 800645c:	f240 0368 	movw	r3, #104	; 0x68
 8006460:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006464:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8006466:	f244 7310 	movw	r3, #18192	; 0x4710
 800646a:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 800646e:	f240 0268 	movw	r2, #104	; 0x68
 8006472:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006476:	6812      	ldr	r2, [r2, #0]
 8006478:	ea4f 4202 	mov.w	r2, r2, lsl #16
 800647c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 8006480:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 8006482:	f04f 0096 	mov.w	r0, #150	; 0x96
 8006486:	f7ff fdeb 	bl	8006060 <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 800648a:	f244 7310 	movw	r3, #18192	; 0x4710
 800648e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006492:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 8006496:	f2c0 0203 	movt	r2, #3
 800649a:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 800649c:	f244 7310 	movw	r3, #18192	; 0x4710
 80064a0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80064aa:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d11e      	bne.n	80064f0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 80064b2:	f244 7310 	movw	r3, #18192	; 0x4710
 80064b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80064c0:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80064c4:	2b27      	cmp	r3, #39	; 0x27
 80064c6:	d113      	bne.n	80064f0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 80064c8:	f244 7310 	movw	r3, #18192	; 0x4710
 80064cc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d10a      	bne.n	80064f0 <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 80064da:	f244 7310 	movw	r3, #18192	; 0x4710
 80064de:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80064e8:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 80064ec:	2b03      	cmp	r3, #3
 80064ee:	d002      	beq.n	80064f6 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 80064f0:	f04f 0300 	mov.w	r3, #0
 80064f4:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 80064f6:	f244 1360 	movw	r3, #16736	; 0x4160
 80064fa:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80064fe:	f04f 0205 	mov.w	r2, #5
 8006502:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8006504:	687b      	ldr	r3, [r7, #4]
}
 8006506:	4618      	mov	r0, r3
 8006508:	f107 0708 	add.w	r7, r7, #8
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}

08006510 <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b082      	sub	sp, #8
 8006514:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8006516:	f04f 0301 	mov.w	r3, #1
 800651a:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 800651c:	f7ff fdd6 	bl	80060cc <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8006520:	f04f 0064 	mov.w	r0, #100	; 0x64
 8006524:	f7ff fd9c 	bl	8006060 <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8006528:	f7ff fe1a 	bl	8006160 <CLK001_SetMainPLLClkSrc>
 800652c:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 800652e:	f7ff fe8f 	bl	8006250 <CLK001_ConfigMainPLL>
 8006532:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8006534:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8006538:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800653c:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8006540:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006544:	68d2      	ldr	r2, [r2, #12]
 8006546:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800654a:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 800654c:	f7ff ff2e 	bl	80063ac <CLK001_FreqStepupMainPLL>
 8006550:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 8006552:	687b      	ldr	r3, [r7, #4]
}
 8006554:	4618      	mov	r0, r3
 8006556:	f107 0708 	add.w	r7, r7, #8
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop

08006560 <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b082      	sub	sp, #8
 8006564:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 8006566:	f04f 0300 	mov.w	r3, #0
 800656a:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 800656c:	f7ff fd92 	bl	8006094 <CLK001_SysClk_Valid>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d105      	bne.n	8006582 <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 8006576:	f7ff ffcb 	bl	8006510 <CLK001_SysClk_Init>
 800657a:	4603      	mov	r3, r0
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	4313      	orrs	r3, r2
 8006580:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 8006582:	f7f9 ff61 	bl	8000448 <SystemCoreClockUpdate>
}
 8006586:	f107 0708 	add.w	r7, r7, #8
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop

08006590 <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 8006590:	b480      	push	{r7}
 8006592:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 8006594:	f04f 0300 	mov.w	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	46bd      	mov	sp, r7
 800659c:	bc80      	pop	{r7}
 800659e:	4770      	bx	lr

080065a0 <__libc_init_array>:
 80065a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065a2:	4f20      	ldr	r7, [pc, #128]	; (8006624 <__libc_init_array+0x84>)
 80065a4:	4c20      	ldr	r4, [pc, #128]	; (8006628 <__libc_init_array+0x88>)
 80065a6:	1b38      	subs	r0, r7, r4
 80065a8:	1087      	asrs	r7, r0, #2
 80065aa:	d017      	beq.n	80065dc <__libc_init_array+0x3c>
 80065ac:	1e7a      	subs	r2, r7, #1
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	2501      	movs	r5, #1
 80065b2:	f002 0601 	and.w	r6, r2, #1
 80065b6:	4798      	blx	r3
 80065b8:	42af      	cmp	r7, r5
 80065ba:	d00f      	beq.n	80065dc <__libc_init_array+0x3c>
 80065bc:	b12e      	cbz	r6, 80065ca <__libc_init_array+0x2a>
 80065be:	f854 1f04 	ldr.w	r1, [r4, #4]!
 80065c2:	2502      	movs	r5, #2
 80065c4:	4788      	blx	r1
 80065c6:	42af      	cmp	r7, r5
 80065c8:	d008      	beq.n	80065dc <__libc_init_array+0x3c>
 80065ca:	6860      	ldr	r0, [r4, #4]
 80065cc:	4780      	blx	r0
 80065ce:	3502      	adds	r5, #2
 80065d0:	68a2      	ldr	r2, [r4, #8]
 80065d2:	1d26      	adds	r6, r4, #4
 80065d4:	4790      	blx	r2
 80065d6:	3408      	adds	r4, #8
 80065d8:	42af      	cmp	r7, r5
 80065da:	d1f6      	bne.n	80065ca <__libc_init_array+0x2a>
 80065dc:	4f13      	ldr	r7, [pc, #76]	; (800662c <__libc_init_array+0x8c>)
 80065de:	4c14      	ldr	r4, [pc, #80]	; (8006630 <__libc_init_array+0x90>)
 80065e0:	f7fa fbd2 	bl	8000d88 <_init>
 80065e4:	1b3b      	subs	r3, r7, r4
 80065e6:	109f      	asrs	r7, r3, #2
 80065e8:	d018      	beq.n	800661c <__libc_init_array+0x7c>
 80065ea:	1e7d      	subs	r5, r7, #1
 80065ec:	6821      	ldr	r1, [r4, #0]
 80065ee:	f005 0601 	and.w	r6, r5, #1
 80065f2:	2501      	movs	r5, #1
 80065f4:	4788      	blx	r1
 80065f6:	42af      	cmp	r7, r5
 80065f8:	d011      	beq.n	800661e <__libc_init_array+0x7e>
 80065fa:	b12e      	cbz	r6, 8006608 <__libc_init_array+0x68>
 80065fc:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8006600:	2502      	movs	r5, #2
 8006602:	4780      	blx	r0
 8006604:	42af      	cmp	r7, r5
 8006606:	d00b      	beq.n	8006620 <__libc_init_array+0x80>
 8006608:	6862      	ldr	r2, [r4, #4]
 800660a:	4790      	blx	r2
 800660c:	3502      	adds	r5, #2
 800660e:	68a3      	ldr	r3, [r4, #8]
 8006610:	1d26      	adds	r6, r4, #4
 8006612:	4798      	blx	r3
 8006614:	3408      	adds	r4, #8
 8006616:	42af      	cmp	r7, r5
 8006618:	d1f6      	bne.n	8006608 <__libc_init_array+0x68>
 800661a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800661c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800661e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006622:	bf00      	nop
 8006624:	08006634 	.word	0x08006634
 8006628:	08006634 	.word	0x08006634
 800662c:	08006634 	.word	0x08006634
 8006630:	08006634 	.word	0x08006634
